Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Aug 17 00:05:31 2025
| Host         : c011-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_toplevel_timing_summary_routed.rpt -pb snake_toplevel_timing_summary_routed.pb -rpx snake_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.976        0.000                      0                   75        0.208        0.000                      0                   75        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.976        0.000                      0                   75        0.208        0.000                      0                   75        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 1.710ns (28.898%)  route 4.207ns (71.102%))
  Logic Levels:           5  (CARRY4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sync/y_sig_reg[5]/Q
                         net (fo=11, routed)          1.175     6.769    sync/pixel_y[5]
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.893 r  sync/red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.893    sync/red_reg[3]_i_20_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.473 r  sync/red_reg_reg[3]_i_11/O[2]
                         net (fo=6, routed)           0.809     8.283    sync/pixelgen/sel0[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.585 r  sync/red_reg[3]_i_13/O
                         net (fo=2, routed)           0.727     9.312    sync/red_reg[3]_i_13_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.436 r  sync/green_reg[3]_i_2/O
                         net (fo=1, routed)           0.658    10.094    sync/green_reg[3]_i_2_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.124    10.218 r  sync/green_reg[3]_i_1/O
                         net (fo=4, routed)           0.838    11.056    green[3]
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.043    15.032    green_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 1.710ns (28.884%)  route 4.210ns (71.116%))
  Logic Levels:           5  (CARRY4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sync/y_sig_reg[5]/Q
                         net (fo=11, routed)          1.175     6.769    sync/pixel_y[5]
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.893 r  sync/red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.893    sync/red_reg[3]_i_20_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.473 r  sync/red_reg_reg[3]_i_11/O[2]
                         net (fo=6, routed)           0.809     8.283    sync/pixelgen/sel0[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.585 r  sync/red_reg[3]_i_13/O
                         net (fo=2, routed)           0.727     9.312    sync/red_reg[3]_i_13_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.436 r  sync/green_reg[3]_i_2/O
                         net (fo=1, routed)           0.658    10.094    sync/green_reg[3]_i_2_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.124    10.218 r  sync/green_reg[3]_i_1/O
                         net (fo=4, routed)           0.840    11.059    green[3]
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.040    15.035    green_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.710ns (29.271%)  route 4.132ns (70.729%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sync/y_sig_reg[5]/Q
                         net (fo=11, routed)          1.175     6.769    sync/pixel_y[5]
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.893 r  sync/red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.893    sync/red_reg[3]_i_20_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.473 r  sync/red_reg_reg[3]_i_11/O[2]
                         net (fo=6, routed)           0.809     8.283    sync/pixelgen/sel0[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.585 f  sync/red_reg[3]_i_13/O
                         net (fo=2, routed)           0.447     9.032    sync/red_reg[3]_i_13_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.156 f  sync/red_reg[3]_i_5/O
                         net (fo=2, routed)           0.832     9.988    sync/red_reg[3]_i_5_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  sync/red_reg[3]_i_1/O
                         net (fo=4, routed)           0.868    10.980    red[3]
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    clk_ext_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.061    15.014    red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.710ns (29.883%)  route 4.012ns (70.117%))
  Logic Levels:           5  (CARRY4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sync/y_sig_reg[5]/Q
                         net (fo=11, routed)          1.175     6.769    sync/pixel_y[5]
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.893 r  sync/red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.893    sync/red_reg[3]_i_20_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.473 r  sync/red_reg_reg[3]_i_11/O[2]
                         net (fo=6, routed)           0.809     8.283    sync/pixelgen/sel0[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.585 r  sync/red_reg[3]_i_13/O
                         net (fo=2, routed)           0.727     9.312    sync/red_reg[3]_i_13_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.436 r  sync/green_reg[3]_i_2/O
                         net (fo=1, routed)           0.658    10.094    sync/green_reg[3]_i_2_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.124    10.218 r  sync/green_reg[3]_i_1/O
                         net (fo=4, routed)           0.642    10.861    green[3]
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.062    15.013    green_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.710ns (29.914%)  route 4.006ns (70.086%))
  Logic Levels:           5  (CARRY4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sync/y_sig_reg[5]/Q
                         net (fo=11, routed)          1.175     6.769    sync/pixel_y[5]
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.893 r  sync/red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.893    sync/red_reg[3]_i_20_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.473 r  sync/red_reg_reg[3]_i_11/O[2]
                         net (fo=6, routed)           0.809     8.283    sync/pixelgen/sel0[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.585 r  sync/red_reg[3]_i_13/O
                         net (fo=2, routed)           0.727     9.312    sync/red_reg[3]_i_13_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.436 r  sync/green_reg[3]_i_2/O
                         net (fo=1, routed)           0.658    10.094    sync/green_reg[3]_i_2_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.124    10.218 r  sync/green_reg[3]_i_1/O
                         net (fo=4, routed)           0.637    10.855    green[3]
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.047    15.028    green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.710ns (30.251%)  route 3.943ns (69.749%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sync/y_sig_reg[5]/Q
                         net (fo=11, routed)          1.175     6.769    sync/pixel_y[5]
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.893 r  sync/red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.893    sync/red_reg[3]_i_20_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.473 r  sync/red_reg_reg[3]_i_11/O[2]
                         net (fo=6, routed)           0.809     8.283    sync/pixelgen/sel0[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.585 f  sync/red_reg[3]_i_13/O
                         net (fo=2, routed)           0.447     9.032    sync/red_reg[3]_i_13_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.156 f  sync/red_reg[3]_i_5/O
                         net (fo=2, routed)           0.832     9.988    sync/red_reg[3]_i_5_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  sync/red_reg[3]_i_1/O
                         net (fo=4, routed)           0.679    10.791    red[3]
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    clk_ext_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.081    14.994    red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 1.710ns (30.507%)  route 3.895ns (69.493%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sync/y_sig_reg[5]/Q
                         net (fo=11, routed)          1.175     6.769    sync/pixel_y[5]
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.893 r  sync/red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.893    sync/red_reg[3]_i_20_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.473 r  sync/red_reg_reg[3]_i_11/O[2]
                         net (fo=6, routed)           0.809     8.283    sync/pixelgen/sel0[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.585 f  sync/red_reg[3]_i_13/O
                         net (fo=2, routed)           0.447     9.032    sync/red_reg[3]_i_13_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.156 f  sync/red_reg[3]_i_5/O
                         net (fo=2, routed)           0.832     9.988    sync/red_reg[3]_i_5_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  sync/red_reg[3]_i_1/O
                         net (fo=4, routed)           0.632    10.744    red[3]
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    clk_ext_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.058    15.017    red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 sync/y_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.710ns (31.299%)  route 3.753ns (68.701%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  sync/y_sig_reg[5]/Q
                         net (fo=11, routed)          1.175     6.769    sync/pixel_y[5]
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     6.893 r  sync/red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     6.893    sync/red_reg[3]_i_20_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.473 r  sync/red_reg_reg[3]_i_11/O[2]
                         net (fo=6, routed)           0.809     8.283    sync/pixelgen/sel0[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.302     8.585 f  sync/red_reg[3]_i_13/O
                         net (fo=2, routed)           0.447     9.032    sync/red_reg[3]_i_13_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     9.156 f  sync/red_reg[3]_i_5/O
                         net (fo=2, routed)           0.832     9.988    sync/red_reg[3]_i_5_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124    10.112 r  sync/red_reg[3]_i_1/O
                         net (fo=4, routed)           0.490    10.602    red[3]
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    clk_ext_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.067    15.008    red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.475ns (33.469%)  route 2.932ns (66.531%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.620     5.141    sync/clk_ext_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  sync/x_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sync/x_sig_reg[6]/Q
                         net (fo=19, routed)          0.937     6.596    sync/pixel_x[6]
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.154     6.750 r  sync/red_reg[3]_i_7/O
                         net (fo=1, routed)           0.484     7.234    sync/pixelgen/minusOp__0[4]
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.327     7.561 r  sync/red_reg[3]_i_3/O
                         net (fo=3, routed)           0.741     8.302    sync/red_reg[3]_i_3_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.148     8.450 r  sync/blue_reg[3]_i_2/O
                         net (fo=1, routed)           0.165     8.615    sync/blue_reg[3]_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.328     8.943 r  sync/blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.606     9.548    blue[3]
    SLICE_X0Y31          FDRE                                         r  blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  blue_reg_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.095    14.994    blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.475ns (33.469%)  route 2.932ns (66.531%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.620     5.141    sync/clk_ext_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  sync/x_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sync/x_sig_reg[6]/Q
                         net (fo=19, routed)          0.937     6.596    sync/pixel_x[6]
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.154     6.750 r  sync/red_reg[3]_i_7/O
                         net (fo=1, routed)           0.484     7.234    sync/pixelgen/minusOp__0[4]
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.327     7.561 r  sync/red_reg[3]_i_3/O
                         net (fo=3, routed)           0.741     8.302    sync/red_reg[3]_i_3_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.148     8.450 r  sync/blue_reg[3]_i_2/O
                         net (fo=1, routed)           0.165     8.615    sync/blue_reg[3]_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.328     8.943 r  sync/blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.606     9.548    blue[3]
    SLICE_X0Y31          FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.092    14.997    blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  5.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.684%)  route 0.104ns (33.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.554     1.437    sync/clk_ext_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sync/x_sig_reg[0]/Q
                         net (fo=8, routed)           0.104     1.706    sync/pixel_x[0]
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.045     1.751 r  sync/x_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.751    sync/x_sig[5]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  sync/x_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.821     1.948    sync/clk_ext_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  sync/x_sig_reg[5]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.092     1.542    sync/x_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.219%)  route 0.151ns (44.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.583     1.466    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  sync/y_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sync/y_sig_reg[4]/Q
                         net (fo=5, routed)           0.151     1.758    sync/pixel_y[4]
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  sync/y_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    sync/y_sig[5]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.849     1.976    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[5]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.092     1.569    sync/y_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.526%)  route 0.143ns (43.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.583     1.466    sync/clk_ext_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  sync/x_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sync/x_sig_reg[9]/Q
                         net (fo=11, routed)          0.143     1.750    sync/pixel_x[9]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  sync/x_sig[9]_i_2/O
                         net (fo=1, routed)           0.000     1.795    sync/data0[9]
    SLICE_X3Y26          FDRE                                         r  sync/x_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.851     1.978    sync/clk_ext_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  sync/x_sig_reg[9]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091     1.557    sync/x_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  sync/y_sig_reg[9]/Q
                         net (fo=7, routed)           0.185     1.790    sync/pixel_y[9]
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  sync/y_sig[9]_i_2/O
                         net (fo=1, routed)           0.000     1.835    sync/y_sig[9]_i_2_n_0
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.849     1.976    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  sync/y_sig_reg[9]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.091     1.555    sync/y_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.210ns (52.445%)  route 0.190ns (47.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.554     1.437    sync/clk_ext_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sync/x_sig_reg[0]/Q
                         net (fo=8, routed)           0.190     1.792    sync/pixel_x[0]
    SLICE_X9Y26          LUT4 (Prop_lut4_I1_O)        0.046     1.838 r  sync/x_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    sync/x_sig[3]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  sync/x_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.821     1.948    sync/clk_ext_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  sync/x_sig_reg[3]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.107     1.557    sync/x_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.103%)  route 0.209ns (52.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.583     1.466    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  sync/y_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sync/y_sig_reg[1]/Q
                         net (fo=8, routed)           0.209     1.816    sync/pixel_y[1]
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.861 r  sync/y_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.861    sync/y_sig[4]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  sync/y_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.852     1.979    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  sync/y_sig_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.092     1.572    sync/y_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.326%)  route 0.190ns (47.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.554     1.437    sync/clk_ext_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sync/x_sig_reg[0]/Q
                         net (fo=8, routed)           0.190     1.792    sync/pixel_x[0]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  sync/x_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    sync/data0[1]
    SLICE_X9Y26          FDRE                                         r  sync/x_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.821     1.948    sync/clk_ext_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  sync/x_sig_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.092     1.542    sync/x_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 sync/x_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/x_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.326%)  route 0.190ns (47.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.554     1.437    sync/clk_ext_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  sync/x_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sync/x_sig_reg[0]/Q
                         net (fo=8, routed)           0.190     1.792    sync/pixel_x[0]
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  sync/x_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    sync/x_sig[2]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  sync/x_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.821     1.948    sync/clk_ext_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  sync/x_sig_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.091     1.541    sync/x_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.580     1.463    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  sync/y_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  sync/y_sig_reg[0]/Q
                         net (fo=10, routed)          0.208     1.812    sync/pixel_y[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.045     1.857 r  sync/y_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    sync/y_sig[0]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  sync/y_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.848     1.975    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  sync/y_sig_reg[0]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.091     1.554    sync/y_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sync/y_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/y_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.088%)  route 0.209ns (52.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.583     1.466    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  sync/y_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sync/y_sig_reg[7]/Q
                         net (fo=9, routed)           0.209     1.816    sync/pixel_y[7]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  sync/y_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     1.861    sync/y_sig[7]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  sync/y_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.852     1.979    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  sync/y_sig_reg[7]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.091     1.557    sync/y_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    blue_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    green_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    green_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    green_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    blue_reg_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/y_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.272ns  (logic 4.207ns (50.864%)  route 4.064ns (49.136%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.621     5.142    sync/clk_ext_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  sync/y_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  sync/y_sig_reg[7]/Q
                         net (fo=9, routed)           1.269     6.867    sync/pixel_y[7]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.991 r  sync/vga_vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.983     7.974    sync/vga_vsync_OBUF_inst_i_2_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  sync/vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.813     9.911    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    13.414 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.414    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 4.212ns (58.979%)  route 2.929ns (41.021%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.551     5.072    sync/clk_ext_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  sync/x_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.419     5.491 r  sync/x_sig_reg[4]/Q
                         net (fo=5, routed)           1.223     6.714    sync/pixel_x[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.296     7.010 r  sync/vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.706     8.716    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.213 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.213    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.409ns  (logic 4.124ns (64.356%)  route 2.284ns (35.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.148    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  green_reg_reg[3]/Q
                         net (fo=1, routed)           2.284     7.852    vga_green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.705    11.557 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.557    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 3.980ns (65.899%)  route 2.059ns (34.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.148    clk_ext_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.059     7.664    red_reg_reg[3]_lopt_replica_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.187 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.187    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.010ns  (logic 4.097ns (68.177%)  route 1.913ns (31.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.148    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.913     7.480    green_reg_reg[3]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.678    11.158 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.158    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.996ns  (logic 4.123ns (68.763%)  route 1.873ns (31.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.148    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.873     7.440    green_reg_reg[3]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.704    11.144 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.144    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.975ns  (logic 4.112ns (68.819%)  route 1.863ns (31.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.148    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.863     7.430    green_reg_reg[3]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.693    11.123 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.123    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 3.975ns (67.494%)  route 1.915ns (32.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.148    clk_ext_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.915     7.519    red_reg_reg[3]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.038 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.038    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 3.980ns (68.057%)  route 1.868ns (31.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.148    clk_ext_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.868     7.472    red_reg_reg[3]_lopt_replica_3_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.996 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.996    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 3.975ns (68.613%)  route 1.818ns (31.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.627     5.148    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.818     7.423    blue_reg_reg[3]_lopt_replica_3_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.941 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.941    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.627ns  (logic 1.345ns (82.636%)  route 0.283ns (17.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    clk_ext_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  red_reg_reg[3]/Q
                         net (fo=1, routed)           0.283     1.895    vga_red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.098 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.098    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.338ns (80.363%)  route 0.327ns (19.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.939    blue_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.135 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.135    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.346ns (79.106%)  route 0.355ns (20.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.355     1.968    blue_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.172 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.172    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.367ns (79.346%)  route 0.356ns (20.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  blue_reg_reg[3]/Q
                         net (fo=1, routed)           0.356     1.968    vga_blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.194 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.194    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.361ns (78.159%)  route 0.380ns (21.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.380     1.992    blue_reg_reg[3]_lopt_replica_3_1
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.212 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.212    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.366ns (76.611%)  route 0.417ns (23.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    clk_ext_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.417     2.029    red_reg_reg[3]_lopt_replica_3_1
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.254 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.254    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.361ns (75.466%)  route 0.443ns (24.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    clk_ext_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.443     2.055    red_reg_reg[3]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.275 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.275    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.403ns (77.040%)  route 0.418ns (22.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.418     2.017    green_reg_reg[3]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         1.275     3.292 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.292    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.388ns (75.735%)  route 0.445ns (24.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.445     2.044    green_reg_reg[3]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         1.260     3.303 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.303    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.411ns (76.602%)  route 0.431ns (23.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    clk_ext_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.431     2.030    green_reg_reg[3]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         1.283     3.313 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.313    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------





