git clone --depth 1 --no-tags https://github.com/CroosJJSE/UART-Implementation-Using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/701309737
git clone --depth 1 --no-tags https://github.com/Eyrehu/UVM_ISP.git f:/verilog_sva_gh_scraper/data/full_repos/703605511
git clone --depth 1 --no-tags https://github.com/randika-perera/32-Bit-Non-Pipelined-Single-Cycle-Processor-based-on-RISC-V-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/711456778
git clone --depth 1 --no-tags https://github.com/salunkead/Basic-Digital-Circuit-Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/715033226
git clone --depth 1 --no-tags https://github.com/Samee030/Router.git f:/verilog_sva_gh_scraper/data/full_repos/701997309
git clone --depth 1 --no-tags https://github.com/Magista08/EECS-470-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/702191697
git clone --depth 1 --no-tags https://github.com/alexwonseokcho/ece253_lab.git f:/verilog_sva_gh_scraper/data/full_repos/705473021
git clone --depth 1 --no-tags https://github.com/oscc-ip/i2c.git f:/verilog_sva_gh_scraper/data/full_repos/708033026
git clone --depth 1 --no-tags https://github.com/jakujobi/PR1_Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/702297531
git clone --depth 1 --no-tags https://github.com/slmnemo/e155snakevga.git f:/verilog_sva_gh_scraper/data/full_repos/712358519
git clone --depth 1 --no-tags https://github.com/cooljoseph1/bitnet.git f:/verilog_sva_gh_scraper/data/full_repos/702276543
git clone --depth 1 --no-tags https://github.com/vaibhavirastogi/GPIO_UVC.git f:/verilog_sva_gh_scraper/data/full_repos/707419909
git clone --depth 1 --no-tags https://github.com/kerrycliu/cpu_in_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/706876917
git clone --depth 1 --no-tags https://github.com/yassinelkashef/Design-and-UVM-Verification-of-an-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/712996276
git clone --depth 1 --no-tags https://github.com/L-add7/UVM_add.git f:/verilog_sva_gh_scraper/data/full_repos/709213494
git clone --depth 1 --no-tags https://github.com/SasiniWanigathunga/Single_Cycle_RISCV_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/703779445
git clone --depth 1 --no-tags https://github.com/Iris-WQP/TT_SV1.git f:/verilog_sva_gh_scraper/data/full_repos/710118551
git clone --depth 1 --no-tags https://github.com/oscc-ip/rng.git f:/verilog_sva_gh_scraper/data/full_repos/708310728
git clone --depth 1 --no-tags https://github.com/cncherisher/crazyfpga.git f:/verilog_sva_gh_scraper/data/full_repos/704522971
git clone --depth 1 --no-tags https://github.com/oscc-ip/wdg.git f:/verilog_sva_gh_scraper/data/full_repos/705164782
git clone --depth 1 --no-tags https://github.com/hglee/AlchitryAuFpgaExample.git f:/verilog_sva_gh_scraper/data/full_repos/714166271
git clone --depth 1 --no-tags https://github.com/oscc-ip/clint.git f:/verilog_sva_gh_scraper/data/full_repos/700847085
git clone --depth 1 --no-tags https://github.com/JerryFishY/zkp_accelarator.git f:/verilog_sva_gh_scraper/data/full_repos/706513940
git clone --depth 1 --no-tags https://github.com/bsc-loca/instruction_cache.git f:/verilog_sva_gh_scraper/data/full_repos/715252901
git clone --depth 1 --no-tags https://github.com/oscc-ip/rcu.git f:/verilog_sva_gh_scraper/data/full_repos/702050961
git clone --depth 1 --no-tags https://github.com/manxoh/AXIS_skid_buffer.git f:/verilog_sva_gh_scraper/data/full_repos/713326787
git clone --depth 1 --no-tags https://github.com/OmerBibi/Road-Fighter-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/713125513
git clone --depth 1 --no-tags https://github.com/will-arden/skylark-v.git f:/verilog_sva_gh_scraper/data/full_repos/706833025
git clone --depth 1 --no-tags https://github.com/rjoshi2002/JTAG_socet.git f:/verilog_sva_gh_scraper/data/full_repos/710534155
git clone --depth 1 --no-tags https://github.com/EdisonLam-USYD/Parameterised-Multiprecision-CNN.git f:/verilog_sva_gh_scraper/data/full_repos/704310489
git clone --depth 1 --no-tags https://github.com/ivanMilin/Formalna-verifikacija.git f:/verilog_sva_gh_scraper/data/full_repos/712170500
git clone --depth 1 --no-tags https://github.com/oscc-ip/plic.git f:/verilog_sva_gh_scraper/data/full_repos/701939286
git clone --depth 1 --no-tags https://github.com/oscc-ip/pwm.git f:/verilog_sva_gh_scraper/data/full_repos/700809044
git clone --depth 1 --no-tags https://github.com/Engineer-Ayesha-Shafique/RISC-V-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/706483246
git clone --depth 1 --no-tags https://github.com/petarstamenkovic/FormalVerification.git f:/verilog_sva_gh_scraper/data/full_repos/713347159
git clone --depth 1 --no-tags https://github.com/cscrosati98/SystemVerilog-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/703742106
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/APB_Register_File.git f:/verilog_sva_gh_scraper/data/full_repos/712963847
git clone --depth 1 --no-tags https://github.com/nachmay/prossesor-.git f:/verilog_sva_gh_scraper/data/full_repos/712333369
git clone --depth 1 --no-tags https://github.com/RupamSen/Smart-Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/702598711
git clone --depth 1 --no-tags https://github.com/dmfv/SecretProject.git f:/verilog_sva_gh_scraper/data/full_repos/708922963
git clone --depth 1 --no-tags https://github.com/aravChamp/lab4.git f:/verilog_sva_gh_scraper/data/full_repos/710308113
git clone --depth 1 --no-tags https://github.com/ChimingyangHuang/LFSR-encryption-and-decryption.git f:/verilog_sva_gh_scraper/data/full_repos/709409604
git clone --depth 1 --no-tags https://github.com/AymenEEE/FPGA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/710977359
git clone --depth 1 --no-tags https://github.com/PedroABeneveli/Calculadora-Digital.git f:/verilog_sva_gh_scraper/data/full_repos/703279100
git clone --depth 1 --no-tags https://github.com/abbmir/verif.git f:/verilog_sva_gh_scraper/data/full_repos/702104190
git clone --depth 1 --no-tags https://github.com/Masihbr/mips-machine.git f:/verilog_sva_gh_scraper/data/full_repos/703506874
git clone --depth 1 --no-tags https://github.com/Mpenizzotto/Volt-metro-en-FPGA-vhdl-.git f:/verilog_sva_gh_scraper/data/full_repos/700150229
git clone --depth 1 --no-tags https://github.com/bumjoooon/testbench_apb.git f:/verilog_sva_gh_scraper/data/full_repos/700213100
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab6.git f:/verilog_sva_gh_scraper/data/full_repos/700140423
git clone --depth 1 --no-tags https://github.com/caob16/Image-decompressor.git f:/verilog_sva_gh_scraper/data/full_repos/715419665
git clone --depth 1 --no-tags https://github.com/seanfu56/NTUEE_DCLAB.git f:/verilog_sva_gh_scraper/data/full_repos/713809116
git clone --depth 1 --no-tags https://github.com/migies12/CPEN211_LAB5.git f:/verilog_sva_gh_scraper/data/full_repos/713017855
git clone --depth 1 --no-tags https://github.com/mattngaw/98154-tt05-fp8adder.git f:/verilog_sva_gh_scraper/data/full_repos/714370826
git clone --depth 1 --no-tags https://github.com/samarr-parmaar/lab5_new.git f:/verilog_sva_gh_scraper/data/full_repos/715820796
git clone --depth 1 --no-tags https://github.com/SindhuCP/FFVDD.git f:/verilog_sva_gh_scraper/data/full_repos/707306262
git clone --depth 1 --no-tags https://github.com/Samarth-SD/ffvdd_assignment1.git f:/verilog_sva_gh_scraper/data/full_repos/709808686
git clone --depth 1 --no-tags https://github.com/Anuzzzzzzz/ffvdd_JohnsonCounter.git f:/verilog_sva_gh_scraper/data/full_repos/710238872
git clone --depth 1 --no-tags https://github.com/aishwaryaavarwad/MSD_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/715346006
git clone --depth 1 --no-tags https://github.com/barbara-gigerl/aes-secondorder-guards.git f:/verilog_sva_gh_scraper/data/full_repos/703974130
git clone --depth 1 --no-tags https://github.com/k4i70/AHW_352.git f:/verilog_sva_gh_scraper/data/full_repos/715290288
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/Inferred-Single-Port-Memory-Class-Based-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/709142470
git clone --depth 1 --no-tags https://github.com/oukoedwin/6205project.git f:/verilog_sva_gh_scraper/data/full_repos/711661180
git clone --depth 1 --no-tags https://github.com/happymeex/fpga-royale.git f:/verilog_sva_gh_scraper/data/full_repos/714728605
git clone --depth 1 --no-tags https://github.com/RASoton/GDP33.git f:/verilog_sva_gh_scraper/data/full_repos/701718084
git clone --depth 1 --no-tags https://github.com/AntoBadami/Proyecto-Arqui1.git f:/verilog_sva_gh_scraper/data/full_repos/711606819
git clone --depth 1 --no-tags https://github.com/MohammadMahdi-Abdolhosseini/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/714984214
git clone --depth 1 --no-tags https://github.com/qing-dai/atmt_2023.git f:/verilog_sva_gh_scraper/data/full_repos/714354266
git clone --depth 1 --no-tags https://github.com/Vuzhos/mpsis_labs.git f:/verilog_sva_gh_scraper/data/full_repos/705656818
git clone --depth 1 --no-tags https://github.com/Filza01/Ibex-Core-Verification-with-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/709643386
git clone --depth 1 --no-tags https://github.com/kiran-vuksanaj/glow-trails.git f:/verilog_sva_gh_scraper/data/full_repos/715777146
git clone --depth 1 --no-tags https://github.com/Rochan06/UVM-AXI.git f:/verilog_sva_gh_scraper/data/full_repos/701146891
git clone --depth 1 --no-tags https://github.com/alfadelta10010/RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/703948923
git clone --depth 1 --no-tags https://github.com/chms7/ddr_controller.git f:/verilog_sva_gh_scraper/data/full_repos/710598083
git clone --depth 1 --no-tags https://github.com/WeiCheng14159/bfloat16_design.git f:/verilog_sva_gh_scraper/data/full_repos/701056708
git clone --depth 1 --no-tags https://github.com/mohamedelfeki2482000/-ATM-based-bank-system-design-and-verification.git f:/verilog_sva_gh_scraper/data/full_repos/702719583
git clone --depth 1 --no-tags https://github.com/victorcj18/Square-root.git f:/verilog_sva_gh_scraper/data/full_repos/709010159
git clone --depth 1 --no-tags https://github.com/Fatim-Sohail/RISC-V-Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/707588049
git clone --depth 1 --no-tags https://github.com/akshatmathur16/AES128.git f:/verilog_sva_gh_scraper/data/full_repos/708167325
git clone --depth 1 --no-tags https://github.com/imraghvv/QuickSilicon.git f:/verilog_sva_gh_scraper/data/full_repos/707980272
git clone --depth 1 --no-tags https://github.com/SmrithiGanesh-git/UVM-Template.git f:/verilog_sva_gh_scraper/data/full_repos/710700490
git clone --depth 1 --no-tags https://github.com/donny0101/RISC_CSE141L.git f:/verilog_sva_gh_scraper/data/full_repos/710629989
git clone --depth 1 --no-tags https://github.com/monistode/de10nano_template.git f:/verilog_sva_gh_scraper/data/full_repos/710151374
git clone --depth 1 --no-tags https://github.com/RaviduHM99/Serial_Bus_Design.git f:/verilog_sva_gh_scraper/data/full_repos/702141599
git clone --depth 1 --no-tags https://github.com/bsc-loca/csr.git f:/verilog_sva_gh_scraper/data/full_repos/715252284
git clone --depth 1 --no-tags https://github.com/rishabh4749/FourBitRippleCarryAdder.git f:/verilog_sva_gh_scraper/data/full_repos/714214393
git clone --depth 1 --no-tags https://github.com/manmohanverma1234/wallace_tree_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/713823645
git clone --depth 1 --no-tags https://github.com/sifferman/eval-example.git f:/verilog_sva_gh_scraper/data/full_repos/702691117
git clone --depth 1 --no-tags https://github.com/verification-explorer/frames.git f:/verilog_sva_gh_scraper/data/full_repos/705263510
git clone --depth 1 --no-tags https://github.com/kishokkumar200306X/EN3021-stage_1.git f:/verilog_sva_gh_scraper/data/full_repos/705778690
git clone --depth 1 --no-tags https://github.com/talundy/CPE333_OTTER_MCU.git f:/verilog_sva_gh_scraper/data/full_repos/706411753
git clone --depth 1 --no-tags https://github.com/Gflex39/6.111_fin_proj.git f:/verilog_sva_gh_scraper/data/full_repos/714374444
git clone --depth 1 --no-tags https://github.com/BROsandr/apb_mig.git f:/verilog_sva_gh_scraper/data/full_repos/709454456
git clone --depth 1 --no-tags https://github.com/ear0/385lab7_2.git f:/verilog_sva_gh_scraper/data/full_repos/713700164
git clone --depth 1 --no-tags https://github.com/ttqureshi/5-stage-pipelined-32-bit-Processor-RISC-V-ISA-.git f:/verilog_sva_gh_scraper/data/full_repos/704535062
git clone --depth 1 --no-tags https://github.com/mwin02/CSE141L_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/714109442
git clone --depth 1 --no-tags https://github.com/Amderry/digital_curcuits.git f:/verilog_sva_gh_scraper/data/full_repos/704469307
git clone --depth 1 --no-tags https://github.com/DucAnhGl/8_bit_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/707202047
git clone --depth 1 --no-tags https://github.com/bumjoooon/class_game.git f:/verilog_sva_gh_scraper/data/full_repos/700626681
git clone --depth 1 --no-tags https://github.com/ravikothiyx/SPI_SVT.git f:/verilog_sva_gh_scraper/data/full_repos/700200995
git clone --depth 1 --no-tags https://github.com/jgkaya/8-Bit_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/700873864
