#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000012f910d38d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000012f910d3eb0 .scope module, "tb_cpu_top" "tb_cpu_top" 3 2;
 .timescale -9 -12;
P_0000012f910bd700 .param/l "NOP" 1 3 38, C4<00000000000000000000000000010011>;
v0000012f914748f0_0 .var "clk", 0 0;
v0000012f91474210_0 .net "dbg_x1", 31 0, L_0000012f910cd0d0;  1 drivers
v0000012f914747b0_0 .net "dbg_x2", 31 0, L_0000012f910cd450;  1 drivers
v0000012f91474710_0 .net "dbg_x3", 31 0, L_0000012f910cd140;  1 drivers
v0000012f914742b0_0 .var/i "i", 31 0;
v0000012f91475d90_0 .net "imem_req_addr", 31 0, L_0000012f910cd7d0;  1 drivers
v0000012f91474c10_0 .var "imem_req_ready", 0 0;
v0000012f91475570_0 .net "imem_req_valid", 0 0, L_0000012f910cd5a0;  1 drivers
v0000012f91475b10_0 .var "imem_resp_data", 31 0;
v0000012f91474850_0 .net "imem_resp_ready", 0 0, L_0000012f910cdd10;  1 drivers
v0000012f91474350_0 .var "imem_resp_valid", 0 0;
v0000012f914751b0_0 .var "pending", 0 0;
v0000012f914743f0_0 .var "pending_addr", 31 0;
v0000012f91474490_0 .var "reset_n", 0 0;
v0000012f91475610 .array "rom", 255 0, 31 0;
S_0000012f910d4040 .scope module, "dut" "cpu_top" 3 56, 4 28 0, S_0000012f910d3eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "imem_req_ready";
    .port_info 3 /INPUT 1 "imem_resp_valid";
    .port_info 4 /INPUT 32 "imem_resp_data";
    .port_info 5 /OUTPUT 1 "imem_req_valid";
    .port_info 6 /OUTPUT 32 "imem_req_addr";
    .port_info 7 /OUTPUT 1 "imem_resp_ready";
    .port_info 8 /OUTPUT 32 "dbg_x1";
    .port_info 9 /OUTPUT 32 "dbg_x2";
    .port_info 10 /OUTPUT 32 "dbg_x3";
L_0000012f910cd5a0 .functor BUFZ 1, L_0000012f910cd290, C4<0>, C4<0>, C4<0>;
L_0000012f910cd7d0 .functor BUFZ 32, L_0000012f910cd680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012f910cdd10 .functor BUFZ 1, L_0000012f91474d50, C4<0>, C4<0>, C4<0>;
L_0000012f910cd760 .functor AND 1, L_0000012f910cd5a0, v0000012f91474c10_0, C4<1>, C4<1>;
L_0000012f910cd060 .functor AND 1, v0000012f91474350_0, L_0000012f910cdd10, C4<1>, C4<1>;
L_0000012f910cd8b0 .functor BUFZ 1, L_0000012f910cd060, C4<0>, C4<0>, C4<0>;
L_0000012f910cd990 .functor AND 1, v0000012f91473380_0, L_0000012f91474b70, C4<1>, C4<1>;
v0000012f9146fb80_1 .array/port v0000012f9146fb80, 1;
L_0000012f910cd0d0 .functor BUFZ 32, v0000012f9146fb80_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012f9146fb80_2 .array/port v0000012f9146fb80, 2;
L_0000012f910cd450 .functor BUFZ 32, v0000012f9146fb80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012f9146fb80_3 .array/port v0000012f9146fb80, 3;
L_0000012f910cd140 .functor BUFZ 32, v0000012f9146fb80_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012f910cdb50 .functor AND 1, L_0000012f914cf320, L_0000012f914ce4c0, C4<1>, C4<1>;
L_0000012f910cd3e0 .functor AND 1, L_0000012f910cdb50, L_0000012f914ce560, C4<1>, C4<1>;
L_0000012f910cda00 .functor AND 1, L_0000012f914cf320, L_0000012f914cf140, C4<1>, C4<1>;
L_0000012f910cd1b0 .functor AND 1, L_0000012f910cda00, L_0000012f914cf000, C4<1>, C4<1>;
L_0000012f910cdae0 .functor AND 1, L_0000012f914cf320, L_0000012f914cf0a0, C4<1>, C4<1>;
L_0000012f910cdbc0 .functor AND 1, L_0000012f910cdae0, L_0000012f914cf5a0, C4<1>, C4<1>;
L_0000012f910cdc30 .functor AND 1, L_0000012f914cf320, L_0000012f914ce880, C4<1>, C4<1>;
L_0000012f910cce30 .functor AND 1, L_0000012f910cdc30, L_0000012f914cece0, C4<1>, C4<1>;
L_0000012f910cdca0 .functor AND 1, L_0000012f914cf460, L_0000012f914cf1e0, C4<1>, C4<1>;
L_0000012f910cd220 .functor OR 1, L_0000012f914cf320, L_0000012f914cf460, C4<0>, C4<0>;
L_0000012f910cd300 .functor BUFZ 1, L_0000012f914cf320, C4<0>, C4<0>, C4<0>;
L_0000012f910cd370 .functor AND 1, L_0000012f910cd220, v0000012f914732e0_0, C4<1>, C4<1>;
L_0000012f910cd4c0 .functor AND 1, L_0000012f910cd370, v0000012f91473ba0_0, C4<1>, C4<1>;
L_0000012f910ccea0 .functor AND 1, L_0000012f910cd4c0, L_0000012f914ce9c0, C4<1>, C4<1>;
L_0000012f91097300 .functor AND 1, L_0000012f910ccea0, L_0000012f914ced80, C4<1>, C4<1>;
L_0000012f91096a40 .functor AND 1, L_0000012f910cd300, v0000012f914732e0_0, C4<1>, C4<1>;
L_0000012f91096c70 .functor AND 1, L_0000012f91096a40, v0000012f91473ba0_0, C4<1>, C4<1>;
L_0000012f910b1280 .functor AND 1, L_0000012f91096c70, L_0000012f914ceb00, C4<1>, C4<1>;
L_0000012f914d1a10 .functor AND 1, L_0000012f910b1280, L_0000012f914cf500, C4<1>, C4<1>;
L_0000012f914d14d0 .functor OR 1, L_0000012f91097300, L_0000012f914d1a10, C4<0>, C4<0>;
L_0000012f914d2030 .functor AND 1, v0000012f91473380_0, L_0000012f914d14d0, C4<1>, C4<1>;
L_0000012f914d1700 .functor OR 1, L_0000012f910cd3e0, L_0000012f910cd1b0, C4<0>, C4<0>;
L_0000012f914d1ee0 .functor OR 1, L_0000012f914d1700, L_0000012f910cdbc0, C4<0>, C4<0>;
L_0000012f914d20a0 .functor OR 1, L_0000012f914d1ee0, L_0000012f910cce30, C4<0>, C4<0>;
L_0000012f914d1690 .functor OR 1, L_0000012f914d20a0, L_0000012f910cdca0, C4<0>, C4<0>;
L_0000012f914d1770 .functor AND 1, v0000012f914732e0_0, v0000012f91473ba0_0, C4<1>, C4<1>;
L_0000012f914d1d90 .functor AND 1, L_0000012f914d1770, L_0000012f914ce6a0, C4<1>, C4<1>;
L_0000012f914d1e70 .functor AND 1, L_0000012f914d1d90, L_0000012f914cf640, C4<1>, C4<1>;
L_0000012f914d17e0 .functor AND 1, v0000012f914732e0_0, v0000012f91473ba0_0, C4<1>, C4<1>;
L_0000012f914d13f0 .functor AND 1, L_0000012f914d17e0, L_0000012f914cfbe0, C4<1>, C4<1>;
L_0000012f914d1620 .functor AND 1, L_0000012f914d13f0, L_0000012f914cea60, C4<1>, C4<1>;
L_0000012f914d1850 .functor AND 1, v0000012f914732e0_0, v0000012f91473ba0_0, C4<1>, C4<1>;
L_0000012f914d18c0 .functor BUFZ 5, v0000012f91472de0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000012f914d1c40 .functor BUFZ 32, v0000012f910bab80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012f91476138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000012f9146e500_0 .net/2u *"_ivl_10", 31 0, L_0000012f91476138;  1 drivers
v0000012f9146fc20_0 .net *"_ivl_101", 0 0, L_0000012f914ce9c0;  1 drivers
v0000012f9146e820_0 .net *"_ivl_104", 0 0, L_0000012f910ccea0;  1 drivers
v0000012f9146e8c0_0 .net *"_ivl_105", 0 0, L_0000012f914ced80;  1 drivers
v0000012f9146f720_0 .net *"_ivl_110", 0 0, L_0000012f91096a40;  1 drivers
v0000012f9146e960_0 .net *"_ivl_112", 0 0, L_0000012f91096c70;  1 drivers
L_0000012f914764e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012f9146fa40_0 .net/2u *"_ivl_113", 4 0, L_0000012f914764e0;  1 drivers
v0000012f9146f5e0_0 .net *"_ivl_115", 0 0, L_0000012f914ceb00;  1 drivers
v0000012f9146fae0_0 .net *"_ivl_118", 0 0, L_0000012f910b1280;  1 drivers
v0000012f9146ea00_0 .net *"_ivl_119", 0 0, L_0000012f914cf500;  1 drivers
v0000012f9146eb40_0 .net *"_ivl_124", 0 0, L_0000012f914d14d0;  1 drivers
L_0000012f91476528 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000012f9146eaa0_0 .net/2u *"_ivl_127", 3 0, L_0000012f91476528;  1 drivers
L_0000012f91476570 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000012f9146ebe0_0 .net/2u *"_ivl_129", 3 0, L_0000012f91476570;  1 drivers
L_0000012f914765b8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0000012f9146ef00_0 .net/2u *"_ivl_131", 3 0, L_0000012f914765b8;  1 drivers
L_0000012f91476600 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000012f9146ec80_0 .net/2u *"_ivl_133", 3 0, L_0000012f91476600;  1 drivers
v0000012f9146ed20_0 .net *"_ivl_135", 3 0, L_0000012f914ce7e0;  1 drivers
v0000012f9146edc0_0 .net *"_ivl_137", 3 0, L_0000012f914ce240;  1 drivers
v0000012f91470fb0_0 .net *"_ivl_142", 0 0, L_0000012f914d1700;  1 drivers
v0000012f914701f0_0 .net *"_ivl_144", 0 0, L_0000012f914d1ee0;  1 drivers
v0000012f91470470_0 .net *"_ivl_146", 0 0, L_0000012f914d20a0;  1 drivers
v0000012f914703d0_0 .net *"_ivl_150", 0 0, L_0000012f914d1770;  1 drivers
L_0000012f91476648 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012f91470e70_0 .net/2u *"_ivl_151", 4 0, L_0000012f91476648;  1 drivers
v0000012f91471410_0 .net *"_ivl_153", 0 0, L_0000012f914ce6a0;  1 drivers
v0000012f91471e10_0 .net *"_ivl_156", 0 0, L_0000012f914d1d90;  1 drivers
v0000012f91470830_0 .net *"_ivl_157", 0 0, L_0000012f914cf640;  1 drivers
v0000012f914706f0_0 .net *"_ivl_162", 0 0, L_0000012f914d17e0;  1 drivers
L_0000012f91476690 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012f91470ab0_0 .net/2u *"_ivl_163", 4 0, L_0000012f91476690;  1 drivers
v0000012f91470650_0 .net *"_ivl_165", 0 0, L_0000012f914cfbe0;  1 drivers
v0000012f91471050_0 .net *"_ivl_168", 0 0, L_0000012f914d13f0;  1 drivers
v0000012f91470510_0 .net *"_ivl_169", 0 0, L_0000012f914cea60;  1 drivers
v0000012f91470970_0 .net *"_ivl_17", 0 0, L_0000012f91474b70;  1 drivers
L_0000012f91476180 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000012f91471910_0 .net/2u *"_ivl_29", 6 0, L_0000012f91476180;  1 drivers
L_0000012f914761c8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000012f91471af0_0 .net/2u *"_ivl_33", 6 0, L_0000012f914761c8;  1 drivers
L_0000012f91476210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000012f91470a10_0 .net/2u *"_ivl_37", 2 0, L_0000012f91476210;  1 drivers
v0000012f91470dd0_0 .net *"_ivl_39", 0 0, L_0000012f914ce4c0;  1 drivers
v0000012f914715f0_0 .net *"_ivl_42", 0 0, L_0000012f910cdb50;  1 drivers
L_0000012f91476258 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000012f91471b90_0 .net/2u *"_ivl_43", 6 0, L_0000012f91476258;  1 drivers
v0000012f91471c30_0 .net *"_ivl_45", 0 0, L_0000012f914ce560;  1 drivers
L_0000012f914762a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000012f91470bf0_0 .net/2u *"_ivl_49", 2 0, L_0000012f914762a0;  1 drivers
v0000012f91471230_0 .net *"_ivl_51", 0 0, L_0000012f914cf140;  1 drivers
v0000012f91471870_0 .net *"_ivl_54", 0 0, L_0000012f910cda00;  1 drivers
L_0000012f914762e8 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0000012f914708d0_0 .net/2u *"_ivl_55", 6 0, L_0000012f914762e8;  1 drivers
v0000012f91471f50_0 .net *"_ivl_57", 0 0, L_0000012f914cf000;  1 drivers
L_0000012f91476330 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000012f914712d0_0 .net/2u *"_ivl_61", 2 0, L_0000012f91476330;  1 drivers
v0000012f914705b0_0 .net *"_ivl_63", 0 0, L_0000012f914cf0a0;  1 drivers
v0000012f91470b50_0 .net *"_ivl_66", 0 0, L_0000012f910cdae0;  1 drivers
L_0000012f91476378 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000012f91471cd0_0 .net/2u *"_ivl_67", 6 0, L_0000012f91476378;  1 drivers
v0000012f91471d70_0 .net *"_ivl_69", 0 0, L_0000012f914cf5a0;  1 drivers
L_0000012f914763c0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0000012f91470790_0 .net/2u *"_ivl_73", 2 0, L_0000012f914763c0;  1 drivers
v0000012f91470c90_0 .net *"_ivl_75", 0 0, L_0000012f914ce880;  1 drivers
v0000012f91470d30_0 .net *"_ivl_78", 0 0, L_0000012f910cdc30;  1 drivers
L_0000012f91476408 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000012f91470f10_0 .net/2u *"_ivl_79", 6 0, L_0000012f91476408;  1 drivers
v0000012f914710f0_0 .net *"_ivl_81", 0 0, L_0000012f914cece0;  1 drivers
L_0000012f91476450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000012f91471190_0 .net/2u *"_ivl_85", 2 0, L_0000012f91476450;  1 drivers
v0000012f91471370_0 .net *"_ivl_87", 0 0, L_0000012f914cf1e0;  1 drivers
v0000012f914714b0_0 .net *"_ivl_96", 0 0, L_0000012f910cd370;  1 drivers
v0000012f91471550_0 .net *"_ivl_98", 0 0, L_0000012f910cd4c0;  1 drivers
L_0000012f91476498 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012f91471690_0 .net/2u *"_ivl_99", 4 0, L_0000012f91476498;  1 drivers
v0000012f91471730_0 .net "alu_opcode", 3 0, L_0000012f914ceba0;  1 drivers
v0000012f914717d0_0 .net "alu_res", 31 0, v0000012f910bab80_0;  1 drivers
v0000012f914719b0_0 .net "alu_zero", 0 0, L_0000012f914cf780;  1 drivers
v0000012f91471ff0_0 .net "clk", 0 0, v0000012f914748f0_0;  1 drivers
v0000012f91471a50_0 .net "consume", 0 0, L_0000012f910cd990;  1 drivers
v0000012f91471eb0_0 .net "dbg_x1", 31 0, L_0000012f910cd0d0;  alias, 1 drivers
v0000012f91470150_0 .net "dbg_x2", 31 0, L_0000012f910cd450;  alias, 1 drivers
v0000012f91470290_0 .net "dbg_x3", 31 0, L_0000012f910cd140;  alias, 1 drivers
v0000012f91470330_0 .net "dec_rs1_val", 31 0, L_0000012f914cf280;  1 drivers
v0000012f91472fc0_0 .net "dec_rs2_val", 31 0, L_0000012f914cf6e0;  1 drivers
v0000012f91473240_0 .net "dec_wb_we", 0 0, L_0000012f914d1690;  1 drivers
v0000012f91472700_0 .net "dep_rs1", 0 0, L_0000012f91097300;  1 drivers
v0000012f91472c00_0 .net "dep_rs2", 0 0, L_0000012f914d1a10;  1 drivers
v0000012f914727a0_0 .net "ex_alu_in2", 31 0, L_0000012f914cfc80;  1 drivers
v0000012f91472200_0 .net "fetch_imem_req_addr", 31 0, L_0000012f910cd680;  1 drivers
v0000012f91473d80_0 .net "fetch_imem_req_valid", 0 0, L_0000012f910cd290;  1 drivers
v0000012f914723e0_0 .net "fetch_imem_resp_ready", 0 0, L_0000012f91474d50;  1 drivers
v0000012f91472ca0_0 .net "forward_rs1", 0 0, L_0000012f914d1e70;  1 drivers
v0000012f91473060_0 .net "forward_rs2", 0 0, L_0000012f914d1620;  1 drivers
v0000012f91473b00_0 .net "funct3", 2 0, L_0000012f914756b0;  1 drivers
v0000012f91473a60_0 .net "funct7", 6 0, L_0000012f914ce420;  1 drivers
v0000012f91472480_0 .var "id_ex_alu_opcode", 3 0;
v0000012f91472660_0 .var "id_ex_imm_i", 31 0;
v0000012f91473740_0 .var "id_ex_pc", 31 0;
v0000012f91472de0_0 .var "id_ex_rd", 4 0;
v0000012f91473880_0 .var "id_ex_rs1_data", 31 0;
v0000012f914736a0_0 .var "id_ex_rs2_data", 31 0;
v0000012f91472520_0 .var "id_ex_use_imm", 0 0;
v0000012f914732e0_0 .var "id_ex_valid", 0 0;
v0000012f91473ba0_0 .var "id_ex_wb_we", 0 0;
v0000012f91472d40_0 .var "if_id_inst", 31 0;
v0000012f914722a0_0 .var "if_id_pc", 31 0;
v0000012f91473380_0 .var "if_id_valid", 0 0;
v0000012f91473600_0 .net "imem_req_addr", 31 0, L_0000012f910cd7d0;  alias, 1 drivers
v0000012f91473420_0 .net "imem_req_fire", 0 0, L_0000012f910cd760;  1 drivers
v0000012f91473ec0_0 .net "imem_req_ready", 0 0, v0000012f91474c10_0;  1 drivers
v0000012f91472340_0 .net "imem_req_valid", 0 0, L_0000012f910cd5a0;  alias, 1 drivers
v0000012f91472a20_0 .net "imem_resp_data", 31 0, v0000012f91475b10_0;  1 drivers
v0000012f914725c0_0 .net "imem_resp_fire", 0 0, L_0000012f910cd060;  1 drivers
v0000012f91472e80_0 .net "imem_resp_ready", 0 0, L_0000012f910cdd10;  alias, 1 drivers
v0000012f914734c0_0 .net "imem_resp_valid", 0 0, v0000012f91474350_0;  1 drivers
v0000012f91473e20_0 .net "imm_i", 31 0, L_0000012f914ce600;  1 drivers
v0000012f91473920_0 .net "is_itype", 0 0, L_0000012f914cf460;  1 drivers
v0000012f91472b60_0 .net "is_rtype", 0 0, L_0000012f914cf320;  1 drivers
v0000012f91472ac0_0 .net "need_stall", 0 0, L_0000012f914d2030;  1 drivers
v0000012f914728e0_0 .net "op_add", 0 0, L_0000012f910cd3e0;  1 drivers
v0000012f914739c0_0 .net "op_addi", 0 0, L_0000012f910cdca0;  1 drivers
v0000012f91473f60_0 .net "op_and", 0 0, L_0000012f910cdbc0;  1 drivers
v0000012f91473560_0 .net "op_or", 0 0, L_0000012f910cce30;  1 drivers
v0000012f91472840_0 .net "op_sub", 0 0, L_0000012f910cd1b0;  1 drivers
v0000012f91472f20_0 .net "opcode", 6 0, L_0000012f914752f0;  1 drivers
v0000012f914737e0_0 .net "pc_current", 31 0, v0000012f9146f4a0_0;  1 drivers
v0000012f91473c40_0 .net "pc_en", 0 0, L_0000012f910cd8b0;  1 drivers
v0000012f91474000_0 .net "pc_next", 31 0, L_0000012f91474ad0;  1 drivers
v0000012f91473100_0 .net "rd", 4 0, L_0000012f91474cb0;  1 drivers
v0000012f914731a0_0 .net "reset_n", 0 0, v0000012f91474490_0;  1 drivers
v0000012f91473ce0_0 .net "rs1", 4 0, L_0000012f914cec40;  1 drivers
v0000012f91472160_0 .net "rs1_data", 31 0, v0000012f9146f540_0;  1 drivers
v0000012f91472980_0 .net "rs2", 4 0, L_0000012f914ce1a0;  1 drivers
v0000012f91475ed0_0 .net "rs2_data", 31 0, v0000012f9146efa0_0;  1 drivers
v0000012f914757f0_0 .net "shamt", 4 0, L_0000012f914cef60;  1 drivers
v0000012f91474e90_0 .net "use_rs1", 0 0, L_0000012f910cd220;  1 drivers
v0000012f91475890_0 .net "use_rs2", 0 0, L_0000012f910cd300;  1 drivers
v0000012f91475e30_0 .net "wb_data", 31 0, L_0000012f914d1c40;  1 drivers
v0000012f91475750_0 .net "wb_rd", 4 0, L_0000012f914d18c0;  1 drivers
v0000012f91475250_0 .net "wb_we", 0 0, L_0000012f914d1850;  1 drivers
L_0000012f91474ad0 .arith/sum 32, v0000012f9146f4a0_0, L_0000012f91476138;
L_0000012f91474b70 .reduce/nor L_0000012f914d2030;
L_0000012f914cf320 .cmp/eq 7, L_0000012f914752f0, L_0000012f91476180;
L_0000012f914cf460 .cmp/eq 7, L_0000012f914752f0, L_0000012f914761c8;
L_0000012f914ce4c0 .cmp/eq 3, L_0000012f914756b0, L_0000012f91476210;
L_0000012f914ce560 .cmp/eq 7, L_0000012f914ce420, L_0000012f91476258;
L_0000012f914cf140 .cmp/eq 3, L_0000012f914756b0, L_0000012f914762a0;
L_0000012f914cf000 .cmp/eq 7, L_0000012f914ce420, L_0000012f914762e8;
L_0000012f914cf0a0 .cmp/eq 3, L_0000012f914756b0, L_0000012f91476330;
L_0000012f914cf5a0 .cmp/eq 7, L_0000012f914ce420, L_0000012f91476378;
L_0000012f914ce880 .cmp/eq 3, L_0000012f914756b0, L_0000012f914763c0;
L_0000012f914cece0 .cmp/eq 7, L_0000012f914ce420, L_0000012f91476408;
L_0000012f914cf1e0 .cmp/eq 3, L_0000012f914756b0, L_0000012f91476450;
L_0000012f914ce9c0 .cmp/ne 5, v0000012f91472de0_0, L_0000012f91476498;
L_0000012f914ced80 .cmp/eq 5, v0000012f91472de0_0, L_0000012f914cec40;
L_0000012f914ceb00 .cmp/ne 5, v0000012f91472de0_0, L_0000012f914764e0;
L_0000012f914cf500 .cmp/eq 5, v0000012f91472de0_0, L_0000012f914ce1a0;
L_0000012f914ce7e0 .functor MUXZ 4, L_0000012f91476600, L_0000012f914765b8, L_0000012f910cce30, C4<>;
L_0000012f914ce240 .functor MUXZ 4, L_0000012f914ce7e0, L_0000012f91476570, L_0000012f910cdbc0, C4<>;
L_0000012f914ceba0 .functor MUXZ 4, L_0000012f914ce240, L_0000012f91476528, L_0000012f910cd1b0, C4<>;
L_0000012f914ce6a0 .cmp/ne 5, v0000012f91472de0_0, L_0000012f91476648;
L_0000012f914cf640 .cmp/eq 5, v0000012f91472de0_0, L_0000012f914cec40;
L_0000012f914cfbe0 .cmp/ne 5, v0000012f91472de0_0, L_0000012f91476690;
L_0000012f914cea60 .cmp/eq 5, v0000012f91472de0_0, L_0000012f914ce1a0;
L_0000012f914cf280 .functor MUXZ 32, v0000012f9146f540_0, L_0000012f914d1c40, L_0000012f914d1e70, C4<>;
L_0000012f914cf6e0 .functor MUXZ 32, v0000012f9146efa0_0, L_0000012f914d1c40, L_0000012f914d1620, C4<>;
L_0000012f914cfc80 .functor MUXZ 32, v0000012f914736a0_0, v0000012f91472660_0, v0000012f91472520_0, C4<>;
S_0000012f9108ca20 .scope module, "u_alu" "alu" 4 256, 5 1 0, S_0000012f910d4040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000012f914766d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012f910bbbc0_0 .net/2u *"_ivl_0", 31 0, L_0000012f914766d8;  1 drivers
v0000012f910b9fa0_0 .net "a", 31 0, v0000012f91473880_0;  1 drivers
v0000012f910bb6c0_0 .net "b", 31 0, L_0000012f914cfc80;  alias, 1 drivers
v0000012f910ba680_0 .net "opcode", 3 0, v0000012f91472480_0;  1 drivers
v0000012f910bab80_0 .var "result", 31 0;
v0000012f910bafe0_0 .net "zero", 0 0, L_0000012f914cf780;  alias, 1 drivers
E_0000012f910bc900 .event anyedge, v0000012f910ba680_0, v0000012f910b9fa0_0, v0000012f910bb6c0_0, v0000012f910bb6c0_0;
L_0000012f914cf780 .cmp/eq 32, v0000012f910bab80_0, L_0000012f914766d8;
S_0000012f9108cbb0 .scope module, "u_dec" "field_extractor" 4 124, 6 1 0, S_0000012f910d4040;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i";
    .port_info 8 /OUTPUT 5 "shamt";
v0000012f910bb940_0 .net *"_ivl_13", 0 0, L_0000012f914ce380;  1 drivers
v0000012f910bb080_0 .net *"_ivl_14", 19 0, L_0000012f914ceec0;  1 drivers
v0000012f910ba9a0_0 .net *"_ivl_17", 11 0, L_0000012f914ce740;  1 drivers
v0000012f910baa40_0 .net "funct3", 2 0, L_0000012f914756b0;  alias, 1 drivers
v0000012f91089300_0 .net "funct7", 6 0, L_0000012f914ce420;  alias, 1 drivers
v0000012f91088ae0_0 .net "imm_i", 31 0, L_0000012f914ce600;  alias, 1 drivers
v0000012f91089440_0 .net "instruction", 31 0, v0000012f91472d40_0;  1 drivers
v0000012f910898a0_0 .net "opcode", 6 0, L_0000012f914752f0;  alias, 1 drivers
v0000012f9146ee60_0 .net "rd", 4 0, L_0000012f91474cb0;  alias, 1 drivers
v0000012f9146e140_0 .net "rs1", 4 0, L_0000012f914cec40;  alias, 1 drivers
v0000012f9146f400_0 .net "rs2", 4 0, L_0000012f914ce1a0;  alias, 1 drivers
v0000012f9146f680_0 .net "shamt", 4 0, L_0000012f914cef60;  alias, 1 drivers
L_0000012f914752f0 .part v0000012f91472d40_0, 0, 7;
L_0000012f91474cb0 .part v0000012f91472d40_0, 7, 5;
L_0000012f914756b0 .part v0000012f91472d40_0, 12, 3;
L_0000012f914cec40 .part v0000012f91472d40_0, 15, 5;
L_0000012f914ce1a0 .part v0000012f91472d40_0, 20, 5;
L_0000012f914ce420 .part v0000012f91472d40_0, 25, 7;
L_0000012f914ce380 .part v0000012f91472d40_0, 31, 1;
LS_0000012f914ceec0_0_0 .concat [ 1 1 1 1], L_0000012f914ce380, L_0000012f914ce380, L_0000012f914ce380, L_0000012f914ce380;
LS_0000012f914ceec0_0_4 .concat [ 1 1 1 1], L_0000012f914ce380, L_0000012f914ce380, L_0000012f914ce380, L_0000012f914ce380;
LS_0000012f914ceec0_0_8 .concat [ 1 1 1 1], L_0000012f914ce380, L_0000012f914ce380, L_0000012f914ce380, L_0000012f914ce380;
LS_0000012f914ceec0_0_12 .concat [ 1 1 1 1], L_0000012f914ce380, L_0000012f914ce380, L_0000012f914ce380, L_0000012f914ce380;
LS_0000012f914ceec0_0_16 .concat [ 1 1 1 1], L_0000012f914ce380, L_0000012f914ce380, L_0000012f914ce380, L_0000012f914ce380;
LS_0000012f914ceec0_1_0 .concat [ 4 4 4 4], LS_0000012f914ceec0_0_0, LS_0000012f914ceec0_0_4, LS_0000012f914ceec0_0_8, LS_0000012f914ceec0_0_12;
LS_0000012f914ceec0_1_4 .concat [ 4 0 0 0], LS_0000012f914ceec0_0_16;
L_0000012f914ceec0 .concat [ 16 4 0 0], LS_0000012f914ceec0_1_0, LS_0000012f914ceec0_1_4;
L_0000012f914ce740 .part v0000012f91472d40_0, 20, 12;
L_0000012f914ce600 .concat [ 12 20 0 0], L_0000012f914ce740, L_0000012f914ceec0;
L_0000012f914cef60 .part v0000012f91472d40_0, 20, 5;
S_0000012f9108cd40 .scope module, "u_fetch" "fetch_stage" 4 64, 7 17 0, S_0000012f910d4040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "imem_req_ready";
    .port_info 4 /INPUT 1 "imem_resp_valid";
    .port_info 5 /INPUT 32 "imem_resp_data";
    .port_info 6 /INPUT 32 "pc_current";
    .port_info 7 /OUTPUT 1 "imem_req_valid";
    .port_info 8 /OUTPUT 32 "imem_req_addr";
    .port_info 9 /OUTPUT 1 "imem_resp_ready";
L_0000012f910cd610 .functor NOT 1, v0000012f9146fd60_0, C4<0>, C4<0>, C4<0>;
L_0000012f910cd290 .functor AND 1, L_0000012f910cd610, L_0000012f91474990, C4<1>, C4<1>;
L_0000012f910cd680 .functor BUFZ 32, v0000012f9146f4a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012f910cd920 .functor AND 1, L_0000012f910cd290, v0000012f91474c10_0, C4<1>, C4<1>;
L_0000012f910cd6f0 .functor AND 1, v0000012f91474350_0, L_0000012f91474d50, C4<1>, C4<1>;
v0000012f9146f360_0 .net *"_ivl_0", 0 0, L_0000012f910cd610;  1 drivers
v0000012f9146e1e0_0 .net *"_ivl_3", 0 0, L_0000012f91474990;  1 drivers
v0000012f9146fcc0_0 .net "clk", 0 0, v0000012f914748f0_0;  alias, 1 drivers
v0000012f9146fd60_0 .var "imem_outstanding", 0 0;
v0000012f9146e5a0_0 .net "imem_req_addr", 31 0, L_0000012f910cd680;  alias, 1 drivers
v0000012f9146e6e0_0 .net "imem_req_fire", 0 0, L_0000012f910cd920;  1 drivers
v0000012f9146f900_0 .net "imem_req_ready", 0 0, v0000012f91474c10_0;  alias, 1 drivers
v0000012f9146f9a0_0 .net "imem_req_valid", 0 0, L_0000012f910cd290;  alias, 1 drivers
v0000012f9146f220_0 .net "imem_resp_data", 31 0, v0000012f91475b10_0;  alias, 1 drivers
v0000012f9146f180_0 .net "imem_resp_fire", 0 0, L_0000012f910cd6f0;  1 drivers
v0000012f9146e780_0 .net "imem_resp_ready", 0 0, L_0000012f91474d50;  alias, 1 drivers
v0000012f9146fe00_0 .net "imem_resp_valid", 0 0, v0000012f91474350_0;  alias, 1 drivers
v0000012f9146fea0_0 .net "pc_current", 31 0, v0000012f9146f4a0_0;  alias, 1 drivers
v0000012f9146e280_0 .net "reset_n", 0 0, v0000012f91474490_0;  alias, 1 drivers
v0000012f9146f040_0 .net "stall", 0 0, L_0000012f914d2030;  alias, 1 drivers
E_0000012f910bd200 .event posedge, v0000012f9146fcc0_0;
L_0000012f91474990 .reduce/nor L_0000012f914d2030;
L_0000012f91474d50 .reduce/nor L_0000012f914d2030;
S_0000012f910824d0 .scope module, "u_pc" "pc_reg" 4 49, 7 1 0, S_0000012f910d4040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 32 "pc_next";
    .port_info 4 /OUTPUT 32 "pc_current";
v0000012f9146f2c0_0 .net "clk", 0 0, v0000012f914748f0_0;  alias, 1 drivers
v0000012f9146f4a0_0 .var "pc_current", 31 0;
v0000012f9146f860_0 .net "pc_en", 0 0, L_0000012f910cd8b0;  alias, 1 drivers
v0000012f9146ff40_0 .net "pc_next", 31 0, L_0000012f91474ad0;  alias, 1 drivers
v0000012f9146e3c0_0 .net "reset_n", 0 0, v0000012f91474490_0;  alias, 1 drivers
S_0000012f91082660 .scope module, "u_rf" "regfile32" 4 143, 4 2 0, S_0000012f910d4040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "raddr1";
    .port_info 5 /OUTPUT 32 "rdata1";
    .port_info 6 /INPUT 5 "raddr2";
    .port_info 7 /OUTPUT 32 "rdata2";
v0000012f9146ffe0_0 .net "clk", 0 0, v0000012f914748f0_0;  alias, 1 drivers
v0000012f9146f7c0_0 .net "raddr1", 4 0, L_0000012f914cec40;  alias, 1 drivers
v0000012f9146e640_0 .net "raddr2", 4 0, L_0000012f914ce1a0;  alias, 1 drivers
v0000012f9146f540_0 .var "rdata1", 31 0;
v0000012f9146efa0_0 .var "rdata2", 31 0;
v0000012f9146fb80 .array "regs", 31 0, 31 0;
v0000012f9146f0e0_0 .net "waddr", 4 0, L_0000012f914d18c0;  alias, 1 drivers
v0000012f9146e320_0 .net "wdata", 31 0, L_0000012f914d1c40;  alias, 1 drivers
v0000012f9146e460_0 .net "we", 0 0, L_0000012f914d1850;  alias, 1 drivers
v0000012f9146fb80_0 .array/port v0000012f9146fb80, 0;
E_0000012f910bd2c0/0 .event anyedge, v0000012f9146e140_0, v0000012f9146fb80_0, v0000012f9146fb80_1, v0000012f9146fb80_2;
v0000012f9146fb80_4 .array/port v0000012f9146fb80, 4;
v0000012f9146fb80_5 .array/port v0000012f9146fb80, 5;
v0000012f9146fb80_6 .array/port v0000012f9146fb80, 6;
E_0000012f910bd2c0/1 .event anyedge, v0000012f9146fb80_3, v0000012f9146fb80_4, v0000012f9146fb80_5, v0000012f9146fb80_6;
v0000012f9146fb80_7 .array/port v0000012f9146fb80, 7;
v0000012f9146fb80_8 .array/port v0000012f9146fb80, 8;
v0000012f9146fb80_9 .array/port v0000012f9146fb80, 9;
v0000012f9146fb80_10 .array/port v0000012f9146fb80, 10;
E_0000012f910bd2c0/2 .event anyedge, v0000012f9146fb80_7, v0000012f9146fb80_8, v0000012f9146fb80_9, v0000012f9146fb80_10;
v0000012f9146fb80_11 .array/port v0000012f9146fb80, 11;
v0000012f9146fb80_12 .array/port v0000012f9146fb80, 12;
v0000012f9146fb80_13 .array/port v0000012f9146fb80, 13;
v0000012f9146fb80_14 .array/port v0000012f9146fb80, 14;
E_0000012f910bd2c0/3 .event anyedge, v0000012f9146fb80_11, v0000012f9146fb80_12, v0000012f9146fb80_13, v0000012f9146fb80_14;
v0000012f9146fb80_15 .array/port v0000012f9146fb80, 15;
v0000012f9146fb80_16 .array/port v0000012f9146fb80, 16;
v0000012f9146fb80_17 .array/port v0000012f9146fb80, 17;
v0000012f9146fb80_18 .array/port v0000012f9146fb80, 18;
E_0000012f910bd2c0/4 .event anyedge, v0000012f9146fb80_15, v0000012f9146fb80_16, v0000012f9146fb80_17, v0000012f9146fb80_18;
v0000012f9146fb80_19 .array/port v0000012f9146fb80, 19;
v0000012f9146fb80_20 .array/port v0000012f9146fb80, 20;
v0000012f9146fb80_21 .array/port v0000012f9146fb80, 21;
v0000012f9146fb80_22 .array/port v0000012f9146fb80, 22;
E_0000012f910bd2c0/5 .event anyedge, v0000012f9146fb80_19, v0000012f9146fb80_20, v0000012f9146fb80_21, v0000012f9146fb80_22;
v0000012f9146fb80_23 .array/port v0000012f9146fb80, 23;
v0000012f9146fb80_24 .array/port v0000012f9146fb80, 24;
v0000012f9146fb80_25 .array/port v0000012f9146fb80, 25;
v0000012f9146fb80_26 .array/port v0000012f9146fb80, 26;
E_0000012f910bd2c0/6 .event anyedge, v0000012f9146fb80_23, v0000012f9146fb80_24, v0000012f9146fb80_25, v0000012f9146fb80_26;
v0000012f9146fb80_27 .array/port v0000012f9146fb80, 27;
v0000012f9146fb80_28 .array/port v0000012f9146fb80, 28;
v0000012f9146fb80_29 .array/port v0000012f9146fb80, 29;
v0000012f9146fb80_30 .array/port v0000012f9146fb80, 30;
E_0000012f910bd2c0/7 .event anyedge, v0000012f9146fb80_27, v0000012f9146fb80_28, v0000012f9146fb80_29, v0000012f9146fb80_30;
v0000012f9146fb80_31 .array/port v0000012f9146fb80, 31;
E_0000012f910bd2c0/8 .event anyedge, v0000012f9146fb80_31, v0000012f9146f400_0;
E_0000012f910bd2c0 .event/or E_0000012f910bd2c0/0, E_0000012f910bd2c0/1, E_0000012f910bd2c0/2, E_0000012f910bd2c0/3, E_0000012f910bd2c0/4, E_0000012f910bd2c0/5, E_0000012f910bd2c0/6, E_0000012f910bd2c0/7, E_0000012f910bd2c0/8;
S_0000012f910827f0 .scope autotask, "reset_cpu_and_clear_regs" "reset_cpu_and_clear_regs" 3 73, 3 73 0, S_0000012f910d3eb0;
 .timescale -9 -12;
TD_tb_cpu_top.reset_cpu_and_clear_regs ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f91474490_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000012f910bd200;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012f914742b0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000012f914742b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000012f914742b0_0;
    %store/vec4a v0000012f9146fb80, 4, 0;
    %load/vec4 v0000012f914742b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012f914742b0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f91474490_0, 0, 1;
    %wait E_0000012f910bd200;
    %end;
S_0000012f91081620 .scope autofunction.vec4.s32, "rv_add" "rv_add" 3 14, 3 14 0, S_0000012f910d3eb0;
 .timescale -9 -12;
v0000012f91475c50_0 .var "rd", 4 0;
v0000012f91475430_0 .var "rs1", 4 0;
v0000012f91474df0_0 .var "rs2", 4 0;
; Variable rv_add is vec4 return value of scope S_0000012f91081620
TD_tb_cpu_top.rv_add ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0000012f91474df0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012f91475430_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000012f91475c50_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 51, 0, 7;
    %ret/vec4 0, 0, 32;  Assign to rv_add (store_vec4_to_lval)
    %end;
S_0000012f910817b0 .scope autofunction.vec4.s32, "rv_addi" "rv_addi" 3 6, 3 6 0, S_0000012f910d3eb0;
 .timescale -9 -12;
v0000012f91475930_0 .var "i", 11 0;
v0000012f91474a30_0 .var/2s "imm", 31 0;
v0000012f91475bb0_0 .var "rd", 4 0;
v0000012f91475390_0 .var "rs1", 4 0;
; Variable rv_addi is vec4 return value of scope S_0000012f910817b0
TD_tb_cpu_top.rv_addi ;
    %load/vec4 v0000012f91474a30_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000012f91475930_0, 0, 12;
    %load/vec4 v0000012f91475930_0;
    %load/vec4 v0000012f91475390_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000012f91475bb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 19, 0, 7;
    %ret/vec4 0, 0, 32;  Assign to rv_addi (store_vec4_to_lval)
    %end;
S_0000012f91081940 .scope autofunction.vec4.s32, "rv_and" "rv_and" 3 26, 3 26 0, S_0000012f910d3eb0;
 .timescale -9 -12;
v0000012f91475070_0 .var "rd", 4 0;
v0000012f91475cf0_0 .var "rs1", 4 0;
v0000012f91476010_0 .var "rs2", 4 0;
; Variable rv_and is vec4 return value of scope S_0000012f91081940
TD_tb_cpu_top.rv_and ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0000012f91476010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012f91475cf0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0000012f91475070_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 51, 0, 7;
    %ret/vec4 0, 0, 32;  Assign to rv_and (store_vec4_to_lval)
    %end;
S_0000012f91077cc0 .scope autofunction.vec4.s32, "rv_or" "rv_or" 3 32, 3 32 0, S_0000012f910d3eb0;
 .timescale -9 -12;
v0000012f91474530_0 .var "rd", 4 0;
v0000012f914745d0_0 .var "rs1", 4 0;
v0000012f914754d0_0 .var "rs2", 4 0;
; Variable rv_or is vec4 return value of scope S_0000012f91077cc0
TD_tb_cpu_top.rv_or ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0000012f914754d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012f914745d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0000012f91474530_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 51, 0, 7;
    %ret/vec4 0, 0, 32;  Assign to rv_or (store_vec4_to_lval)
    %end;
S_0000012f91077e50 .scope autofunction.vec4.s32, "rv_sub" "rv_sub" 3 20, 3 20 0, S_0000012f910d3eb0;
 .timescale -9 -12;
v0000012f91475110_0 .var "rd", 4 0;
v0000012f91474670_0 .var "rs1", 4 0;
v0000012f91474fd0_0 .var "rs2", 4 0;
; Variable rv_sub is vec4 return value of scope S_0000012f91077e50
TD_tb_cpu_top.rv_sub ;
    %pushi/vec4 32, 0, 7;
    %load/vec4 v0000012f91474fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012f91474670_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0000012f91475110_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 51, 0, 7;
    %ret/vec4 0, 0, 32;  Assign to rv_sub (store_vec4_to_lval)
    %end;
    .scope S_0000012f910824d0;
T_6 ;
    %wait E_0000012f910bd200;
    %load/vec4 v0000012f9146e3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f9146f4a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000012f9146f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000012f9146ff40_0;
    %assign/vec4 v0000012f9146f4a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000012f9108cd40;
T_7 ;
    %wait E_0000012f910bd200;
    %load/vec4 v0000012f9146e280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f9146fd60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000012f9146e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f9146fd60_0, 0;
T_7.2 ;
    %load/vec4 v0000012f9146f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f9146fd60_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000012f91082660;
T_8 ;
Ewait_0 .event/or E_0000012f910bd2c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000012f9146f7c0_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0000012f9146f7c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000012f9146fb80, 4;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0000012f9146f540_0, 0, 32;
    %load/vec4 v0000012f9146e640_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0000012f9146e640_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000012f9146fb80, 4;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0000012f9146efa0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000012f91082660;
T_9 ;
    %wait E_0000012f910bd200;
    %load/vec4 v0000012f9146e460_0;
    %load/vec4 v0000012f9146f0e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000012f9146e320_0;
    %load/vec4 v0000012f9146f0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012f9146fb80, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000012f9108ca20;
T_10 ;
Ewait_1 .event/or E_0000012f910bc900, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000012f910ba680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012f910bab80_0, 0, 32;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v0000012f910b9fa0_0;
    %load/vec4 v0000012f910bb6c0_0;
    %add;
    %store/vec4 v0000012f910bab80_0, 0, 32;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v0000012f910b9fa0_0;
    %load/vec4 v0000012f910bb6c0_0;
    %sub;
    %store/vec4 v0000012f910bab80_0, 0, 32;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0000012f910b9fa0_0;
    %load/vec4 v0000012f910bb6c0_0;
    %and;
    %store/vec4 v0000012f910bab80_0, 0, 32;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0000012f910b9fa0_0;
    %load/vec4 v0000012f910bb6c0_0;
    %or;
    %store/vec4 v0000012f910bab80_0, 0, 32;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0000012f910b9fa0_0;
    %load/vec4 v0000012f910bb6c0_0;
    %xor;
    %store/vec4 v0000012f910bab80_0, 0, 32;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0000012f910b9fa0_0;
    %load/vec4 v0000012f910bb6c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000012f910bab80_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0000012f910b9fa0_0;
    %load/vec4 v0000012f910bb6c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000012f910bab80_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0000012f910b9fa0_0;
    %load/vec4 v0000012f910bb6c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000012f910bab80_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0000012f910b9fa0_0;
    %load/vec4 v0000012f910bb6c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.12, 8;
T_10.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.12, 8;
 ; End of false expr.
    %blend;
T_10.12;
    %store/vec4 v0000012f910bab80_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000012f910d4040;
T_11 ;
    %wait E_0000012f910bd200;
    %load/vec4 v0000012f914731a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f91473380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f91472d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f914722a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000012f914725c0_0;
    %load/vec4 v0000012f91473380_0;
    %nor/r;
    %load/vec4 v0000012f91471a50_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000012f91472a20_0;
    %assign/vec4 v0000012f91472d40_0, 0;
    %load/vec4 v0000012f914737e0_0;
    %assign/vec4 v0000012f914722a0_0, 0;
T_11.2 ;
    %load/vec4 v0000012f91473380_0;
    %load/vec4 v0000012f91471a50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v0000012f914725c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.6, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.7, 9;
T_11.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.7, 9;
 ; End of false expr.
    %blend;
T_11.7;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %assign/vec4 v0000012f91473380_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000012f910d4040;
T_12 ;
    %wait E_0000012f910bd200;
    %load/vec4 v0000012f914731a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f914732e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f91473880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f914736a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f91472660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000012f91472de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f91473ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012f91472480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f91472520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f91473740_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000012f91472ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f914732e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f91473ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000012f91472de0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000012f91473380_0;
    %assign/vec4 v0000012f914732e0_0, 0;
    %load/vec4 v0000012f91470330_0;
    %assign/vec4 v0000012f91473880_0, 0;
    %load/vec4 v0000012f91472fc0_0;
    %assign/vec4 v0000012f914736a0_0, 0;
    %load/vec4 v0000012f91473e20_0;
    %assign/vec4 v0000012f91472660_0, 0;
    %load/vec4 v0000012f91473100_0;
    %assign/vec4 v0000012f91472de0_0, 0;
    %load/vec4 v0000012f91473240_0;
    %assign/vec4 v0000012f91473ba0_0, 0;
    %load/vec4 v0000012f91471730_0;
    %assign/vec4 v0000012f91472480_0, 0;
    %load/vec4 v0000012f914739c0_0;
    %assign/vec4 v0000012f91472520_0, 0;
    %load/vec4 v0000012f914722a0_0;
    %assign/vec4 v0000012f91473740_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000012f910d3eb0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f914748f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f91474490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f91474c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f91474350_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012f91475b10_0, 0, 32;
    %end;
    .thread T_13, $init;
    .scope S_0000012f910d3eb0;
T_14 ;
T_14.0 ;
    %delay 5000, 0;
    %load/vec4 v0000012f914748f0_0;
    %inv;
    %store/vec4 v0000012f914748f0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0000012f910d3eb0;
T_15 ;
    %wait E_0000012f910bd200;
    %load/vec4 v0000012f91474490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f91474350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f91475b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f914751b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012f914743f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000012f914751b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f91474350_0, 0;
T_15.2 ;
    %load/vec4 v0000012f914751b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f91474350_0, 0;
    %load/vec4 v0000012f914743f0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000012f91475610, 4;
    %assign/vec4 v0000012f91475b10_0, 0;
    %load/vec4 v0000012f91474850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012f914751b0_0, 0;
T_15.6 ;
T_15.4 ;
    %load/vec4 v0000012f914751b0_0;
    %nor/r;
    %load/vec4 v0000012f91475570_0;
    %and;
    %load/vec4 v0000012f91474c10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012f914751b0_0, 0;
    %load/vec4 v0000012f91475d90_0;
    %assign/vec4 v0000012f914743f0_0, 0;
T_15.8 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000012f910d3eb0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012f914742b0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0000012f914742b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000012f914742b0_0;
    %store/vec4a v0000012f91475610, 4, 0;
    %load/vec4 v0000012f914742b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012f914742b0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call/w 3 119 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call/w 3 120 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012f910d3eb0 {0 0 0};
    %alloc S_0000012f910817b0;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000012f91474a30_0, 0, 32;
    %store/vec4 v0000012f91475390_0, 0, 5;
    %store/vec4 v0000012f91475bb0_0, 0, 5;
    %callf/vec4 TD_tb_cpu_top.rv_addi, S_0000012f910817b0;
    %free S_0000012f910817b0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012f91475610, 4, 0;
    %alloc S_0000012f910817b0;
    %pushi/vec4 2, 0, 5;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000012f91474a30_0, 0, 32;
    %store/vec4 v0000012f91475390_0, 0, 5;
    %store/vec4 v0000012f91475bb0_0, 0, 5;
    %callf/vec4 TD_tb_cpu_top.rv_addi, S_0000012f910817b0;
    %free S_0000012f910817b0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012f91475610, 4, 0;
    %alloc S_0000012f91081620;
    %pushi/vec4 3, 0, 5;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000012f91474df0_0, 0, 5;
    %store/vec4 v0000012f91475430_0, 0, 5;
    %store/vec4 v0000012f91475c50_0, 0, 5;
    %callf/vec4 TD_tb_cpu_top.rv_add, S_0000012f91081620;
    %free S_0000012f91081620;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012f91475610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012f91475610, 4, 0;
    %alloc S_0000012f910827f0;
    %fork TD_tb_cpu_top.reset_cpu_and_clear_regs, S_0000012f910827f0;
    %join;
    %free S_0000012f910827f0;
    %pushi/vec4 30, 0, 32;
T_16.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.3, 5;
    %jmp/1 T_16.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000012f910bd200;
    %jmp T_16.2;
T_16.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 129 "$display", "add : x1=%h x2=%h x3=%h", v0000012f91474210_0, v0000012f914747b0_0, v0000012f91474710_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012f914742b0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0000012f914742b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000012f914742b0_0;
    %store/vec4a v0000012f91475610, 4, 0;
    %load/vec4 v0000012f914742b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012f914742b0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %alloc S_0000012f910817b0;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000012f91474a30_0, 0, 32;
    %store/vec4 v0000012f91475390_0, 0, 5;
    %store/vec4 v0000012f91475bb0_0, 0, 5;
    %callf/vec4 TD_tb_cpu_top.rv_addi, S_0000012f910817b0;
    %free S_0000012f910817b0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012f91475610, 4, 0;
    %alloc S_0000012f910817b0;
    %pushi/vec4 2, 0, 5;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000012f91474a30_0, 0, 32;
    %store/vec4 v0000012f91475390_0, 0, 5;
    %store/vec4 v0000012f91475bb0_0, 0, 5;
    %callf/vec4 TD_tb_cpu_top.rv_addi, S_0000012f910817b0;
    %free S_0000012f910817b0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012f91475610, 4, 0;
    %alloc S_0000012f91077e50;
    %pushi/vec4 3, 0, 5;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000012f91474fd0_0, 0, 5;
    %store/vec4 v0000012f91474670_0, 0, 5;
    %store/vec4 v0000012f91475110_0, 0, 5;
    %callf/vec4 TD_tb_cpu_top.rv_sub, S_0000012f91077e50;
    %free S_0000012f91077e50;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012f91475610, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012f91475610, 4, 0;
    %alloc S_0000012f910827f0;
    %fork TD_tb_cpu_top.reset_cpu_and_clear_regs, S_0000012f910827f0;
    %join;
    %free S_0000012f910827f0;
    %pushi/vec4 30, 0, 32;
T_16.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.7, 5;
    %jmp/1 T_16.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000012f910bd200;
    %jmp T_16.6;
T_16.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 140 "$display", "Subtraction: x1=%h x2=%h x3=%h", v0000012f91474210_0, v0000012f914747b0_0, v0000012f91474710_0 {0 0 0};
    %vpi_call/w 3 142 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    ".\tb_cpu_top.sv";
    ".\top.sv";
    ".\rtl\alu.sv";
    ".\rtl\stages\dec.sv";
    ".\rtl\stages\fetch.sv";
