// Seed: 2298697085
module module_0 (
    input wand id_0,
    input wire id_1,
    output uwire id_2,
    output tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input wand id_10,
    input tri0 id_11
    , id_16,
    output uwire id_12,
    output tri0 id_13,
    input tri0 id_14
);
  logic id_17, id_18;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input supply0 id_2,
    output logic id_3
);
  always @(posedge 1'h0) begin : LABEL_0
    id_3 = 1;
    if (-1) id_3 <= 1 - -1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
  wire id_5;
  parameter id_6 = 1 - 1;
  assign id_3 = id_6;
endmodule
