// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="lloyds_kernel_top,hls_ip_2013_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module lloyds_kernel_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        block_address,
        master_portA_req_din,
        master_portA_req_full_n,
        master_portA_req_write,
        master_portA_rsp_empty_n,
        master_portA_rsp_read,
        master_portA_address,
        master_portA_datain,
        master_portA_dataout,
        master_portA_size,
        data_points_addr,
        centres_in_addr,
        output_addr,
        update_points,
        n,
        k,
        debug
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] block_address;
output   master_portA_req_din;
input   master_portA_req_full_n;
output   master_portA_req_write;
input   master_portA_rsp_empty_n;
output   master_portA_rsp_read;
output  [31:0] master_portA_address;
input  [31:0] master_portA_datain;
output  [31:0] master_portA_dataout;
output  [31:0] master_portA_size;
input  [31:0] data_points_addr;
input  [31:0] centres_in_addr;
input  [31:0] output_addr;
input  [31:0] update_points;
input  [31:0] n;
input  [31:0] k;
output  [31:0] debug;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg master_portA_req_din;
reg master_portA_req_write;
reg master_portA_rsp_read;
reg[31:0] master_portA_address;
reg[31:0] master_portA_dataout;
reg[31:0] master_portA_size;
reg   [3:0] ap_CS_fsm = 4'b0000;
reg   [31:0] block_address0data_reg = 32'b00000000000000000000000000000000;
reg    block_address0vld_reg = 1'b0;
reg    block_address0ack_out;
reg   [31:0] data_points_addr0data_reg = 32'b00000000000000000000000000000000;
reg    data_points_addr0vld_reg = 1'b0;
reg    data_points_addr0ack_out;
reg   [31:0] centres_in_addr0data_reg = 32'b00000000000000000000000000000000;
reg    centres_in_addr0vld_reg = 1'b0;
reg    centres_in_addr0ack_out;
reg   [31:0] output_addr0data_reg = 32'b00000000000000000000000000000000;
reg    output_addr0vld_reg = 1'b0;
reg    output_addr0ack_out;
reg   [31:0] update_points0data_reg = 32'b00000000000000000000000000000000;
reg    update_points0vld_reg = 1'b0;
reg    update_points0ack_out;
reg   [31:0] k0data_reg = 32'b00000000000000000000000000000000;
reg    k0vld_reg = 1'b0;
reg    k0ack_out;
reg   [31:0] debug1data_reg = 32'b00000000000000000000000000000000;
reg    debug1vld_reg = 1'b0;
reg    debug1vld_in;
reg    debug1ack_in;
reg   [7:0] final_centre_index_V_reg_380;
reg   [7:0] ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it1;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg   [7:0] ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it2;
reg   [7:0] ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it3;
reg   [7:0] ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it4;
reg   [7:0] ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it5;
reg   [7:0] ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it6;
reg   [7:0] ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it7;
reg   [31:0] closest_centre_value_2_1_reg_392;
reg   [31:0] closest_centre_value_1_1_reg_403;
reg   [31:0] closest_centre_value_0_1_reg_414;
reg   [7:0] p_s_reg_425;
reg   [31:0] sum_sq_out_reg_437;
reg   [31:0] min_dist_reg_449;
wire   [31:0] data_points_buffer_0_value_q0;
reg   [31:0] reg_566;
wire    grp_load_centres_buffer_fu_522_ap_done;
wire   [31:0] data_points_block_address_fu_577_p2;
reg   [31:0] data_points_block_address_reg_810;
wire   [7:0] tmp_16_fu_584_p1;
reg   [7:0] tmp_16_reg_816;
wire   [31:0] kernel_info_block_address_fu_588_p2;
reg   [31:0] kernel_info_block_address_reg_826;
wire   [4:0] i_1_fu_599_p2;
reg   [4:0] i_1_reg_834;
wire   [63:0] tmp_1_fu_605_p1;
reg   [63:0] tmp_1_reg_839;
wire   [0:0] exitcond_fu_593_p2;
wire   [0:0] tmp_s_fu_612_p2;
reg   [0:0] tmp_s_reg_863;
wire   [31:0] data_points_buffer_1_value_q0;
reg   [31:0] data_points_buffer_1_value_load_reg_867;
wire   [31:0] data_points_buffer_2_value_q0;
reg   [31:0] data_points_buffer_2_value_load_reg_872;
wire   [0:0] tmp_3_fu_621_p2;
reg   [0:0] tmp_3_reg_877;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_877_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_877_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_877_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_877_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_877_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_877_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_877_pp0_it7;
wire   [7:0] ii_V_fu_626_p2;
reg   [7:0] ii_V_reg_881;
wire   [0:0] tmp_14_fu_639_p2;
reg   [0:0] tmp_14_reg_901;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_901_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_901_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_901_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_901_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_901_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_901_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_14_reg_901_pp0_it7;
wire   [31:0] centres_buffer_0_value_q0;
reg   [31:0] closest_centre_value_0_reg_905;
reg   [31:0] ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it2;
reg   [31:0] ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it3;
reg   [31:0] ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it4;
reg   [31:0] ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it5;
reg   [31:0] ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it6;
reg   [31:0] ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it7;
wire   [31:0] centres_buffer_1_value_q0;
reg   [31:0] closest_centre_value_1_reg_911;
reg   [31:0] ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it2;
reg   [31:0] ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it3;
reg   [31:0] ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it4;
reg   [31:0] ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it5;
reg   [31:0] ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it6;
reg   [31:0] ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it7;
wire   [31:0] centres_buffer_2_value_q0;
reg   [31:0] closest_centre_value_2_reg_917;
reg   [31:0] ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it2;
reg   [31:0] ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it3;
reg   [31:0] ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it4;
reg   [31:0] ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it5;
reg   [31:0] ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it6;
reg   [31:0] ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it7;
wire   [63:0] lhs_V_fu_649_p1;
wire   [63:0] lhs_V_1_fu_663_p1;
wire   [63:0] lhs_V_2_fu_677_p1;
reg   [31:0] result_2_reg_941;
wire   [31:0] tmp3_fu_717_p2;
reg   [31:0] tmp3_reg_946;
wire   [31:0] closest_centre_value_2_closest_centre_value_2_1_fu_733_p3;
wire   [31:0] closest_centre_value_1_closest_centre_value_1_1_fu_740_p3;
wire   [31:0] closest_centre_value_0_closest_centre_value_0_1_fu_747_p3;
wire   [7:0] final_centre_index_V_s_fu_754_p3;
wire   [31:0] tmp_dist_sum_sq_out_fu_762_p3;
wire   [31:0] tmp_dist_min_dist_fu_770_p3;
reg   [3:0] data_points_buffer_0_value_address0;
reg    data_points_buffer_0_value_ce0;
reg    data_points_buffer_0_value_we0;
wire   [31:0] data_points_buffer_0_value_d0;
reg   [3:0] data_points_buffer_1_value_address0;
reg    data_points_buffer_1_value_ce0;
reg    data_points_buffer_1_value_we0;
wire   [31:0] data_points_buffer_1_value_d0;
reg   [3:0] data_points_buffer_2_value_address0;
reg    data_points_buffer_2_value_ce0;
reg    data_points_buffer_2_value_we0;
wire   [31:0] data_points_buffer_2_value_d0;
reg   [7:0] centres_buffer_0_value_address0;
reg    centres_buffer_0_value_ce0;
reg    centres_buffer_0_value_we0;
wire   [31:0] centres_buffer_0_value_d0;
reg   [7:0] centres_buffer_1_value_address0;
reg    centres_buffer_1_value_ce0;
reg    centres_buffer_1_value_we0;
wire   [31:0] centres_buffer_1_value_d0;
reg   [7:0] centres_buffer_2_value_address0;
reg    centres_buffer_2_value_ce0;
reg    centres_buffer_2_value_we0;
wire   [31:0] centres_buffer_2_value_d0;
reg   [3:0] output_buffer_min_idx_V_address0;
reg    output_buffer_min_idx_V_ce0;
reg    output_buffer_min_idx_V_we0;
wire   [7:0] output_buffer_min_idx_V_d0;
wire   [7:0] output_buffer_min_idx_V_q0;
reg   [3:0] output_buffer_sum_sq_address0;
reg    output_buffer_sum_sq_ce0;
reg    output_buffer_sum_sq_we0;
wire   [31:0] output_buffer_sum_sq_d0;
wire   [31:0] output_buffer_sum_sq_q0;
reg   [3:0] output_points_buffer_0_value_address0;
reg    output_points_buffer_0_value_ce0;
reg    output_points_buffer_0_value_we0;
wire   [31:0] output_points_buffer_0_value_d0;
wire   [31:0] output_points_buffer_0_value_q0;
reg   [3:0] output_points_buffer_1_value_address0;
reg    output_points_buffer_1_value_ce0;
reg    output_points_buffer_1_value_we0;
wire   [31:0] output_points_buffer_1_value_d0;
wire   [31:0] output_points_buffer_1_value_q0;
reg   [3:0] output_points_buffer_2_value_address0;
reg    output_points_buffer_2_value_ce0;
reg    output_points_buffer_2_value_we0;
wire   [31:0] output_points_buffer_2_value_d0;
wire   [31:0] output_points_buffer_2_value_q0;
wire    grp_load_centres_buffer_fu_522_ap_start;
wire    grp_load_centres_buffer_fu_522_ap_idle;
wire    grp_load_centres_buffer_fu_522_ap_ready;
wire   [31:0] grp_load_centres_buffer_fu_522_offset;
wire    grp_load_centres_buffer_fu_522_bus_r_req_din;
wire    grp_load_centres_buffer_fu_522_bus_r_req_full_n;
wire    grp_load_centres_buffer_fu_522_bus_r_req_write;
wire    grp_load_centres_buffer_fu_522_bus_r_rsp_empty_n;
wire    grp_load_centres_buffer_fu_522_bus_r_rsp_read;
wire   [31:0] grp_load_centres_buffer_fu_522_bus_r_address;
wire   [31:0] grp_load_centres_buffer_fu_522_bus_r_datain;
wire   [31:0] grp_load_centres_buffer_fu_522_bus_r_dataout;
wire   [31:0] grp_load_centres_buffer_fu_522_bus_r_size;
wire   [7:0] grp_load_centres_buffer_fu_522_k_V;
wire   [7:0] grp_load_centres_buffer_fu_522_buffer_0_value_address0;
wire    grp_load_centres_buffer_fu_522_buffer_0_value_ce0;
wire    grp_load_centres_buffer_fu_522_buffer_0_value_we0;
wire   [31:0] grp_load_centres_buffer_fu_522_buffer_0_value_d0;
wire   [7:0] grp_load_centres_buffer_fu_522_buffer_1_value_address0;
wire    grp_load_centres_buffer_fu_522_buffer_1_value_ce0;
wire    grp_load_centres_buffer_fu_522_buffer_1_value_we0;
wire   [31:0] grp_load_centres_buffer_fu_522_buffer_1_value_d0;
wire   [7:0] grp_load_centres_buffer_fu_522_buffer_2_value_address0;
wire    grp_load_centres_buffer_fu_522_buffer_2_value_ce0;
wire    grp_load_centres_buffer_fu_522_buffer_2_value_we0;
wire   [31:0] grp_load_centres_buffer_fu_522_buffer_2_value_d0;
wire    grp_store_output_points_buffer_fu_533_ap_start;
wire    grp_store_output_points_buffer_fu_533_ap_done;
wire    grp_store_output_points_buffer_fu_533_ap_idle;
wire    grp_store_output_points_buffer_fu_533_ap_ready;
wire   [31:0] grp_store_output_points_buffer_fu_533_offset;
wire   [3:0] grp_store_output_points_buffer_fu_533_buffer_0_value_address0;
wire    grp_store_output_points_buffer_fu_533_buffer_0_value_ce0;
wire   [31:0] grp_store_output_points_buffer_fu_533_buffer_0_value_q0;
wire   [3:0] grp_store_output_points_buffer_fu_533_buffer_1_value_address0;
wire    grp_store_output_points_buffer_fu_533_buffer_1_value_ce0;
wire   [31:0] grp_store_output_points_buffer_fu_533_buffer_1_value_q0;
wire   [3:0] grp_store_output_points_buffer_fu_533_buffer_2_value_address0;
wire    grp_store_output_points_buffer_fu_533_buffer_2_value_ce0;
wire   [31:0] grp_store_output_points_buffer_fu_533_buffer_2_value_q0;
wire   [31:0] grp_store_output_points_buffer_fu_533_address;
wire    grp_store_output_points_buffer_fu_533_bus_r_req_din;
wire    grp_store_output_points_buffer_fu_533_bus_r_req_full_n;
wire    grp_store_output_points_buffer_fu_533_bus_r_req_write;
wire    grp_store_output_points_buffer_fu_533_bus_r_rsp_empty_n;
wire    grp_store_output_points_buffer_fu_533_bus_r_rsp_read;
wire   [31:0] grp_store_output_points_buffer_fu_533_bus_r_address;
wire   [31:0] grp_store_output_points_buffer_fu_533_bus_r_datain;
wire   [31:0] grp_store_output_points_buffer_fu_533_bus_r_dataout;
wire   [31:0] grp_store_output_points_buffer_fu_533_bus_r_size;
wire    grp_load_points_buffer_fu_544_ap_start;
wire    grp_load_points_buffer_fu_544_ap_done;
wire    grp_load_points_buffer_fu_544_ap_idle;
wire    grp_load_points_buffer_fu_544_ap_ready;
wire   [31:0] grp_load_points_buffer_fu_544_offset;
wire   [31:0] grp_load_points_buffer_fu_544_address;
wire    grp_load_points_buffer_fu_544_bus_r_req_din;
wire    grp_load_points_buffer_fu_544_bus_r_req_full_n;
wire    grp_load_points_buffer_fu_544_bus_r_req_write;
wire    grp_load_points_buffer_fu_544_bus_r_rsp_empty_n;
wire    grp_load_points_buffer_fu_544_bus_r_rsp_read;
wire   [31:0] grp_load_points_buffer_fu_544_bus_r_address;
wire   [31:0] grp_load_points_buffer_fu_544_bus_r_datain;
wire   [31:0] grp_load_points_buffer_fu_544_bus_r_dataout;
wire   [31:0] grp_load_points_buffer_fu_544_bus_r_size;
wire   [3:0] grp_load_points_buffer_fu_544_buffer_0_value_address0;
wire    grp_load_points_buffer_fu_544_buffer_0_value_ce0;
wire    grp_load_points_buffer_fu_544_buffer_0_value_we0;
wire   [31:0] grp_load_points_buffer_fu_544_buffer_0_value_d0;
wire   [3:0] grp_load_points_buffer_fu_544_buffer_1_value_address0;
wire    grp_load_points_buffer_fu_544_buffer_1_value_ce0;
wire    grp_load_points_buffer_fu_544_buffer_1_value_we0;
wire   [31:0] grp_load_points_buffer_fu_544_buffer_1_value_d0;
wire   [3:0] grp_load_points_buffer_fu_544_buffer_2_value_address0;
wire    grp_load_points_buffer_fu_544_buffer_2_value_ce0;
wire    grp_load_points_buffer_fu_544_buffer_2_value_we0;
wire   [31:0] grp_load_points_buffer_fu_544_buffer_2_value_d0;
wire    grp_store_output_buffer_fu_556_ap_start;
wire    grp_store_output_buffer_fu_556_ap_done;
wire    grp_store_output_buffer_fu_556_ap_idle;
wire    grp_store_output_buffer_fu_556_ap_ready;
wire   [31:0] grp_store_output_buffer_fu_556_offset;
wire   [3:0] grp_store_output_buffer_fu_556_buffer_min_idx_V_address0;
wire    grp_store_output_buffer_fu_556_buffer_min_idx_V_ce0;
wire   [7:0] grp_store_output_buffer_fu_556_buffer_min_idx_V_q0;
wire   [3:0] grp_store_output_buffer_fu_556_buffer_sum_sq_address0;
wire    grp_store_output_buffer_fu_556_buffer_sum_sq_ce0;
wire   [31:0] grp_store_output_buffer_fu_556_buffer_sum_sq_q0;
wire   [31:0] grp_store_output_buffer_fu_556_address;
wire    grp_store_output_buffer_fu_556_bus_r_req_din;
wire    grp_store_output_buffer_fu_556_bus_r_req_full_n;
wire    grp_store_output_buffer_fu_556_bus_r_req_write;
wire    grp_store_output_buffer_fu_556_bus_r_rsp_empty_n;
wire    grp_store_output_buffer_fu_556_bus_r_rsp_read;
wire   [31:0] grp_store_output_buffer_fu_556_bus_r_address;
wire   [31:0] grp_store_output_buffer_fu_556_bus_r_datain;
wire   [31:0] grp_store_output_buffer_fu_556_bus_r_dataout;
wire   [31:0] grp_store_output_buffer_fu_556_bus_r_size;
reg   [31:0] closest_centre_value_2_s_reg_333;
reg   [31:0] closest_centre_value_1_s_reg_345;
reg   [31:0] closest_centre_value_0_s_reg_357;
reg   [4:0] i_reg_369;
reg   [7:0] final_centre_index_V_phi_fu_384_p4;
reg   [31:0] closest_centre_value_2_3_reg_460;
reg   [31:0] closest_centre_value_1_3_reg_473;
reg   [31:0] closest_centre_value_0_3_reg_486;
reg   [7:0] p_036_2_reg_499;
reg   [31:0] sum_sq_out_2_reg_510;
reg    grp_load_centres_buffer_fu_522_ap_start_ap_start_reg = 1'b0;
reg    grp_store_output_points_buffer_fu_533_ap_start_ap_start_reg = 1'b0;
reg    grp_load_points_buffer_fu_544_ap_start_ap_start_reg = 1'b0;
reg    grp_store_output_buffer_fu_556_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_5_fu_632_p1;
wire   [31:0] tmp_11_fu_571_p2;
wire   [31:0] tmp_2_fu_617_p1;
wire   [31:0] tmp_9_fu_644_p2;
wire   [31:0] grp_fu_653_p0;
wire   [31:0] grp_fu_653_p1;
wire   [31:0] tmp_2_1_fu_659_p2;
wire   [31:0] grp_fu_667_p0;
wire   [31:0] grp_fu_667_p1;
wire   [31:0] tmp_2_2_fu_673_p2;
wire   [31:0] grp_fu_681_p0;
wire   [31:0] grp_fu_681_p1;
wire   [63:0] grp_fu_653_p2;
wire   [63:0] grp_fu_667_p2;
wire   [63:0] grp_fu_681_p2;
wire   [31:0] tmp3_fu_717_p0;
wire   [31:0] tmp3_fu_717_p1;
wire   [31:0] sum_sq_out_3_fu_723_p0;
wire   [31:0] sum_sq_out_3_fu_723_p1;
wire   [31:0] sum_sq_out_3_fu_723_p2;
wire   [0:0] tmp_13_fu_727_p2;
wire    grp_fu_653_ce;
wire    grp_fu_667_ce;
wire    grp_fu_681_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_679;
reg    ap_sig_bdd_426;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b0000;
parameter    ap_ST_st2_fsm_1 = 4'b1;
parameter    ap_ST_st3_fsm_2 = 4'b10;
parameter    ap_ST_st4_fsm_3 = 4'b11;
parameter    ap_ST_st5_fsm_4 = 4'b100;
parameter    ap_ST_st6_fsm_5 = 4'b101;
parameter    ap_ST_st7_fsm_6 = 4'b110;
parameter    ap_ST_st8_fsm_7 = 4'b111;
parameter    ap_ST_pp0_stg0_fsm_8 = 4'b1000;
parameter    ap_ST_st18_fsm_9 = 4'b1001;
parameter    ap_ST_st19_fsm_10 = 4'b1010;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_7FFFFFFF = 32'b1111111111111111111111111111111;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_true = 1'b1;


lloyds_kernel_top_data_points_buffer_0_value #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
data_points_buffer_0_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( data_points_buffer_0_value_address0 ),
    .ce0( data_points_buffer_0_value_ce0 ),
    .we0( data_points_buffer_0_value_we0 ),
    .d0( data_points_buffer_0_value_d0 ),
    .q0( data_points_buffer_0_value_q0 )
);

lloyds_kernel_top_data_points_buffer_0_value #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
data_points_buffer_1_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( data_points_buffer_1_value_address0 ),
    .ce0( data_points_buffer_1_value_ce0 ),
    .we0( data_points_buffer_1_value_we0 ),
    .d0( data_points_buffer_1_value_d0 ),
    .q0( data_points_buffer_1_value_q0 )
);

lloyds_kernel_top_data_points_buffer_0_value #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
data_points_buffer_2_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( data_points_buffer_2_value_address0 ),
    .ce0( data_points_buffer_2_value_ce0 ),
    .we0( data_points_buffer_2_value_we0 ),
    .d0( data_points_buffer_2_value_d0 ),
    .q0( data_points_buffer_2_value_q0 )
);

lloyds_kernel_top_centres_buffer_0_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centres_buffer_0_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centres_buffer_0_value_address0 ),
    .ce0( centres_buffer_0_value_ce0 ),
    .we0( centres_buffer_0_value_we0 ),
    .d0( centres_buffer_0_value_d0 ),
    .q0( centres_buffer_0_value_q0 )
);

lloyds_kernel_top_centres_buffer_0_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centres_buffer_1_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centres_buffer_1_value_address0 ),
    .ce0( centres_buffer_1_value_ce0 ),
    .we0( centres_buffer_1_value_we0 ),
    .d0( centres_buffer_1_value_d0 ),
    .q0( centres_buffer_1_value_q0 )
);

lloyds_kernel_top_centres_buffer_0_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centres_buffer_2_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centres_buffer_2_value_address0 ),
    .ce0( centres_buffer_2_value_ce0 ),
    .we0( centres_buffer_2_value_we0 ),
    .d0( centres_buffer_2_value_d0 ),
    .q0( centres_buffer_2_value_q0 )
);

lloyds_kernel_top_output_buffer_min_idx_V #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
output_buffer_min_idx_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( output_buffer_min_idx_V_address0 ),
    .ce0( output_buffer_min_idx_V_ce0 ),
    .we0( output_buffer_min_idx_V_we0 ),
    .d0( output_buffer_min_idx_V_d0 ),
    .q0( output_buffer_min_idx_V_q0 )
);

lloyds_kernel_top_data_points_buffer_0_value #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
output_buffer_sum_sq_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( output_buffer_sum_sq_address0 ),
    .ce0( output_buffer_sum_sq_ce0 ),
    .we0( output_buffer_sum_sq_we0 ),
    .d0( output_buffer_sum_sq_d0 ),
    .q0( output_buffer_sum_sq_q0 )
);

lloyds_kernel_top_data_points_buffer_0_value #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
output_points_buffer_0_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( output_points_buffer_0_value_address0 ),
    .ce0( output_points_buffer_0_value_ce0 ),
    .we0( output_points_buffer_0_value_we0 ),
    .d0( output_points_buffer_0_value_d0 ),
    .q0( output_points_buffer_0_value_q0 )
);

lloyds_kernel_top_data_points_buffer_0_value #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
output_points_buffer_1_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( output_points_buffer_1_value_address0 ),
    .ce0( output_points_buffer_1_value_ce0 ),
    .we0( output_points_buffer_1_value_we0 ),
    .d0( output_points_buffer_1_value_d0 ),
    .q0( output_points_buffer_1_value_q0 )
);

lloyds_kernel_top_data_points_buffer_0_value #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
output_points_buffer_2_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( output_points_buffer_2_value_address0 ),
    .ce0( output_points_buffer_2_value_ce0 ),
    .we0( output_points_buffer_2_value_we0 ),
    .d0( output_points_buffer_2_value_d0 ),
    .q0( output_points_buffer_2_value_q0 )
);

load_centres_buffer grp_load_centres_buffer_fu_522(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_load_centres_buffer_fu_522_ap_start ),
    .ap_done( grp_load_centres_buffer_fu_522_ap_done ),
    .ap_idle( grp_load_centres_buffer_fu_522_ap_idle ),
    .ap_ready( grp_load_centres_buffer_fu_522_ap_ready ),
    .offset( grp_load_centres_buffer_fu_522_offset ),
    .bus_r_req_din( grp_load_centres_buffer_fu_522_bus_r_req_din ),
    .bus_r_req_full_n( grp_load_centres_buffer_fu_522_bus_r_req_full_n ),
    .bus_r_req_write( grp_load_centres_buffer_fu_522_bus_r_req_write ),
    .bus_r_rsp_empty_n( grp_load_centres_buffer_fu_522_bus_r_rsp_empty_n ),
    .bus_r_rsp_read( grp_load_centres_buffer_fu_522_bus_r_rsp_read ),
    .bus_r_address( grp_load_centres_buffer_fu_522_bus_r_address ),
    .bus_r_datain( grp_load_centres_buffer_fu_522_bus_r_datain ),
    .bus_r_dataout( grp_load_centres_buffer_fu_522_bus_r_dataout ),
    .bus_r_size( grp_load_centres_buffer_fu_522_bus_r_size ),
    .k_V( grp_load_centres_buffer_fu_522_k_V ),
    .buffer_0_value_address0( grp_load_centres_buffer_fu_522_buffer_0_value_address0 ),
    .buffer_0_value_ce0( grp_load_centres_buffer_fu_522_buffer_0_value_ce0 ),
    .buffer_0_value_we0( grp_load_centres_buffer_fu_522_buffer_0_value_we0 ),
    .buffer_0_value_d0( grp_load_centres_buffer_fu_522_buffer_0_value_d0 ),
    .buffer_1_value_address0( grp_load_centres_buffer_fu_522_buffer_1_value_address0 ),
    .buffer_1_value_ce0( grp_load_centres_buffer_fu_522_buffer_1_value_ce0 ),
    .buffer_1_value_we0( grp_load_centres_buffer_fu_522_buffer_1_value_we0 ),
    .buffer_1_value_d0( grp_load_centres_buffer_fu_522_buffer_1_value_d0 ),
    .buffer_2_value_address0( grp_load_centres_buffer_fu_522_buffer_2_value_address0 ),
    .buffer_2_value_ce0( grp_load_centres_buffer_fu_522_buffer_2_value_ce0 ),
    .buffer_2_value_we0( grp_load_centres_buffer_fu_522_buffer_2_value_we0 ),
    .buffer_2_value_d0( grp_load_centres_buffer_fu_522_buffer_2_value_d0 )
);

store_output_points_buffer grp_store_output_points_buffer_fu_533(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_store_output_points_buffer_fu_533_ap_start ),
    .ap_done( grp_store_output_points_buffer_fu_533_ap_done ),
    .ap_idle( grp_store_output_points_buffer_fu_533_ap_idle ),
    .ap_ready( grp_store_output_points_buffer_fu_533_ap_ready ),
    .offset( grp_store_output_points_buffer_fu_533_offset ),
    .buffer_0_value_address0( grp_store_output_points_buffer_fu_533_buffer_0_value_address0 ),
    .buffer_0_value_ce0( grp_store_output_points_buffer_fu_533_buffer_0_value_ce0 ),
    .buffer_0_value_q0( grp_store_output_points_buffer_fu_533_buffer_0_value_q0 ),
    .buffer_1_value_address0( grp_store_output_points_buffer_fu_533_buffer_1_value_address0 ),
    .buffer_1_value_ce0( grp_store_output_points_buffer_fu_533_buffer_1_value_ce0 ),
    .buffer_1_value_q0( grp_store_output_points_buffer_fu_533_buffer_1_value_q0 ),
    .buffer_2_value_address0( grp_store_output_points_buffer_fu_533_buffer_2_value_address0 ),
    .buffer_2_value_ce0( grp_store_output_points_buffer_fu_533_buffer_2_value_ce0 ),
    .buffer_2_value_q0( grp_store_output_points_buffer_fu_533_buffer_2_value_q0 ),
    .address( grp_store_output_points_buffer_fu_533_address ),
    .bus_r_req_din( grp_store_output_points_buffer_fu_533_bus_r_req_din ),
    .bus_r_req_full_n( grp_store_output_points_buffer_fu_533_bus_r_req_full_n ),
    .bus_r_req_write( grp_store_output_points_buffer_fu_533_bus_r_req_write ),
    .bus_r_rsp_empty_n( grp_store_output_points_buffer_fu_533_bus_r_rsp_empty_n ),
    .bus_r_rsp_read( grp_store_output_points_buffer_fu_533_bus_r_rsp_read ),
    .bus_r_address( grp_store_output_points_buffer_fu_533_bus_r_address ),
    .bus_r_datain( grp_store_output_points_buffer_fu_533_bus_r_datain ),
    .bus_r_dataout( grp_store_output_points_buffer_fu_533_bus_r_dataout ),
    .bus_r_size( grp_store_output_points_buffer_fu_533_bus_r_size )
);

load_points_buffer grp_load_points_buffer_fu_544(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_load_points_buffer_fu_544_ap_start ),
    .ap_done( grp_load_points_buffer_fu_544_ap_done ),
    .ap_idle( grp_load_points_buffer_fu_544_ap_idle ),
    .ap_ready( grp_load_points_buffer_fu_544_ap_ready ),
    .offset( grp_load_points_buffer_fu_544_offset ),
    .address( grp_load_points_buffer_fu_544_address ),
    .bus_r_req_din( grp_load_points_buffer_fu_544_bus_r_req_din ),
    .bus_r_req_full_n( grp_load_points_buffer_fu_544_bus_r_req_full_n ),
    .bus_r_req_write( grp_load_points_buffer_fu_544_bus_r_req_write ),
    .bus_r_rsp_empty_n( grp_load_points_buffer_fu_544_bus_r_rsp_empty_n ),
    .bus_r_rsp_read( grp_load_points_buffer_fu_544_bus_r_rsp_read ),
    .bus_r_address( grp_load_points_buffer_fu_544_bus_r_address ),
    .bus_r_datain( grp_load_points_buffer_fu_544_bus_r_datain ),
    .bus_r_dataout( grp_load_points_buffer_fu_544_bus_r_dataout ),
    .bus_r_size( grp_load_points_buffer_fu_544_bus_r_size ),
    .buffer_0_value_address0( grp_load_points_buffer_fu_544_buffer_0_value_address0 ),
    .buffer_0_value_ce0( grp_load_points_buffer_fu_544_buffer_0_value_ce0 ),
    .buffer_0_value_we0( grp_load_points_buffer_fu_544_buffer_0_value_we0 ),
    .buffer_0_value_d0( grp_load_points_buffer_fu_544_buffer_0_value_d0 ),
    .buffer_1_value_address0( grp_load_points_buffer_fu_544_buffer_1_value_address0 ),
    .buffer_1_value_ce0( grp_load_points_buffer_fu_544_buffer_1_value_ce0 ),
    .buffer_1_value_we0( grp_load_points_buffer_fu_544_buffer_1_value_we0 ),
    .buffer_1_value_d0( grp_load_points_buffer_fu_544_buffer_1_value_d0 ),
    .buffer_2_value_address0( grp_load_points_buffer_fu_544_buffer_2_value_address0 ),
    .buffer_2_value_ce0( grp_load_points_buffer_fu_544_buffer_2_value_ce0 ),
    .buffer_2_value_we0( grp_load_points_buffer_fu_544_buffer_2_value_we0 ),
    .buffer_2_value_d0( grp_load_points_buffer_fu_544_buffer_2_value_d0 )
);

store_output_buffer grp_store_output_buffer_fu_556(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_store_output_buffer_fu_556_ap_start ),
    .ap_done( grp_store_output_buffer_fu_556_ap_done ),
    .ap_idle( grp_store_output_buffer_fu_556_ap_idle ),
    .ap_ready( grp_store_output_buffer_fu_556_ap_ready ),
    .offset( grp_store_output_buffer_fu_556_offset ),
    .buffer_min_idx_V_address0( grp_store_output_buffer_fu_556_buffer_min_idx_V_address0 ),
    .buffer_min_idx_V_ce0( grp_store_output_buffer_fu_556_buffer_min_idx_V_ce0 ),
    .buffer_min_idx_V_q0( grp_store_output_buffer_fu_556_buffer_min_idx_V_q0 ),
    .buffer_sum_sq_address0( grp_store_output_buffer_fu_556_buffer_sum_sq_address0 ),
    .buffer_sum_sq_ce0( grp_store_output_buffer_fu_556_buffer_sum_sq_ce0 ),
    .buffer_sum_sq_q0( grp_store_output_buffer_fu_556_buffer_sum_sq_q0 ),
    .address( grp_store_output_buffer_fu_556_address ),
    .bus_r_req_din( grp_store_output_buffer_fu_556_bus_r_req_din ),
    .bus_r_req_full_n( grp_store_output_buffer_fu_556_bus_r_req_full_n ),
    .bus_r_req_write( grp_store_output_buffer_fu_556_bus_r_req_write ),
    .bus_r_rsp_empty_n( grp_store_output_buffer_fu_556_bus_r_rsp_empty_n ),
    .bus_r_rsp_read( grp_store_output_buffer_fu_556_bus_r_rsp_read ),
    .bus_r_address( grp_store_output_buffer_fu_556_bus_r_address ),
    .bus_r_datain( grp_store_output_buffer_fu_556_bus_r_datain ),
    .bus_r_dataout( grp_store_output_buffer_fu_556_bus_r_dataout ),
    .bus_r_size( grp_store_output_buffer_fu_556_bus_r_size )
);

lloyds_kernel_top_mul_32s_32s_64_6 #(
    .ID( 28 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lloyds_kernel_top_mul_32s_32s_64_6_U28(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_653_p0 ),
    .din1( grp_fu_653_p1 ),
    .ce( grp_fu_653_ce ),
    .dout( grp_fu_653_p2 )
);

lloyds_kernel_top_mul_32s_32s_64_6 #(
    .ID( 29 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lloyds_kernel_top_mul_32s_32s_64_6_U29(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_667_p0 ),
    .din1( grp_fu_667_p1 ),
    .ce( grp_fu_667_ce ),
    .dout( grp_fu_667_p2 )
);

lloyds_kernel_top_mul_32s_32s_64_6 #(
    .ID( 30 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lloyds_kernel_top_mul_32s_32s_64_6_U30(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_681_p0 ),
    .din1( grp_fu_681_p1 ),
    .ce( grp_fu_681_ce ),
    .dout( grp_fu_681_p2 )
);

lloyds_kernel_top_add_32ns_32ns_32_1 #(
    .ID( 31 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lloyds_kernel_top_add_32ns_32ns_32_1_U31(
    .din0( tmp3_fu_717_p0 ),
    .din1( tmp3_fu_717_p1 ),
    .dout( tmp3_fu_717_p2 )
);

lloyds_kernel_top_add_32ns_32ns_32_1 #(
    .ID( 32 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lloyds_kernel_top_add_32ns_32ns_32_1_U32(
    .din0( sum_sq_out_3_fu_723_p0 ),
    .din1( sum_sq_out_3_fu_723_p1 ),
    .dout( sum_sq_out_3_fu_723_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (~(ap_const_lv1_0 == tmp_3_fu_621_p2) | ((ap_const_lv1_0 == tmp_3_fu_621_p2) & ~(ap_const_lv1_0 == tmp_14_fu_639_p2))))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// block_address0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_block_address0data_reg
    if (ap_rst == 1'b1) begin
        block_address0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == block_address0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == block_address0vld_reg) & (ap_const_logic_1 == block_address0ack_out)))) begin
            block_address0data_reg <= block_address;
        end
    end
end

/// centres_in_addr0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_centres_in_addr0data_reg
    if (ap_rst == 1'b1) begin
        centres_in_addr0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == centres_in_addr0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == centres_in_addr0vld_reg) & (ap_const_logic_1 == centres_in_addr0ack_out)))) begin
            centres_in_addr0data_reg <= centres_in_addr;
        end
    end
end

/// data_points_addr0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_data_points_addr0data_reg
    if (ap_rst == 1'b1) begin
        data_points_addr0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == data_points_addr0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == data_points_addr0vld_reg) & (ap_const_logic_1 == data_points_addr0ack_out)))) begin
            data_points_addr0data_reg <= data_points_addr;
        end
    end
end

/// debug1data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_debug1data_reg
    if (ap_rst == 1'b1) begin
        debug1data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == debug1vld_in) & (ap_const_logic_0 == debug1vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == debug1vld_in) & (ap_const_logic_1 == debug1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
            debug1data_reg <= data_points_buffer_0_value_q0;
        end
    end
end

/// grp_load_centres_buffer_fu_522_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_load_centres_buffer_fu_522_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_load_centres_buffer_fu_522_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
            grp_load_centres_buffer_fu_522_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_load_centres_buffer_fu_522_ap_ready)) begin
            grp_load_centres_buffer_fu_522_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_load_points_buffer_fu_544_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_load_points_buffer_fu_544_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_load_points_buffer_fu_544_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
            grp_load_points_buffer_fu_544_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_load_points_buffer_fu_544_ap_ready)) begin
            grp_load_points_buffer_fu_544_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_store_output_buffer_fu_556_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_store_output_buffer_fu_556_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_store_output_buffer_fu_556_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_s_fu_612_p2))) begin
            grp_store_output_buffer_fu_556_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_store_output_buffer_fu_556_ap_ready)) begin
            grp_store_output_buffer_fu_556_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_store_output_points_buffer_fu_533_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_store_output_points_buffer_fu_533_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_store_output_points_buffer_fu_533_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_s_fu_612_p2))) begin
            grp_store_output_points_buffer_fu_533_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_store_output_points_buffer_fu_533_ap_ready)) begin
            grp_store_output_points_buffer_fu_533_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// k0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_k0data_reg
    if (ap_rst == 1'b1) begin
        k0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == k0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == k0vld_reg) & (ap_const_logic_1 == k0ack_out)))) begin
            k0data_reg <= k;
        end
    end
end

/// output_addr0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_output_addr0data_reg
    if (ap_rst == 1'b1) begin
        output_addr0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == output_addr0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == output_addr0vld_reg) & (ap_const_logic_1 == output_addr0ack_out)))) begin
            output_addr0data_reg <= output_addr;
        end
    end
end

/// update_points0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_update_points0data_reg
    if (ap_rst == 1'b1) begin
        update_points0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == update_points0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == update_points0vld_reg) & (ap_const_logic_1 == update_points0ack_out)))) begin
            update_points0data_reg <= update_points;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_901_pp0_it7))) begin
        closest_centre_value_0_1_reg_414 <= closest_centre_value_0_closest_centre_value_0_1_fu_747_p3;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        closest_centre_value_0_1_reg_414 <= closest_centre_value_0_s_reg_357;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_426) begin
        if (ap_sig_bdd_679) begin
            closest_centre_value_0_3_reg_486 <= closest_centre_value_0_closest_centre_value_0_1_fu_747_p3;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7)) begin
            closest_centre_value_0_3_reg_486 <= closest_centre_value_0_1_reg_414;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_901_pp0_it7))) begin
        closest_centre_value_1_1_reg_403 <= closest_centre_value_1_closest_centre_value_1_1_fu_740_p3;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        closest_centre_value_1_1_reg_403 <= closest_centre_value_1_s_reg_345;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_426) begin
        if (ap_sig_bdd_679) begin
            closest_centre_value_1_3_reg_473 <= closest_centre_value_1_closest_centre_value_1_1_fu_740_p3;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7)) begin
            closest_centre_value_1_3_reg_473 <= closest_centre_value_1_1_reg_403;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_901_pp0_it7))) begin
        closest_centre_value_2_1_reg_392 <= closest_centre_value_2_closest_centre_value_2_1_fu_733_p3;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        closest_centre_value_2_1_reg_392 <= closest_centre_value_2_s_reg_333;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_426) begin
        if (ap_sig_bdd_679) begin
            closest_centre_value_2_3_reg_460 <= closest_centre_value_2_closest_centre_value_2_1_fu_733_p3;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7)) begin
            closest_centre_value_2_3_reg_460 <= closest_centre_value_2_1_reg_392;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_3_reg_877) & (ap_const_lv1_0 == tmp_14_reg_901))) begin
        final_centre_index_V_reg_380 <= ii_V_reg_881;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        final_centre_index_V_reg_380 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        i_reg_369 <= i_1_reg_834;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        i_reg_369 <= ap_const_lv5_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_901_pp0_it7))) begin
        min_dist_reg_449 <= tmp_dist_min_dist_fu_770_p3;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        min_dist_reg_449 <= ap_const_lv32_7FFFFFFF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_426) begin
        if (ap_sig_bdd_679) begin
            p_036_2_reg_499 <= final_centre_index_V_s_fu_754_p3;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7)) begin
            p_036_2_reg_499 <= p_s_reg_425;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_901_pp0_it7))) begin
        p_s_reg_425 <= final_centre_index_V_s_fu_754_p3;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        p_s_reg_425 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_426) begin
        if (ap_sig_bdd_679) begin
            sum_sq_out_2_reg_510 <= tmp_dist_sum_sq_out_fu_762_p3;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7)) begin
            sum_sq_out_2_reg_510 <= sum_sq_out_reg_437;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_901_pp0_it7))) begin
        sum_sq_out_reg_437 <= tmp_dist_sum_sq_out_fu_762_p3;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        sum_sq_out_reg_437 <= ap_const_lv32_7FFFFFFF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it2 <= closest_centre_value_0_reg_905;
        ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it3 <= ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it2;
        ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it4 <= ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it3;
        ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it5 <= ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it4;
        ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it6 <= ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it5;
        ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it7 <= ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it6;
        ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it2 <= closest_centre_value_1_reg_911;
        ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it3 <= ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it2;
        ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it4 <= ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it3;
        ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it5 <= ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it4;
        ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it6 <= ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it5;
        ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it7 <= ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it6;
        ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it2 <= closest_centre_value_2_reg_917;
        ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it3 <= ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it2;
        ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it4 <= ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it3;
        ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it5 <= ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it4;
        ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it6 <= ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it5;
        ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it7 <= ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it6;
        ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it1 <= final_centre_index_V_reg_380;
        ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it2 <= ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it1;
        ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it3 <= ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it2;
        ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it4 <= ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it3;
        ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it5 <= ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it4;
        ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it6 <= ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it5;
        ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it7 <= ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it6;
        ap_reg_ppstg_tmp_14_reg_901_pp0_it1 <= tmp_14_reg_901;
        ap_reg_ppstg_tmp_14_reg_901_pp0_it2 <= ap_reg_ppstg_tmp_14_reg_901_pp0_it1;
        ap_reg_ppstg_tmp_14_reg_901_pp0_it3 <= ap_reg_ppstg_tmp_14_reg_901_pp0_it2;
        ap_reg_ppstg_tmp_14_reg_901_pp0_it4 <= ap_reg_ppstg_tmp_14_reg_901_pp0_it3;
        ap_reg_ppstg_tmp_14_reg_901_pp0_it5 <= ap_reg_ppstg_tmp_14_reg_901_pp0_it4;
        ap_reg_ppstg_tmp_14_reg_901_pp0_it6 <= ap_reg_ppstg_tmp_14_reg_901_pp0_it5;
        ap_reg_ppstg_tmp_14_reg_901_pp0_it7 <= ap_reg_ppstg_tmp_14_reg_901_pp0_it6;
        ap_reg_ppstg_tmp_3_reg_877_pp0_it1 <= tmp_3_reg_877;
        ap_reg_ppstg_tmp_3_reg_877_pp0_it2 <= ap_reg_ppstg_tmp_3_reg_877_pp0_it1;
        ap_reg_ppstg_tmp_3_reg_877_pp0_it3 <= ap_reg_ppstg_tmp_3_reg_877_pp0_it2;
        ap_reg_ppstg_tmp_3_reg_877_pp0_it4 <= ap_reg_ppstg_tmp_3_reg_877_pp0_it3;
        ap_reg_ppstg_tmp_3_reg_877_pp0_it5 <= ap_reg_ppstg_tmp_3_reg_877_pp0_it4;
        ap_reg_ppstg_tmp_3_reg_877_pp0_it6 <= ap_reg_ppstg_tmp_3_reg_877_pp0_it5;
        ap_reg_ppstg_tmp_3_reg_877_pp0_it7 <= ap_reg_ppstg_tmp_3_reg_877_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_3_reg_877))) begin
        closest_centre_value_0_reg_905 <= centres_buffer_0_value_q0;
        closest_centre_value_1_reg_911 <= centres_buffer_1_value_q0;
        closest_centre_value_2_reg_917 <= centres_buffer_2_value_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        closest_centre_value_0_s_reg_357 <= closest_centre_value_0_3_reg_486;
        closest_centre_value_1_s_reg_345 <= closest_centre_value_1_3_reg_473;
        closest_centre_value_2_s_reg_333 <= closest_centre_value_2_3_reg_460;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        data_points_block_address_reg_810 <= data_points_block_address_fu_577_p2;
        tmp_16_reg_816 <= tmp_16_fu_584_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        data_points_buffer_1_value_load_reg_867 <= data_points_buffer_1_value_q0;
        data_points_buffer_2_value_load_reg_872 <= data_points_buffer_2_value_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        i_1_reg_834 <= i_1_fu_599_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        ii_V_reg_881 <= ii_V_fu_626_p2;
        tmp_3_reg_877 <= tmp_3_fu_621_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        kernel_info_block_address_reg_826[1] <= kernel_info_block_address_fu_588_p2[1];
kernel_info_block_address_reg_826[2] <= kernel_info_block_address_fu_588_p2[2];
kernel_info_block_address_reg_826[3] <= kernel_info_block_address_fu_588_p2[3];
kernel_info_block_address_reg_826[4] <= kernel_info_block_address_fu_588_p2[4];
kernel_info_block_address_reg_826[5] <= kernel_info_block_address_fu_588_p2[5];
kernel_info_block_address_reg_826[6] <= kernel_info_block_address_fu_588_p2[6];
kernel_info_block_address_reg_826[7] <= kernel_info_block_address_fu_588_p2[7];
kernel_info_block_address_reg_826[8] <= kernel_info_block_address_fu_588_p2[8];
kernel_info_block_address_reg_826[9] <= kernel_info_block_address_fu_588_p2[9];
kernel_info_block_address_reg_826[10] <= kernel_info_block_address_fu_588_p2[10];
kernel_info_block_address_reg_826[11] <= kernel_info_block_address_fu_588_p2[11];
kernel_info_block_address_reg_826[12] <= kernel_info_block_address_fu_588_p2[12];
kernel_info_block_address_reg_826[13] <= kernel_info_block_address_fu_588_p2[13];
kernel_info_block_address_reg_826[14] <= kernel_info_block_address_fu_588_p2[14];
kernel_info_block_address_reg_826[15] <= kernel_info_block_address_fu_588_p2[15];
kernel_info_block_address_reg_826[16] <= kernel_info_block_address_fu_588_p2[16];
kernel_info_block_address_reg_826[17] <= kernel_info_block_address_fu_588_p2[17];
kernel_info_block_address_reg_826[18] <= kernel_info_block_address_fu_588_p2[18];
kernel_info_block_address_reg_826[19] <= kernel_info_block_address_fu_588_p2[19];
kernel_info_block_address_reg_826[20] <= kernel_info_block_address_fu_588_p2[20];
kernel_info_block_address_reg_826[21] <= kernel_info_block_address_fu_588_p2[21];
kernel_info_block_address_reg_826[22] <= kernel_info_block_address_fu_588_p2[22];
kernel_info_block_address_reg_826[23] <= kernel_info_block_address_fu_588_p2[23];
kernel_info_block_address_reg_826[24] <= kernel_info_block_address_fu_588_p2[24];
kernel_info_block_address_reg_826[25] <= kernel_info_block_address_fu_588_p2[25];
kernel_info_block_address_reg_826[26] <= kernel_info_block_address_fu_588_p2[26];
kernel_info_block_address_reg_826[27] <= kernel_info_block_address_fu_588_p2[27];
kernel_info_block_address_reg_826[28] <= kernel_info_block_address_fu_588_p2[28];
kernel_info_block_address_reg_826[29] <= kernel_info_block_address_fu_588_p2[29];
kernel_info_block_address_reg_826[30] <= kernel_info_block_address_fu_588_p2[30];
kernel_info_block_address_reg_826[31] <= kernel_info_block_address_fu_588_p2[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_load_centres_buffer_fu_522_ap_done)) | (ap_ST_st8_fsm_7 == ap_CS_fsm))) begin
        reg_566 <= data_points_buffer_0_value_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it6))) begin
        result_2_reg_941 <= {{grp_fu_681_p2[ap_const_lv32_23 : ap_const_lv32_4]}};
        tmp3_reg_946 <= tmp3_fu_717_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == tmp_3_fu_621_p2))) begin
        tmp_14_reg_901 <= tmp_14_fu_639_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & (exitcond_fu_593_p2 == ap_const_lv1_0))) begin
        tmp_1_reg_839[0] <= tmp_1_fu_605_p1[0];
tmp_1_reg_839[1] <= tmp_1_fu_605_p1[1];
tmp_1_reg_839[2] <= tmp_1_fu_605_p1[2];
tmp_1_reg_839[3] <= tmp_1_fu_605_p1[3];
tmp_1_reg_839[4] <= tmp_1_fu_605_p1[4];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0))) begin
        tmp_s_reg_863 <= tmp_s_fu_612_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or debug1ack_in or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_ap_done or grp_store_output_buffer_fu_556_ap_done)
begin
    if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_done)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_done))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or debug1ack_in or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_ap_done or grp_store_output_buffer_fu_556_ap_done)
begin
    if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_done)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_done))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// block_address0ack_out assign process. ///
always @ (ap_CS_fsm or debug1ack_in or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_ap_done or grp_store_output_buffer_fu_556_ap_done)
begin
    if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_done)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_done))))) begin
        block_address0ack_out = ap_const_logic_1;
    end else begin
        block_address0ack_out = ap_const_logic_0;
    end
end

/// centres_buffer_0_value_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or grp_load_centres_buffer_fu_522_buffer_0_value_address0 or tmp_5_fu_632_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        centres_buffer_0_value_address0 = tmp_5_fu_632_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        centres_buffer_0_value_address0 = grp_load_centres_buffer_fu_522_buffer_0_value_address0;
    end else begin
        centres_buffer_0_value_address0 = 'bx;
    end
end

/// centres_buffer_0_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or grp_load_centres_buffer_fu_522_buffer_0_value_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        centres_buffer_0_value_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        centres_buffer_0_value_ce0 = grp_load_centres_buffer_fu_522_buffer_0_value_ce0;
    end else begin
        centres_buffer_0_value_ce0 = ap_const_logic_0;
    end
end

/// centres_buffer_0_value_we0 assign process. ///
always @ (ap_CS_fsm or grp_load_centres_buffer_fu_522_buffer_0_value_we0)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        centres_buffer_0_value_we0 = grp_load_centres_buffer_fu_522_buffer_0_value_we0;
    end else begin
        centres_buffer_0_value_we0 = ap_const_logic_0;
    end
end

/// centres_buffer_1_value_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or grp_load_centres_buffer_fu_522_buffer_1_value_address0 or tmp_5_fu_632_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        centres_buffer_1_value_address0 = tmp_5_fu_632_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        centres_buffer_1_value_address0 = grp_load_centres_buffer_fu_522_buffer_1_value_address0;
    end else begin
        centres_buffer_1_value_address0 = 'bx;
    end
end

/// centres_buffer_1_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or grp_load_centres_buffer_fu_522_buffer_1_value_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        centres_buffer_1_value_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        centres_buffer_1_value_ce0 = grp_load_centres_buffer_fu_522_buffer_1_value_ce0;
    end else begin
        centres_buffer_1_value_ce0 = ap_const_logic_0;
    end
end

/// centres_buffer_1_value_we0 assign process. ///
always @ (ap_CS_fsm or grp_load_centres_buffer_fu_522_buffer_1_value_we0)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        centres_buffer_1_value_we0 = grp_load_centres_buffer_fu_522_buffer_1_value_we0;
    end else begin
        centres_buffer_1_value_we0 = ap_const_logic_0;
    end
end

/// centres_buffer_2_value_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or grp_load_centres_buffer_fu_522_buffer_2_value_address0 or tmp_5_fu_632_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        centres_buffer_2_value_address0 = tmp_5_fu_632_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        centres_buffer_2_value_address0 = grp_load_centres_buffer_fu_522_buffer_2_value_address0;
    end else begin
        centres_buffer_2_value_address0 = 'bx;
    end
end

/// centres_buffer_2_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or grp_load_centres_buffer_fu_522_buffer_2_value_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        centres_buffer_2_value_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        centres_buffer_2_value_ce0 = grp_load_centres_buffer_fu_522_buffer_2_value_ce0;
    end else begin
        centres_buffer_2_value_ce0 = ap_const_logic_0;
    end
end

/// centres_buffer_2_value_we0 assign process. ///
always @ (ap_CS_fsm or grp_load_centres_buffer_fu_522_buffer_2_value_we0)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        centres_buffer_2_value_we0 = grp_load_centres_buffer_fu_522_buffer_2_value_we0;
    end else begin
        centres_buffer_2_value_we0 = ap_const_logic_0;
    end
end

/// centres_in_addr0ack_out assign process. ///
always @ (ap_CS_fsm or debug1ack_in or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_ap_done or grp_store_output_buffer_fu_556_ap_done)
begin
    if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_done)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_done))))) begin
        centres_in_addr0ack_out = ap_const_logic_1;
    end else begin
        centres_in_addr0ack_out = ap_const_logic_0;
    end
end

/// data_points_addr0ack_out assign process. ///
always @ (ap_CS_fsm or debug1ack_in or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_ap_done or grp_store_output_buffer_fu_556_ap_done)
begin
    if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_done)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_done))))) begin
        data_points_addr0ack_out = ap_const_logic_1;
    end else begin
        data_points_addr0ack_out = ap_const_logic_0;
    end
end

/// data_points_buffer_0_value_address0 assign process. ///
always @ (ap_CS_fsm or tmp_1_fu_605_p1 or grp_load_points_buffer_fu_544_buffer_0_value_address0)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        data_points_buffer_0_value_address0 = tmp_1_fu_605_p1;
    end else if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        data_points_buffer_0_value_address0 = ap_const_lv64_0;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        data_points_buffer_0_value_address0 = grp_load_points_buffer_fu_544_buffer_0_value_address0;
    end else begin
        data_points_buffer_0_value_address0 = 'bx;
    end
end

/// data_points_buffer_0_value_ce0 assign process. ///
always @ (ap_CS_fsm or grp_load_points_buffer_fu_544_buffer_0_value_ce0)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) | (ap_ST_st7_fsm_6 == ap_CS_fsm))) begin
        data_points_buffer_0_value_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        data_points_buffer_0_value_ce0 = grp_load_points_buffer_fu_544_buffer_0_value_ce0;
    end else begin
        data_points_buffer_0_value_ce0 = ap_const_logic_0;
    end
end

/// data_points_buffer_0_value_we0 assign process. ///
always @ (ap_CS_fsm or grp_load_points_buffer_fu_544_buffer_0_value_we0)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        data_points_buffer_0_value_we0 = grp_load_points_buffer_fu_544_buffer_0_value_we0;
    end else begin
        data_points_buffer_0_value_we0 = ap_const_logic_0;
    end
end

/// data_points_buffer_1_value_address0 assign process. ///
always @ (ap_CS_fsm or tmp_1_fu_605_p1 or grp_load_points_buffer_fu_544_buffer_1_value_address0)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        data_points_buffer_1_value_address0 = tmp_1_fu_605_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        data_points_buffer_1_value_address0 = grp_load_points_buffer_fu_544_buffer_1_value_address0;
    end else begin
        data_points_buffer_1_value_address0 = 'bx;
    end
end

/// data_points_buffer_1_value_ce0 assign process. ///
always @ (ap_CS_fsm or grp_load_points_buffer_fu_544_buffer_1_value_ce0)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        data_points_buffer_1_value_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        data_points_buffer_1_value_ce0 = grp_load_points_buffer_fu_544_buffer_1_value_ce0;
    end else begin
        data_points_buffer_1_value_ce0 = ap_const_logic_0;
    end
end

/// data_points_buffer_1_value_we0 assign process. ///
always @ (ap_CS_fsm or grp_load_points_buffer_fu_544_buffer_1_value_we0)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        data_points_buffer_1_value_we0 = grp_load_points_buffer_fu_544_buffer_1_value_we0;
    end else begin
        data_points_buffer_1_value_we0 = ap_const_logic_0;
    end
end

/// data_points_buffer_2_value_address0 assign process. ///
always @ (ap_CS_fsm or tmp_1_fu_605_p1 or grp_load_points_buffer_fu_544_buffer_2_value_address0)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        data_points_buffer_2_value_address0 = tmp_1_fu_605_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        data_points_buffer_2_value_address0 = grp_load_points_buffer_fu_544_buffer_2_value_address0;
    end else begin
        data_points_buffer_2_value_address0 = 'bx;
    end
end

/// data_points_buffer_2_value_ce0 assign process. ///
always @ (ap_CS_fsm or grp_load_points_buffer_fu_544_buffer_2_value_ce0)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        data_points_buffer_2_value_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        data_points_buffer_2_value_ce0 = grp_load_points_buffer_fu_544_buffer_2_value_ce0;
    end else begin
        data_points_buffer_2_value_ce0 = ap_const_logic_0;
    end
end

/// data_points_buffer_2_value_we0 assign process. ///
always @ (ap_CS_fsm or grp_load_points_buffer_fu_544_buffer_2_value_we0)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        data_points_buffer_2_value_we0 = grp_load_points_buffer_fu_544_buffer_2_value_we0;
    end else begin
        data_points_buffer_2_value_we0 = ap_const_logic_0;
    end
end

/// debug1ack_in assign process. ///
always @ (debug1vld_reg)
begin
    if (((ap_const_logic_0 == debug1vld_reg) | ((ap_const_logic_1 == debug1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
        debug1ack_in = ap_const_logic_1;
    end else begin
        debug1ack_in = ap_const_logic_0;
    end
end

/// debug1vld_in assign process. ///
always @ (ap_CS_fsm or grp_load_centres_buffer_fu_522_ap_done)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_load_centres_buffer_fu_522_ap_done))) begin
        debug1vld_in = ap_const_logic_1;
    end else begin
        debug1vld_in = ap_const_logic_0;
    end
end

/// final_centre_index_V_phi_fu_384_p4 assign process. ///
always @ (ap_CS_fsm or final_centre_index_V_reg_380 or ap_reg_ppiten_pp0_it1 or tmp_3_reg_877 or ii_V_reg_881 or tmp_14_reg_901)
begin
    if (((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_3_reg_877) & (ap_const_lv1_0 == tmp_14_reg_901))) begin
        final_centre_index_V_phi_fu_384_p4 = ii_V_reg_881;
    end else begin
        final_centre_index_V_phi_fu_384_p4 = final_centre_index_V_reg_380;
    end
end

/// k0ack_out assign process. ///
always @ (ap_CS_fsm or debug1ack_in or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_ap_done or grp_store_output_buffer_fu_556_ap_done)
begin
    if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_done)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_done))))) begin
        k0ack_out = ap_const_logic_1;
    end else begin
        k0ack_out = ap_const_logic_0;
    end
end

/// master_portA_address assign process. ///
always @ (ap_CS_fsm or debug1ack_in or exitcond_fu_593_p2 or tmp_s_fu_612_p2 or tmp_s_reg_863 or grp_load_centres_buffer_fu_522_ap_idle or grp_load_centres_buffer_fu_522_bus_r_address or grp_store_output_points_buffer_fu_533_ap_idle or grp_store_output_points_buffer_fu_533_bus_r_address or grp_load_points_buffer_fu_544_ap_idle or grp_load_points_buffer_fu_544_bus_r_address or grp_store_output_buffer_fu_556_ap_idle or grp_store_output_buffer_fu_556_bus_r_address)
begin
    if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_address = grp_store_output_buffer_fu_556_bus_r_address;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_points_buffer_fu_544_ap_idle)))) begin
        master_portA_address = grp_load_points_buffer_fu_544_bus_r_address;
    end else if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_address = grp_store_output_points_buffer_fu_533_bus_r_address;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_centres_buffer_fu_522_ap_idle)))) begin
        master_portA_address = grp_load_centres_buffer_fu_522_bus_r_address;
    end else begin
        master_portA_address = 'bx;
    end
end

/// master_portA_dataout assign process. ///
always @ (ap_CS_fsm or debug1ack_in or exitcond_fu_593_p2 or tmp_s_fu_612_p2 or tmp_s_reg_863 or grp_load_centres_buffer_fu_522_ap_idle or grp_load_centres_buffer_fu_522_bus_r_dataout or grp_store_output_points_buffer_fu_533_ap_idle or grp_store_output_points_buffer_fu_533_bus_r_dataout or grp_load_points_buffer_fu_544_ap_idle or grp_load_points_buffer_fu_544_bus_r_dataout or grp_store_output_buffer_fu_556_ap_idle or grp_store_output_buffer_fu_556_bus_r_dataout)
begin
    if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_dataout = grp_store_output_buffer_fu_556_bus_r_dataout;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_points_buffer_fu_544_ap_idle)))) begin
        master_portA_dataout = grp_load_points_buffer_fu_544_bus_r_dataout;
    end else if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_dataout = grp_store_output_points_buffer_fu_533_bus_r_dataout;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_centres_buffer_fu_522_ap_idle)))) begin
        master_portA_dataout = grp_load_centres_buffer_fu_522_bus_r_dataout;
    end else begin
        master_portA_dataout = 'bx;
    end
end

/// master_portA_req_din assign process. ///
always @ (ap_CS_fsm or debug1ack_in or exitcond_fu_593_p2 or tmp_s_fu_612_p2 or tmp_s_reg_863 or grp_load_centres_buffer_fu_522_ap_idle or grp_load_centres_buffer_fu_522_bus_r_req_din or grp_store_output_points_buffer_fu_533_ap_idle or grp_store_output_points_buffer_fu_533_bus_r_req_din or grp_load_points_buffer_fu_544_ap_idle or grp_load_points_buffer_fu_544_bus_r_req_din or grp_store_output_buffer_fu_556_ap_idle or grp_store_output_buffer_fu_556_bus_r_req_din)
begin
    if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_req_din = grp_store_output_buffer_fu_556_bus_r_req_din;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_points_buffer_fu_544_ap_idle)))) begin
        master_portA_req_din = grp_load_points_buffer_fu_544_bus_r_req_din;
    end else if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_req_din = grp_store_output_points_buffer_fu_533_bus_r_req_din;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_centres_buffer_fu_522_ap_idle)))) begin
        master_portA_req_din = grp_load_centres_buffer_fu_522_bus_r_req_din;
    end else begin
        master_portA_req_din = 'bx;
    end
end

/// master_portA_req_write assign process. ///
always @ (ap_CS_fsm or debug1ack_in or exitcond_fu_593_p2 or tmp_s_fu_612_p2 or tmp_s_reg_863 or grp_load_centres_buffer_fu_522_ap_idle or grp_load_centres_buffer_fu_522_bus_r_req_write or grp_store_output_points_buffer_fu_533_ap_idle or grp_store_output_points_buffer_fu_533_bus_r_req_write or grp_load_points_buffer_fu_544_ap_idle or grp_load_points_buffer_fu_544_bus_r_req_write or grp_store_output_buffer_fu_556_ap_idle or grp_store_output_buffer_fu_556_bus_r_req_write)
begin
    if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_req_write = grp_store_output_buffer_fu_556_bus_r_req_write;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_points_buffer_fu_544_ap_idle)))) begin
        master_portA_req_write = grp_load_points_buffer_fu_544_bus_r_req_write;
    end else if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_req_write = grp_store_output_points_buffer_fu_533_bus_r_req_write;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_centres_buffer_fu_522_ap_idle)))) begin
        master_portA_req_write = grp_load_centres_buffer_fu_522_bus_r_req_write;
    end else begin
        master_portA_req_write = 'bx;
    end
end

/// master_portA_rsp_read assign process. ///
always @ (ap_CS_fsm or debug1ack_in or exitcond_fu_593_p2 or tmp_s_fu_612_p2 or tmp_s_reg_863 or grp_load_centres_buffer_fu_522_ap_idle or grp_load_centres_buffer_fu_522_bus_r_rsp_read or grp_store_output_points_buffer_fu_533_ap_idle or grp_store_output_points_buffer_fu_533_bus_r_rsp_read or grp_load_points_buffer_fu_544_ap_idle or grp_load_points_buffer_fu_544_bus_r_rsp_read or grp_store_output_buffer_fu_556_ap_idle or grp_store_output_buffer_fu_556_bus_r_rsp_read)
begin
    if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_rsp_read = grp_store_output_buffer_fu_556_bus_r_rsp_read;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_points_buffer_fu_544_ap_idle)))) begin
        master_portA_rsp_read = grp_load_points_buffer_fu_544_bus_r_rsp_read;
    end else if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_rsp_read = grp_store_output_points_buffer_fu_533_bus_r_rsp_read;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_centres_buffer_fu_522_ap_idle)))) begin
        master_portA_rsp_read = grp_load_centres_buffer_fu_522_bus_r_rsp_read;
    end else begin
        master_portA_rsp_read = 'bx;
    end
end

/// master_portA_size assign process. ///
always @ (ap_CS_fsm or debug1ack_in or exitcond_fu_593_p2 or tmp_s_fu_612_p2 or tmp_s_reg_863 or grp_load_centres_buffer_fu_522_ap_idle or grp_load_centres_buffer_fu_522_bus_r_size or grp_store_output_points_buffer_fu_533_ap_idle or grp_store_output_points_buffer_fu_533_bus_r_size or grp_load_points_buffer_fu_544_ap_idle or grp_load_points_buffer_fu_544_bus_r_size or grp_store_output_buffer_fu_556_ap_idle or grp_store_output_buffer_fu_556_bus_r_size)
begin
    if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_size = grp_store_output_buffer_fu_556_bus_r_size;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_points_buffer_fu_544_ap_idle)))) begin
        master_portA_size = grp_load_points_buffer_fu_544_bus_r_size;
    end else if ((((ap_ST_st7_fsm_6 == ap_CS_fsm) & ~(exitcond_fu_593_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_s_fu_612_p2)) | ((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863) & ((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_idle)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_idle)))))) begin
        master_portA_size = grp_store_output_points_buffer_fu_533_bus_r_size;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_logic_0 == grp_load_centres_buffer_fu_522_ap_idle)))) begin
        master_portA_size = grp_load_centres_buffer_fu_522_bus_r_size;
    end else begin
        master_portA_size = 'bx;
    end
end

/// output_addr0ack_out assign process. ///
always @ (ap_CS_fsm or debug1ack_in or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_ap_done or grp_store_output_buffer_fu_556_ap_done)
begin
    if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_done)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_done))))) begin
        output_addr0ack_out = ap_const_logic_1;
    end else begin
        output_addr0ack_out = ap_const_logic_0;
    end
end

/// output_buffer_min_idx_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_1_reg_839 or tmp_s_reg_863 or grp_store_output_buffer_fu_556_buffer_min_idx_V_address0)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_buffer_min_idx_V_address0 = tmp_1_reg_839;
    end else if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_863))) begin
        output_buffer_min_idx_V_address0 = grp_store_output_buffer_fu_556_buffer_min_idx_V_address0;
    end else begin
        output_buffer_min_idx_V_address0 = 'bx;
    end
end

/// output_buffer_min_idx_V_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_863 or grp_store_output_buffer_fu_556_buffer_min_idx_V_ce0)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_buffer_min_idx_V_ce0 = ap_const_logic_1;
    end else if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_863))) begin
        output_buffer_min_idx_V_ce0 = grp_store_output_buffer_fu_556_buffer_min_idx_V_ce0;
    end else begin
        output_buffer_min_idx_V_ce0 = ap_const_logic_0;
    end
end

/// output_buffer_min_idx_V_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_buffer_min_idx_V_we0 = ap_const_logic_1;
    end else begin
        output_buffer_min_idx_V_we0 = ap_const_logic_0;
    end
end

/// output_buffer_sum_sq_address0 assign process. ///
always @ (ap_CS_fsm or tmp_1_reg_839 or tmp_s_reg_863 or grp_store_output_buffer_fu_556_buffer_sum_sq_address0)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_buffer_sum_sq_address0 = tmp_1_reg_839;
    end else if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_863))) begin
        output_buffer_sum_sq_address0 = grp_store_output_buffer_fu_556_buffer_sum_sq_address0;
    end else begin
        output_buffer_sum_sq_address0 = 'bx;
    end
end

/// output_buffer_sum_sq_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_863 or grp_store_output_buffer_fu_556_buffer_sum_sq_ce0)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_buffer_sum_sq_ce0 = ap_const_logic_1;
    end else if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_863))) begin
        output_buffer_sum_sq_ce0 = grp_store_output_buffer_fu_556_buffer_sum_sq_ce0;
    end else begin
        output_buffer_sum_sq_ce0 = ap_const_logic_0;
    end
end

/// output_buffer_sum_sq_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_buffer_sum_sq_we0 = ap_const_logic_1;
    end else begin
        output_buffer_sum_sq_we0 = ap_const_logic_0;
    end
end

/// output_points_buffer_0_value_address0 assign process. ///
always @ (ap_CS_fsm or tmp_1_reg_839 or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_buffer_0_value_address0)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_points_buffer_0_value_address0 = tmp_1_reg_839;
    end else if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863))) begin
        output_points_buffer_0_value_address0 = grp_store_output_points_buffer_fu_533_buffer_0_value_address0;
    end else begin
        output_points_buffer_0_value_address0 = 'bx;
    end
end

/// output_points_buffer_0_value_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_buffer_0_value_ce0)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_points_buffer_0_value_ce0 = ap_const_logic_1;
    end else if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863))) begin
        output_points_buffer_0_value_ce0 = grp_store_output_points_buffer_fu_533_buffer_0_value_ce0;
    end else begin
        output_points_buffer_0_value_ce0 = ap_const_logic_0;
    end
end

/// output_points_buffer_0_value_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_points_buffer_0_value_we0 = ap_const_logic_1;
    end else begin
        output_points_buffer_0_value_we0 = ap_const_logic_0;
    end
end

/// output_points_buffer_1_value_address0 assign process. ///
always @ (ap_CS_fsm or tmp_1_reg_839 or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_buffer_1_value_address0)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_points_buffer_1_value_address0 = tmp_1_reg_839;
    end else if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863))) begin
        output_points_buffer_1_value_address0 = grp_store_output_points_buffer_fu_533_buffer_1_value_address0;
    end else begin
        output_points_buffer_1_value_address0 = 'bx;
    end
end

/// output_points_buffer_1_value_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_buffer_1_value_ce0)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_points_buffer_1_value_ce0 = ap_const_logic_1;
    end else if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863))) begin
        output_points_buffer_1_value_ce0 = grp_store_output_points_buffer_fu_533_buffer_1_value_ce0;
    end else begin
        output_points_buffer_1_value_ce0 = ap_const_logic_0;
    end
end

/// output_points_buffer_1_value_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_points_buffer_1_value_we0 = ap_const_logic_1;
    end else begin
        output_points_buffer_1_value_we0 = ap_const_logic_0;
    end
end

/// output_points_buffer_2_value_address0 assign process. ///
always @ (ap_CS_fsm or tmp_1_reg_839 or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_buffer_2_value_address0)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_points_buffer_2_value_address0 = tmp_1_reg_839;
    end else if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863))) begin
        output_points_buffer_2_value_address0 = grp_store_output_points_buffer_fu_533_buffer_2_value_address0;
    end else begin
        output_points_buffer_2_value_address0 = 'bx;
    end
end

/// output_points_buffer_2_value_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_buffer_2_value_ce0)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_points_buffer_2_value_ce0 = ap_const_logic_1;
    end else if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_reg_863))) begin
        output_points_buffer_2_value_ce0 = grp_store_output_points_buffer_fu_533_buffer_2_value_ce0;
    end else begin
        output_points_buffer_2_value_ce0 = ap_const_logic_0;
    end
end

/// output_points_buffer_2_value_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st18_fsm_9 == ap_CS_fsm)) begin
        output_points_buffer_2_value_we0 = ap_const_logic_1;
    end else begin
        output_points_buffer_2_value_we0 = ap_const_logic_0;
    end
end

/// update_points0ack_out assign process. ///
always @ (ap_CS_fsm or debug1ack_in or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_ap_done or grp_store_output_buffer_fu_556_ap_done)
begin
    if (((ap_ST_st19_fsm_10 == ap_CS_fsm) & ~((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_done)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_done))))) begin
        update_points0ack_out = ap_const_logic_1;
    end else begin
        update_points0ack_out = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or debug1ack_in or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or grp_load_centres_buffer_fu_522_ap_done or exitcond_fu_593_p2 or tmp_s_reg_863 or grp_store_output_points_buffer_fu_533_ap_done or grp_load_points_buffer_fu_544_ap_done or grp_store_output_buffer_fu_556_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if (~(ap_const_logic_0 == grp_load_points_buffer_fu_544_ap_done)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            if (~(ap_const_logic_0 == grp_load_centres_buffer_fu_522_ap_done)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            if (~(exitcond_fu_593_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st19_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_8;
        ap_ST_pp0_stg0_fsm_8 : 
            if (~((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_9;
            end
        ap_ST_st18_fsm_9 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st19_fsm_10 : 
            if (~((debug1ack_in == ap_const_logic_0) | ((ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_points_buffer_fu_533_ap_done)) | (~(ap_const_lv1_0 == tmp_s_reg_863) & (ap_const_logic_0 == grp_store_output_buffer_fu_556_ap_done)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_10;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_426 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it8)
begin
    ap_sig_bdd_426 = ((ap_ST_pp0_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8));
end

/// ap_sig_bdd_679 assign process. ///
always @ (ap_reg_ppstg_tmp_3_reg_877_pp0_it7 or ap_reg_ppstg_tmp_14_reg_901_pp0_it7)
begin
    ap_sig_bdd_679 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_877_pp0_it7) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_14_reg_901_pp0_it7));
end
assign centres_buffer_0_value_d0 = grp_load_centres_buffer_fu_522_buffer_0_value_d0;
assign centres_buffer_1_value_d0 = grp_load_centres_buffer_fu_522_buffer_1_value_d0;
assign centres_buffer_2_value_d0 = grp_load_centres_buffer_fu_522_buffer_2_value_d0;
assign closest_centre_value_0_closest_centre_value_0_1_fu_747_p3 = ((tmp_13_fu_727_p2)? ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it7: closest_centre_value_0_1_reg_414);
assign closest_centre_value_1_closest_centre_value_1_1_fu_740_p3 = ((tmp_13_fu_727_p2)? ap_reg_ppstg_closest_centre_value_1_reg_911_pp0_it7: closest_centre_value_1_1_reg_403);
assign closest_centre_value_2_closest_centre_value_2_1_fu_733_p3 = ((tmp_13_fu_727_p2)? ap_reg_ppstg_closest_centre_value_2_reg_917_pp0_it7: closest_centre_value_2_1_reg_392);
assign data_points_block_address_fu_577_p2 = (tmp_11_fu_571_p2 - block_address0data_reg);
assign data_points_buffer_0_value_d0 = grp_load_points_buffer_fu_544_buffer_0_value_d0;
assign data_points_buffer_1_value_d0 = grp_load_points_buffer_fu_544_buffer_1_value_d0;
assign data_points_buffer_2_value_d0 = grp_load_points_buffer_fu_544_buffer_2_value_d0;
assign debug = debug1data_reg;
assign exitcond_fu_593_p2 = (i_reg_369 == ap_const_lv5_10? 1'b1: 1'b0);
assign final_centre_index_V_s_fu_754_p3 = ((tmp_13_fu_727_p2)? ap_reg_ppstg_final_centre_index_V_reg_380_pp0_it7: p_s_reg_425);
assign grp_fu_653_ce = ap_const_logic_1;
assign grp_fu_653_p0 = lhs_V_fu_649_p1;
assign grp_fu_653_p1 = lhs_V_fu_649_p1;
assign grp_fu_667_ce = ap_const_logic_1;
assign grp_fu_667_p0 = lhs_V_1_fu_663_p1;
assign grp_fu_667_p1 = lhs_V_1_fu_663_p1;
assign grp_fu_681_ce = ap_const_logic_1;
assign grp_fu_681_p0 = lhs_V_2_fu_677_p1;
assign grp_fu_681_p1 = lhs_V_2_fu_677_p1;
assign grp_load_centres_buffer_fu_522_ap_start = grp_load_centres_buffer_fu_522_ap_start_ap_start_reg;
assign grp_load_centres_buffer_fu_522_bus_r_datain = master_portA_datain;
assign grp_load_centres_buffer_fu_522_bus_r_req_full_n = master_portA_req_full_n;
assign grp_load_centres_buffer_fu_522_bus_r_rsp_empty_n = master_portA_rsp_empty_n;
assign grp_load_centres_buffer_fu_522_k_V = tmp_16_reg_816;
assign grp_load_centres_buffer_fu_522_offset = centres_in_addr0data_reg;
assign grp_load_points_buffer_fu_544_address = data_points_block_address_reg_810;
assign grp_load_points_buffer_fu_544_ap_start = grp_load_points_buffer_fu_544_ap_start_ap_start_reg;
assign grp_load_points_buffer_fu_544_bus_r_datain = master_portA_datain;
assign grp_load_points_buffer_fu_544_bus_r_req_full_n = master_portA_req_full_n;
assign grp_load_points_buffer_fu_544_bus_r_rsp_empty_n = master_portA_rsp_empty_n;
assign grp_load_points_buffer_fu_544_offset = data_points_addr0data_reg;
assign grp_store_output_buffer_fu_556_address = kernel_info_block_address_reg_826;
assign grp_store_output_buffer_fu_556_ap_start = grp_store_output_buffer_fu_556_ap_start_ap_start_reg;
assign grp_store_output_buffer_fu_556_buffer_min_idx_V_q0 = output_buffer_min_idx_V_q0;
assign grp_store_output_buffer_fu_556_buffer_sum_sq_q0 = output_buffer_sum_sq_q0;
assign grp_store_output_buffer_fu_556_bus_r_datain = master_portA_datain;
assign grp_store_output_buffer_fu_556_bus_r_req_full_n = master_portA_req_full_n;
assign grp_store_output_buffer_fu_556_bus_r_rsp_empty_n = master_portA_rsp_empty_n;
assign grp_store_output_buffer_fu_556_offset = output_addr0data_reg;
assign grp_store_output_points_buffer_fu_533_address = data_points_block_address_reg_810;
assign grp_store_output_points_buffer_fu_533_ap_start = grp_store_output_points_buffer_fu_533_ap_start_ap_start_reg;
assign grp_store_output_points_buffer_fu_533_buffer_0_value_q0 = output_points_buffer_0_value_q0;
assign grp_store_output_points_buffer_fu_533_buffer_1_value_q0 = output_points_buffer_1_value_q0;
assign grp_store_output_points_buffer_fu_533_buffer_2_value_q0 = output_points_buffer_2_value_q0;
assign grp_store_output_points_buffer_fu_533_bus_r_datain = master_portA_datain;
assign grp_store_output_points_buffer_fu_533_bus_r_req_full_n = master_portA_req_full_n;
assign grp_store_output_points_buffer_fu_533_bus_r_rsp_empty_n = master_portA_rsp_empty_n;
assign grp_store_output_points_buffer_fu_533_offset = output_addr0data_reg;
assign i_1_fu_599_p2 = (i_reg_369 + ap_const_lv5_1);
assign ii_V_fu_626_p2 = (final_centre_index_V_phi_fu_384_p4 + ap_const_lv8_1);
assign kernel_info_block_address_fu_588_p2 = block_address0data_reg << ap_const_lv32_1;
assign lhs_V_1_fu_663_p1 = $signed(tmp_2_1_fu_659_p2);
assign lhs_V_2_fu_677_p1 = $signed(tmp_2_2_fu_673_p2);
assign lhs_V_fu_649_p1 = $signed(tmp_9_fu_644_p2);
assign output_buffer_min_idx_V_d0 = p_036_2_reg_499;
assign output_buffer_sum_sq_d0 = sum_sq_out_2_reg_510;
assign output_points_buffer_0_value_d0 = closest_centre_value_0_3_reg_486;
assign output_points_buffer_1_value_d0 = closest_centre_value_1_3_reg_473;
assign output_points_buffer_2_value_d0 = closest_centre_value_2_3_reg_460;
assign sum_sq_out_3_fu_723_p0 = result_2_reg_941;
assign sum_sq_out_3_fu_723_p1 = tmp3_reg_946;
assign tmp3_fu_717_p0 = {{grp_fu_667_p2[ap_const_lv32_23 : ap_const_lv32_4]}};
assign tmp3_fu_717_p1 = {{grp_fu_653_p2[ap_const_lv32_23 : ap_const_lv32_4]}};
assign tmp_11_fu_571_p2 = block_address0data_reg << ap_const_lv32_2;
assign tmp_13_fu_727_p2 = ($signed(sum_sq_out_3_fu_723_p2) < $signed(min_dist_reg_449)? 1'b1: 1'b0);
assign tmp_14_fu_639_p2 = (tmp_2_fu_617_p1 == k0data_reg? 1'b1: 1'b0);
assign tmp_16_fu_584_p1 = k0data_reg[7:0];
assign tmp_1_fu_605_p1 = $unsigned(i_reg_369);
assign tmp_2_1_fu_659_p2 = (closest_centre_value_1_reg_911 - data_points_buffer_1_value_load_reg_867);
assign tmp_2_2_fu_673_p2 = (closest_centre_value_2_reg_917 - data_points_buffer_2_value_load_reg_872);
assign tmp_2_fu_617_p1 = $unsigned(final_centre_index_V_phi_fu_384_p4);
assign tmp_3_fu_621_p2 = (tmp_2_fu_617_p1 > k0data_reg? 1'b1: 1'b0);
assign tmp_5_fu_632_p1 = $unsigned(final_centre_index_V_phi_fu_384_p4);
assign tmp_9_fu_644_p2 = (closest_centre_value_0_reg_905 - reg_566);
assign tmp_dist_min_dist_fu_770_p3 = ((tmp_13_fu_727_p2)? sum_sq_out_3_fu_723_p2: min_dist_reg_449);
assign tmp_dist_sum_sq_out_fu_762_p3 = ((tmp_13_fu_727_p2)? sum_sq_out_3_fu_723_p2: sum_sq_out_reg_437);
assign tmp_s_fu_612_p2 = (update_points0data_reg == ap_const_lv32_0? 1'b1: 1'b0);
always @ (posedge ap_clk)
begin
    block_address0vld_reg <= 1'b0;
    data_points_addr0vld_reg <= 1'b0;
    centres_in_addr0vld_reg <= 1'b0;
    output_addr0vld_reg <= 1'b0;
    update_points0vld_reg <= 1'b0;
    k0vld_reg <= 1'b0;
    debug1vld_reg <= 1'b0;
    kernel_info_block_address_reg_826[0] <= 1'b0;
    tmp_1_reg_839[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end



endmodule //lloyds_kernel_top

