-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity feedforward is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_stream_TVALID : IN STD_LOGIC;
    input_stream_TREADY : OUT STD_LOGIC;
    input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    input_stream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    input_stream_TDEST : IN STD_LOGIC_VECTOR (7 downto 0);
    output_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_stream_TVALID : OUT STD_LOGIC;
    output_stream_TREADY : IN STD_LOGIC;
    output_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_stream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    output_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    output_stream_TDEST : OUT STD_LOGIC_VECTOR (7 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of feedforward is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "feedforward_feedforward,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.191000,HLS_SYN_LAT=3270,HLS_SYN_TPT=none,HLS_SYN_MEM=14,HLS_SYN_DSP=0,HLS_SYN_FF=681,HLS_SYN_LUT=5765,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal layer1_activations_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal layer1_activations_ce0 : STD_LOGIC;
    signal layer1_activations_we0 : STD_LOGIC;
    signal layer1_activations_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_activations_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_activations_ce1 : STD_LOGIC;
    signal layer1_activations_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_activations_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal layer1_activations_2_ce0 : STD_LOGIC;
    signal layer1_activations_2_we0 : STD_LOGIC;
    signal layer1_activations_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_activations_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_activations_2_ce1 : STD_LOGIC;
    signal layer1_activations_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer2_activations_ce0 : STD_LOGIC;
    signal layer2_activations_we0 : STD_LOGIC;
    signal layer2_activations_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_ce1 : STD_LOGIC;
    signal layer2_activations_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer2_activations_4_ce0 : STD_LOGIC;
    signal layer2_activations_4_we0 : STD_LOGIC;
    signal layer2_activations_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_4_ce1 : STD_LOGIC;
    signal layer2_activations_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer2_activations_5_ce0 : STD_LOGIC;
    signal layer2_activations_5_we0 : STD_LOGIC;
    signal layer2_activations_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_5_ce1 : STD_LOGIC;
    signal layer2_activations_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layer2_activations_6_ce0 : STD_LOGIC;
    signal layer2_activations_6_we0 : STD_LOGIC;
    signal layer2_activations_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_activations_6_ce1 : STD_LOGIC;
    signal layer2_activations_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer3_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer3_activations_ce0 : STD_LOGIC;
    signal layer3_activations_we0 : STD_LOGIC;
    signal layer3_activations_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer3_activations_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer3_activations_ce1 : STD_LOGIC;
    signal layer3_activations_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_done : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_idle : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_ready : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_input_stream_TREADY : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_a_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_a_out_ap_vld : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_done : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_idle : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_ready : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_done : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_idle : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_ready : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_ce1 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_ce1 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_done : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_idle : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_ready : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_2_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_a_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_a_1_out_ap_vld : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_done : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_idle : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_ready : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_done : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_idle : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_ready : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_ce1 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_ce1 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_ce1 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_ce1 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_done : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_idle : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_ready : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_4_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_5_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_6_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_a_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_a_2_out_ap_vld : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_done : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_idle : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_ready : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_done : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_idle : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_ready : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_we0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_ce1 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_done : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_idle : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_ready : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TREADY : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_layer3_activations_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_layer3_activations_ce0 : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID : STD_LOGIC;
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TUSER : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TDEST : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal output_stream_TDATA_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal output_stream_TKEEP_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal output_stream_TSTRB_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal output_stream_TUSER_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal output_stream_TLAST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal output_stream_TID_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal output_stream_TDEST_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal regslice_both_output_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal regslice_both_input_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal input_stream_TVALID_int_regslice : STD_LOGIC;
    signal input_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_input_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_input_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_input_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_input_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_input_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal output_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal output_stream_TVALID_int_regslice : STD_LOGIC;
    signal output_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_output_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_output_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_output_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_output_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_output_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_output_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component feedforward_feedforward_Pipeline_VITIS_LOOP_92_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_stream_TVALID : IN STD_LOGIC;
        input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        input_stream_TREADY : OUT STD_LOGIC;
        input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        input_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        input_stream_TDEST : IN STD_LOGIC_VECTOR (7 downto 0);
        a_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        a_out_ap_vld : OUT STD_LOGIC );
    end component;


    component feedforward_feedforward_Pipeline_VITIS_LOOP_48_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer1_activations_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        layer1_activations_2_ce0 : OUT STD_LOGIC;
        layer1_activations_2_we0 : OUT STD_LOGIC;
        layer1_activations_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer1_activations_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        layer1_activations_ce0 : OUT STD_LOGIC;
        layer1_activations_we0 : OUT STD_LOGIC;
        layer1_activations_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        a_reload : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feedforward_feedforward_Pipeline_VITIS_LOOP_103_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer1_activations_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        layer1_activations_2_ce0 : OUT STD_LOGIC;
        layer1_activations_2_we0 : OUT STD_LOGIC;
        layer1_activations_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer1_activations_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        layer1_activations_2_ce1 : OUT STD_LOGIC;
        layer1_activations_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer1_activations_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        layer1_activations_ce0 : OUT STD_LOGIC;
        layer1_activations_we0 : OUT STD_LOGIC;
        layer1_activations_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer1_activations_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        layer1_activations_ce1 : OUT STD_LOGIC;
        layer1_activations_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feedforward_feedforward_Pipeline_VITIS_LOOP_110_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer1_activations_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        layer1_activations_ce0 : OUT STD_LOGIC;
        layer1_activations_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer1_activations_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        layer1_activations_2_ce0 : OUT STD_LOGIC;
        layer1_activations_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        a_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component feedforward_feedforward_Pipeline_VITIS_LOOP_48_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer2_activations_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_6_ce0 : OUT STD_LOGIC;
        layer2_activations_6_we0 : OUT STD_LOGIC;
        layer2_activations_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_5_ce0 : OUT STD_LOGIC;
        layer2_activations_5_we0 : OUT STD_LOGIC;
        layer2_activations_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_4_ce0 : OUT STD_LOGIC;
        layer2_activations_4_we0 : OUT STD_LOGIC;
        layer2_activations_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_ce0 : OUT STD_LOGIC;
        layer2_activations_we0 : OUT STD_LOGIC;
        layer2_activations_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        a_1_reload : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feedforward_feedforward_Pipeline_VITIS_LOOP_122_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer2_activations_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_6_ce0 : OUT STD_LOGIC;
        layer2_activations_6_we0 : OUT STD_LOGIC;
        layer2_activations_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_6_ce1 : OUT STD_LOGIC;
        layer2_activations_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_5_ce0 : OUT STD_LOGIC;
        layer2_activations_5_we0 : OUT STD_LOGIC;
        layer2_activations_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_5_ce1 : OUT STD_LOGIC;
        layer2_activations_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_4_ce0 : OUT STD_LOGIC;
        layer2_activations_4_we0 : OUT STD_LOGIC;
        layer2_activations_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_4_ce1 : OUT STD_LOGIC;
        layer2_activations_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_ce0 : OUT STD_LOGIC;
        layer2_activations_we0 : OUT STD_LOGIC;
        layer2_activations_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_ce1 : OUT STD_LOGIC;
        layer2_activations_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feedforward_feedforward_Pipeline_VITIS_LOOP_129_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer2_activations_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_ce0 : OUT STD_LOGIC;
        layer2_activations_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_4_ce0 : OUT STD_LOGIC;
        layer2_activations_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_5_ce0 : OUT STD_LOGIC;
        layer2_activations_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer2_activations_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        layer2_activations_6_ce0 : OUT STD_LOGIC;
        layer2_activations_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        a_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component feedforward_feedforward_Pipeline_VITIS_LOOP_48_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        layer3_activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_activations_ce0 : OUT STD_LOGIC;
        layer3_activations_we0 : OUT STD_LOGIC;
        layer3_activations_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feedforward_feedforward_Pipeline_VITIS_LOOP_139_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer3_activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_activations_ce0 : OUT STD_LOGIC;
        layer3_activations_we0 : OUT STD_LOGIC;
        layer3_activations_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer3_activations_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_activations_ce1 : OUT STD_LOGIC;
        layer3_activations_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feedforward_feedforward_Pipeline_VITIS_LOOP_148_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_stream_TREADY : IN STD_LOGIC;
        layer3_activations_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_activations_ce0 : OUT STD_LOGIC;
        layer3_activations_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_stream_TVALID : OUT STD_LOGIC;
        output_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_stream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
        output_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_stream_TDEST : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component feedforward_layer1_activations_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feedforward_layer2_activations_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feedforward_layer3_activations_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feedforward_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component feedforward_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    layer1_activations_U : component feedforward_layer1_activations_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_activations_address0,
        ce0 => layer1_activations_ce0,
        we0 => layer1_activations_we0,
        d0 => layer1_activations_d0,
        q0 => layer1_activations_q0,
        address1 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_address1,
        ce1 => layer1_activations_ce1,
        q1 => layer1_activations_q1);

    layer1_activations_2_U : component feedforward_layer1_activations_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_activations_2_address0,
        ce0 => layer1_activations_2_ce0,
        we0 => layer1_activations_2_we0,
        d0 => layer1_activations_2_d0,
        q0 => layer1_activations_2_q0,
        address1 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_address1,
        ce1 => layer1_activations_2_ce1,
        q1 => layer1_activations_2_q1);

    layer2_activations_U : component feedforward_layer2_activations_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer2_activations_address0,
        ce0 => layer2_activations_ce0,
        we0 => layer2_activations_we0,
        d0 => layer2_activations_d0,
        q0 => layer2_activations_q0,
        address1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_address1,
        ce1 => layer2_activations_ce1,
        q1 => layer2_activations_q1);

    layer2_activations_4_U : component feedforward_layer2_activations_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer2_activations_4_address0,
        ce0 => layer2_activations_4_ce0,
        we0 => layer2_activations_4_we0,
        d0 => layer2_activations_4_d0,
        q0 => layer2_activations_4_q0,
        address1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_address1,
        ce1 => layer2_activations_4_ce1,
        q1 => layer2_activations_4_q1);

    layer2_activations_5_U : component feedforward_layer2_activations_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer2_activations_5_address0,
        ce0 => layer2_activations_5_ce0,
        we0 => layer2_activations_5_we0,
        d0 => layer2_activations_5_d0,
        q0 => layer2_activations_5_q0,
        address1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_address1,
        ce1 => layer2_activations_5_ce1,
        q1 => layer2_activations_5_q1);

    layer2_activations_6_U : component feedforward_layer2_activations_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer2_activations_6_address0,
        ce0 => layer2_activations_6_ce0,
        we0 => layer2_activations_6_we0,
        d0 => layer2_activations_6_d0,
        q0 => layer2_activations_6_q0,
        address1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_address1,
        ce1 => layer2_activations_6_ce1,
        q1 => layer2_activations_6_q1);

    layer3_activations_U : component feedforward_layer3_activations_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer3_activations_address0,
        ce0 => layer3_activations_ce0,
        we0 => layer3_activations_we0,
        d0 => layer3_activations_d0,
        q0 => layer3_activations_q0,
        address1 => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_address1,
        ce1 => layer3_activations_ce1,
        q1 => layer3_activations_q1);

    grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120 : component feedforward_feedforward_Pipeline_VITIS_LOOP_92_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start,
        ap_done => grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_done,
        ap_idle => grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_idle,
        ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_ready,
        input_stream_TVALID => input_stream_TVALID_int_regslice,
        input_stream_TDATA => input_stream_TDATA_int_regslice,
        input_stream_TREADY => grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_input_stream_TREADY,
        input_stream_TKEEP => input_stream_TKEEP_int_regslice,
        input_stream_TSTRB => input_stream_TSTRB_int_regslice,
        input_stream_TUSER => input_stream_TUSER_int_regslice,
        input_stream_TLAST => input_stream_TLAST_int_regslice,
        input_stream_TID => input_stream_TID_int_regslice,
        input_stream_TDEST => input_stream_TDEST_int_regslice,
        a_out => grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_a_out,
        a_out_ap_vld => grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_a_out_ap_vld);

    grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139 : component feedforward_feedforward_Pipeline_VITIS_LOOP_48_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start,
        ap_done => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_done,
        ap_idle => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_idle,
        ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_ready,
        layer1_activations_2_address0 => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_address0,
        layer1_activations_2_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_ce0,
        layer1_activations_2_we0 => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_we0,
        layer1_activations_2_d0 => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_d0,
        layer1_activations_address0 => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_address0,
        layer1_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_ce0,
        layer1_activations_we0 => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_we0,
        layer1_activations_d0 => grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_d0,
        a_reload => grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_a_out);

    grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146 : component feedforward_feedforward_Pipeline_VITIS_LOOP_103_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start,
        ap_done => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_done,
        ap_idle => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_idle,
        ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_ready,
        layer1_activations_2_address0 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_address0,
        layer1_activations_2_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_ce0,
        layer1_activations_2_we0 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_we0,
        layer1_activations_2_d0 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_d0,
        layer1_activations_2_address1 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_address1,
        layer1_activations_2_ce1 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_ce1,
        layer1_activations_2_q1 => layer1_activations_2_q1,
        layer1_activations_address0 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_address0,
        layer1_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_ce0,
        layer1_activations_we0 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_we0,
        layer1_activations_d0 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_d0,
        layer1_activations_address1 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_address1,
        layer1_activations_ce1 => grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_ce1,
        layer1_activations_q1 => layer1_activations_q1);

    grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152 : component feedforward_feedforward_Pipeline_VITIS_LOOP_110_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start,
        ap_done => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_done,
        ap_idle => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_idle,
        ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_ready,
        layer1_activations_address0 => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_address0,
        layer1_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_ce0,
        layer1_activations_q0 => layer1_activations_q0,
        layer1_activations_2_address0 => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_2_address0,
        layer1_activations_2_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_2_ce0,
        layer1_activations_2_q0 => layer1_activations_2_q0,
        a_1_out => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_a_1_out,
        a_1_out_ap_vld => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_a_1_out_ap_vld);

    grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159 : component feedforward_feedforward_Pipeline_VITIS_LOOP_48_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start,
        ap_done => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_done,
        ap_idle => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_idle,
        ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_ready,
        layer2_activations_6_address0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_address0,
        layer2_activations_6_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_ce0,
        layer2_activations_6_we0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_we0,
        layer2_activations_6_d0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_d0,
        layer2_activations_5_address0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_address0,
        layer2_activations_5_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_ce0,
        layer2_activations_5_we0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_we0,
        layer2_activations_5_d0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_d0,
        layer2_activations_4_address0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_address0,
        layer2_activations_4_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_ce0,
        layer2_activations_4_we0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_we0,
        layer2_activations_4_d0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_d0,
        layer2_activations_address0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_address0,
        layer2_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_ce0,
        layer2_activations_we0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_we0,
        layer2_activations_d0 => grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_d0,
        a_1_reload => grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_a_1_out);

    grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168 : component feedforward_feedforward_Pipeline_VITIS_LOOP_122_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start,
        ap_done => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_done,
        ap_idle => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_idle,
        ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_ready,
        layer2_activations_6_address0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_address0,
        layer2_activations_6_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_ce0,
        layer2_activations_6_we0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_we0,
        layer2_activations_6_d0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_d0,
        layer2_activations_6_address1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_address1,
        layer2_activations_6_ce1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_ce1,
        layer2_activations_6_q1 => layer2_activations_6_q1,
        layer2_activations_5_address0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_address0,
        layer2_activations_5_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_ce0,
        layer2_activations_5_we0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_we0,
        layer2_activations_5_d0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_d0,
        layer2_activations_5_address1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_address1,
        layer2_activations_5_ce1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_ce1,
        layer2_activations_5_q1 => layer2_activations_5_q1,
        layer2_activations_4_address0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_address0,
        layer2_activations_4_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_ce0,
        layer2_activations_4_we0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_we0,
        layer2_activations_4_d0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_d0,
        layer2_activations_4_address1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_address1,
        layer2_activations_4_ce1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_ce1,
        layer2_activations_4_q1 => layer2_activations_4_q1,
        layer2_activations_address0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_address0,
        layer2_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_ce0,
        layer2_activations_we0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_we0,
        layer2_activations_d0 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_d0,
        layer2_activations_address1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_address1,
        layer2_activations_ce1 => grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_ce1,
        layer2_activations_q1 => layer2_activations_q1);

    grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176 : component feedforward_feedforward_Pipeline_VITIS_LOOP_129_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start,
        ap_done => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_done,
        ap_idle => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_idle,
        ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_ready,
        layer2_activations_address0 => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_address0,
        layer2_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_ce0,
        layer2_activations_q0 => layer2_activations_q0,
        layer2_activations_4_address0 => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_4_address0,
        layer2_activations_4_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_4_ce0,
        layer2_activations_4_q0 => layer2_activations_4_q0,
        layer2_activations_5_address0 => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_5_address0,
        layer2_activations_5_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_5_ce0,
        layer2_activations_5_q0 => layer2_activations_5_q0,
        layer2_activations_6_address0 => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_6_address0,
        layer2_activations_6_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_6_ce0,
        layer2_activations_6_q0 => layer2_activations_6_q0,
        a_2_out => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_a_2_out,
        a_2_out_ap_vld => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_a_2_out_ap_vld);

    grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185 : component feedforward_feedforward_Pipeline_VITIS_LOOP_48_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start,
        ap_done => grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_done,
        ap_idle => grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_idle,
        ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_ready,
        a_2_reload => grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_a_2_out,
        layer3_activations_address0 => grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_address0,
        layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_ce0,
        layer3_activations_we0 => grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_we0,
        layer3_activations_d0 => grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_d0);

    grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191 : component feedforward_feedforward_Pipeline_VITIS_LOOP_139_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start,
        ap_done => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_done,
        ap_idle => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_idle,
        ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_ready,
        layer3_activations_address0 => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_address0,
        layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_ce0,
        layer3_activations_we0 => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_we0,
        layer3_activations_d0 => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_d0,
        layer3_activations_address1 => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_address1,
        layer3_activations_ce1 => grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_ce1,
        layer3_activations_q1 => layer3_activations_q1);

    grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196 : component feedforward_feedforward_Pipeline_VITIS_LOOP_148_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start,
        ap_done => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_done,
        ap_idle => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_idle,
        ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_ready,
        output_stream_TREADY => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TREADY,
        layer3_activations_address0 => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_layer3_activations_address0,
        layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_layer3_activations_ce0,
        layer3_activations_q0 => layer3_activations_q0,
        output_stream_TDATA => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TDATA,
        output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID,
        output_stream_TKEEP => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TKEEP,
        output_stream_TSTRB => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TSTRB,
        output_stream_TUSER => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TUSER,
        output_stream_TLAST => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TLAST,
        output_stream_TID => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TID,
        output_stream_TDEST => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TDEST);

    control_s_axi_U : component feedforward_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    regslice_both_input_stream_V_data_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TDATA,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_data_V_U_ack_in,
        data_out => input_stream_TDATA_int_regslice,
        vld_out => input_stream_TVALID_int_regslice,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_data_V_U_apdone_blk);

    regslice_both_input_stream_V_keep_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TKEEP,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_keep_V_U_ack_in,
        data_out => input_stream_TKEEP_int_regslice,
        vld_out => regslice_both_input_stream_V_keep_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_keep_V_U_apdone_blk);

    regslice_both_input_stream_V_strb_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TSTRB,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_strb_V_U_ack_in,
        data_out => input_stream_TSTRB_int_regslice,
        vld_out => regslice_both_input_stream_V_strb_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_strb_V_U_apdone_blk);

    regslice_both_input_stream_V_user_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TUSER,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_user_V_U_ack_in,
        data_out => input_stream_TUSER_int_regslice,
        vld_out => regslice_both_input_stream_V_user_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_user_V_U_apdone_blk);

    regslice_both_input_stream_V_last_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TLAST,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_last_V_U_ack_in,
        data_out => input_stream_TLAST_int_regslice,
        vld_out => regslice_both_input_stream_V_last_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_last_V_U_apdone_blk);

    regslice_both_input_stream_V_id_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TID,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_id_V_U_ack_in,
        data_out => input_stream_TID_int_regslice,
        vld_out => regslice_both_input_stream_V_id_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_id_V_U_apdone_blk);

    regslice_both_input_stream_V_dest_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TDEST,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_dest_V_U_ack_in,
        data_out => input_stream_TDEST_int_regslice,
        vld_out => regslice_both_input_stream_V_dest_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_dest_V_U_apdone_blk);

    regslice_both_output_stream_V_data_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TDATA_int_regslice,
        vld_in => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID,
        ack_in => output_stream_TREADY_int_regslice,
        data_out => output_stream_TDATA,
        vld_out => regslice_both_output_stream_V_data_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_data_V_U_apdone_blk);

    regslice_both_output_stream_V_keep_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TKEEP_int_regslice,
        vld_in => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_keep_V_U_ack_in_dummy,
        data_out => output_stream_TKEEP,
        vld_out => regslice_both_output_stream_V_keep_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_keep_V_U_apdone_blk);

    regslice_both_output_stream_V_strb_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TSTRB_int_regslice,
        vld_in => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_strb_V_U_ack_in_dummy,
        data_out => output_stream_TSTRB,
        vld_out => regslice_both_output_stream_V_strb_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_strb_V_U_apdone_blk);

    regslice_both_output_stream_V_user_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TUSER_int_regslice,
        vld_in => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_user_V_U_ack_in_dummy,
        data_out => output_stream_TUSER,
        vld_out => regslice_both_output_stream_V_user_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_user_V_U_apdone_blk);

    regslice_both_output_stream_V_last_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TLAST_int_regslice,
        vld_in => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_last_V_U_ack_in_dummy,
        data_out => output_stream_TLAST,
        vld_out => regslice_both_output_stream_V_last_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_last_V_U_apdone_blk);

    regslice_both_output_stream_V_id_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TID_int_regslice,
        vld_in => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_id_V_U_ack_in_dummy,
        data_out => output_stream_TID,
        vld_out => regslice_both_output_stream_V_id_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_id_V_U_apdone_blk);

    regslice_both_output_stream_V_dest_V_U : component feedforward_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TDEST_int_regslice,
        vld_in => grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_dest_V_U_ack_in_dummy,
        data_out => output_stream_TDEST,
        vld_out => regslice_both_output_stream_V_dest_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_ready = ap_const_logic_1)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_ready = ap_const_logic_1)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_ready = ap_const_logic_1)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_ready = ap_const_logic_1)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_ready = ap_const_logic_1)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_ready = ap_const_logic_1)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_ready = ap_const_logic_1)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_ready = ap_const_logic_1)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_ready = ap_const_logic_1)) then 
                    grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                output_stream_TDATA_reg <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TDATA;
                output_stream_TDEST_reg <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TDEST;
                output_stream_TID_reg <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TID;
                output_stream_TKEEP_reg <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TKEEP;
                output_stream_TLAST_reg <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TLAST;
                output_stream_TSTRB_reg <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TSTRB;
                output_stream_TUSER_reg <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TUSER;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_done, grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_done, grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_done, grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_done, grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_done, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_done, grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_done, grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_done, grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_done, grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state22, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if (((regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_done)
    begin
        if ((grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_done)
    begin
        if ((grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_done)
    begin
        if ((grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_done)
    begin
        if ((grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_done)
    begin
        if ((grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_done)
    begin
        if ((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state22_blk_assign_proc : process(regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_done)
    begin
        if ((grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_done)
    begin
        if ((grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_done)
    begin
        if ((grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_done)
    begin
        if ((grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state22, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state22, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start_reg;
    grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start <= grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start_reg;
    grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start_reg;
    grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start <= grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start_reg;
    grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start <= grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start_reg;
    grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start_reg;
    grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TREADY <= (output_stream_TREADY_int_regslice and ap_CS_fsm_state21);
    grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start_reg;
    grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start <= grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start_reg;
    grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start <= grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start_reg;
    grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start <= grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start_reg;
    input_stream_TREADY <= regslice_both_input_stream_V_data_V_U_ack_in;

    input_stream_TREADY_int_regslice_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_input_stream_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_stream_TREADY_int_regslice <= grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_input_stream_TREADY;
        else 
            input_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    layer1_activations_2_address0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_address0, grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_address0, grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_2_address0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_activations_2_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer1_activations_2_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_activations_2_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_address0;
        else 
            layer1_activations_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    layer1_activations_2_ce0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_ce0, grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_ce0, grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_2_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_activations_2_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer1_activations_2_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_activations_2_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_ce0;
        else 
            layer1_activations_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_activations_2_ce1_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer1_activations_2_ce1 <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_ce1;
        else 
            layer1_activations_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_activations_2_d0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_d0, grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_d0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer1_activations_2_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_activations_2_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_d0;
        else 
            layer1_activations_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    layer1_activations_2_we0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_we0, grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_we0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer1_activations_2_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_activations_2_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_2_we0;
        else 
            layer1_activations_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_activations_address0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_address0, grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_address0, grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_address0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_activations_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer1_activations_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_activations_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_address0;
        else 
            layer1_activations_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    layer1_activations_ce0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_ce0, grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_ce0, grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_activations_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_layer1_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer1_activations_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_activations_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_ce0;
        else 
            layer1_activations_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_activations_ce1_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer1_activations_ce1 <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_ce1;
        else 
            layer1_activations_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_activations_d0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_d0, grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_d0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer1_activations_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_activations_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_d0;
        else 
            layer1_activations_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    layer1_activations_we0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_we0, grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_we0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer1_activations_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_layer1_activations_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_activations_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_layer1_activations_we0;
        else 
            layer1_activations_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_4_address0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_address0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_address0, grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_4_address0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            layer2_activations_4_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_4_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_4_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_address0;
        else 
            layer2_activations_4_address0 <= "XXXXX";
        end if; 
    end process;


    layer2_activations_4_ce0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_ce0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_ce0, grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_4_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            layer2_activations_4_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_4_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_4_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_ce0;
        else 
            layer2_activations_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_4_ce1_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_4_ce1 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_ce1;
        else 
            layer2_activations_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_4_d0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_d0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_d0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_4_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_4_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_d0;
        else 
            layer2_activations_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    layer2_activations_4_we0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_we0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_we0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_4_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_4_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_4_we0;
        else 
            layer2_activations_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_5_address0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_address0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_address0, grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_5_address0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            layer2_activations_5_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_5_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_5_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_address0;
        else 
            layer2_activations_5_address0 <= "XXXXX";
        end if; 
    end process;


    layer2_activations_5_ce0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_ce0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_ce0, grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_5_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            layer2_activations_5_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_5_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_5_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_ce0;
        else 
            layer2_activations_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_5_ce1_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_5_ce1 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_ce1;
        else 
            layer2_activations_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_5_d0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_d0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_d0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_5_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_5_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_d0;
        else 
            layer2_activations_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    layer2_activations_5_we0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_we0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_we0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_5_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_5_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_5_we0;
        else 
            layer2_activations_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_6_address0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_address0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_address0, grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_6_address0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            layer2_activations_6_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_6_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_6_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_address0;
        else 
            layer2_activations_6_address0 <= "XXXXX";
        end if; 
    end process;


    layer2_activations_6_ce0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_ce0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_ce0, grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_6_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            layer2_activations_6_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_6_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_6_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_ce0;
        else 
            layer2_activations_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_6_ce1_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_6_ce1 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_ce1;
        else 
            layer2_activations_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_6_d0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_d0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_d0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_6_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_6_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_d0;
        else 
            layer2_activations_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    layer2_activations_6_we0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_we0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_we0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_6_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_6_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_6_we0;
        else 
            layer2_activations_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_address0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_address0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_address0, grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_address0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            layer2_activations_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_address0;
        else 
            layer2_activations_address0 <= "XXXXX";
        end if; 
    end process;


    layer2_activations_ce0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_ce0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_ce0, grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            layer2_activations_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_layer2_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_ce0;
        else 
            layer2_activations_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_ce1_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_ce1 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_ce1;
        else 
            layer2_activations_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_activations_d0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_d0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_d0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_d0;
        else 
            layer2_activations_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    layer2_activations_we0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_we0, grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_we0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            layer2_activations_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_layer2_activations_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            layer2_activations_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_layer2_activations_we0;
        else 
            layer2_activations_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer3_activations_address0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_address0, grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_address0, grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_layer3_activations_address0, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            layer3_activations_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_layer3_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            layer3_activations_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            layer3_activations_address0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_address0;
        else 
            layer3_activations_address0 <= "XXXXXX";
        end if; 
    end process;


    layer3_activations_ce0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_ce0, grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_ce0, grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_layer3_activations_ce0, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            layer3_activations_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_layer3_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            layer3_activations_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            layer3_activations_ce0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_ce0;
        else 
            layer3_activations_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer3_activations_ce1_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_ce1, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            layer3_activations_ce1 <= grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_ce1;
        else 
            layer3_activations_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    layer3_activations_d0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_d0, grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_d0, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            layer3_activations_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            layer3_activations_d0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_d0;
        else 
            layer3_activations_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    layer3_activations_we0_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_we0, grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_we0, ap_CS_fsm_state17, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            layer3_activations_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_layer3_activations_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            layer3_activations_we0 <= grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_layer3_activations_we0;
        else 
            layer3_activations_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_stream_TDATA_int_regslice_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TDATA, grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID, ap_CS_fsm_state21, output_stream_TDATA_reg)
    begin
        if (((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            output_stream_TDATA_int_regslice <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TDATA;
        else 
            output_stream_TDATA_int_regslice <= output_stream_TDATA_reg;
        end if; 
    end process;


    output_stream_TDEST_int_regslice_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID, grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TDEST, ap_CS_fsm_state21, output_stream_TDEST_reg)
    begin
        if (((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            output_stream_TDEST_int_regslice <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TDEST;
        else 
            output_stream_TDEST_int_regslice <= output_stream_TDEST_reg;
        end if; 
    end process;


    output_stream_TID_int_regslice_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID, grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TID, ap_CS_fsm_state21, output_stream_TID_reg)
    begin
        if (((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            output_stream_TID_int_regslice <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TID;
        else 
            output_stream_TID_int_regslice <= output_stream_TID_reg;
        end if; 
    end process;


    output_stream_TKEEP_int_regslice_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID, grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TKEEP, ap_CS_fsm_state21, output_stream_TKEEP_reg)
    begin
        if (((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            output_stream_TKEEP_int_regslice <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TKEEP;
        else 
            output_stream_TKEEP_int_regslice <= output_stream_TKEEP_reg;
        end if; 
    end process;


    output_stream_TLAST_int_regslice_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID, grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TLAST, ap_CS_fsm_state21, output_stream_TLAST_reg)
    begin
        if (((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            output_stream_TLAST_int_regslice <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TLAST;
        else 
            output_stream_TLAST_int_regslice <= output_stream_TLAST_reg;
        end if; 
    end process;


    output_stream_TSTRB_int_regslice_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID, grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TSTRB, ap_CS_fsm_state21, output_stream_TSTRB_reg)
    begin
        if (((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            output_stream_TSTRB_int_regslice <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TSTRB;
        else 
            output_stream_TSTRB_int_regslice <= output_stream_TSTRB_reg;
        end if; 
    end process;


    output_stream_TUSER_int_regslice_assign_proc : process(grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID, grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TUSER, ap_CS_fsm_state21, output_stream_TUSER_reg)
    begin
        if (((grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            output_stream_TUSER_int_regslice <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TUSER;
        else 
            output_stream_TUSER_int_regslice <= output_stream_TUSER_reg;
        end if; 
    end process;

    output_stream_TVALID <= regslice_both_output_stream_V_data_V_U_vld_out;
    output_stream_TVALID_int_regslice <= grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TVALID;
end behav;
