\hypertarget{_dac_ldd1___d_m_a0_8h}{}\doxysection{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\+Dac\+Ldd1\+\_\+\+D\+M\+A0.h File Reference}
\label{_dac_ldd1___d_m_a0_8h}\index{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/DacLdd1\_DMA0.h@{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/DacLdd1\_DMA0.h}}


This embedded component implements a D\+MA transfer channel descriptor definition.  


{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Error.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Const.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}I\+O\+\_\+\+Map.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}D\+M\+A1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+L\+D\+D.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}D\+M\+A\+\_\+\+P\+D\+D.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Cpu.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_ga6eccab69de0b34225aadb5643c99b7f0}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}~0x40008000U
\item 
\#define \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_gaab2826d2771816a31fc3822b48e816d0}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_ga074b17021548207515184338a6145144}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Enable\+Request\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_gad63e3134581f48ee6841651e9bec7b34}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+On\+Complete\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define {\bfseries Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+SK}~0U
\item 
\#define {\bfseries Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+SK}~0U
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$ \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_gae839cdc84ac41e21a8c6c2d2157a1e4d}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Init}} (\mbox{\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data}} $\ast$User\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Initializes the D\+M\+A\+Channel\+\_\+\+L\+DD component. This method allocates no memory. Memory for all D\+MA used channles is allocated by D\+M\+A\+Controller componet . This method can be called only once. Before the second call of Init() the Deinit() must be called first. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___p_e___types__module_ga24c2b045fd04e79e85f261ce4df35588}{L\+D\+D\+\_\+\+T\+Error}} \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_ga84e3a00791808f23233743b91c9a768b}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Enable\+Request}} (\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em The method enables request from peripheral. Please note that this method doesn\textquotesingle{}t start the transfer. The transfer is started as soon as D\+MA request from peripheral is asserted. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This embedded component implements a D\+MA transfer channel descriptor definition. 

\begin{DoxyVersion}{Version}
01.\+01 
\end{DoxyVersion}
