<?xml version="1.0" encoding="UTF-8"?>

<!-- pipeline TC 1.6P /-->

<processor class="otawa::hard::Processor"
    xmlns:xi="http://www.w3.org/2001/XInclude"
    xmlns:xsl="http://www.w3.org/1999/XSL/Transform">

	<arch>tricore</arch>
	<model>tc275T</model>
	<frequency>200000000</frequency>	<!-- 300 Mhz -->
	
	<!-- timing:
			* fetch (1.6P, 1.6E)
				Instruction Protection		Fetch
				PC Unit						Align
					\						/
							Issue Unit
			* pipelines (1.6P)
				IP Decode		LS Decode		Loop Decode
				- - - - - - - - - - - - - - - - - - - - - - - -
				MAC				xxx				xxx
				Bit Processor	Address ALU		xxx
				ALU				EA				Loop Exec.
		
			* pipelines (1.6E)
				Instruction Decode	(1i / c)
				- - - - - - - - - - - - - - - - - - - - - - - -
				MAC				Loop Exec.
				Bit Processor	Address ALU
				ALU				EA
	-->
	
	<stages>
		<stage id="F1">
			<name>F1</name>
			<width>1</width>
			<type>FETCH</type>
		</stage>
		<stage id="F2">
			<name>F2</name>
			<width>1</width>
			<type>LAZY</type>
		</stage>

		<stage id="PD">
			<name>PD</name>
			<width>1</width> 
			<type>LAZY</type>
		</stage>

		<stage id="DE">
			<name>DE</name>
			<width>1</width> 
			<type>LAZY</type>
		</stage>

			
		<stage id="EXE">
			<name>EXE</name>
			<width>1</width>   <!-- does not have any effects -->
			<type>EXEC</type>
			<ordered>true</ordered>
			<fus>
				<fu id="EXE_L">                       <!-- Loop pipeline -->
					<name>EXE_L</name>
					<width>1</width>
					<latency>2</latency> 
					<pipelined>true</pipelined>
				</fu>			
				<fu id="EXE_I">                       <!-- Integer pipeline -->
					<name>EXE_I</name>
					<width>1</width>
					<latency>2</latency> <!-- The number of stages for the integer pipeline -->
					<pipelined>true</pipelined>
				</fu>
				<fu id="EXE_M">                        <!-- Load/Store pipeline -->
					<name>EXE_M</name>
					<width>1</width>
					<latency>2</latency>  <!-- The number of stages for the memory pipeline -->
					<pipelined>true</pipelined>
					<mem>true</mem>
					<mem_stage>1</mem_stage> <!-- the 2nd EX stage of the memory pipeline -->
				</fu>
				<fu id="EXE_F">                        <!-- Float Point Unit pipeline -->
					<name>EXE_F</name>
					<width>1</width>
					<latency>2</latency>
					<pipelined>true</pipelined>
				</fu>
			</fus>			
	
			<dispatch>
				<inst>
					<type>0x80000000</type> <!-- IS_LP -->
					<fu ref="EXE_L"/>
				</inst>
				<inst>
					<type>0x40000000</type>  <!-- IS_LS -->
					<fu ref="EXE_M"/>
				</inst>
				<inst>
					<type>0x20000000</type>  <!-- IS_FP -->
					<fu ref="EXE_F"/>
				</inst>
				<inst>
					<type></type>
					<fu ref="EXE_I"/>
				</inst>
			</dispatch>
		</stage>
		
		<stage id="CM"> <!-- 5.4.4 general purpose register file -->
			<name>CM</name>
			<width>1</width> <!-- (?) two pipelines to the file, p272, sec 5.4.4 -->
			<type>COMMIT</type>
		</stage>
		
	</stages>
	
	<queues>
		<queue>
			<name>FETCH_QUEUE</name>
			<size>6</size>
			<input ref="F1"/>
			<output ref="F2"/>
		</queue>
	</queues>
</processor>
			


