vendor_name = ModelSim
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/pkg/lcd.pkg.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/pkg/itc.pkg.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/uart_txt.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/uart.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/timer.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/pwm.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/i2c.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/edge.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/debounce.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/lib/util/clk.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/DSD_FPGA_Lab01.vhd
source_file = 1, C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/db/DSD_FPGA_Lab.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = DSD_FPGA_Lab01
instance = comp, \seg[0]~output\, seg[0]~output, DSD_FPGA_Lab01, 1
instance = comp, \seg[1]~output\, seg[1]~output, DSD_FPGA_Lab01, 1
instance = comp, \seg[2]~output\, seg[2]~output, DSD_FPGA_Lab01, 1
instance = comp, \seg[3]~output\, seg[3]~output, DSD_FPGA_Lab01, 1
instance = comp, \seg[4]~output\, seg[4]~output, DSD_FPGA_Lab01, 1
instance = comp, \seg[5]~output\, seg[5]~output, DSD_FPGA_Lab01, 1
instance = comp, \seg[6]~output\, seg[6]~output, DSD_FPGA_Lab01, 1
instance = comp, \seg[7]~output\, seg[7]~output, DSD_FPGA_Lab01, 1
instance = comp, \clk~input\, clk~input, DSD_FPGA_Lab01, 1
instance = comp, \rst~input\, rst~input, DSD_FPGA_Lab01, 1
instance = comp, \sw[0]~input\, sw[0]~input, DSD_FPGA_Lab01, 1
instance = comp, \sw[1]~input\, sw[1]~input, DSD_FPGA_Lab01, 1
instance = comp, \sw[2]~input\, sw[2]~input, DSD_FPGA_Lab01, 1
instance = comp, \sw[3]~input\, sw[3]~input, DSD_FPGA_Lab01, 1
instance = comp, \sw[4]~input\, sw[4]~input, DSD_FPGA_Lab01, 1
instance = comp, \sw[5]~input\, sw[5]~input, DSD_FPGA_Lab01, 1
instance = comp, \sw[6]~input\, sw[6]~input, DSD_FPGA_Lab01, 1
instance = comp, \sw[7]~input\, sw[7]~input, DSD_FPGA_Lab01, 1
