// Seed: 2862829101
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_5;
  logic id_6;
  ;
  logic [-1 : -1] id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  not primCall (id_1, id_2);
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    output uwire id_0,
    output uwire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wire id_4,
    input supply0 id_5,
    input wire id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wor id_9,
    input supply0 id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri id_13,
    output supply1 id_14,
    output tri1 id_15,
    input uwire id_16,
    input wand id_17,
    output tri1 id_18,
    input wand id_19,
    output supply0 id_20,
    input tri id_21,
    input tri id_22,
    input wire id_23,
    input tri1 id_24,
    input wor id_25,
    input wire id_26,
    input supply1 id_27,
    input uwire id_28,
    input uwire id_29,
    output tri0 id_30,
    input wor id_31,
    input wand id_32,
    output tri1 id_33,
    output tri id_34,
    input wor id_35,
    output wire id_36,
    output supply0 id_37,
    input tri id_38,
    inout supply0 id_39,
    output uwire id_40,
    input supply1 id_41,
    input wand id_42,
    input tri1 id_43,
    input supply0 id_44,
    input tri0 id_45,
    input supply1 id_46,
    output tri id_47,
    output wor id_48,
    input supply1 id_49,
    output wand id_50,
    output supply0 id_51,
    input tri1 id_52
);
  wire id_54;
  module_0 modCall_1 (
      id_54,
      id_54,
      id_54,
      id_54
  );
endmodule
