#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 28 10:47:31 2022
# Process ID: 6164
# Current directory: C:/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6204 C:\Lab2\Lab2.xpr
# Log file: C:/Lab2/vivado.log
# Journal file: C:/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Lab2/Lab2.xpr
INFO: [Project 1-313] Project file moved from 'E:/IVS_L2/Lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Nov 28 11:12:24 2022] Launched synth_1...
Run output will be captured here: C:/Lab2/Lab2.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_tb
INFO: [VRFC 10-2458] undeclared symbol CS0, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:63]
INFO: [VRFC 10-2458] undeclared symbol CS1, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:64]
INFO: [VRFC 10-2458] undeclared symbol CS2, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:65]
INFO: [VRFC 10-2458] undeclared symbol CS3, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" Line 1. Module FPGA_Master doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FPGA_Master
Compiling module xil_defaultlib.SPI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_tb_behav -key {Behavioral:sim_1:Functional:SPI_tb} -tclbatch {SPI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SPI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 0
          1
          2
MISO getted: 0
          2
          3
MISO getted: 0
          3
          4
MISO getted: 1
          4
          5
MISO getted: 1
          5
          6
MISO getted: 0
          6
          7
MISO getted: 0
          7
          8
MISO getted: 1
          8
          9
MISO getted: 0
          9
         10
MISO getted: 0
         10
         11
MISO getted: 0
         11
         12
MISO getted: 1
         12
         13
MISO getted: 0
         13
         14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 822.145 ; gain = 0.000
run 10 us
MISO getted: 0
         14
         15
MISO getted: 0
         15
         16
MISO getted: 0
         16
         17
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 0
          1
          2
MISO getted: 1
          2
          3
MISO getted: 1
          3
          4
MISO getted: 1
          4
          5
MISO getted: 0
          5
          6
MISO getted: 0
          6
          7
MISO getted: 0
          7
          8
MISO getted: 0
          8
          9
MISO getted: 0
          9
         10
MISO getted: 0
         10
         11
MISO getted: 0
         11
         12
MISO getted: 0
         12
         13
MISO getted: 0
         13
         14
MISO getted: 0
         14
         15
MISO getted: 0
         15
         16
MISO getted: 0
         16
         17
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 1
          1
          2
MISO getted: 1
          2
          3
MISO getted: 0
          3
          4
MISO getted: 0
          4
          5
MISO getted: 1
          5
          6
MISO getted: 1
          6
          7
MISO getted: 0
          7
          8
MISO getted: 0
          8
          9
$stop called at time : 3360 ns : File "C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" Line 89
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_tb
INFO: [VRFC 10-2458] undeclared symbol CS0, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:63]
INFO: [VRFC 10-2458] undeclared symbol CS1, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:64]
INFO: [VRFC 10-2458] undeclared symbol CS2, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:65]
INFO: [VRFC 10-2458] undeclared symbol CS3, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:66]
INFO: [VRFC 10-2458] undeclared symbol D, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:73]
INFO: [VRFC 10-2458] undeclared symbol STCP, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:74]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" Line 1. Module FPGA_Master doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FPGA_Master
Compiling module xil_defaultlib.SPI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_tb_behav -key {Behavioral:sim_1:Functional:SPI_tb} -tclbatch {SPI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SPI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 0
          1
          2
MISO getted: 0
          2
          3
MISO getted: 0
          3
          4
MISO getted: 1
          4
          5
MISO getted: 1
          5
          6
MISO getted: 0
          6
          7
MISO getted: 0
          7
          8
MISO getted: 1
          8
          9
MISO getted: 0
          9
         10
MISO getted: 0
         10
         11
MISO getted: 0
         11
         12
MISO getted: 1
         12
         13
MISO getted: 0
         13
         14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1176.754 ; gain = 0.000
run 10 us
MISO getted: 0
         14
         15
MISO getted: 0
         15
         16
MISO getted: 0
         16
         17
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 0
          1
          2
MISO getted: 1
          2
          3
MISO getted: 1
          3
          4
MISO getted: 1
          4
          5
MISO getted: 0
          5
          6
MISO getted: 0
          6
          7
MISO getted: 0
          7
          8
MISO getted: 0
          8
          9
MISO getted: 0
          9
         10
MISO getted: 0
         10
         11
MISO getted: 0
         11
         12
MISO getted: 0
         12
         13
MISO getted: 0
         13
         14
MISO getted: 0
         14
         15
MISO getted: 0
         15
         16
MISO getted: 0
         16
         17
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 1
          1
          2
MISO getted: 1
          2
          3
MISO getted: 0
          3
          4
MISO getted: 0
          4
          5
MISO getted: 1
          5
          6
MISO getted: 1
          6
          7
MISO getted: 0
          7
          8
MISO getted: 0
          8
          9
$stop called at time : 3360 ns : File "C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" Line 91
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Nov 28 11:21:31 2022] Launched synth_1...
Run output will be captured here: C:/Lab2/Lab2.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_tb
INFO: [VRFC 10-2458] undeclared symbol CS0, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:63]
INFO: [VRFC 10-2458] undeclared symbol CS1, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:64]
INFO: [VRFC 10-2458] undeclared symbol CS2, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:65]
INFO: [VRFC 10-2458] undeclared symbol CS3, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:66]
INFO: [VRFC 10-2458] undeclared symbol D, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:73]
INFO: [VRFC 10-2458] undeclared symbol STCP, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:74]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" Line 1. Module FPGA_Master doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FPGA_Master
Compiling module xil_defaultlib.SPI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_tb_behav -key {Behavioral:sim_1:Functional:SPI_tb} -tclbatch {SPI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SPI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 0
          1
          2
MISO getted: 0
          2
          3
MISO getted: 0
          3
          4
MISO getted: 1
          4
          5
MISO getted: 1
          5
          6
MISO getted: 0
          6
          7
MISO getted: 0
          7
          8
MISO getted: 1
          8
          9
MISO getted: 0
          9
         10
MISO getted: 0
         10
         11
MISO getted: 0
         11
         12
MISO getted: 1
         12
         13
MISO getted: 0
         13
         14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1312.516 ; gain = 0.000
run 10 us
MISO getted: 0
         14
         15
MISO getted: 0
         15
         16
MISO getted: 0
         16
         17
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 0
          1
          2
MISO getted: 1
          2
          3
MISO getted: 1
          3
          4
MISO getted: 1
          4
          5
MISO getted: 0
          5
          6
MISO getted: 0
          6
          7
MISO getted: 0
          7
          8
MISO getted: 0
          8
          9
MISO getted: 0
          9
         10
MISO getted: 0
         10
         11
MISO getted: 0
         11
         12
MISO getted: 0
         12
         13
MISO getted: 0
         13
         14
MISO getted: 0
         14
         15
MISO getted: 0
         15
         16
MISO getted: 0
         16
         17
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 1
          1
          2
MISO getted: 1
          2
          3
MISO getted: 0
          3
          4
MISO getted: 0
          4
          5
MISO getted: 1
          5
          6
MISO getted: 1
          6
          7
MISO getted: 0
          7
          8
MISO getted: 0
          8
          9
$stop called at time : 3360 ns : File "C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" Line 91
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_tb
INFO: [VRFC 10-2458] undeclared symbol CS0, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:63]
INFO: [VRFC 10-2458] undeclared symbol CS1, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:64]
INFO: [VRFC 10-2458] undeclared symbol CS2, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:65]
INFO: [VRFC 10-2458] undeclared symbol CS3, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:66]
INFO: [VRFC 10-2458] undeclared symbol D, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:73]
INFO: [VRFC 10-2458] undeclared symbol STCP, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:74]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" Line 1. Module FPGA_Master doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FPGA_Master
Compiling module xil_defaultlib.SPI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_tb_behav -key {Behavioral:sim_1:Functional:SPI_tb} -tclbatch {SPI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SPI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 0
          1
          2
MISO getted: 0
          2
          3
MISO getted: 0
          3
          4
MISO getted: 1
          4
          5
MISO getted: 1
          5
          6
MISO getted: 0
          6
          7
MISO getted: 0
          7
          8
MISO getted: 1
          8
          9
MISO getted: 0
          9
         10
MISO getted: 0
         10
         11
MISO getted: 0
         11
         12
MISO getted: 1
         12
         13
MISO getted: 0
         13
         14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1312.516 ; gain = 0.000
run 10 us
MISO getted: 0
         14
         15
MISO getted: 0
         15
         16
MISO getted: 0
         16
         17
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 0
          1
          2
MISO getted: 1
          2
          3
MISO getted: 1
          3
          4
MISO getted: 1
          4
          5
MISO getted: 0
          5
          6
MISO getted: 0
          6
          7
MISO getted: 0
          7
          8
MISO getted: 0
          8
          9
MISO getted: 0
          9
         10
MISO getted: 0
         10
         11
MISO getted: 0
         11
         12
MISO getted: 0
         12
         13
MISO getted: 0
         13
         14
MISO getted: 0
         14
         15
MISO getted: 0
         15
         16
MISO getted: 0
         16
         17
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 1
          1
          2
MISO getted: 1
          2
          3
MISO getted: 0
          3
          4
MISO getted: 0
          4
          5
MISO getted: 1
          5
          6
MISO getted: 1
          6
          7
MISO getted: 0
          7
          8
MISO getted: 0
          8
          9
$stop called at time : 3360 ns : File "C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" Line 91
run 1 us
add_bp {C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v} 65
remove_bps -file {C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v} -line 65
add_bp {C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v} 65
remove_bps -file {C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v} -line 65
add_bp {C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v} 65
remove_bps -file {C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v} -line 65
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_tb
INFO: [VRFC 10-2458] undeclared symbol CS0, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:63]
INFO: [VRFC 10-2458] undeclared symbol CS1, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:64]
INFO: [VRFC 10-2458] undeclared symbol D, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:73]
INFO: [VRFC 10-2458] undeclared symbol STCP, assumed default net type wire [C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v:74]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cd0e9a9a578a43658b76221907929b99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_tb_behav xil_defaultlib.SPI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v" Line 1. Module FPGA_Master doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FPGA_Master
Compiling module xil_defaultlib.SPI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_tb_behav -key {Behavioral:sim_1:Functional:SPI_tb} -tclbatch {SPI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SPI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 0
          1
          2
MISO getted: 0
          2
          3
MISO getted: 0
          3
          4
MISO getted: 1
          4
          5
MISO getted: 1
          5
          6
MISO getted: 0
          6
          7
MISO getted: 0
          7
          8
MISO getted: 1
          8
          9
MISO getted: 0
          9
         10
MISO getted: 0
         10
         11
MISO getted: 0
         11
         12
MISO getted: 1
         12
         13
MISO getted: 0
         13
         14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1312.516 ; gain = 0.000
run 1 us
MISO getted: 0
         14
         15
MISO getted: 0
         15
         16
MISO getted: 0
         16
         17
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 0
          1
          2
MISO getted: 1
          2
          3
MISO getted: 1
          3
          4
MISO getted: 1
          4
          5
MISO getted: 0
          5
          6
MISO getted: 0
          6
          7
MISO getted: 0
          7
          8
MISO getted: 0
          8
          9
run 1 us
MISO getted: 0
          9
         10
MISO getted: 0
         10
         11
MISO getted: 0
         11
         12
MISO getted: 0
         12
         13
MISO getted: 0
         13
         14
MISO getted: 0
         14
         15
MISO getted: 0
         15
         16
MISO getted: 0
         16
         17
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
Finished frame
In WR block
Finished frame
Finished frame
Finished frame
Finished frame
          1
MISO getted: 1
          1
          2
MISO getted: 1
          2
          3
MISO getted: 0
          3
          4
MISO getted: 0
          4
          5
run 1 us
MISO getted: 1
          5
          6
MISO getted: 1
          6
          7
MISO getted: 0
          7
          8
MISO getted: 0
          8
          9
$stop called at time : 3360 ns : File "C:/Lab2/Lab2.srcs/sim_1/new/SPI_tb.v" Line 91
run 1 us
