<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>discoverpixy: discovery/libs/StmCoreNPheriph/src/stm32f4xx_sdio.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">discoverpixy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_84db96586f7d962b526d6d9627d831c2.html">discovery</a></li><li class="navelem"><a class="el" href="dir_07523c13f04fd35d8848cb17a371cb5b.html">libs</a></li><li class="navelem"><a class="el" href="dir_1d60ba7d807ff336a2be2f2de640bf2b.html">StmCoreNPheriph</a></li><li class="navelem"><a class="el" href="dir_12f7a99b9d2a0e5955a2ac990af20021.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f4xx_sdio.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file provides firmware functions to manage the following functionalities of the Secure digital input/output interface (SDIO) peripheral:  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__sdio_8h_source.html">stm32f4xx_sdio.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f4xx__rcc_8h_source.html">stm32f4xx_rcc.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f4xx_sdio.c:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__sdio_8c__incl.png" border="0" usemap="#discovery_2libs_2_stm_core_n_pheriph_2src_2stm32f4xx__sdio_8c" alt=""/></div>
<map name="discovery_2libs_2_stm_core_n_pheriph_2src_2stm32f4xx__sdio_8c" id="discovery_2libs_2_stm_core_n_pheriph_2src_2stm32f4xx__sdio_8c">
<area shape="rect" id="node2" href="stm32f4xx__sdio_8h.html" title="This file contains all the functions prototypes for the SDIO firmware library. " alt="" coords="2287,95,2411,121"/><area shape="rect" id="node21" href="stm32f4xx__rcc_8h.html" title="This file contains all the functions prototypes for the RCC firmware library. " alt="" coords="4023,319,4141,345"/><area shape="rect" id="node3" href="stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg..." alt="" coords="2177,169,2270,196"/><area shape="rect" id="node4" href="core__cm4_8h.html" title="CMSIS Cortex&#45;M4 Core Peripheral Access Layer Header File. " alt="" coords="350,244,441,271"/><area shape="rect" id="node9" href="system__stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device System Source File for STM32F4xx devices. " alt="" coords="183,244,325,271"/><area shape="rect" id="node10" href="stm32f4xx__conf_8h_source.html" title="stm32f4xx_conf.h" alt="" coords="2287,244,2411,271"/><area shape="rect" id="node6" href="core__cm_instr_8h.html" title="CMSIS Cortex&#45;M Core Instruction Access Header File. " alt="" coords="245,319,351,345"/><area shape="rect" id="node7" href="core__cm_func_8h.html" title="CMSIS Cortex&#45;M Core Function Access Header File. " alt="" coords="375,319,487,345"/><area shape="rect" id="node8" href="core__cm4__simd_8h.html" title="CMSIS Cortex&#45;M4 SIMD Header File. " alt="" coords="95,319,221,345"/><area shape="rect" id="node11" href="stm32f4xx__adc_8h.html" title="This file contains all the functions prototypes for the ADC firmware library. " alt="" coords="512,319,633,345"/><area shape="rect" id="node12" href="stm32f4xx__crc_8h.html" title="This file contains all the functions prototypes for the CRC firmware library. " alt="" coords="657,319,776,345"/><area shape="rect" id="node13" href="stm32f4xx__dbgmcu_8h.html" title="This file contains all the functions prototypes for the DBGMCU firmware library. " alt="" coords="801,319,947,345"/><area shape="rect" id="node14" href="stm32f4xx__dma_8h.html" title="This file contains all the functions prototypes for the DMA firmware library. " alt="" coords="971,319,1097,345"/><area shape="rect" id="node15" href="stm32f4xx__exti_8h.html" title="This file contains all the functions prototypes for the EXTI firmware library. " alt="" coords="1121,319,1243,345"/><area shape="rect" id="node16" href="stm32f4xx__flash_8h.html" title="This file contains all the functions prototypes for the FLASH firmware library. " alt="" coords="1267,319,1393,345"/><area shape="rect" id="node17" href="stm32f4xx__gpio_8h.html" title="This file contains all the functions prototypes for the GPIO firmware library. " alt="" coords="1417,319,1541,345"/><area shape="rect" id="node18" href="stm32f4xx__i2c_8h.html" title="This file contains all the functions prototypes for the I2C firmware library. " alt="" coords="1565,319,1682,345"/><area shape="rect" id="node19" href="stm32f4xx__iwdg_8h.html" title="This file contains all the functions prototypes for the IWDG firmware library. " alt="" coords="1707,319,1833,345"/><area shape="rect" id="node20" href="stm32f4xx__pwr_8h.html" title="This file contains all the functions prototypes for the PWR firmware library. " alt="" coords="1857,319,1976,345"/><area shape="rect" id="node22" href="stm32f4xx__rtc_8h.html" title="This file contains all the functions prototypes for the RTC firmware library. " alt="" coords="2001,319,2115,345"/><area shape="rect" id="node23" href="stm32f4xx__spi_8h.html" title="This file contains all the functions prototypes for the SPI firmware library. " alt="" coords="2139,319,2257,345"/><area shape="rect" id="node24" href="stm32f4xx__syscfg_8h.html" title="This file contains all the functions prototypes for the SYSCFG firmware library. " alt="" coords="2281,319,2419,345"/><area shape="rect" id="node25" href="stm32f4xx__tim_8h.html" title="This file contains all the functions prototypes for the TIM firmware library. " alt="" coords="2444,319,2563,345"/><area shape="rect" id="node26" href="stm32f4xx__usart_8h.html" title="This file contains all the functions prototypes for the USART firmware library. " alt="" coords="2587,319,2716,345"/><area shape="rect" id="node27" href="stm32f4xx__wwdg_8h.html" title="This file contains all the functions prototypes for the WWDG firmware library. " alt="" coords="2740,319,2872,345"/><area shape="rect" id="node28" href="misc_8h.html" title="This file contains all the functions prototypes for the miscellaneous firmware library functions (add..." alt="" coords="2897,319,2958,345"/><area shape="rect" id="node29" href="stm32f4xx__cryp_8h.html" title="This file contains all the functions prototypes for the Cryptographic processor(CRYP) firmware librar..." alt="" coords="2982,319,3107,345"/><area shape="rect" id="node30" href="stm32f4xx__hash_8h.html" title="This file contains all the functions prototypes for the HASH firmware library. " alt="" coords="3131,319,3259,345"/><area shape="rect" id="node31" href="stm32f4xx__rng_8h.html" title="This file contains all the functions prototypes for the Random Number Generator(RNG) firmware library..." alt="" coords="3284,319,3403,345"/><area shape="rect" id="node32" href="stm32f4xx__can_8h.html" title="This file contains all the functions prototypes for the CAN firmware library. " alt="" coords="3427,319,3548,345"/><area shape="rect" id="node33" href="stm32f4xx__dac_8h.html" title="This file contains all the functions prototypes for the DAC firmware library. " alt="" coords="3572,319,3693,345"/><area shape="rect" id="node34" href="stm32f4xx__dcmi_8h.html" title="This file contains all the functions prototypes for the DCMI firmware library. " alt="" coords="3718,319,3846,345"/><area shape="rect" id="node35" href="stm32f4xx__fsmc_8h.html" title="This file contains all the functions prototypes for the FSMC firmware library. " alt="" coords="3870,319,3998,345"/></map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabf07aced03df5f46d57cea1d4f56d1e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf07aced03df5f46d57cea1d4f56d1e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDIO_OFFSET</b>&#160;&#160;&#160;(SDIO_BASE - <a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:gabf07aced03df5f46d57cea1d4f56d1e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d642be874338519fdec175204ca8ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5d642be874338519fdec175204ca8ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLKCR_OFFSET</b>&#160;&#160;&#160;(SDIO_OFFSET + 0x04)</td></tr>
<tr class="separator:gac5d642be874338519fdec175204ca8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad1da47f9d84c54eb620b9231ebec86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ad1da47f9d84c54eb620b9231ebec86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLKEN_BitNumber</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga6ad1da47f9d84c54eb620b9231ebec86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb5772b9b734972b576309f7ca8bf92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfb5772b9b734972b576309f7ca8bf92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLKCR_CLKEN_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CLKCR_OFFSET * 32) + (CLKEN_BitNumber * 4))</td></tr>
<tr class="separator:gabfb5772b9b734972b576309f7ca8bf92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12d26702ce7a88d2a3dae87f000b75e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf12d26702ce7a88d2a3dae87f000b75e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_OFFSET</b>&#160;&#160;&#160;(SDIO_OFFSET + 0x0C)</td></tr>
<tr class="separator:gaf12d26702ce7a88d2a3dae87f000b75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88f03a42d76974b55dfb8bda65ade97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf88f03a42d76974b55dfb8bda65ade97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDIOSUSPEND_BitNumber</b>&#160;&#160;&#160;0x0B</td></tr>
<tr class="separator:gaf88f03a42d76974b55dfb8bda65ade97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931e48aa282e2a937308f57f807e0781"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga931e48aa282e2a937308f57f807e0781"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_SDIOSUSPEND_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CMD_OFFSET * 32) + (SDIOSUSPEND_BitNumber * 4))</td></tr>
<tr class="separator:ga931e48aa282e2a937308f57f807e0781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1112c7b804791a0fffd8b317085aeb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d1112c7b804791a0fffd8b317085aeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ENCMDCOMPL_BitNumber</b>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:ga1d1112c7b804791a0fffd8b317085aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade06098d1616639ce5f1b70675280b7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade06098d1616639ce5f1b70675280b7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_ENCMDCOMPL_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CMD_OFFSET * 32) + (ENCMDCOMPL_BitNumber * 4))</td></tr>
<tr class="separator:gade06098d1616639ce5f1b70675280b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d83a7ccd4a0d9ea9a09fec263fb25f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6d83a7ccd4a0d9ea9a09fec263fb25f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NIEN_BitNumber</b>&#160;&#160;&#160;0x0D</td></tr>
<tr class="separator:gab6d83a7ccd4a0d9ea9a09fec263fb25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08623f1d053677de8b20a6f5f5090edd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08623f1d053677de8b20a6f5f5090edd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_NIEN_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CMD_OFFSET * 32) + (NIEN_BitNumber * 4))</td></tr>
<tr class="separator:ga08623f1d053677de8b20a6f5f5090edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4fd3bb700b879f843ccc867db1832e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd4fd3bb700b879f843ccc867db1832e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ATACMD_BitNumber</b>&#160;&#160;&#160;0x0E</td></tr>
<tr class="separator:gabd4fd3bb700b879f843ccc867db1832e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7e537f931b6fdd3b49e826f2e19d7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb7e537f931b6fdd3b49e826f2e19d7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_ATACMD_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (CMD_OFFSET * 32) + (ATACMD_BitNumber * 4))</td></tr>
<tr class="separator:gabb7e537f931b6fdd3b49e826f2e19d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948c1382c4cfd3af3e406c4d0cdd4240"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga948c1382c4cfd3af3e406c4d0cdd4240"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCTRL_OFFSET</b>&#160;&#160;&#160;(SDIO_OFFSET + 0x2C)</td></tr>
<tr class="separator:ga948c1382c4cfd3af3e406c4d0cdd4240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2af311e327213503f0dbf3d013b7944"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2af311e327213503f0dbf3d013b7944"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAEN_BitNumber</b>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:gab2af311e327213503f0dbf3d013b7944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f7336d4f955c6cf1f676ccbc043fe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43f7336d4f955c6cf1f676ccbc043fe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCTRL_DMAEN_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (DCTRL_OFFSET * 32) + (DMAEN_BitNumber * 4))</td></tr>
<tr class="separator:ga43f7336d4f955c6cf1f676ccbc043fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773045c51d3e8daee0c181517c44a2df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga773045c51d3e8daee0c181517c44a2df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RWSTART_BitNumber</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga773045c51d3e8daee0c181517c44a2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac776c39dfac0e1ed007217133e1145c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac776c39dfac0e1ed007217133e1145c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCTRL_RWSTART_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (DCTRL_OFFSET * 32) + (RWSTART_BitNumber * 4))</td></tr>
<tr class="separator:gac776c39dfac0e1ed007217133e1145c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c0654ad5cba23281bcfa77ef19b9cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8c0654ad5cba23281bcfa77ef19b9cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RWSTOP_BitNumber</b>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:gae8c0654ad5cba23281bcfa77ef19b9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678da1db835676b0fb1976cf3408e2d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga678da1db835676b0fb1976cf3408e2d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCTRL_RWSTOP_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (DCTRL_OFFSET * 32) + (RWSTOP_BitNumber * 4))</td></tr>
<tr class="separator:ga678da1db835676b0fb1976cf3408e2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b722671f65e79d1be2899b643278ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7b722671f65e79d1be2899b643278ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RWMOD_BitNumber</b>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:gad7b722671f65e79d1be2899b643278ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34bfe8650534ce24320ae83886c91e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad34bfe8650534ce24320ae83886c91e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCTRL_RWMOD_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (DCTRL_OFFSET * 32) + (RWMOD_BitNumber * 4))</td></tr>
<tr class="separator:gad34bfe8650534ce24320ae83886c91e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f3e1612e0dae8160be978ebfa54301"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37f3e1612e0dae8160be978ebfa54301"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDIOEN_BitNumber</b>&#160;&#160;&#160;0x0B</td></tr>
<tr class="separator:ga37f3e1612e0dae8160be978ebfa54301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894f7da62b89ddd9f4b79d066056a3c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga894f7da62b89ddd9f4b79d066056a3c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCTRL_SDIOEN_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (DCTRL_OFFSET * 32) + (SDIOEN_BitNumber * 4))</td></tr>
<tr class="separator:ga894f7da62b89ddd9f4b79d066056a3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d10dd1e49ca9e8a6954146654e9a01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8d10dd1e49ca9e8a6954146654e9a01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLKCR_CLEAR_MASK</b>&#160;&#160;&#160;((uint32_t)0xFFFF8100)</td></tr>
<tr class="separator:gac8d10dd1e49ca9e8a6954146654e9a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6ec7be68d0fbb8fb4e3725cca9a05c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e6ec7be68d0fbb8fb4e3725cca9a05c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_PWRCTRL_MASK</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFC)</td></tr>
<tr class="separator:ga7e6ec7be68d0fbb8fb4e3725cca9a05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e9fc7810b95805aeeb760bbdd87fa9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e9fc7810b95805aeeb760bbdd87fa9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCTRL_CLEAR_MASK</b>&#160;&#160;&#160;((uint32_t)0xFFFFFF08)</td></tr>
<tr class="separator:ga9e9fc7810b95805aeeb760bbdd87fa9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2325d77090e44221b07f8fba5bc9217e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2325d77090e44221b07f8fba5bc9217e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_CLEAR_MASK</b>&#160;&#160;&#160;((uint32_t)0xFFFFF800)</td></tr>
<tr class="separator:ga2325d77090e44221b07f8fba5bc9217e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4285ce49b005e3d03ddf9fdc491c4d70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4285ce49b005e3d03ddf9fdc491c4d70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDIO_RESP_ADDR</b>&#160;&#160;&#160;((uint32_t)(SDIO_BASE + 0x14))</td></tr>
<tr class="separator:ga4285ce49b005e3d03ddf9fdc491c4d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac359d2c6c67a2590f8f9b720c0e4ff1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group1.html#gac359d2c6c67a2590f8f9b720c0e4ff1b">SDIO_DeInit</a> (void)</td></tr>
<tr class="memdesc:gac359d2c6c67a2590f8f9b720c0e4ff1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the SDIO peripheral registers to their default reset values.  <a href="group___s_d_i_o___group1.html#gac359d2c6c67a2590f8f9b720c0e4ff1b">More...</a><br /></td></tr>
<tr class="separator:gac359d2c6c67a2590f8f9b720c0e4ff1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40764a8e37c0ed5c9141ae338ff0203"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group1.html#gad40764a8e37c0ed5c9141ae338ff0203">SDIO_Init</a> (<a class="el" href="struct_s_d_i_o___init_type_def.html">SDIO_InitTypeDef</a> *SDIO_InitStruct)</td></tr>
<tr class="memdesc:gad40764a8e37c0ed5c9141ae338ff0203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the SDIO peripheral according to the specified parameters in the SDIO_InitStruct.  <a href="group___s_d_i_o___group1.html#gad40764a8e37c0ed5c9141ae338ff0203">More...</a><br /></td></tr>
<tr class="separator:gad40764a8e37c0ed5c9141ae338ff0203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778d338c29df4fae9ef69432e6df32ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group1.html#ga778d338c29df4fae9ef69432e6df32ad">SDIO_StructInit</a> (<a class="el" href="struct_s_d_i_o___init_type_def.html">SDIO_InitTypeDef</a> *SDIO_InitStruct)</td></tr>
<tr class="memdesc:ga778d338c29df4fae9ef69432e6df32ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each SDIO_InitStruct member with its default value.  <a href="group___s_d_i_o___group1.html#ga778d338c29df4fae9ef69432e6df32ad">More...</a><br /></td></tr>
<tr class="separator:ga778d338c29df4fae9ef69432e6df32ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7243b857d6b323748ff3a493b265bedc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group1.html#ga7243b857d6b323748ff3a493b265bedc">SDIO_ClockCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga7243b857d6b323748ff3a493b265bedc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the SDIO Clock.  <a href="group___s_d_i_o___group1.html#ga7243b857d6b323748ff3a493b265bedc">More...</a><br /></td></tr>
<tr class="separator:ga7243b857d6b323748ff3a493b265bedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ecca32b904de74218fbe65cd5f5270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group1.html#ga36ecca32b904de74218fbe65cd5f5270">SDIO_SetPowerState</a> (uint32_t SDIO_PowerState)</td></tr>
<tr class="memdesc:ga36ecca32b904de74218fbe65cd5f5270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the power status of the controller.  <a href="group___s_d_i_o___group1.html#ga36ecca32b904de74218fbe65cd5f5270">More...</a><br /></td></tr>
<tr class="separator:ga36ecca32b904de74218fbe65cd5f5270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a19de2c7cd51645702213f64a1758ed"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group1.html#ga3a19de2c7cd51645702213f64a1758ed">SDIO_GetPowerState</a> (void)</td></tr>
<tr class="memdesc:ga3a19de2c7cd51645702213f64a1758ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the power status of the controller.  <a href="group___s_d_i_o___group1.html#ga3a19de2c7cd51645702213f64a1758ed">More...</a><br /></td></tr>
<tr class="separator:ga3a19de2c7cd51645702213f64a1758ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7117d2f702703f6c0a66bc07707cab23"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group2.html#ga7117d2f702703f6c0a66bc07707cab23">SDIO_SendCommand</a> (<a class="el" href="struct_s_d_i_o___cmd_init_type_def.html">SDIO_CmdInitTypeDef</a> *SDIO_CmdInitStruct)</td></tr>
<tr class="memdesc:ga7117d2f702703f6c0a66bc07707cab23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the SDIO Command according to the specified parameters in the SDIO_CmdInitStruct and send the command.  <a href="group___s_d_i_o___group2.html#ga7117d2f702703f6c0a66bc07707cab23">More...</a><br /></td></tr>
<tr class="separator:ga7117d2f702703f6c0a66bc07707cab23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d9e89f49c87c82aec79c97b7068e24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group2.html#ga09d9e89f49c87c82aec79c97b7068e24">SDIO_CmdStructInit</a> (<a class="el" href="struct_s_d_i_o___cmd_init_type_def.html">SDIO_CmdInitTypeDef</a> *SDIO_CmdInitStruct)</td></tr>
<tr class="memdesc:ga09d9e89f49c87c82aec79c97b7068e24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each SDIO_CmdInitStruct member with its default value.  <a href="group___s_d_i_o___group2.html#ga09d9e89f49c87c82aec79c97b7068e24">More...</a><br /></td></tr>
<tr class="separator:ga09d9e89f49c87c82aec79c97b7068e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9badf271c818e09da301d715c4ad0e5b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group2.html#ga9badf271c818e09da301d715c4ad0e5b">SDIO_GetCommandResponse</a> (void)</td></tr>
<tr class="memdesc:ga9badf271c818e09da301d715c4ad0e5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns command index of last command for which response received.  <a href="group___s_d_i_o___group2.html#ga9badf271c818e09da301d715c4ad0e5b">More...</a><br /></td></tr>
<tr class="separator:ga9badf271c818e09da301d715c4ad0e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1e859511840e8cca6a9a768bce220b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group2.html#ga5c1e859511840e8cca6a9a768bce220b">SDIO_GetResponse</a> (uint32_t SDIO_RESP)</td></tr>
<tr class="memdesc:ga5c1e859511840e8cca6a9a768bce220b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns response received from the card for the last command.  <a href="group___s_d_i_o___group2.html#ga5c1e859511840e8cca6a9a768bce220b">More...</a><br /></td></tr>
<tr class="separator:ga5c1e859511840e8cca6a9a768bce220b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad65d896ae919683585bda44a1e2afae4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group3.html#gad65d896ae919683585bda44a1e2afae4">SDIO_DataConfig</a> (<a class="el" href="struct_s_d_i_o___data_init_type_def.html">SDIO_DataInitTypeDef</a> *SDIO_DataInitStruct)</td></tr>
<tr class="memdesc:gad65d896ae919683585bda44a1e2afae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the SDIO data path according to the specified parameters in the SDIO_DataInitStruct.  <a href="group___s_d_i_o___group3.html#gad65d896ae919683585bda44a1e2afae4">More...</a><br /></td></tr>
<tr class="separator:gad65d896ae919683585bda44a1e2afae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa83209c09e921521aca2587fb5b22ea2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group3.html#gaa83209c09e921521aca2587fb5b22ea2">SDIO_DataStructInit</a> (<a class="el" href="struct_s_d_i_o___data_init_type_def.html">SDIO_DataInitTypeDef</a> *SDIO_DataInitStruct)</td></tr>
<tr class="memdesc:gaa83209c09e921521aca2587fb5b22ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each SDIO_DataInitStruct member with its default value.  <a href="group___s_d_i_o___group3.html#gaa83209c09e921521aca2587fb5b22ea2">More...</a><br /></td></tr>
<tr class="separator:gaa83209c09e921521aca2587fb5b22ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a28aaa2c25a9a5a8db1f49b0e8c9d0a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group3.html#ga7a28aaa2c25a9a5a8db1f49b0e8c9d0a">SDIO_GetDataCounter</a> (void)</td></tr>
<tr class="memdesc:ga7a28aaa2c25a9a5a8db1f49b0e8c9d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns number of remaining data bytes to be transferred.  <a href="group___s_d_i_o___group3.html#ga7a28aaa2c25a9a5a8db1f49b0e8c9d0a">More...</a><br /></td></tr>
<tr class="separator:ga7a28aaa2c25a9a5a8db1f49b0e8c9d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8ac755ef3c31ecd4ed2708df19187e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group3.html#ga4e8ac755ef3c31ecd4ed2708df19187e">SDIO_ReadData</a> (void)</td></tr>
<tr class="memdesc:ga4e8ac755ef3c31ecd4ed2708df19187e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read one data word from Rx FIFO.  <a href="group___s_d_i_o___group3.html#ga4e8ac755ef3c31ecd4ed2708df19187e">More...</a><br /></td></tr>
<tr class="separator:ga4e8ac755ef3c31ecd4ed2708df19187e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361008b5252aa33b5f2b5823ee3d7240"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group3.html#ga361008b5252aa33b5f2b5823ee3d7240">SDIO_WriteData</a> (uint32_t Data)</td></tr>
<tr class="memdesc:ga361008b5252aa33b5f2b5823ee3d7240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write one data word to Tx FIFO.  <a href="group___s_d_i_o___group3.html#ga361008b5252aa33b5f2b5823ee3d7240">More...</a><br /></td></tr>
<tr class="separator:ga361008b5252aa33b5f2b5823ee3d7240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3343983a2d68b5164a1c89797d2dd6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group3.html#ga9a3343983a2d68b5164a1c89797d2dd6">SDIO_GetFIFOCount</a> (void)</td></tr>
<tr class="memdesc:ga9a3343983a2d68b5164a1c89797d2dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of words left to be written to or read from FIFO.  <a href="group___s_d_i_o___group3.html#ga9a3343983a2d68b5164a1c89797d2dd6">More...</a><br /></td></tr>
<tr class="separator:ga9a3343983a2d68b5164a1c89797d2dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88f914d9a68a83abc2265ec8a7b79fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group4.html#gac88f914d9a68a83abc2265ec8a7b79fc">SDIO_StartSDIOReadWait</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:gac88f914d9a68a83abc2265ec8a7b79fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts the SD I/O Read Wait operation.  <a href="group___s_d_i_o___group4.html#gac88f914d9a68a83abc2265ec8a7b79fc">More...</a><br /></td></tr>
<tr class="separator:gac88f914d9a68a83abc2265ec8a7b79fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6b25eb2debb73ac827c66f0ebcf837"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group4.html#gaca6b25eb2debb73ac827c66f0ebcf837">SDIO_StopSDIOReadWait</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:gaca6b25eb2debb73ac827c66f0ebcf837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops the SD I/O Read Wait operation.  <a href="group___s_d_i_o___group4.html#gaca6b25eb2debb73ac827c66f0ebcf837">More...</a><br /></td></tr>
<tr class="separator:gaca6b25eb2debb73ac827c66f0ebcf837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2baac4ea1bb6c2d94345d2712604338a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group4.html#ga2baac4ea1bb6c2d94345d2712604338a">SDIO_SetSDIOReadWaitMode</a> (uint32_t SDIO_ReadWaitMode)</td></tr>
<tr class="memdesc:ga2baac4ea1bb6c2d94345d2712604338a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets one of the two options of inserting read wait interval.  <a href="group___s_d_i_o___group4.html#ga2baac4ea1bb6c2d94345d2712604338a">More...</a><br /></td></tr>
<tr class="separator:ga2baac4ea1bb6c2d94345d2712604338a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e210c185d5a7855cbaff4472a8f8d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group4.html#ga24e210c185d5a7855cbaff4472a8f8d1">SDIO_SetSDIOOperation</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga24e210c185d5a7855cbaff4472a8f8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the SD I/O Mode Operation.  <a href="group___s_d_i_o___group4.html#ga24e210c185d5a7855cbaff4472a8f8d1">More...</a><br /></td></tr>
<tr class="separator:ga24e210c185d5a7855cbaff4472a8f8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9264137a01a1ab81d03bc80a3b3120fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group4.html#ga9264137a01a1ab81d03bc80a3b3120fc">SDIO_SendSDIOSuspendCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga9264137a01a1ab81d03bc80a3b3120fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the SD I/O Mode suspend command sending.  <a href="group___s_d_i_o___group4.html#ga9264137a01a1ab81d03bc80a3b3120fc">More...</a><br /></td></tr>
<tr class="separator:ga9264137a01a1ab81d03bc80a3b3120fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bbe98c629812bc62121d9c8b2c5e21b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group5.html#ga1bbe98c629812bc62121d9c8b2c5e21b">SDIO_CommandCompletionCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga1bbe98c629812bc62121d9c8b2c5e21b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the command completion signal.  <a href="group___s_d_i_o___group5.html#ga1bbe98c629812bc62121d9c8b2c5e21b">More...</a><br /></td></tr>
<tr class="separator:ga1bbe98c629812bc62121d9c8b2c5e21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44b8cbc21be000a291563076159503b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group5.html#gab44b8cbc21be000a291563076159503b">SDIO_CEATAITCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:gab44b8cbc21be000a291563076159503b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the CE-ATA interrupt.  <a href="group___s_d_i_o___group5.html#gab44b8cbc21be000a291563076159503b">More...</a><br /></td></tr>
<tr class="separator:gab44b8cbc21be000a291563076159503b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc7f17804bdb745b42f6647c8487b4c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group5.html#ga8dc7f17804bdb745b42f6647c8487b4c">SDIO_SendCEATACmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga8dc7f17804bdb745b42f6647c8487b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends CE-ATA command (CMD61).  <a href="group___s_d_i_o___group5.html#ga8dc7f17804bdb745b42f6647c8487b4c">More...</a><br /></td></tr>
<tr class="separator:ga8dc7f17804bdb745b42f6647c8487b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36fde5ec0ce0c2089b9d971c2271e6e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group6.html#gad36fde5ec0ce0c2089b9d971c2271e6e">SDIO_DMACmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:gad36fde5ec0ce0c2089b9d971c2271e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the SDIO DMA request.  <a href="group___s_d_i_o___group6.html#gad36fde5ec0ce0c2089b9d971c2271e6e">More...</a><br /></td></tr>
<tr class="separator:gad36fde5ec0ce0c2089b9d971c2271e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208f51237ef43288735829dbaed37f00"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group7.html#ga208f51237ef43288735829dbaed37f00">SDIO_ITConfig</a> (uint32_t SDIO_IT, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga208f51237ef43288735829dbaed37f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the SDIO interrupts.  <a href="group___s_d_i_o___group7.html#ga208f51237ef43288735829dbaed37f00">More...</a><br /></td></tr>
<tr class="separator:ga208f51237ef43288735829dbaed37f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644514b4b3c95c5c4326d99cd166f6f9"><td class="memItemLeft" align="right" valign="top">FlagStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group7.html#ga644514b4b3c95c5c4326d99cd166f6f9">SDIO_GetFlagStatus</a> (uint32_t SDIO_FLAG)</td></tr>
<tr class="memdesc:ga644514b4b3c95c5c4326d99cd166f6f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified SDIO flag is set or not.  <a href="group___s_d_i_o___group7.html#ga644514b4b3c95c5c4326d99cd166f6f9">More...</a><br /></td></tr>
<tr class="separator:ga644514b4b3c95c5c4326d99cd166f6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aff4efdeb528229135f9f285e53518a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group7.html#ga7aff4efdeb528229135f9f285e53518a">SDIO_ClearFlag</a> (uint32_t SDIO_FLAG)</td></tr>
<tr class="memdesc:ga7aff4efdeb528229135f9f285e53518a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the SDIO's pending flags.  <a href="group___s_d_i_o___group7.html#ga7aff4efdeb528229135f9f285e53518a">More...</a><br /></td></tr>
<tr class="separator:ga7aff4efdeb528229135f9f285e53518a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d64af1f3df0f99cb518f9a89bbd02ac"><td class="memItemLeft" align="right" valign="top">ITStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group7.html#ga2d64af1f3df0f99cb518f9a89bbd02ac">SDIO_GetITStatus</a> (uint32_t SDIO_IT)</td></tr>
<tr class="memdesc:ga2d64af1f3df0f99cb518f9a89bbd02ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified SDIO interrupt has occurred or not.  <a href="group___s_d_i_o___group7.html#ga2d64af1f3df0f99cb518f9a89bbd02ac">More...</a><br /></td></tr>
<tr class="separator:ga2d64af1f3df0f99cb518f9a89bbd02ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048e07fd86321cd01b2a22c071c3149b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_d_i_o___group7.html#ga048e07fd86321cd01b2a22c071c3149b">SDIO_ClearITPendingBit</a> (uint32_t SDIO_IT)</td></tr>
<tr class="memdesc:ga048e07fd86321cd01b2a22c071c3149b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the SDIO's interrupt pending bits.  <a href="group___s_d_i_o___group7.html#ga048e07fd86321cd01b2a22c071c3149b">More...</a><br /></td></tr>
<tr class="separator:ga048e07fd86321cd01b2a22c071c3149b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file provides firmware functions to manage the following functionalities of the Secure digital input/output interface (SDIO) peripheral: </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.4.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>04-August-2014<ul>
<li>Initialization and Configuration</li>
<li>Command path state machine (CPSM) management</li>
<li>Data path state machine (DPSM) management</li>
<li>SDIO IO Cards mode management</li>
<li>CE-ATA mode management</li>
<li>DMA transfers management</li>
<li>Interrupts and flags management</li>
</ul>
</dd></dl>
<pre class="fragment"> ===================================================================
                 ##### How to use this driver #####
 ===================================================================
 [..]
   (#) The SDIO clock (SDIOCLK = 48 MHz) is coming from a specific output of PLL 
       (PLL48CLK). Before to start working with SDIO peripheral make sure that the
       PLL is well configured.
       The SDIO peripheral uses two clock signals:
       (++) SDIO adapter clock (SDIOCLK = 48 MHz)
       (++) APB2 bus clock (PCLK2)
       
       -@@- PCLK2 and SDIO_CK clock frequencies must respect the following condition:
           Frequency(PCLK2) &gt;= (3 / 8 x Frequency(SDIO_CK))
  
   (#) Enable peripheral clock using RCC_APB2PeriphClockCmd(RCC_APB2Periph_SDIO, ENABLE).
  
   (#) According to the SDIO mode, enable the GPIO clocks using 
       RCC_AHB1PeriphClockCmd() function. 
       The I/O can be one of the following configurations:
       (++) 1-bit data length: SDIO_CMD, SDIO_CK and D0.
       (++) 4-bit data length: SDIO_CMD, SDIO_CK and D[3:0].
       (++) 8-bit data length: SDIO_CMD, SDIO_CK and D[7:0].      
  
   (#) Peripheral alternate function: 
       (++) Connect the pin to the desired peripherals' Alternate Function (AF) 
           using GPIO_PinAFConfig() function
       (++) Configure the desired pin in alternate function by: 
           GPIO_InitStruct-&gt;GPIO_Mode = GPIO_Mode_AF
       (++) Select the type, pull-up/pull-down and output speed via GPIO_PuPd, 
           GPIO_OType and GPIO_Speed members
       (++) Call GPIO_Init() function
  
   (#) Program the Clock Edge, Clock Bypass, Clock Power Save, Bus Wide, 
       hardware, flow control and the Clock Divider using the SDIO_Init()
       function.
  
   (#) Enable the Power ON State using the SDIO_SetPowerState(SDIO_PowerState_ON) 
       function.
                
   (#) Enable the clock using the SDIO_ClockCmd() function.
  
   (#) Enable the NVIC and the corresponding interrupt using the function 
       SDIO_ITConfig() if you need to use interrupt mode. 
  
   (#) When using the DMA mode 
       (++) Configure the DMA using DMA_Init() function
       (++) Active the needed channel Request using SDIO_DMACmd() function
  
   (#) Enable the DMA using the DMA_Cmd() function, when using DMA mode. 
  
   (#) To control the CPSM (Command Path State Machine) and send 
       commands to the card use the SDIO_SendCommand(), 
       SDIO_GetCommandResponse() and SDIO_GetResponse() functions. First, user has
       to fill the command structure (pointer to SDIO_CmdInitTypeDef) according 
       to the selected command to be sent.
       The parameters that should be filled are:
       (++) Command Argument
       (++) Command Index
       (++) Command Response type
       (++) Command Wait
       (++) CPSM Status (Enable or Disable).
  
       -@@- To check if the command is well received, read the SDIO_CMDRESP
           register using the SDIO_GetCommandResponse().
           The SDIO responses registers (SDIO_RESP1 to SDIO_RESP2), use the
           SDIO_GetResponse() function.
  
   (#) To control the DPSM (Data Path State Machine) and send/receive 
       data to/from the card use the SDIO_DataConfig(), SDIO_GetDataCounter(), 
       SDIO_ReadData(), SDIO_WriteData() and SDIO_GetFIFOCount() functions.
  
 *** Read Operations ***
 =======================
 [..]
   (#) First, user has to fill the data structure (pointer to
       SDIO_DataInitTypeDef) according to the selected data type to be received.
       The parameters that should be filled are:
       (++) Data TimeOut
       (++) Data Length
       (++) Data Block size
       (++) Data Transfer direction: should be from card (To SDIO)
       (++) Data Transfer mode
       (++) DPSM Status (Enable or Disable)
                                     
   (#) Configure the SDIO resources to receive the data from the card
       according to selected transfer mode (Refer to Step 8, 9 and 10).
  
   (#)  Send the selected Read command (refer to step 11).
                    
   (#) Use the SDIO flags/interrupts to check the transfer status.
  
 *** Write Operations ***
 ========================
 [..]
   (#) First, user has to fill the data structure (pointer to
       SDIO_DataInitTypeDef) according to the selected data type to be received.
       The parameters that should be filled are:
       (++) Data TimeOut
       (++) Data Length
       (++) Data Block size
       (++) Data Transfer direction:  should be to card (To CARD)
       (++) Data Transfer mode
       (++) DPSM Status (Enable or Disable)
  
   (#) Configure the SDIO resources to send the data to the card according to 
       selected transfer mode (Refer to Step 8, 9 and 10).
                     
   (#) Send the selected Write command (refer to step 11).
                    
   (#) Use the SDIO flags/interrupts to check the transfer status.</pre><pre class="fragment">@attention

&lt;h2&gt;&lt;center&gt;&amp;copy; COPYRIGHT 2014 STMicroelectronics&lt;/center&gt;&lt;/h2&gt;

Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
You may not use this file except in compliance with the License.
You may obtain a copy of the License at:

       http://www.st.com/software_license_agreement_liberty_v2

Unless required by applicable law or agreed to in writing, software 
distributed under the License is distributed on an "AS IS" BASIS, 
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.</pre></div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun May 10 2015 15:15:19 for discoverpixy by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
