// Seed: 40781032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5, id_6, id_7, id_8;
  wire id_9;
  ;
  logic [1  &  -1 : -1] id_10;
endmodule
module module_1 #(
    parameter id_9 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  inout wire _id_9;
  output wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_7,
      id_1
  );
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_10 = 1;
  wire [-1 'b0 : 1  <  id_9] id_11 = id_4;
endmodule
