#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001bd2019b710 .scope module, "ALU" "ALU" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 4 "A";
    .port_info 5 /INPUT 4 "B";
    .port_info 6 /OUTPUT 8 "Y";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /OUTPUT 1 "zero";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_000001bd201531c0 .param/l "M" 0 2 15, +C4<00000000000000000000000000000100>;
P_000001bd201531f8 .param/l "SHIFT_W" 1 2 32, +C4<00000000000000000000000000000010>;
o000001bd201dd218 .functor BUFZ 4, C4<zzzz>; HiZ drive
o000001bd201dd248 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_000001bd202881c0 .functor XOR 4, o000001bd201dd218, o000001bd201dd248, C4<0000>, C4<0000>;
L_000001bd20288620 .functor XOR 1, L_000001bd2023d630, L_000001bd2023d450, C4<0>, C4<0>;
L_000001bd202880e0 .functor NOT 1, L_000001bd20288620, C4<0>, C4<0>, C4<0>;
L_000001bd20288150 .functor XOR 1, L_000001bd2023de50, L_000001bd2023e030, C4<0>, C4<0>;
L_000001bd20288690 .functor AND 1, L_000001bd202880e0, L_000001bd20288150, C4<1>, C4<1>;
o000001bd201ded48 .functor BUFZ 1, C4<z>; HiZ drive
L_000001bd20288ee0 .functor AND 1, L_000001bd2023e530, o000001bd201ded48, C4<1>, C4<1>;
L_000001bd20288460 .functor NOT 1, v000001bd2022b030_0, C4<0>, C4<0>, C4<0>;
L_000001bd202884d0 .functor AND 1, L_000001bd2023d3b0, L_000001bd20288460, C4<1>, C4<1>;
v000001bd20238640_0 .net "A", 3 0, o000001bd201dd218;  0 drivers
v000001bd20237b00_0 .net "B", 3 0, o000001bd201dd248;  0 drivers
v000001bd20237ec0_0 .var "Y", 7 0;
v000001bd202376a0_0 .net *"_ivl_11", 0 0, L_000001bd2023d450;  1 drivers
v000001bd20237d80_0 .net *"_ivl_12", 0 0, L_000001bd20288620;  1 drivers
v000001bd20238460_0 .net *"_ivl_14", 0 0, L_000001bd202880e0;  1 drivers
v000001bd20238140_0 .net *"_ivl_17", 0 0, L_000001bd2023de50;  1 drivers
v000001bd20238280_0 .net *"_ivl_19", 0 0, L_000001bd2023e030;  1 drivers
v000001bd20238780_0 .net *"_ivl_20", 0 0, L_000001bd20288150;  1 drivers
L_000001bd20240160 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001bd20237ba0_0 .net/2u *"_ivl_24", 2 0, L_000001bd20240160;  1 drivers
v000001bd20237a60_0 .net *"_ivl_26", 0 0, L_000001bd2023e530;  1 drivers
L_000001bd202401a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001bd20236c00_0 .net/2u *"_ivl_30", 2 0, L_000001bd202401a8;  1 drivers
v000001bd20237060_0 .net *"_ivl_32", 0 0, L_000001bd2023d3b0;  1 drivers
v000001bd20237880_0 .net *"_ivl_34", 0 0, L_000001bd20288460;  1 drivers
L_000001bd202401f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001bd20236a20_0 .net/2u *"_ivl_38", 2 0, L_000001bd202401f0;  1 drivers
v000001bd20238820_0 .net *"_ivl_40", 0 0, L_000001bd2023e5d0;  1 drivers
L_000001bd20240238 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001bd202380a0_0 .net/2u *"_ivl_42", 3 0, L_000001bd20240238;  1 drivers
v000001bd20238320_0 .net *"_ivl_44", 7 0, L_000001bd2023d8b0;  1 drivers
L_000001bd20240280 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001bd20238500_0 .net/2u *"_ivl_46", 2 0, L_000001bd20240280;  1 drivers
v000001bd202379c0_0 .net *"_ivl_48", 0 0, L_000001bd2023db30;  1 drivers
v000001bd20238000_0 .net *"_ivl_5", 1 0, L_000001bd2023a010;  1 drivers
L_000001bd202402c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001bd20237420_0 .net/2u *"_ivl_50", 3 0, L_000001bd202402c8;  1 drivers
v000001bd202377e0_0 .net *"_ivl_52", 7 0, L_000001bd2023e670;  1 drivers
L_000001bd20240310 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001bd20237f60_0 .net/2u *"_ivl_54", 2 0, L_000001bd20240310;  1 drivers
v000001bd20236ac0_0 .net *"_ivl_56", 0 0, L_000001bd2023e3f0;  1 drivers
L_000001bd20240358 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001bd20237740_0 .net/2u *"_ivl_58", 3 0, L_000001bd20240358;  1 drivers
v000001bd202374c0_0 .net *"_ivl_60", 7 0, L_000001bd2023e2b0;  1 drivers
L_000001bd202403a0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001bd20236ca0_0 .net/2u *"_ivl_62", 2 0, L_000001bd202403a0;  1 drivers
v000001bd202388c0_0 .net *"_ivl_64", 0 0, L_000001bd2023cd70;  1 drivers
L_000001bd202403e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001bd20236b60_0 .net/2u *"_ivl_66", 3 0, L_000001bd202403e8;  1 drivers
v000001bd20237c40_0 .net *"_ivl_68", 7 0, L_000001bd2023d9f0;  1 drivers
v000001bd20237100_0 .net *"_ivl_70", 7 0, L_000001bd2023d4f0;  1 drivers
v000001bd202385a0_0 .net *"_ivl_72", 7 0, L_000001bd2023e0d0;  1 drivers
v000001bd20236d40_0 .net *"_ivl_74", 7 0, L_000001bd2023e170;  1 drivers
L_000001bd20240430 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001bd20237e20_0 .net/2u *"_ivl_78", 2 0, L_000001bd20240430;  1 drivers
v000001bd20237920_0 .net *"_ivl_80", 0 0, L_000001bd2023dc70;  1 drivers
L_000001bd20240478 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001bd20237ce0_0 .net/2u *"_ivl_82", 2 0, L_000001bd20240478;  1 drivers
v000001bd202383c0_0 .net *"_ivl_84", 0 0, L_000001bd2023e8f0;  1 drivers
L_000001bd202404c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bd20236de0_0 .net/2u *"_ivl_86", 0 0, L_000001bd202404c0;  1 drivers
v000001bd20236e80_0 .net *"_ivl_88", 0 0, L_000001bd2023d950;  1 drivers
v000001bd20237560_0 .net *"_ivl_9", 0 0, L_000001bd2023d630;  1 drivers
L_000001bd20240508 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001bd20236f20_0 .net/2u *"_ivl_92", 2 0, L_000001bd20240508;  1 drivers
v000001bd20236fc0_0 .net "add_Cout", 0 0, L_000001bd201db1c0;  1 drivers
v000001bd202371a0_0 .net "add_S", 3 0, L_000001bd20238e90;  1 drivers
v000001bd20237240_0 .net "busy", 0 0, L_000001bd202884d0;  1 drivers
o000001bd201dd488 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd202372e0_0 .net "clk", 0 0, o000001bd201dd488;  0 drivers
v000001bd20237600_0 .var "done", 0 0;
v000001bd20239390_0 .net "init", 0 0, o000001bd201ded48;  0 drivers
v000001bd2023a8d0_0 .net "mul_PP", 7 0, v000001bd2022c890_0;  1 drivers
v000001bd20238f30_0 .net "mul_done", 0 0, v000001bd2022b030_0;  1 drivers
v000001bd20239750_0 .net "nonmul", 0 0, L_000001bd2023d590;  1 drivers
o000001bd201deda8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001bd20238cb0_0 .net "opcode", 2 0, o000001bd201deda8;  0 drivers
v000001bd20238a30_0 .var "overflow", 0 0;
v000001bd2023a150_0 .net "ovf_add", 0 0, L_000001bd20288690;  1 drivers
v000001bd2023a3d0_0 .net "ovf_comb", 0 0, L_000001bd2023e210;  1 drivers
o000001bd201dd5d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd2023a510_0 .net "rst", 0 0, o000001bd201dd5d8;  0 drivers
v000001bd20239cf0_0 .net "shl", 3 0, L_000001bd2023e490;  1 drivers
v000001bd20239430_0 .net "sub_D", 3 0, L_000001bd2023a470;  1 drivers
v000001bd20239890_0 .net "sub_Negative", 0 0, L_000001bd20239d90;  1 drivers
v000001bd20239bb0_0 .net "sub_Overflow", 0 0, L_000001bd20288930;  1 drivers
v000001bd2023a0b0_0 .net "sub_Zero", 0 0, L_000001bd20239f70;  1 drivers
v000001bd20239930_0 .net "xorz", 3 0, L_000001bd202881c0;  1 drivers
v000001bd2023a5b0_0 .net "y_comb", 7 0, L_000001bd2023da90;  1 drivers
v000001bd202391b0_0 .var "zero", 0 0;
L_000001bd2023a010 .part o000001bd201dd248, 0, 2;
L_000001bd2023e490 .shift/l 4, o000001bd201dd218, L_000001bd2023a010;
L_000001bd2023d630 .part o000001bd201dd218, 3, 1;
L_000001bd2023d450 .part o000001bd201dd248, 3, 1;
L_000001bd2023de50 .part o000001bd201dd218, 3, 1;
L_000001bd2023e030 .part L_000001bd20238e90, 3, 1;
L_000001bd2023e530 .cmp/eq 3, o000001bd201deda8, L_000001bd20240160;
L_000001bd2023d3b0 .cmp/eq 3, o000001bd201deda8, L_000001bd202401a8;
L_000001bd2023e5d0 .cmp/eq 3, o000001bd201deda8, L_000001bd202401f0;
L_000001bd2023d8b0 .concat [ 4 4 0 0], L_000001bd20238e90, L_000001bd20240238;
L_000001bd2023db30 .cmp/eq 3, o000001bd201deda8, L_000001bd20240280;
L_000001bd2023e670 .concat [ 4 4 0 0], L_000001bd2023a470, L_000001bd202402c8;
L_000001bd2023e3f0 .cmp/eq 3, o000001bd201deda8, L_000001bd20240310;
L_000001bd2023e2b0 .concat [ 4 4 0 0], L_000001bd202881c0, L_000001bd20240358;
L_000001bd2023cd70 .cmp/eq 3, o000001bd201deda8, L_000001bd202403a0;
L_000001bd2023d9f0 .concat [ 4 4 0 0], L_000001bd2023e490, L_000001bd202403e8;
L_000001bd2023d4f0 .functor MUXZ 8, v000001bd2022c890_0, L_000001bd2023d9f0, L_000001bd2023cd70, C4<>;
L_000001bd2023e0d0 .functor MUXZ 8, L_000001bd2023d4f0, L_000001bd2023e2b0, L_000001bd2023e3f0, C4<>;
L_000001bd2023e170 .functor MUXZ 8, L_000001bd2023e0d0, L_000001bd2023e670, L_000001bd2023db30, C4<>;
L_000001bd2023da90 .functor MUXZ 8, L_000001bd2023e170, L_000001bd2023d8b0, L_000001bd2023e5d0, C4<>;
L_000001bd2023dc70 .cmp/eq 3, o000001bd201deda8, L_000001bd20240430;
L_000001bd2023e8f0 .cmp/eq 3, o000001bd201deda8, L_000001bd20240478;
L_000001bd2023d950 .functor MUXZ 1, L_000001bd202404c0, L_000001bd20288930, L_000001bd2023e8f0, C4<>;
L_000001bd2023e210 .functor MUXZ 1, L_000001bd2023d950, L_000001bd20288690, L_000001bd2023dc70, C4<>;
L_000001bd2023d590 .cmp/ne 3, o000001bd201deda8, L_000001bd20240508;
S_000001bd2013d0f0 .scope module, "u_add" "suma4bits" 2 40, 3 6 0, S_000001bd2019b710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 5 "ST";
    .port_info 5 /OUTPUT 1 "Cout";
v000001bd2022aef0_0 .net "A", 3 0, o000001bd201dd218;  alias, 0 drivers
v000001bd2022c6b0_0 .net "B", 3 0, o000001bd201dd248;  alias, 0 drivers
v000001bd2022c7f0_0 .net "C0", 0 0, L_000001bd201dae40;  1 drivers
v000001bd2022b990_0 .net "C1", 0 0, L_000001bd201da740;  1 drivers
v000001bd2022abd0_0 .net "C2", 0 0, L_000001bd201dac10;  1 drivers
L_000001bd20240088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bd2022c750_0 .net "Cin", 0 0, L_000001bd20240088;  1 drivers
v000001bd2022af90_0 .net "Cout", 0 0, L_000001bd201db1c0;  alias, 1 drivers
v000001bd2022bb70_0 .net "S", 3 0, L_000001bd20238e90;  alias, 1 drivers
v000001bd2022bf30_0 .net "ST", 4 0, L_000001bd2023a790;  1 drivers
L_000001bd2023a1f0 .part o000001bd201dd218, 0, 1;
L_000001bd2023a6f0 .part o000001bd201dd248, 0, 1;
L_000001bd202394d0 .part o000001bd201dd218, 1, 1;
L_000001bd202396b0 .part o000001bd201dd248, 1, 1;
L_000001bd202392f0 .part o000001bd201dd218, 2, 1;
L_000001bd20238fd0 .part o000001bd201dd248, 2, 1;
L_000001bd20238ad0 .part o000001bd201dd218, 3, 1;
L_000001bd20239b10 .part o000001bd201dd248, 3, 1;
L_000001bd20238e90 .concat8 [ 1 1 1 1], L_000001bd201da660, L_000001bd201dadd0, L_000001bd201db150, L_000001bd201da890;
L_000001bd2023a790 .concat [ 4 1 0 0], L_000001bd20238e90, L_000001bd201db1c0;
S_000001bd2018a0b0 .scope module, "bit0" "suma1bit" 3 19, 4 4 0, S_000001bd2013d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001bd201db310 .functor XOR 1, L_000001bd2023a1f0, L_000001bd2023a6f0, C4<0>, C4<0>;
L_000001bd201db070 .functor AND 1, L_000001bd2023a1f0, L_000001bd2023a6f0, C4<1>, C4<1>;
L_000001bd201db0e0 .functor AND 1, L_000001bd20240088, L_000001bd201db310, C4<1>, C4<1>;
L_000001bd201da660 .functor XOR 1, L_000001bd20240088, L_000001bd201db310, C4<0>, C4<0>;
L_000001bd201dae40 .functor OR 1, L_000001bd201db070, L_000001bd201db0e0, C4<0>, C4<0>;
v000001bd201c3b10_0 .net "A", 0 0, L_000001bd2023a1f0;  1 drivers
v000001bd201c4e70_0 .net "B", 0 0, L_000001bd2023a6f0;  1 drivers
v000001bd201c3750_0 .net "Cin", 0 0, L_000001bd20240088;  alias, 1 drivers
v000001bd201c45b0_0 .net "Cout", 0 0, L_000001bd201dae40;  alias, 1 drivers
v000001bd201c3c50_0 .net "S", 0 0, L_000001bd201da660;  1 drivers
v000001bd201c3cf0_0 .net "and1", 0 0, L_000001bd201db070;  1 drivers
v000001bd201c3d90_0 .net "and2", 0 0, L_000001bd201db0e0;  1 drivers
v000001bd201c3f70_0 .net "xor1", 0 0, L_000001bd201db310;  1 drivers
S_000001bd2018a240 .scope module, "bit1" "suma1bit" 3 20, 4 4 0, S_000001bd2013d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001bd201da970 .functor XOR 1, L_000001bd202394d0, L_000001bd202396b0, C4<0>, C4<0>;
L_000001bd201da580 .functor AND 1, L_000001bd202394d0, L_000001bd202396b0, C4<1>, C4<1>;
L_000001bd201da6d0 .functor AND 1, L_000001bd201dae40, L_000001bd201da970, C4<1>, C4<1>;
L_000001bd201dadd0 .functor XOR 1, L_000001bd201dae40, L_000001bd201da970, C4<0>, C4<0>;
L_000001bd201da740 .functor OR 1, L_000001bd201da580, L_000001bd201da6d0, C4<0>, C4<0>;
v000001bd2022b850_0 .net "A", 0 0, L_000001bd202394d0;  1 drivers
v000001bd2022c390_0 .net "B", 0 0, L_000001bd202396b0;  1 drivers
v000001bd2022c430_0 .net "Cin", 0 0, L_000001bd201dae40;  alias, 1 drivers
v000001bd2022bfd0_0 .net "Cout", 0 0, L_000001bd201da740;  alias, 1 drivers
v000001bd2022b8f0_0 .net "S", 0 0, L_000001bd201dadd0;  1 drivers
v000001bd2022c4d0_0 .net "and1", 0 0, L_000001bd201da580;  1 drivers
v000001bd2022bcb0_0 .net "and2", 0 0, L_000001bd201da6d0;  1 drivers
v000001bd2022c070_0 .net "xor1", 0 0, L_000001bd201da970;  1 drivers
S_000001bd2018a3d0 .scope module, "bit2" "suma1bit" 3 21, 4 4 0, S_000001bd2013d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001bd201daac0 .functor XOR 1, L_000001bd202392f0, L_000001bd20238fd0, C4<0>, C4<0>;
L_000001bd201dab30 .functor AND 1, L_000001bd202392f0, L_000001bd20238fd0, C4<1>, C4<1>;
L_000001bd201db2a0 .functor AND 1, L_000001bd201da740, L_000001bd201daac0, C4<1>, C4<1>;
L_000001bd201db150 .functor XOR 1, L_000001bd201da740, L_000001bd201daac0, C4<0>, C4<0>;
L_000001bd201dac10 .functor OR 1, L_000001bd201dab30, L_000001bd201db2a0, C4<0>, C4<0>;
v000001bd2022b490_0 .net "A", 0 0, L_000001bd202392f0;  1 drivers
v000001bd2022bad0_0 .net "B", 0 0, L_000001bd20238fd0;  1 drivers
v000001bd2022adb0_0 .net "Cin", 0 0, L_000001bd201da740;  alias, 1 drivers
v000001bd2022c570_0 .net "Cout", 0 0, L_000001bd201dac10;  alias, 1 drivers
v000001bd2022c610_0 .net "S", 0 0, L_000001bd201db150;  1 drivers
v000001bd2022c250_0 .net "and1", 0 0, L_000001bd201dab30;  1 drivers
v000001bd2022c110_0 .net "and2", 0 0, L_000001bd201db2a0;  1 drivers
v000001bd2022b210_0 .net "xor1", 0 0, L_000001bd201daac0;  1 drivers
S_000001bd2018d310 .scope module, "bit3" "suma1bit" 3 22, 4 4 0, S_000001bd2013d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001bd201dac80 .functor XOR 1, L_000001bd20238ad0, L_000001bd20239b10, C4<0>, C4<0>;
L_000001bd201da7b0 .functor AND 1, L_000001bd20238ad0, L_000001bd20239b10, C4<1>, C4<1>;
L_000001bd201da820 .functor AND 1, L_000001bd201dac10, L_000001bd201dac80, C4<1>, C4<1>;
L_000001bd201da890 .functor XOR 1, L_000001bd201dac10, L_000001bd201dac80, C4<0>, C4<0>;
L_000001bd201db1c0 .functor OR 1, L_000001bd201da7b0, L_000001bd201da820, C4<0>, C4<0>;
v000001bd2022ab30_0 .net "A", 0 0, L_000001bd20238ad0;  1 drivers
v000001bd2022ae50_0 .net "B", 0 0, L_000001bd20239b10;  1 drivers
v000001bd2022bc10_0 .net "Cin", 0 0, L_000001bd201dac10;  alias, 1 drivers
v000001bd2022bd50_0 .net "Cout", 0 0, L_000001bd201db1c0;  alias, 1 drivers
v000001bd2022b530_0 .net "S", 0 0, L_000001bd201da890;  1 drivers
v000001bd2022bdf0_0 .net "and1", 0 0, L_000001bd201da7b0;  1 drivers
v000001bd2022c1b0_0 .net "and2", 0 0, L_000001bd201da820;  1 drivers
v000001bd2022be90_0 .net "xor1", 0 0, L_000001bd201dac80;  1 drivers
S_000001bd2018d4a0 .scope module, "u_mul" "Multiplicador4bits" 2 76, 5 1 0, S_000001bd2019b710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 4 "MD";
    .port_info 4 /INPUT 4 "MR";
    .port_info 5 /OUTPUT 8 "PP";
    .port_info 6 /OUTPUT 1 "done";
P_000001bd201d31e0 .param/l "S_ADD" 1 5 13, C4<010>;
P_000001bd201d3218 .param/l "S_CHECK" 1 5 12, C4<001>;
P_000001bd201d3250 .param/l "S_DONE" 1 5 15, C4<100>;
P_000001bd201d3288 .param/l "S_IDLE" 1 5 11, C4<000>;
P_000001bd201d32c0 .param/l "S_SHIFT" 1 5 14, C4<011>;
L_000001bd20288770 .functor NOT 1, v000001bd2022b170_0, C4<0>, C4<0>, C4<0>;
L_000001bd20288850 .functor AND 1, L_000001bd20288ee0, L_000001bd20288770, C4<1>, C4<1>;
v000001bd2022b670_0 .net "MD", 3 0, o000001bd201dd218;  alias, 0 drivers
v000001bd2022c2f0_0 .net "MR", 3 0, o000001bd201dd248;  alias, 0 drivers
v000001bd2022c890_0 .var "PP", 7 0;
v000001bd2022a9f0_0 .net *"_ivl_0", 0 0, L_000001bd20288770;  1 drivers
v000001bd2022aa90_0 .var "acc", 7 0;
v000001bd2022ac70_0 .net "clk", 0 0, o000001bd201dd488;  alias, 0 drivers
v000001bd2022ad10_0 .var "cnt", 2 0;
v000001bd2022b030_0 .var "done", 0 0;
v000001bd2022b0d0_0 .net "init", 0 0, L_000001bd20288ee0;  1 drivers
v000001bd2022b170_0 .var "init_d", 0 0;
v000001bd2022b2b0_0 .net "init_rise", 0 0, L_000001bd20288850;  1 drivers
v000001bd2022b350_0 .var "mdr", 3 0;
v000001bd2022b3f0_0 .net "rst", 0 0, o000001bd201dd5d8;  alias, 0 drivers
v000001bd2022b5d0_0 .var "state", 2 0;
E_000001bd201d5640 .event posedge, v000001bd2022ac70_0;
S_000001bd2018d630 .scope module, "u_sub" "Resta4bits" 2 52, 6 6 0, S_000001bd2019b710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "D";
    .port_info 3 /OUTPUT 1 "Overflow";
    .port_info 4 /OUTPUT 1 "Negative";
    .port_info 5 /OUTPUT 1 "Zero";
L_000001bd201db230 .functor NOT 4, o000001bd201dd248, C4<0000>, C4<0000>, C4<0000>;
L_000001bd20288fc0 .functor XOR 1, L_000001bd202399d0, L_000001bd20239070, C4<0>, C4<0>;
L_000001bd202889a0 .functor XOR 1, L_000001bd20239110, L_000001bd20239250, C4<0>, C4<0>;
L_000001bd20288930 .functor AND 1, L_000001bd20288fc0, L_000001bd202889a0, C4<1>, C4<1>;
v000001bd2022e440_0 .net "A", 3 0, o000001bd201dd218;  alias, 0 drivers
v000001bd2022e760_0 .net "B", 3 0, o000001bd201dd248;  alias, 0 drivers
v000001bd2022cfa0_0 .net "Bx", 3 0, L_000001bd201db230;  1 drivers
v000001bd2022d040_0 .net "Cout", 0 0, L_000001bd20288700;  1 drivers
v000001bd2022d540_0 .net "D", 3 0, L_000001bd2023a470;  alias, 1 drivers
v000001bd2022d5e0_0 .net "Negative", 0 0, L_000001bd20239d90;  alias, 1 drivers
v000001bd2022dea0_0 .net "Overflow", 0 0, L_000001bd20288930;  alias, 1 drivers
v000001bd2022df40_0 .net "Zero", 0 0, L_000001bd20239f70;  alias, 1 drivers
v000001bd2022dfe0_0 .net *"_ivl_11", 0 0, L_000001bd20239110;  1 drivers
v000001bd2022e080_0 .net *"_ivl_13", 0 0, L_000001bd20239250;  1 drivers
v000001bd2022e1c0_0 .net *"_ivl_14", 0 0, L_000001bd202889a0;  1 drivers
L_000001bd20240118 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001bd2022e260_0 .net/2u *"_ivl_20", 3 0, L_000001bd20240118;  1 drivers
v000001bd20237380_0 .net *"_ivl_5", 0 0, L_000001bd202399d0;  1 drivers
v000001bd202386e0_0 .net *"_ivl_7", 0 0, L_000001bd20239070;  1 drivers
v000001bd202381e0_0 .net *"_ivl_8", 0 0, L_000001bd20288fc0;  1 drivers
L_000001bd202399d0 .part o000001bd201dd218, 3, 1;
L_000001bd20239070 .part o000001bd201dd248, 3, 1;
L_000001bd20239110 .part o000001bd201dd218, 3, 1;
L_000001bd20239250 .part L_000001bd2023a470, 3, 1;
L_000001bd20239d90 .part L_000001bd2023a470, 3, 1;
L_000001bd20239f70 .cmp/eq 4, L_000001bd2023a470, L_000001bd20240118;
S_000001bd20199880 .scope module, "u_add" "suma4bits" 6 18, 3 6 0, S_000001bd2018d630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 5 "ST";
    .port_info 5 /OUTPUT 1 "Cout";
v000001bd2022cb40_0 .net "A", 3 0, o000001bd201dd218;  alias, 0 drivers
v000001bd2022cf00_0 .net "B", 3 0, L_000001bd201db230;  alias, 1 drivers
v000001bd2022de00_0 .net "C0", 0 0, L_000001bd201dacf0;  1 drivers
v000001bd2022d720_0 .net "C1", 0 0, L_000001bd20184530;  1 drivers
v000001bd2022d7c0_0 .net "C2", 0 0, L_000001bd202883f0;  1 drivers
L_000001bd202400d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001bd2022d680_0 .net "Cin", 0 0, L_000001bd202400d0;  1 drivers
v000001bd2022e300_0 .net "Cout", 0 0, L_000001bd20288700;  alias, 1 drivers
v000001bd2022cbe0_0 .net "S", 3 0, L_000001bd2023a470;  alias, 1 drivers
v000001bd2022d860_0 .net "ST", 4 0, L_000001bd20238d50;  1 drivers
L_000001bd20239c50 .part o000001bd201dd218, 0, 1;
L_000001bd20239e30 .part L_000001bd201db230, 0, 1;
L_000001bd2023a830 .part o000001bd201dd218, 1, 1;
L_000001bd20239ed0 .part L_000001bd201db230, 1, 1;
L_000001bd202397f0 .part o000001bd201dd218, 2, 1;
L_000001bd20238b70 .part L_000001bd201db230, 2, 1;
L_000001bd2023a330 .part o000001bd201dd218, 3, 1;
L_000001bd20238c10 .part L_000001bd201db230, 3, 1;
L_000001bd2023a470 .concat8 [ 1 1 1 1], L_000001bd201db3f0, L_000001bd201db000, L_000001bd20288380, L_000001bd20288cb0;
L_000001bd20238d50 .concat [ 4 1 0 0], L_000001bd2023a470, L_000001bd20288700;
S_000001bd20199a10 .scope module, "bit0" "suma1bit" 3 19, 4 4 0, S_000001bd20199880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001bd201dad60 .functor XOR 1, L_000001bd20239c50, L_000001bd20239e30, C4<0>, C4<0>;
L_000001bd201da900 .functor AND 1, L_000001bd20239c50, L_000001bd20239e30, C4<1>, C4<1>;
L_000001bd201daa50 .functor AND 1, L_000001bd202400d0, L_000001bd201dad60, C4<1>, C4<1>;
L_000001bd201db3f0 .functor XOR 1, L_000001bd202400d0, L_000001bd201dad60, C4<0>, C4<0>;
L_000001bd201dacf0 .functor OR 1, L_000001bd201da900, L_000001bd201daa50, C4<0>, C4<0>;
v000001bd2022b710_0 .net "A", 0 0, L_000001bd20239c50;  1 drivers
v000001bd2022b7b0_0 .net "B", 0 0, L_000001bd20239e30;  1 drivers
v000001bd2022ba30_0 .net "Cin", 0 0, L_000001bd202400d0;  alias, 1 drivers
v000001bd2022e800_0 .net "Cout", 0 0, L_000001bd201dacf0;  alias, 1 drivers
v000001bd2022dcc0_0 .net "S", 0 0, L_000001bd201db3f0;  1 drivers
v000001bd2022d0e0_0 .net "and1", 0 0, L_000001bd201da900;  1 drivers
v000001bd2022cc80_0 .net "and2", 0 0, L_000001bd201daa50;  1 drivers
v000001bd2022cdc0_0 .net "xor1", 0 0, L_000001bd201dad60;  1 drivers
S_000001bd20199ba0 .scope module, "bit1" "suma1bit" 3 20, 4 4 0, S_000001bd20199880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001bd201daeb0 .functor XOR 1, L_000001bd2023a830, L_000001bd20239ed0, C4<0>, C4<0>;
L_000001bd201daf20 .functor AND 1, L_000001bd2023a830, L_000001bd20239ed0, C4<1>, C4<1>;
L_000001bd201daf90 .functor AND 1, L_000001bd201dacf0, L_000001bd201daeb0, C4<1>, C4<1>;
L_000001bd201db000 .functor XOR 1, L_000001bd201dacf0, L_000001bd201daeb0, C4<0>, C4<0>;
L_000001bd20184530 .functor OR 1, L_000001bd201daf20, L_000001bd201daf90, C4<0>, C4<0>;
v000001bd2022d9a0_0 .net "A", 0 0, L_000001bd2023a830;  1 drivers
v000001bd2022e620_0 .net "B", 0 0, L_000001bd20239ed0;  1 drivers
v000001bd2022da40_0 .net "Cin", 0 0, L_000001bd201dacf0;  alias, 1 drivers
v000001bd2022d220_0 .net "Cout", 0 0, L_000001bd20184530;  alias, 1 drivers
v000001bd2022db80_0 .net "S", 0 0, L_000001bd201db000;  1 drivers
v000001bd2022dae0_0 .net "and1", 0 0, L_000001bd201daf20;  1 drivers
v000001bd2022e4e0_0 .net "and2", 0 0, L_000001bd201daf90;  1 drivers
v000001bd2022d2c0_0 .net "xor1", 0 0, L_000001bd201daeb0;  1 drivers
S_000001bd20152b00 .scope module, "bit2" "suma1bit" 3 21, 4 4 0, S_000001bd20199880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001bd201838f0 .functor XOR 1, L_000001bd202397f0, L_000001bd20238b70, C4<0>, C4<0>;
L_000001bd20288bd0 .functor AND 1, L_000001bd202397f0, L_000001bd20238b70, C4<1>, C4<1>;
L_000001bd20288f50 .functor AND 1, L_000001bd20184530, L_000001bd201838f0, C4<1>, C4<1>;
L_000001bd20288380 .functor XOR 1, L_000001bd20184530, L_000001bd201838f0, C4<0>, C4<0>;
L_000001bd202883f0 .functor OR 1, L_000001bd20288bd0, L_000001bd20288f50, C4<0>, C4<0>;
v000001bd2022d180_0 .net "A", 0 0, L_000001bd202397f0;  1 drivers
v000001bd2022e8a0_0 .net "B", 0 0, L_000001bd20238b70;  1 drivers
v000001bd2022ca00_0 .net "Cin", 0 0, L_000001bd20184530;  alias, 1 drivers
v000001bd2022cd20_0 .net "Cout", 0 0, L_000001bd202883f0;  alias, 1 drivers
v000001bd2022ce60_0 .net "S", 0 0, L_000001bd20288380;  1 drivers
v000001bd2022e120_0 .net "and1", 0 0, L_000001bd20288bd0;  1 drivers
v000001bd2022e3a0_0 .net "and2", 0 0, L_000001bd20288f50;  1 drivers
v000001bd2022e580_0 .net "xor1", 0 0, L_000001bd201838f0;  1 drivers
S_000001bd20152c90 .scope module, "bit3" "suma1bit" 3 22, 4 4 0, S_000001bd20199880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001bd202882a0 .functor XOR 1, L_000001bd2023a330, L_000001bd20238c10, C4<0>, C4<0>;
L_000001bd20288c40 .functor AND 1, L_000001bd2023a330, L_000001bd20238c10, C4<1>, C4<1>;
L_000001bd20288a10 .functor AND 1, L_000001bd202883f0, L_000001bd202882a0, C4<1>, C4<1>;
L_000001bd20288cb0 .functor XOR 1, L_000001bd202883f0, L_000001bd202882a0, C4<0>, C4<0>;
L_000001bd20288700 .functor OR 1, L_000001bd20288c40, L_000001bd20288a10, C4<0>, C4<0>;
v000001bd2022d400_0 .net "A", 0 0, L_000001bd2023a330;  1 drivers
v000001bd2022d900_0 .net "B", 0 0, L_000001bd20238c10;  1 drivers
v000001bd2022e6c0_0 .net "Cin", 0 0, L_000001bd202883f0;  alias, 1 drivers
v000001bd2022d360_0 .net "Cout", 0 0, L_000001bd20288700;  alias, 1 drivers
v000001bd2022dc20_0 .net "S", 0 0, L_000001bd20288cb0;  1 drivers
v000001bd2022caa0_0 .net "and1", 0 0, L_000001bd20288c40;  1 drivers
v000001bd2022d4a0_0 .net "and2", 0 0, L_000001bd20288a10;  1 drivers
v000001bd2022dd60_0 .net "xor1", 0 0, L_000001bd202882a0;  1 drivers
S_000001bd2013cdd0 .scope module, "Mover_Izquierda" "Mover_Izquierda" 7 2;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 4 "E";
o000001bd201df138 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001bd20238df0_0 .net "A", 3 0, o000001bd201df138;  0 drivers
o000001bd201df168 .functor BUFZ 2, C4<zz>; HiZ drive
v000001bd20239a70_0 .net "B", 1 0, o000001bd201df168;  0 drivers
v000001bd2023a650_0 .net "E", 3 0, L_000001bd2023e710;  1 drivers
L_000001bd2023e710 .shift/l 4, o000001bd201df138, o000001bd201df168;
S_000001bd2013cf60 .scope module, "xor_1" "xor_1" 8 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
o000001bd201df258 .functor BUFZ 1, C4<z>; HiZ drive
o000001bd201df288 .functor BUFZ 1, C4<z>; HiZ drive
L_000001bd20288230 .functor XOR 1, o000001bd201df258, o000001bd201df288, C4<0>, C4<0>;
v000001bd20239610_0 .net "a", 0 0, o000001bd201df258;  0 drivers
v000001bd20239570_0 .net "b", 0 0, o000001bd201df288;  0 drivers
v000001bd2023a290_0 .net "z", 0 0, L_000001bd20288230;  1 drivers
    .scope S_000001bd2018d4a0;
T_0 ;
    %wait E_000001bd201d5640;
    %load/vec4 v000001bd2022b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bd2022b170_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bd2022b0d0_0;
    %assign/vec4 v000001bd2022b170_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bd2018d4a0;
T_1 ;
    %wait E_000001bd201d5640;
    %load/vec4 v000001bd2022b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bd2022b5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bd2022aa90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bd2022b350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bd2022ad10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bd2022c890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bd2022b030_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bd2022b5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bd2022b5d0_0, 0;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bd2022b030_0, 0;
    %load/vec4 v000001bd2022b0d0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001bd2022b2b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.9, 9;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001bd2022c2f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001bd2022aa90_0, 0;
    %load/vec4 v000001bd2022b670_0;
    %assign/vec4 v000001bd2022b350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bd2022ad10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001bd2022b5d0_0, 0;
T_1.9 ;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000001bd2022aa90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001bd2022b5d0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001bd2022b5d0_0, 0;
T_1.12 ;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001bd2022aa90_0;
    %parti/s 4, 4, 4;
    %load/vec4 v000001bd2022b350_0;
    %add;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bd2022aa90_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001bd2022b5d0_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001bd2022aa90_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001bd2022aa90_0, 0;
    %load/vec4 v000001bd2022ad10_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001bd2022ad10_0, 0;
    %load/vec4 v000001bd2022ad10_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001bd2022b5d0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001bd2022b5d0_0, 0;
T_1.14 ;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000001bd2022aa90_0;
    %assign/vec4 v000001bd2022c890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bd2022b030_0, 0;
    %load/vec4 v000001bd2022b0d0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001bd2022b2b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.15, 9;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bd2022b5d0_0, 0;
T_1.15 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bd2019b710;
T_2 ;
    %wait E_000001bd201d5640;
    %load/vec4 v000001bd2023a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bd20237ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bd20238a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bd202391b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bd20237600_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bd20237600_0, 0;
    %load/vec4 v000001bd20239750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001bd20239390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001bd2023a5b0_0;
    %assign/vec4 v000001bd20237ec0_0, 0;
    %load/vec4 v000001bd2023a3d0_0;
    %assign/vec4 v000001bd20238a30_0, 0;
    %load/vec4 v000001bd2023a5b0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001bd202391b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bd20237600_0, 0;
T_2.4 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001bd20238f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000001bd2023a8d0_0;
    %assign/vec4 v000001bd20237ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bd20238a30_0, 0;
    %load/vec4 v000001bd2023a8d0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001bd202391b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bd20237600_0, 0;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "ALU.v";
    "./suma4bits.v";
    "./suma1bit.v";
    "./Multiplicador4bits.v";
    "./Resta4bits.v";
    "./Mover_Izquierda.v";
    "./ModuloXor.v";
