{
  "module_name": "sm712.h",
  "hash_id": "3d60a1d146e38b486a93553000fe12fdf76ccdb158b5d1d83ab5a3b722a15812",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/sm712.h",
  "human_readable_source": " \n\n#define FB_ACCEL_SMI_LYNX 88\n\n#define SCREEN_X_RES          1024\n#define SCREEN_Y_RES_PC       768\n#define SCREEN_Y_RES_NETBOOK  600\n#define SCREEN_BPP            16\n\n#define dac_reg\t(0x3c8)\n#define dac_val\t(0x3c9)\n\nextern void __iomem *smtc_regbaseaddress;\n#define smtc_mmiowb(dat, reg)\twriteb(dat, smtc_regbaseaddress + reg)\n\n#define smtc_mmiorb(reg)\treadb(smtc_regbaseaddress + reg)\n\n#define SIZE_SR00_SR04      (0x04 - 0x00 + 1)\n#define SIZE_SR10_SR24      (0x24 - 0x10 + 1)\n#define SIZE_SR30_SR75      (0x75 - 0x30 + 1)\n#define SIZE_SR80_SR93      (0x93 - 0x80 + 1)\n#define SIZE_SRA0_SRAF      (0xAF - 0xA0 + 1)\n#define SIZE_GR00_GR08      (0x08 - 0x00 + 1)\n#define SIZE_AR00_AR14      (0x14 - 0x00 + 1)\n#define SIZE_CR00_CR18      (0x18 - 0x00 + 1)\n#define SIZE_CR30_CR4D      (0x4D - 0x30 + 1)\n#define SIZE_CR90_CRA7      (0xA7 - 0x90 + 1)\n\nstatic inline void smtc_crtcw(int reg, int val)\n{\n\tsmtc_mmiowb(reg, 0x3d4);\n\tsmtc_mmiowb(val, 0x3d5);\n}\n\nstatic inline void smtc_grphw(int reg, int val)\n{\n\tsmtc_mmiowb(reg, 0x3ce);\n\tsmtc_mmiowb(val, 0x3cf);\n}\n\nstatic inline void smtc_attrw(int reg, int val)\n{\n\tsmtc_mmiorb(0x3da);\n\tsmtc_mmiowb(reg, 0x3c0);\n\tsmtc_mmiorb(0x3c1);\n\tsmtc_mmiowb(val, 0x3c0);\n}\n\nstatic inline void smtc_seqw(int reg, int val)\n{\n\tsmtc_mmiowb(reg, 0x3c4);\n\tsmtc_mmiowb(val, 0x3c5);\n}\n\nstatic inline unsigned int smtc_seqr(int reg)\n{\n\tsmtc_mmiowb(reg, 0x3c4);\n\treturn smtc_mmiorb(0x3c5);\n}\n\n \n\nstruct modeinit {\n\tint mmsizex;\n\tint mmsizey;\n\tint bpp;\n\tint hz;\n\tunsigned char init_misc;\n\tunsigned char init_sr00_sr04[SIZE_SR00_SR04];\n\tunsigned char init_sr10_sr24[SIZE_SR10_SR24];\n\tunsigned char init_sr30_sr75[SIZE_SR30_SR75];\n\tunsigned char init_sr80_sr93[SIZE_SR80_SR93];\n\tunsigned char init_sra0_sraf[SIZE_SRA0_SRAF];\n\tunsigned char init_gr00_gr08[SIZE_GR00_GR08];\n\tunsigned char init_ar00_ar14[SIZE_AR00_AR14];\n\tunsigned char init_cr00_cr18[SIZE_CR00_CR18];\n\tunsigned char init_cr30_cr4d[SIZE_CR30_CR4D];\n\tunsigned char init_cr90_cra7[SIZE_CR90_CRA7];\n};\n\n#ifdef __BIG_ENDIAN\n#define pal_rgb(r, g, b, val)\t(((r & 0xf800) >> 8) | \\\n\t\t\t\t((g & 0xe000) >> 13) | \\\n\t\t\t\t((g & 0x1c00) << 3) | \\\n\t\t\t\t((b & 0xf800) >> 3))\n#define big_addr\t\t0x800000\n#define mmio_addr\t\t0x00800000\n#define seqw17()\t\tsmtc_seqw(0x17, 0x30)\n#define big_pixel_depth(p, d)\t{if (p == 24) {p = 32; d = 32; } }\n#define big_swap(p)\t\t((p & 0xff00ff00 >> 8) | (p & 0x00ff00ff << 8))\n#else\n#define pal_rgb(r, g, b, val)\tval\n#define big_addr\t\t0\n#define mmio_addr\t\t0x00c00000\n#define seqw17()\t\tdo { } while (0)\n#define big_pixel_depth(p, d)\tdo { } while (0)\n#define big_swap(p)\t\tp\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}