-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Tue Mar 21 13:11:26 2023
-- Host        : JUSTIN-LAPTOP running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_TL/ip/CPU_TL_CPU_mips_wrapper_0_0/CPU_TL_CPU_mips_wrapper_0_0_sim_netlist.vhdl
-- Design      : CPU_TL_CPU_mips_wrapper_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_Arith_Unit is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[27]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srcA_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \Q_reg[4]_i_6\ : in STD_LOGIC;
    ALUOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[4]_i_6_0\ : in STD_LOGIC;
    \Q_reg[11]_i_5\ : in STD_LOGIC;
    \Q_reg[11]_i_5_0\ : in STD_LOGIC;
    \Q_reg[14]_i_8\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg[31]_i_5\ : in STD_LOGIC;
    \Q_reg[31]_i_5_0\ : in STD_LOGIC;
    \Q_reg[31]_i_5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_Arith_Unit : entity is "Arith_Unit";
end CPU_TL_CPU_mips_wrapper_0_0_Arith_Unit;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_Arith_Unit is
begin
\Q[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => srcA_0(2),
      I1 => \Q_reg[11]_i_5\,
      I2 => ALUOp(0),
      O => \Q_reg[11]\(0)
    );
\Q[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => srcA_0(3),
      I1 => \Q_reg[11]_i_5_0\,
      I2 => ALUOp(0),
      O => \Q_reg[11]\(1)
    );
\Q[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => srcA_0(4),
      I1 => \Q_reg[14]_i_8\,
      I2 => ALUOp(0),
      O => \Q_reg[14]\(0)
    );
\Q[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA59AAAA55A6"
    )
        port map (
      I0 => srcA_0(6),
      I1 => Q(1),
      I2 => \Q_reg[31]_i_5\,
      I3 => \Q_reg[31]_i_5_0\,
      I4 => \Q_reg[31]_i_5_1\,
      I5 => ALUOp(0),
      O => \Q_reg[19]\(1)
    );
\Q[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA59AAAA55A6"
    )
        port map (
      I0 => srcA_0(5),
      I1 => Q(0),
      I2 => \Q_reg[31]_i_5\,
      I3 => \Q_reg[31]_i_5_0\,
      I4 => \Q_reg[31]_i_5_1\,
      I5 => ALUOp(0),
      O => \Q_reg[19]\(0)
    );
\Q[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA59AAAA55A6"
    )
        port map (
      I0 => srcA_0(9),
      I1 => Q(4),
      I2 => \Q_reg[31]_i_5\,
      I3 => \Q_reg[31]_i_5_0\,
      I4 => \Q_reg[31]_i_5_1\,
      I5 => ALUOp(0),
      O => \Q_reg[23]\(2)
    );
\Q[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA59AAAA55A6"
    )
        port map (
      I0 => srcA_0(8),
      I1 => Q(3),
      I2 => \Q_reg[31]_i_5\,
      I3 => \Q_reg[31]_i_5_0\,
      I4 => \Q_reg[31]_i_5_1\,
      I5 => ALUOp(0),
      O => \Q_reg[23]\(1)
    );
\Q[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA59AAAA55A6"
    )
        port map (
      I0 => srcA_0(7),
      I1 => Q(2),
      I2 => \Q_reg[31]_i_5\,
      I3 => \Q_reg[31]_i_5_0\,
      I4 => \Q_reg[31]_i_5_1\,
      I5 => ALUOp(0),
      O => \Q_reg[23]\(0)
    );
\Q[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA59AAAA55A6"
    )
        port map (
      I0 => srcA_0(13),
      I1 => Q(8),
      I2 => \Q_reg[31]_i_5\,
      I3 => \Q_reg[31]_i_5_0\,
      I4 => \Q_reg[31]_i_5_1\,
      I5 => ALUOp(0),
      O => \Q_reg[28]\(0)
    );
\Q[31]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA59AAAA55A6"
    )
        port map (
      I0 => srcA_0(12),
      I1 => Q(7),
      I2 => \Q_reg[31]_i_5\,
      I3 => \Q_reg[31]_i_5_0\,
      I4 => \Q_reg[31]_i_5_1\,
      I5 => ALUOp(0),
      O => \Q_reg[27]\(2)
    );
\Q[31]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA59AAAA55A6"
    )
        port map (
      I0 => srcA_0(11),
      I1 => Q(6),
      I2 => \Q_reg[31]_i_5\,
      I3 => \Q_reg[31]_i_5_0\,
      I4 => \Q_reg[31]_i_5_1\,
      I5 => ALUOp(0),
      O => \Q_reg[27]\(1)
    );
\Q[31]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA59AAAA55A6"
    )
        port map (
      I0 => srcA_0(10),
      I1 => Q(5),
      I2 => \Q_reg[31]_i_5\,
      I3 => \Q_reg[31]_i_5_0\,
      I4 => \Q_reg[31]_i_5_1\,
      I5 => ALUOp(0),
      O => \Q_reg[27]\(0)
    );
\Q[4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => srcA_0(1),
      I1 => \Q_reg[4]_i_6_0\,
      I2 => ALUOp(0),
      O => S(1)
    );
\Q[4]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => srcA_0(0),
      I1 => \Q_reg[4]_i_6\,
      I2 => ALUOp(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CPU_TL_CPU_mips_wrapper_0_0_Arith_Unit__parameterized1\ is
  port (
    prd_in : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[35]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[39]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[39]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[43]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[43]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[47]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[47]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[51]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[51]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[55]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[55]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[59]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[59]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[63]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[63]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CPU_TL_CPU_mips_wrapper_0_0_Arith_Unit__parameterized1\ : entity is "Arith_Unit";
end \CPU_TL_CPU_mips_wrapper_0_0_Arith_Unit__parameterized1\;

architecture STRUCTURE of \CPU_TL_CPU_mips_wrapper_0_0_Arith_Unit__parameterized1\ is
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__10_n_0\ : STD_LOGIC;
  signal \plusOp_carry__10_n_1\ : STD_LOGIC;
  signal \plusOp_carry__10_n_2\ : STD_LOGIC;
  signal \plusOp_carry__10_n_3\ : STD_LOGIC;
  signal \plusOp_carry__11_n_0\ : STD_LOGIC;
  signal \plusOp_carry__11_n_1\ : STD_LOGIC;
  signal \plusOp_carry__11_n_2\ : STD_LOGIC;
  signal \plusOp_carry__11_n_3\ : STD_LOGIC;
  signal \plusOp_carry__12_n_0\ : STD_LOGIC;
  signal \plusOp_carry__12_n_1\ : STD_LOGIC;
  signal \plusOp_carry__12_n_2\ : STD_LOGIC;
  signal \plusOp_carry__12_n_3\ : STD_LOGIC;
  signal \plusOp_carry__13_n_0\ : STD_LOGIC;
  signal \plusOp_carry__13_n_1\ : STD_LOGIC;
  signal \plusOp_carry__13_n_2\ : STD_LOGIC;
  signal \plusOp_carry__13_n_3\ : STD_LOGIC;
  signal \plusOp_carry__14_n_1\ : STD_LOGIC;
  signal \plusOp_carry__14_n_2\ : STD_LOGIC;
  signal \plusOp_carry__14_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_1\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry__7_n_0\ : STD_LOGIC;
  signal \plusOp_carry__7_n_1\ : STD_LOGIC;
  signal \plusOp_carry__7_n_2\ : STD_LOGIC;
  signal \plusOp_carry__7_n_3\ : STD_LOGIC;
  signal \plusOp_carry__8_n_0\ : STD_LOGIC;
  signal \plusOp_carry__8_n_1\ : STD_LOGIC;
  signal \plusOp_carry__8_n_2\ : STD_LOGIC;
  signal \plusOp_carry__8_n_3\ : STD_LOGIC;
  signal \plusOp_carry__9_n_0\ : STD_LOGIC;
  signal \plusOp_carry__9_n_1\ : STD_LOGIC;
  signal \plusOp_carry__9_n_2\ : STD_LOGIC;
  signal \plusOp_carry__9_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_plusOp_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => prd_in(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => prd_in(7 downto 4),
      S(3 downto 0) => \Q_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => prd_in(11 downto 8),
      S(3 downto 0) => \Q_reg[11]\(3 downto 0)
    );
\plusOp_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__9_n_0\,
      CO(3) => \plusOp_carry__10_n_0\,
      CO(2) => \plusOp_carry__10_n_1\,
      CO(1) => \plusOp_carry__10_n_2\,
      CO(0) => \plusOp_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Q_reg[47]\(3 downto 0),
      O(3 downto 0) => prd_in(47 downto 44),
      S(3 downto 0) => \Q_reg[47]_0\(3 downto 0)
    );
\plusOp_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__10_n_0\,
      CO(3) => \plusOp_carry__11_n_0\,
      CO(2) => \plusOp_carry__11_n_1\,
      CO(1) => \plusOp_carry__11_n_2\,
      CO(0) => \plusOp_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Q_reg[51]\(3 downto 0),
      O(3 downto 0) => prd_in(51 downto 48),
      S(3 downto 0) => \Q_reg[51]_0\(3 downto 0)
    );
\plusOp_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__11_n_0\,
      CO(3) => \plusOp_carry__12_n_0\,
      CO(2) => \plusOp_carry__12_n_1\,
      CO(1) => \plusOp_carry__12_n_2\,
      CO(0) => \plusOp_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Q_reg[55]\(3 downto 0),
      O(3 downto 0) => prd_in(55 downto 52),
      S(3 downto 0) => \Q_reg[55]_0\(3 downto 0)
    );
\plusOp_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__12_n_0\,
      CO(3) => \plusOp_carry__13_n_0\,
      CO(2) => \plusOp_carry__13_n_1\,
      CO(1) => \plusOp_carry__13_n_2\,
      CO(0) => \plusOp_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Q_reg[59]\(3 downto 0),
      O(3 downto 0) => prd_in(59 downto 56),
      S(3 downto 0) => \Q_reg[59]_0\(3 downto 0)
    );
\plusOp_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__13_n_0\,
      CO(3) => \NLW_plusOp_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__14_n_1\,
      CO(1) => \plusOp_carry__14_n_2\,
      CO(0) => \plusOp_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \Q_reg[63]\(2 downto 0),
      O(3 downto 0) => prd_in(63 downto 60),
      S(3 downto 0) => \Q_reg[63]_0\(3 downto 0)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => prd_in(15 downto 12),
      S(3 downto 0) => \Q_reg[15]\(3 downto 0)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => prd_in(19 downto 16),
      S(3 downto 0) => \Q_reg[19]\(3 downto 0)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => prd_in(23 downto 20),
      S(3 downto 0) => \Q_reg[23]\(3 downto 0)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => prd_in(27 downto 24),
      S(3 downto 0) => \Q_reg[27]\(3 downto 0)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3) => \plusOp_carry__6_n_0\,
      CO(2) => \plusOp_carry__6_n_1\,
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(31 downto 28),
      O(3 downto 0) => prd_in(31 downto 28),
      S(3 downto 0) => \Q_reg[31]\(3 downto 0)
    );
\plusOp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__6_n_0\,
      CO(3) => \plusOp_carry__7_n_0\,
      CO(2) => \plusOp_carry__7_n_1\,
      CO(1) => \plusOp_carry__7_n_2\,
      CO(0) => \plusOp_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => prd_in(35 downto 32),
      S(3 downto 0) => \Q_reg[35]\(3 downto 0)
    );
\plusOp_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__7_n_0\,
      CO(3) => \plusOp_carry__8_n_0\,
      CO(2) => \plusOp_carry__8_n_1\,
      CO(1) => \plusOp_carry__8_n_2\,
      CO(0) => \plusOp_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Q_reg[39]\(3 downto 0),
      O(3 downto 0) => prd_in(39 downto 36),
      S(3 downto 0) => \Q_reg[39]_0\(3 downto 0)
    );
\plusOp_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__8_n_0\,
      CO(3) => \plusOp_carry__9_n_0\,
      CO(2) => \plusOp_carry__9_n_1\,
      CO(1) => \plusOp_carry__9_n_2\,
      CO(0) => \plusOp_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Q_reg[43]\(3 downto 0),
      O(3 downto 0) => prd_in(43 downto 40),
      S(3 downto 0) => \Q_reg[43]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_control is
  port (
    \state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    prd_en : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \Q_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mips_controller_0_mplrst : in STD_LOGIC;
    \counter_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_control : entity is "control";
end CPU_TL_CPU_mips_wrapper_0_0_control;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_control is
  signal \counter0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_n_1\ : STD_LOGIC;
  signal \counter0_carry__0_n_2\ : STD_LOGIC;
  signal \counter0_carry__0_n_3\ : STD_LOGIC;
  signal \counter0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_n_1\ : STD_LOGIC;
  signal \counter0_carry__1_n_2\ : STD_LOGIC;
  signal \counter0_carry__1_n_3\ : STD_LOGIC;
  signal \counter0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \counter0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \counter0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \counter0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \counter0_carry__2_n_0\ : STD_LOGIC;
  signal \counter0_carry__2_n_1\ : STD_LOGIC;
  signal \counter0_carry__2_n_2\ : STD_LOGIC;
  signal \counter0_carry__2_n_3\ : STD_LOGIC;
  signal \counter0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \counter0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \counter0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \counter0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \counter0_carry__3_n_0\ : STD_LOGIC;
  signal \counter0_carry__3_n_1\ : STD_LOGIC;
  signal \counter0_carry__3_n_2\ : STD_LOGIC;
  signal \counter0_carry__3_n_3\ : STD_LOGIC;
  signal \counter0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \counter0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \counter0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \counter0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \counter0_carry__4_n_0\ : STD_LOGIC;
  signal \counter0_carry__4_n_1\ : STD_LOGIC;
  signal \counter0_carry__4_n_2\ : STD_LOGIC;
  signal \counter0_carry__4_n_3\ : STD_LOGIC;
  signal \counter0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \counter0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \counter0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \counter0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \counter0_carry__5_n_0\ : STD_LOGIC;
  signal \counter0_carry__5_n_1\ : STD_LOGIC;
  signal \counter0_carry__5_n_2\ : STD_LOGIC;
  signal \counter0_carry__5_n_3\ : STD_LOGIC;
  signal \counter0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \counter0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \counter0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \counter0_carry__6_n_2\ : STD_LOGIC;
  signal \counter0_carry__6_n_3\ : STD_LOGIC;
  signal counter0_carry_i_1_n_0 : STD_LOGIC;
  signal counter0_carry_i_2_n_0 : STD_LOGIC;
  signal counter0_carry_i_3_n_0 : STD_LOGIC;
  signal counter0_carry_i_4_n_0 : STD_LOGIC;
  signal counter0_carry_i_5_n_0 : STD_LOGIC;
  signal counter0_carry_n_0 : STD_LOGIC;
  signal counter0_carry_n_1 : STD_LOGIC;
  signal counter0_carry_n_2 : STD_LOGIC;
  signal counter0_carry_n_3 : STD_LOGIC;
  signal \counter[31]_i_1_n_0\ : STD_LOGIC;
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[0]_i_7_n_0\ : STD_LOGIC;
  signal \state[0]_i_8_n_0\ : STD_LOGIC;
  signal \state[0]_i_9_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \NLW_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q[0]_i_1__3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Q[63]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Q[63]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair87";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "s2:10,s1:01,s0:00";
begin
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
\Q[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \Q_reg[0]\,
      O => D(0)
    );
\Q[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => Q(0),
      O => prd_en
    );
\Q[63]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      O => \state_reg[0]_1\
    );
counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter0_carry_n_0,
      CO(2) => counter0_carry_n_1,
      CO(1) => counter0_carry_n_2,
      CO(0) => counter0_carry_n_3,
      CYINIT => counter0_carry_i_1_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => counter0_carry_i_2_n_0,
      S(2) => counter0_carry_i_3_n_0,
      S(1) => counter0_carry_i_4_n_0,
      S(0) => counter0_carry_i_5_n_0
    );
\counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter0_carry_n_0,
      CO(3) => \counter0_carry__0_n_0\,
      CO(2) => \counter0_carry__0_n_1\,
      CO(1) => \counter0_carry__0_n_2\,
      CO(0) => \counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \counter0_carry__0_i_1_n_0\,
      S(2) => \counter0_carry__0_i_2_n_0\,
      S(1) => \counter0_carry__0_i_3_n_0\,
      S(0) => \counter0_carry__0_i_4_n_0\
    );
\counter0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__0_i_1_n_0\
    );
\counter0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__0_i_2_n_0\
    );
\counter0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__0_i_3_n_0\
    );
\counter0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__0_i_4_n_0\
    );
\counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__0_n_0\,
      CO(3) => \counter0_carry__1_n_0\,
      CO(2) => \counter0_carry__1_n_1\,
      CO(1) => \counter0_carry__1_n_2\,
      CO(0) => \counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \counter0_carry__1_i_1_n_0\,
      S(2) => \counter0_carry__1_i_2_n_0\,
      S(1) => \counter0_carry__1_i_3_n_0\,
      S(0) => \counter0_carry__1_i_4_n_0\
    );
\counter0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__1_i_1_n_0\
    );
\counter0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__1_i_2_n_0\
    );
\counter0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__1_i_3_n_0\
    );
\counter0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__1_i_4_n_0\
    );
\counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__1_n_0\,
      CO(3) => \counter0_carry__2_n_0\,
      CO(2) => \counter0_carry__2_n_1\,
      CO(1) => \counter0_carry__2_n_2\,
      CO(0) => \counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \counter0_carry__2_i_1_n_0\,
      S(2) => \counter0_carry__2_i_2_n_0\,
      S(1) => \counter0_carry__2_i_3_n_0\,
      S(0) => \counter0_carry__2_i_4_n_0\
    );
\counter0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__2_i_1_n_0\
    );
\counter0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__2_i_2_n_0\
    );
\counter0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__2_i_3_n_0\
    );
\counter0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__2_i_4_n_0\
    );
\counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__2_n_0\,
      CO(3) => \counter0_carry__3_n_0\,
      CO(2) => \counter0_carry__3_n_1\,
      CO(1) => \counter0_carry__3_n_2\,
      CO(0) => \counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \counter0_carry__3_i_1_n_0\,
      S(2) => \counter0_carry__3_i_2_n_0\,
      S(1) => \counter0_carry__3_i_3_n_0\,
      S(0) => \counter0_carry__3_i_4_n_0\
    );
\counter0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__3_i_1_n_0\
    );
\counter0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__3_i_2_n_0\
    );
\counter0_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__3_i_3_n_0\
    );
\counter0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__3_i_4_n_0\
    );
\counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__3_n_0\,
      CO(3) => \counter0_carry__4_n_0\,
      CO(2) => \counter0_carry__4_n_1\,
      CO(1) => \counter0_carry__4_n_2\,
      CO(0) => \counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \counter0_carry__4_i_1_n_0\,
      S(2) => \counter0_carry__4_i_2_n_0\,
      S(1) => \counter0_carry__4_i_3_n_0\,
      S(0) => \counter0_carry__4_i_4_n_0\
    );
\counter0_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__4_i_1_n_0\
    );
\counter0_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__4_i_2_n_0\
    );
\counter0_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__4_i_3_n_0\
    );
\counter0_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__4_i_4_n_0\
    );
\counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__4_n_0\,
      CO(3) => \counter0_carry__5_n_0\,
      CO(2) => \counter0_carry__5_n_1\,
      CO(1) => \counter0_carry__5_n_2\,
      CO(0) => \counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \counter0_carry__5_i_1_n_0\,
      S(2) => \counter0_carry__5_i_2_n_0\,
      S(1) => \counter0_carry__5_i_3_n_0\,
      S(0) => \counter0_carry__5_i_4_n_0\
    );
\counter0_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__5_i_1_n_0\
    );
\counter0_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__5_i_2_n_0\
    );
\counter0_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__5_i_3_n_0\
    );
\counter0_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__5_i_4_n_0\
    );
\counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter0_carry__6_n_2\,
      CO(0) => \counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \counter0_carry__6_i_1_n_0\,
      S(1) => \counter0_carry__6_i_2_n_0\,
      S(0) => \counter0_carry__6_i_3_n_0\
    );
\counter0_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__6_i_1_n_0\
    );
\counter0_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__6_i_2_n_0\
    );
\counter0_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => mips_controller_0_mplrst,
      O => \counter0_carry__6_i_3_n_0\
    );
counter0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => mips_controller_0_mplrst,
      O => counter0_carry_i_1_n_0
    );
counter0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => mips_controller_0_mplrst,
      O => counter0_carry_i_2_n_0
    );
counter0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => mips_controller_0_mplrst,
      O => counter0_carry_i_3_n_0
    );
counter0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => mips_controller_0_mplrst,
      O => counter0_carry_i_4_n_0
    );
counter0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => mips_controller_0_mplrst,
      O => counter0_carry_i_5_n_0
    );
\counter[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5575"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \state[0]_i_2_n_0\,
      I2 => \state[0]_i_3_n_0\,
      I3 => \state[0]_i_4_n_0\,
      O => \counter[31]_i_1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_reg[0]_1\,
      Q => \^counter_reg[0]_0\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(10),
      Q => \counter_reg_n_0_[10]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(11),
      Q => \counter_reg_n_0_[11]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(12),
      Q => \counter_reg_n_0_[12]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(13),
      Q => \counter_reg_n_0_[13]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(14),
      Q => \counter_reg_n_0_[14]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(15),
      Q => \counter_reg_n_0_[15]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(16),
      Q => \counter_reg_n_0_[16]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(17),
      Q => \counter_reg_n_0_[17]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(18),
      Q => \counter_reg_n_0_[18]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(19),
      Q => \counter_reg_n_0_[19]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(1),
      Q => \counter_reg_n_0_[1]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(20),
      Q => \counter_reg_n_0_[20]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(21),
      Q => \counter_reg_n_0_[21]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(22),
      Q => \counter_reg_n_0_[22]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(23),
      Q => \counter_reg_n_0_[23]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(24),
      Q => \counter_reg_n_0_[24]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(25),
      Q => \counter_reg_n_0_[25]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(26),
      Q => \counter_reg_n_0_[26]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(27),
      Q => \counter_reg_n_0_[27]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(28),
      Q => \counter_reg_n_0_[28]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(29),
      Q => \counter_reg_n_0_[29]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(2),
      Q => \counter_reg_n_0_[2]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(30),
      Q => \counter_reg_n_0_[30]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(31),
      Q => \counter_reg_n_0_[31]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(3),
      Q => \counter_reg_n_0_[3]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(4),
      Q => \counter_reg_n_0_[4]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(5),
      Q => \counter_reg_n_0_[5]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(6),
      Q => \counter_reg_n_0_[6]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(7),
      Q => \counter_reg_n_0_[7]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(8),
      Q => \counter_reg_n_0_[8]\,
      R => \counter[31]_i_1_n_0\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data0(9),
      Q => \counter_reg_n_0_[9]\,
      R => \counter[31]_i_1_n_0\
    );
\state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \state[0]_i_2_n_0\,
      I2 => \state[0]_i_3_n_0\,
      I3 => \state[0]_i_4_n_0\,
      O => p_0_in(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state[0]_i_5_n_0\,
      I1 => \counter_reg_n_0_[30]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[18]\,
      I4 => \state[0]_i_6_n_0\,
      I5 => \state[0]_i_7_n_0\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCCCD"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => mips_controller_0_mplrst,
      I2 => \counter_reg_n_0_[11]\,
      I3 => \counter_reg_n_0_[29]\,
      I4 => \counter_reg_n_0_[14]\,
      I5 => \state[0]_i_8_n_0\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => mips_controller_0_mplrst,
      I2 => \^counter_reg[0]_0\,
      I3 => \counter_reg_n_0_[22]\,
      I4 => \counter_reg_n_0_[15]\,
      I5 => \state[0]_i_9_n_0\,
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFFEEEEFFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[27]\,
      I2 => \counter_reg_n_0_[8]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => mips_controller_0_mplrst,
      I5 => \counter_reg_n_0_[21]\,
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[31]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => mips_controller_0_mplrst,
      I4 => \counter_reg_n_0_[7]\,
      O => \state[0]_i_6_n_0\
    );
\state[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[10]\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => mips_controller_0_mplrst,
      I4 => \counter_reg_n_0_[9]\,
      O => \state[0]_i_7_n_0\
    );
\state[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[20]\,
      I2 => \counter_reg_n_0_[12]\,
      I3 => mips_controller_0_mplrst,
      I4 => \counter_reg_n_0_[26]\,
      O => \state[0]_i_8_n_0\
    );
\state[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[13]\,
      I2 => \counter_reg_n_0_[23]\,
      I3 => mips_controller_0_mplrst,
      I4 => \counter_reg_n_0_[24]\,
      O => \state[0]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => \^state_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_mips_controller is
  port (
    memoryWrite : out STD_LOGIC;
    memoryRead : out STD_LOGIC;
    bank_write : out STD_LOGIC;
    mips_controller_0_mplrst : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    IR_write : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[5]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[6]_0\ : out STD_LOGIC;
    RegDst : out STD_LOGIC;
    \Q_reg[0]\ : out STD_LOGIC;
    \Q_reg[6]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]_1\ : out STD_LOGIC;
    \Q_reg[1]\ : out STD_LOGIC;
    \Q_reg[7]\ : out STD_LOGIC;
    \Q_reg[4]\ : out STD_LOGIC;
    \Q_reg[9]\ : out STD_LOGIC;
    \Q_reg[7]_0\ : out STD_LOGIC;
    \Q_reg[13]\ : out STD_LOGIC;
    \Q_reg[13]_0\ : out STD_LOGIC;
    \Q_reg[18]\ : out STD_LOGIC;
    \ALUsrcB_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[7]_0\ : out STD_LOGIC;
    \Q_reg[20]\ : out STD_LOGIC;
    \Q_reg[24]\ : out STD_LOGIC;
    \Q_reg[29]\ : out STD_LOGIC;
    \Q_reg[30]\ : out STD_LOGIC;
    \Q_reg[15]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[21]_2\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[8]\ : out STD_LOGIC;
    \Q_reg[29]_0\ : out STD_LOGIC;
    \Q_reg[28]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]_3\ : out STD_LOGIC;
    \Q_reg[8]_0\ : out STD_LOGIC;
    \counter_reg[0]\ : out STD_LOGIC;
    RBwr_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \Q_reg[8]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : out STD_LOGIC;
    \Q_reg[29]_1\ : out STD_LOGIC;
    \Q_reg[6]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[8]_2\ : out STD_LOGIC;
    R_AU : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[6]_1\ : out STD_LOGIC;
    \Q_reg[9]_0\ : out STD_LOGIC;
    \Q_reg[1]_0\ : out STD_LOGIC;
    \Q_reg[15]_0\ : out STD_LOGIC;
    \Q_reg[8]_3\ : out STD_LOGIC;
    \Q_reg[8]_4\ : out STD_LOGIC;
    \Q_reg[0]_0\ : out STD_LOGIC;
    \Q_reg[9]_1\ : out STD_LOGIC;
    \Q_reg[7]_1\ : out STD_LOGIC;
    \Q_reg[8]_5\ : out STD_LOGIC;
    \MPL_ALU_reg[1]_0\ : out STD_LOGIC;
    \Q_reg[9]_2\ : out STD_LOGIC;
    \Q_reg[8]_6\ : out STD_LOGIC;
    \Q_reg[8]_7\ : out STD_LOGIC;
    \Q_reg[0]_1\ : out STD_LOGIC;
    \Q_reg[8]_8\ : out STD_LOGIC;
    \Q_reg[7]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[6]_2\ : out STD_LOGIC;
    \Q_reg[9]_3\ : out STD_LOGIC;
    \Q_reg[8]_9\ : out STD_LOGIC;
    \Q_reg[7]_3\ : out STD_LOGIC;
    \Q_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[8]_10\ : out STD_LOGIC;
    \Q_reg[8]_11\ : out STD_LOGIC;
    \Q_reg[8]_12\ : out STD_LOGIC;
    \Q_reg[8]_13\ : out STD_LOGIC;
    \Q_reg[10]\ : out STD_LOGIC;
    \Q_reg[8]_14\ : out STD_LOGIC;
    \Q_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[8]_15\ : out STD_LOGIC;
    \Q_reg[10]_0\ : out STD_LOGIC;
    \Q_reg[11]_0\ : out STD_LOGIC;
    \Q_reg[6]_3\ : out STD_LOGIC;
    \Q_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[14]\ : out STD_LOGIC;
    \Q_reg[8]_16\ : out STD_LOGIC;
    \Q_reg[8]_17\ : out STD_LOGIC;
    \Q_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[8]_18\ : out STD_LOGIC;
    \Q_reg[8]_19\ : out STD_LOGIC;
    \Q_reg[8]_20\ : out STD_LOGIC;
    \Q_reg[27]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[8]_21\ : out STD_LOGIC;
    \Q_reg[8]_22\ : out STD_LOGIC;
    \Q_reg[15]_2\ : out STD_LOGIC;
    \Q_reg[28]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[15]_3\ : out STD_LOGIC;
    \Q_reg[9]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[22]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[22]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[2]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[5]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[20]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[17]\ : out STD_LOGIC;
    \Q_reg[20]_0\ : out STD_LOGIC;
    \Q_reg[22]\ : out STD_LOGIC;
    \Q_reg[24]_0\ : out STD_LOGIC;
    \Q_reg[0]_2\ : out STD_LOGIC;
    \Q_reg[1]_1\ : out STD_LOGIC;
    \Q_reg[2]\ : out STD_LOGIC;
    memoryAddress : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \Q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[27]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[23]_0\ : in STD_LOGIC;
    \Q_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[19]_i_6_0\ : in STD_LOGIC;
    shft : in STD_LOGIC;
    \Q_reg[17]_0\ : in STD_LOGIC;
    \Q_reg[17]_1\ : in STD_LOGIC;
    \Q_reg[10]_1\ : in STD_LOGIC;
    \Q_reg[25]\ : in STD_LOGIC;
    \Q_reg[5]\ : in STD_LOGIC;
    \Q_reg[5]_0\ : in STD_LOGIC;
    \Q_reg[5]_1\ : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC;
    \Q_reg[18]_0\ : in STD_LOGIC;
    \Q_reg[2]_0\ : in STD_LOGIC;
    \Q_reg[2]_1\ : in STD_LOGIC;
    \Q_reg[7]_4\ : in STD_LOGIC;
    \Q_reg[2]_2\ : in STD_LOGIC;
    \Q_reg[10]_2\ : in STD_LOGIC;
    \Q_reg[26]\ : in STD_LOGIC;
    \Q_reg[26]_0\ : in STD_LOGIC;
    \Q_reg[22]_0\ : in STD_LOGIC;
    \Q_reg[22]_1\ : in STD_LOGIC;
    \Q_reg[6]_4\ : in STD_LOGIC;
    \Q_reg[14]_0\ : in STD_LOGIC;
    \Q_reg[14]_1\ : in STD_LOGIC;
    \memoryAddress[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[25]_0\ : in STD_LOGIC;
    \Q_reg[27]_1\ : in STD_LOGIC;
    \Q_reg[30]_0\ : in STD_LOGIC;
    \Q_reg[0]_3\ : in STD_LOGIC;
    \Q_reg[0]_4\ : in STD_LOGIC;
    \Q_reg[11]_1\ : in STD_LOGIC;
    \Q_reg[31]_2\ : in STD_LOGIC;
    \Q_reg[16]\ : in STD_LOGIC;
    \Q_reg[8]_23\ : in STD_LOGIC;
    \Q_reg[8]_24\ : in STD_LOGIC;
    \Q_reg[24]_1\ : in STD_LOGIC;
    \Q_reg[24]_2\ : in STD_LOGIC;
    \Q_reg[12]\ : in STD_LOGIC;
    \Q_reg[12]_0\ : in STD_LOGIC;
    \Q_reg[28]_1\ : in STD_LOGIC;
    \Q[0]_i_2_0\ : in STD_LOGIC;
    \Q[0]_i_5_0\ : in STD_LOGIC;
    \Q_reg[1]_2\ : in STD_LOGIC;
    \Q_reg[1]_3\ : in STD_LOGIC;
    \Q_reg[17]_2\ : in STD_LOGIC;
    \Q_reg[17]_3\ : in STD_LOGIC;
    \Q_reg[9]_5\ : in STD_LOGIC;
    \Q_reg[9]_6\ : in STD_LOGIC;
    \Q_reg[9]_7\ : in STD_LOGIC;
    \Q_reg[25]_1\ : in STD_LOGIC;
    \Q_reg[5]_2\ : in STD_LOGIC;
    \Q_reg[21]\ : in STD_LOGIC;
    \Q_reg[5]_3\ : in STD_LOGIC;
    \Q_reg[13]_1\ : in STD_LOGIC;
    \Q_reg[29]_2\ : in STD_LOGIC;
    \Q_reg[3]\ : in STD_LOGIC;
    \Q_reg[3]_0\ : in STD_LOGIC;
    \Q_reg[19]_0\ : in STD_LOGIC;
    \Q_reg[11]_2\ : in STD_LOGIC;
    \Q_reg[27]_2\ : in STD_LOGIC;
    \Q_reg[15]_4\ : in STD_LOGIC;
    \Q_reg[31]_3\ : in STD_LOGIC;
    \Q_reg[7]_5\ : in STD_LOGIC;
    \Q_reg[23]_1\ : in STD_LOGIC;
    \Q_reg[31]_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    \Q_reg[31]_5\ : in STD_LOGIC;
    \Q_reg[0]_5\ : in STD_LOGIC;
    \Q_reg[0]_6\ : in STD_LOGIC;
    \Q_reg[0]_7\ : in STD_LOGIC;
    \Q_reg[0]_8\ : in STD_LOGIC;
    \FSM_onehot_state_reg[16]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[5]_2\ : in STD_LOGIC;
    \Q_reg[31]_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_8\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_9\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \Q_reg[4]_0\ : in STD_LOGIC;
    \Q_reg[5]_4\ : in STD_LOGIC;
    \Q_reg[5]_5\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q[31]_i_4__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q[31]_i_7__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q[31]_i_3__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q[31]_i_10__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q[31]_i_6__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[31]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \FSM_onehot_state_reg[21]_5\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_mips_controller : entity is "mips_controller";
end CPU_TL_CPU_mips_wrapper_0_0_mips_controller;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_mips_controller is
  signal ALUR_en_reg_i_1_n_0 : STD_LOGIC;
  signal \ALUsrcA_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ALUsrcA_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ALUsrcA_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^alusrcb_reg[0]_0\ : STD_LOGIC;
  signal \ALUsrcB_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ALUsrcB_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_state[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[11]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[15]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[15]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[16]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[18]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[22]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[22]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[22]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[22]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[22]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[10]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fsm_onehot_state_reg[16]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fsm_onehot_state_reg[17]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^fsm_onehot_state_reg[1]_1\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[20]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[21]_1\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[21]_2\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[21]_3\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[5]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[5]_1\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[6]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[7]_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[15]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[16]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[17]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[18]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[19]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[20]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[21]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[9]\ : STD_LOGIC;
  signal IorD_reg_i_1_n_0 : STD_LOGIC;
  signal MEMrd_reg_i_1_n_0 : STD_LOGIC;
  signal MEMrd_reg_i_2_n_0 : STD_LOGIC;
  signal \MPL_ALU_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^mpl_alu_reg[1]_0\ : STD_LOGIC;
  signal \MPL_ALU_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal PCwr : STD_LOGIC;
  signal PCwr_cond : STD_LOGIC;
  signal PCwr_reg_i_1_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Q[0]_i_2_n_0\ : STD_LOGIC;
  signal \Q[0]_i_4_n_0\ : STD_LOGIC;
  signal \Q[0]_i_5_n_0\ : STD_LOGIC;
  signal \Q[0]_i_7_n_0\ : STD_LOGIC;
  signal \Q[0]_i_9_n_0\ : STD_LOGIC;
  signal \Q[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \Q[10]_i_3_n_0\ : STD_LOGIC;
  signal \Q[10]_i_5_n_0\ : STD_LOGIC;
  signal \Q[10]_i_6_n_0\ : STD_LOGIC;
  signal \Q[11]_i_11_n_0\ : STD_LOGIC;
  signal \Q[11]_i_12_n_0\ : STD_LOGIC;
  signal \Q[11]_i_13_n_0\ : STD_LOGIC;
  signal \Q[11]_i_14_n_0\ : STD_LOGIC;
  signal \Q[11]_i_15_n_0\ : STD_LOGIC;
  signal \Q[11]_i_16_n_0\ : STD_LOGIC;
  signal \Q[11]_i_3_n_0\ : STD_LOGIC;
  signal \Q[11]_i_4_n_0\ : STD_LOGIC;
  signal \Q[12]_i_4_n_0\ : STD_LOGIC;
  signal \Q[12]_i_6_n_0\ : STD_LOGIC;
  signal \Q[12]_i_7_n_0\ : STD_LOGIC;
  signal \Q[12]_i_8_n_0\ : STD_LOGIC;
  signal \Q[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \Q[13]_i_3_n_0\ : STD_LOGIC;
  signal \Q[14]_i_10_n_0\ : STD_LOGIC;
  signal \Q[14]_i_11_n_0\ : STD_LOGIC;
  signal \Q[14]_i_13_n_0\ : STD_LOGIC;
  signal \Q[14]_i_14_n_0\ : STD_LOGIC;
  signal \Q[14]_i_3_n_0\ : STD_LOGIC;
  signal \Q[14]_i_6_n_0\ : STD_LOGIC;
  signal \Q[15]_i_10_n_0\ : STD_LOGIC;
  signal \Q[15]_i_11_n_0\ : STD_LOGIC;
  signal \Q[15]_i_4_n_0\ : STD_LOGIC;
  signal \Q[15]_i_5_n_0\ : STD_LOGIC;
  signal \Q[15]_i_9_n_0\ : STD_LOGIC;
  signal \Q[16]_i_10_n_0\ : STD_LOGIC;
  signal \Q[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[16]_i_3_n_0\ : STD_LOGIC;
  signal \Q[16]_i_4_n_0\ : STD_LOGIC;
  signal \Q[16]_i_5_n_0\ : STD_LOGIC;
  signal \Q[16]_i_8_n_0\ : STD_LOGIC;
  signal \Q[16]_i_9_n_0\ : STD_LOGIC;
  signal \Q[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[17]_i_3_n_0\ : STD_LOGIC;
  signal \Q[17]_i_4_n_0\ : STD_LOGIC;
  signal \Q[17]_i_9_n_0\ : STD_LOGIC;
  signal \Q[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[18]_i_3_n_0\ : STD_LOGIC;
  signal \Q[18]_i_4_n_0\ : STD_LOGIC;
  signal \Q[18]_i_5_n_0\ : STD_LOGIC;
  signal \Q[18]_i_6_n_0\ : STD_LOGIC;
  signal \Q[18]_i_7_n_0\ : STD_LOGIC;
  signal \Q[18]_i_9_n_0\ : STD_LOGIC;
  signal \Q[19]_i_11_n_0\ : STD_LOGIC;
  signal \Q[19]_i_14_n_0\ : STD_LOGIC;
  signal \Q[19]_i_16_n_0\ : STD_LOGIC;
  signal \Q[19]_i_17_n_0\ : STD_LOGIC;
  signal \Q[19]_i_18_n_0\ : STD_LOGIC;
  signal \Q[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[19]_i_4_n_0\ : STD_LOGIC;
  signal \Q[19]_i_5_n_0\ : STD_LOGIC;
  signal \Q[19]_i_7_n_0\ : STD_LOGIC;
  signal \Q[19]_i_8_n_0\ : STD_LOGIC;
  signal \Q[19]_i_9_n_0\ : STD_LOGIC;
  signal \Q[1]_i_2_n_0\ : STD_LOGIC;
  signal \Q[1]_i_3_n_0\ : STD_LOGIC;
  signal \Q[1]_i_5_n_0\ : STD_LOGIC;
  signal \Q[1]_i_7_n_0\ : STD_LOGIC;
  signal \Q[20]_i_8_n_0\ : STD_LOGIC;
  signal \Q[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[21]_i_5_n_0\ : STD_LOGIC;
  signal \Q[21]_i_6_n_0\ : STD_LOGIC;
  signal \Q[21]_i_8_n_0\ : STD_LOGIC;
  signal \Q[21]_i_9_n_0\ : STD_LOGIC;
  signal \Q[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[22]_i_3_n_0\ : STD_LOGIC;
  signal \Q[22]_i_5_n_0\ : STD_LOGIC;
  signal \Q[22]_i_7_n_0\ : STD_LOGIC;
  signal \Q[23]_i_10_n_0\ : STD_LOGIC;
  signal \Q[23]_i_15_n_0\ : STD_LOGIC;
  signal \Q[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[23]_i_3_n_0\ : STD_LOGIC;
  signal \Q[23]_i_5_n_0\ : STD_LOGIC;
  signal \Q[23]_i_6_n_0\ : STD_LOGIC;
  signal \Q[23]_i_8_n_0\ : STD_LOGIC;
  signal \Q[24]_i_10_n_0\ : STD_LOGIC;
  signal \Q[24]_i_11_n_0\ : STD_LOGIC;
  signal \Q[24]_i_12_n_0\ : STD_LOGIC;
  signal \Q[24]_i_14_n_0\ : STD_LOGIC;
  signal \Q[24]_i_15_n_0\ : STD_LOGIC;
  signal \Q[24]_i_16_n_0\ : STD_LOGIC;
  signal \Q[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[24]_i_4_n_0\ : STD_LOGIC;
  signal \Q[24]_i_5_n_0\ : STD_LOGIC;
  signal \Q[25]_i_10_n_0\ : STD_LOGIC;
  signal \Q[25]_i_11_n_0\ : STD_LOGIC;
  signal \Q[25]_i_12_n_0\ : STD_LOGIC;
  signal \Q[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[25]_i_3_n_0\ : STD_LOGIC;
  signal \Q[25]_i_5_n_0\ : STD_LOGIC;
  signal \Q[25]_i_6_n_0\ : STD_LOGIC;
  signal \Q[26]_i_10_n_0\ : STD_LOGIC;
  signal \Q[26]_i_11_n_0\ : STD_LOGIC;
  signal \Q[26]_i_13_n_0\ : STD_LOGIC;
  signal \Q[26]_i_14_n_0\ : STD_LOGIC;
  signal \Q[26]_i_15_n_0\ : STD_LOGIC;
  signal \Q[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[26]_i_4_n_0\ : STD_LOGIC;
  signal \Q[26]_i_7_n_0\ : STD_LOGIC;
  signal \Q[27]_i_10_n_0\ : STD_LOGIC;
  signal \Q[27]_i_11_n_0\ : STD_LOGIC;
  signal \Q[27]_i_12_n_0\ : STD_LOGIC;
  signal \Q[27]_i_13_n_0\ : STD_LOGIC;
  signal \Q[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[27]_i_3_n_0\ : STD_LOGIC;
  signal \Q[27]_i_5_n_0\ : STD_LOGIC;
  signal \Q[27]_i_6_n_0\ : STD_LOGIC;
  signal \Q[27]_i_7_n_0\ : STD_LOGIC;
  signal \Q[28]_i_10_n_0\ : STD_LOGIC;
  signal \Q[28]_i_12_n_0\ : STD_LOGIC;
  signal \Q[28]_i_13_n_0\ : STD_LOGIC;
  signal \Q[28]_i_14_n_0\ : STD_LOGIC;
  signal \Q[28]_i_15_n_0\ : STD_LOGIC;
  signal \Q[28]_i_16_n_0\ : STD_LOGIC;
  signal \Q[28]_i_17_n_0\ : STD_LOGIC;
  signal \Q[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[28]_i_4_n_0\ : STD_LOGIC;
  signal \Q[28]_i_5_n_0\ : STD_LOGIC;
  signal \Q[28]_i_6_n_0\ : STD_LOGIC;
  signal \Q[28]_i_8_n_0\ : STD_LOGIC;
  signal \Q[28]_i_9_n_0\ : STD_LOGIC;
  signal \Q[29]_i_10_n_0\ : STD_LOGIC;
  signal \Q[29]_i_11_n_0\ : STD_LOGIC;
  signal \Q[29]_i_14_n_0\ : STD_LOGIC;
  signal \Q[29]_i_15_n_0\ : STD_LOGIC;
  signal \Q[29]_i_16_n_0\ : STD_LOGIC;
  signal \Q[29]_i_17_n_0\ : STD_LOGIC;
  signal \Q[29]_i_18_n_0\ : STD_LOGIC;
  signal \Q[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[29]_i_4_n_0\ : STD_LOGIC;
  signal \Q[29]_i_7_n_0\ : STD_LOGIC;
  signal \Q[29]_i_9_n_0\ : STD_LOGIC;
  signal \Q[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[2]_i_4_n_0\ : STD_LOGIC;
  signal \Q[2]_i_6_n_0\ : STD_LOGIC;
  signal \Q[30]_i_10_n_0\ : STD_LOGIC;
  signal \Q[30]_i_11_n_0\ : STD_LOGIC;
  signal \Q[30]_i_13_n_0\ : STD_LOGIC;
  signal \Q[30]_i_16_n_0\ : STD_LOGIC;
  signal \Q[30]_i_17_n_0\ : STD_LOGIC;
  signal \Q[30]_i_18_n_0\ : STD_LOGIC;
  signal \Q[30]_i_19_n_0\ : STD_LOGIC;
  signal \Q[30]_i_20_n_0\ : STD_LOGIC;
  signal \Q[30]_i_21_n_0\ : STD_LOGIC;
  signal \Q[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[30]_i_4_n_0\ : STD_LOGIC;
  signal \Q[30]_i_5_n_0\ : STD_LOGIC;
  signal \Q[30]_i_6_n_0\ : STD_LOGIC;
  signal \Q[30]_i_9_n_0\ : STD_LOGIC;
  signal \Q[31]_i_19_n_0\ : STD_LOGIC;
  signal \Q[31]_i_20_n_0\ : STD_LOGIC;
  signal \Q[31]_i_21_n_0\ : STD_LOGIC;
  signal \Q[31]_i_24_n_0\ : STD_LOGIC;
  signal \Q[31]_i_26_n_0\ : STD_LOGIC;
  signal \Q[31]_i_27_n_0\ : STD_LOGIC;
  signal \Q[31]_i_29_n_0\ : STD_LOGIC;
  signal \Q[31]_i_30_n_0\ : STD_LOGIC;
  signal \Q[31]_i_35_n_0\ : STD_LOGIC;
  signal \Q[31]_i_39_n_0\ : STD_LOGIC;
  signal \Q[31]_i_40_n_0\ : STD_LOGIC;
  signal \Q[31]_i_41_n_0\ : STD_LOGIC;
  signal \Q[31]_i_42_n_0\ : STD_LOGIC;
  signal \Q[31]_i_6_n_0\ : STD_LOGIC;
  signal \Q[31]_i_7_n_0\ : STD_LOGIC;
  signal \Q[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \Q[4]_i_10_n_0\ : STD_LOGIC;
  signal \Q[4]_i_11_n_0\ : STD_LOGIC;
  signal \Q[4]_i_13_n_0\ : STD_LOGIC;
  signal \Q[4]_i_19_n_0\ : STD_LOGIC;
  signal \Q[4]_i_20_n_0\ : STD_LOGIC;
  signal \Q[4]_i_8_n_0\ : STD_LOGIC;
  signal \Q[4]_i_9_n_0\ : STD_LOGIC;
  signal \Q[5]_i_10_n_0\ : STD_LOGIC;
  signal \Q[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[5]_i_3_n_0\ : STD_LOGIC;
  signal \Q[5]_i_5_n_0\ : STD_LOGIC;
  signal \Q[5]_i_8_n_0\ : STD_LOGIC;
  signal \Q[5]_i_9_n_0\ : STD_LOGIC;
  signal \Q[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[6]_i_4_n_0\ : STD_LOGIC;
  signal \Q[6]_i_5_n_0\ : STD_LOGIC;
  signal \Q[6]_i_6_n_0\ : STD_LOGIC;
  signal \Q[6]_i_7_n_0\ : STD_LOGIC;
  signal \Q[6]_i_8_n_0\ : STD_LOGIC;
  signal \Q[6]_i_9_n_0\ : STD_LOGIC;
  signal \Q[7]_i_10_n_0\ : STD_LOGIC;
  signal \Q[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \Q[7]_i_3_n_0\ : STD_LOGIC;
  signal \Q[7]_i_6_n_0\ : STD_LOGIC;
  signal \Q[7]_i_8_n_0\ : STD_LOGIC;
  signal \Q[7]_i_9_n_0\ : STD_LOGIC;
  signal \Q[8]_i_4_n_0\ : STD_LOGIC;
  signal \Q[8]_i_6_n_0\ : STD_LOGIC;
  signal \Q[8]_i_7_n_0\ : STD_LOGIC;
  signal \Q[9]_i_3_n_0\ : STD_LOGIC;
  signal \Q[9]_i_9_n_0\ : STD_LOGIC;
  signal \^q_reg[0]\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \^q_reg[0]_1\ : STD_LOGIC;
  signal \^q_reg[10]\ : STD_LOGIC;
  signal \^q_reg[10]_0\ : STD_LOGIC;
  signal \^q_reg[11]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg[11]_0\ : STD_LOGIC;
  signal \Q_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \Q_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \Q_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \Q_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \^q_reg[13]\ : STD_LOGIC;
  signal \^q_reg[13]_0\ : STD_LOGIC;
  signal \^q_reg[14]\ : STD_LOGIC;
  signal \Q_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \Q_reg[14]_i_8_n_1\ : STD_LOGIC;
  signal \Q_reg[14]_i_8_n_2\ : STD_LOGIC;
  signal \Q_reg[14]_i_8_n_3\ : STD_LOGIC;
  signal \^q_reg[15]\ : STD_LOGIC;
  signal \^q_reg[15]_0\ : STD_LOGIC;
  signal \^q_reg[15]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg[15]_2\ : STD_LOGIC;
  signal \^q_reg[18]\ : STD_LOGIC;
  signal \^q_reg[19]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \Q_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \Q_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \Q_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \Q_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \^q_reg[1]\ : STD_LOGIC;
  signal \^q_reg[20]\ : STD_LOGIC;
  signal \^q_reg[23]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \Q_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \Q_reg[23]_i_7_n_1\ : STD_LOGIC;
  signal \Q_reg[23]_i_7_n_2\ : STD_LOGIC;
  signal \Q_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal \^q_reg[24]\ : STD_LOGIC;
  signal \^q_reg[27]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q_reg[28]\ : STD_LOGIC;
  signal \^q_reg[28]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[29]\ : STD_LOGIC;
  signal \^q_reg[29]_0\ : STD_LOGIC;
  signal \^q_reg[29]_1\ : STD_LOGIC;
  signal \^q_reg[30]\ : STD_LOGIC;
  signal \Q_reg[31]_i_15_n_0\ : STD_LOGIC;
  signal \Q_reg[31]_i_15_n_1\ : STD_LOGIC;
  signal \Q_reg[31]_i_15_n_2\ : STD_LOGIC;
  signal \Q_reg[31]_i_15_n_3\ : STD_LOGIC;
  signal \Q_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \Q_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \Q_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \Q_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \^q_reg[4]\ : STD_LOGIC;
  signal \Q_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \Q_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \Q_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \Q_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \Q_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \Q_reg[4]_i_6_n_1\ : STD_LOGIC;
  signal \Q_reg[4]_i_6_n_2\ : STD_LOGIC;
  signal \Q_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \^q_reg[6]\ : STD_LOGIC;
  signal \^q_reg[6]_0\ : STD_LOGIC;
  signal \^q_reg[6]_1\ : STD_LOGIC;
  signal \^q_reg[7]\ : STD_LOGIC;
  signal \^q_reg[7]_0\ : STD_LOGIC;
  signal \^q_reg[7]_1\ : STD_LOGIC;
  signal \^q_reg[7]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q_reg[7]_3\ : STD_LOGIC;
  signal \^q_reg[8]\ : STD_LOGIC;
  signal \^q_reg[8]_0\ : STD_LOGIC;
  signal \^q_reg[8]_1\ : STD_LOGIC;
  signal \^q_reg[8]_10\ : STD_LOGIC;
  signal \^q_reg[8]_11\ : STD_LOGIC;
  signal \^q_reg[8]_12\ : STD_LOGIC;
  signal \^q_reg[8]_13\ : STD_LOGIC;
  signal \^q_reg[8]_16\ : STD_LOGIC;
  signal \^q_reg[8]_17\ : STD_LOGIC;
  signal \^q_reg[8]_2\ : STD_LOGIC;
  signal \^q_reg[8]_21\ : STD_LOGIC;
  signal \^q_reg[8]_22\ : STD_LOGIC;
  signal \^q_reg[8]_3\ : STD_LOGIC;
  signal \^q_reg[8]_4\ : STD_LOGIC;
  signal \^q_reg[8]_5\ : STD_LOGIC;
  signal \^q_reg[8]_6\ : STD_LOGIC;
  signal \^q_reg[8]_7\ : STD_LOGIC;
  signal \^q_reg[8]_9\ : STD_LOGIC;
  signal \^q_reg[9]\ : STD_LOGIC;
  signal \^q_reg[9]_1\ : STD_LOGIC;
  signal \^q_reg[9]_2\ : STD_LOGIC;
  signal \^q_reg[9]_4\ : STD_LOGIC;
  signal RBwr_reg_i_1_n_0 : STD_LOGIC;
  signal \^r_au\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^bank_write\ : STD_LOGIC;
  signal \memoryAddress[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \memoryAddress[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \memoryAddress[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^mips_controller_0_mplrst\ : STD_LOGIC;
  signal mplrst_reg_i_1_n_0 : STD_LOGIC;
  signal mplrst_reg_i_2_n_0 : STD_LOGIC;
  signal mplrst_reg_i_3_n_0 : STD_LOGIC;
  signal regDst_reg_i_1_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal srcA_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Q_reg[0]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Q_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ALUR_en_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUsrcA_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUsrcA_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALUsrcA_reg[1]_i_1\ : label is "soft_lutpair86";
  attribute XILINX_LEGACY_PRIM of \ALUsrcB_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUsrcB_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \ALUsrcB_reg[1]_i_1\ : label is "soft_lutpair22";
  attribute XILINX_LEGACY_PRIM of A_en_reg : label is "LD";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_onehot_state[16]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_state[18]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_onehot_state[18]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_onehot_state[21]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_state[22]_i_10\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_onehot_state[22]_i_12\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1\ : label is "soft_lutpair15";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[10]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[11]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[12]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[13]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[14]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[15]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[16]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[17]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[18]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[19]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[20]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[21]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[22]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[8]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[9]\ : label is "mfhi:00000000010000000000000,mflo:00000000001000000000000,clo:00010000000000000000000,icomp:00001000000000000000000,rcomp:00000001000000000000000,compute_mem_addr:00000000000000000001000,instr_decode:00000000000000000000100,exec_m:00000000000010000000000,iSTATE:00000000000000100000000,instr_fetch:00000000000000000000010,mem_read_comp:00000000000000001000000,reset:00000000000000000000001,exec_b:01000000000000000000000,exec_m_init:00000000000001000000000,exec_sh:00000000000000010000000,bcomp:10000000000000000000000,exec_r:00000000100000000000000,mcomp:00000000000100000000000,exec_lui:00000100000000000000000,exec_i:00000010000000000000000,mem_access_store:00000000000000000010000,mem_access_load:00000000000000000100000,jcomp:00100000000000000000000";
  attribute XILINX_LEGACY_PRIM of IRwr_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of IorD_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of MD_en_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of MEMrd_reg : label is "LD";
  attribute SOFT_HLUTNM of MEMrd_reg_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of MEMrd_reg_i_2 : label is "soft_lutpair23";
  attribute XILINX_LEGACY_PRIM of MEMwr_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of MPLR_en_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of \MPL_ALU_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \MPL_ALU_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of PCwr_cond_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of PCwr_reg : label is "LD";
  attribute SOFT_HLUTNM of PCwr_reg_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Q[0]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Q[0]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Q[10]_i_1__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Q[10]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Q[10]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Q[11]_i_1__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Q[11]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Q[11]_i_7\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Q[12]_i_1__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Q[12]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Q[13]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Q[13]_i_5__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Q[14]_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Q[14]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Q[14]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Q[14]_i_7\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Q[15]_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Q[15]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Q[15]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Q[15]_i_7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Q[16]_i_1__3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Q[16]_i_2__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Q[16]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Q[16]_i_6\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Q[17]_i_1__3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Q[17]_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Q[17]_i_6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Q[18]_i_1__3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Q[19]_i_1__3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Q[19]_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Q[19]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Q[1]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Q[20]_i_1__3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Q[20]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Q[20]_i_7\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Q[21]_i_1__3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Q[21]_i_2__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Q[21]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Q[21]_i_7\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Q[22]_i_1__3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Q[22]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Q[22]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Q[22]_i_8\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Q[23]_i_1__3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Q[23]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Q[23]_i_8\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Q[23]_i_9\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Q[24]_i_10\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Q[24]_i_12\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Q[24]_i_1__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Q[24]_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Q[25]_i_11\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Q[25]_i_1__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Q[25]_i_2__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Q[25]_i_8\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Q[26]_i_11\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Q[26]_i_12\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Q[26]_i_14\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Q[26]_i_1__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Q[26]_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Q[26]_i_9\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Q[27]_i_11\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Q[27]_i_1__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Q[27]_i_2__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Q[27]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Q[27]_i_9\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Q[28]_i_12\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Q[28]_i_1__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Q[28]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Q[28]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Q[28]_i_8\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Q[29]_i_13\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Q[29]_i_1__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Q[29]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Q[29]_i_6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Q[29]_i_9\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Q[2]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Q[30]_i_12\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Q[30]_i_13\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Q[30]_i_1__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Q[30]_i_22\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Q[30]_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Q[30]_i_9\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Q[31]_i_14\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Q[31]_i_1__34\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Q[31]_i_27\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Q[31]_i_28\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Q[31]_i_29\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Q[31]_i_2__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Q[31]_i_30\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Q[31]_i_37\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Q[31]_i_38\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Q[31]_i_7\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Q[3]_i_2__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Q[4]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Q[5]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Q[5]_i_2__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Q[5]_i_6\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Q[6]_i_1__3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Q[6]_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Q[7]_i_1__3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Q[7]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Q[8]_i_1__3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Q[8]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Q[9]_i_1__3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Q[9]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Q[9]_i_6\ : label is "soft_lutpair53";
  attribute XILINX_LEGACY_PRIM of RBwr_reg : label is "LD";
  attribute XILINX_LEGACY_PRIM of mem2rb_reg : label is "LD";
  attribute SOFT_HLUTNM of \memoryAddress[10]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \memoryAddress[11]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \memoryAddress[12]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \memoryAddress[13]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \memoryAddress[14]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \memoryAddress[15]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \memoryAddress[16]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \memoryAddress[17]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \memoryAddress[18]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \memoryAddress[19]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \memoryAddress[20]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \memoryAddress[21]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \memoryAddress[22]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \memoryAddress[23]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \memoryAddress[24]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \memoryAddress[25]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \memoryAddress[26]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \memoryAddress[27]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \memoryAddress[28]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \memoryAddress[29]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \memoryAddress[30]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \memoryAddress[31]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \memoryAddress[31]_INST_0_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \memoryAddress[3]_INST_0_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \memoryAddress[4]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \memoryAddress[5]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \memoryAddress[6]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \memoryAddress[7]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \memoryAddress[8]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \memoryAddress[9]_INST_0\ : label is "soft_lutpair75";
  attribute XILINX_LEGACY_PRIM of mplrst_reg : label is "LD";
  attribute SOFT_HLUTNM of mplrst_reg_i_2 : label is "soft_lutpair13";
  attribute XILINX_LEGACY_PRIM of regDst_reg : label is "LD";
  attribute SOFT_HLUTNM of regDst_reg_i_1 : label is "soft_lutpair23";
  attribute XILINX_LEGACY_PRIM of \shift_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \shift_reg[1]\ : label is "LD";
begin
  \ALUsrcB_reg[0]_0\ <= \^alusrcb_reg[0]_0\;
  DI(1 downto 0) <= \^di\(1 downto 0);
  \FSM_onehot_state_reg[10]_0\(1 downto 0) <= \^fsm_onehot_state_reg[10]_0\(1 downto 0);
  \FSM_onehot_state_reg[16]_0\(1 downto 0) <= \^fsm_onehot_state_reg[16]_0\(1 downto 0);
  \FSM_onehot_state_reg[17]_0\(1 downto 0) <= \^fsm_onehot_state_reg[17]_0\(1 downto 0);
  \FSM_onehot_state_reg[1]_0\(27 downto 0) <= \^fsm_onehot_state_reg[1]_0\(27 downto 0);
  \FSM_onehot_state_reg[1]_1\ <= \^fsm_onehot_state_reg[1]_1\;
  \FSM_onehot_state_reg[20]_0\ <= \^fsm_onehot_state_reg[20]_0\;
  \FSM_onehot_state_reg[21]_1\ <= \^fsm_onehot_state_reg[21]_1\;
  \FSM_onehot_state_reg[21]_2\ <= \^fsm_onehot_state_reg[21]_2\;
  \FSM_onehot_state_reg[21]_3\ <= \^fsm_onehot_state_reg[21]_3\;
  \FSM_onehot_state_reg[5]_0\ <= \^fsm_onehot_state_reg[5]_0\;
  \FSM_onehot_state_reg[5]_1\ <= \^fsm_onehot_state_reg[5]_1\;
  \FSM_onehot_state_reg[6]_0\ <= \^fsm_onehot_state_reg[6]_0\;
  \FSM_onehot_state_reg[7]_0\ <= \^fsm_onehot_state_reg[7]_0\;
  \MPL_ALU_reg[1]_0\ <= \^mpl_alu_reg[1]_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  \Q_reg[0]\ <= \^q_reg[0]\;
  \Q_reg[0]_0\ <= \^q_reg[0]_0\;
  \Q_reg[0]_1\ <= \^q_reg[0]_1\;
  \Q_reg[10]\ <= \^q_reg[10]\;
  \Q_reg[10]_0\ <= \^q_reg[10]_0\;
  \Q_reg[11]\(3 downto 0) <= \^q_reg[11]\(3 downto 0);
  \Q_reg[11]_0\ <= \^q_reg[11]_0\;
  \Q_reg[13]\ <= \^q_reg[13]\;
  \Q_reg[13]_0\ <= \^q_reg[13]_0\;
  \Q_reg[14]\ <= \^q_reg[14]\;
  \Q_reg[15]\ <= \^q_reg[15]\;
  \Q_reg[15]_0\ <= \^q_reg[15]_0\;
  \Q_reg[15]_1\(3 downto 0) <= \^q_reg[15]_1\(3 downto 0);
  \Q_reg[15]_2\ <= \^q_reg[15]_2\;
  \Q_reg[18]\ <= \^q_reg[18]\;
  \Q_reg[19]\(2 downto 0) <= \^q_reg[19]\(2 downto 0);
  \Q_reg[1]\ <= \^q_reg[1]\;
  \Q_reg[20]\ <= \^q_reg[20]\;
  \Q_reg[23]\(2 downto 0) <= \^q_reg[23]\(2 downto 0);
  \Q_reg[24]\ <= \^q_reg[24]\;
  \Q_reg[27]\(2 downto 0) <= \^q_reg[27]\(2 downto 0);
  \Q_reg[28]\ <= \^q_reg[28]\;
  \Q_reg[28]_0\(0) <= \^q_reg[28]_0\(0);
  \Q_reg[29]\ <= \^q_reg[29]\;
  \Q_reg[29]_0\ <= \^q_reg[29]_0\;
  \Q_reg[29]_1\ <= \^q_reg[29]_1\;
  \Q_reg[30]\ <= \^q_reg[30]\;
  \Q_reg[4]\ <= \^q_reg[4]\;
  \Q_reg[6]\ <= \^q_reg[6]\;
  \Q_reg[6]_0\ <= \^q_reg[6]_0\;
  \Q_reg[6]_1\ <= \^q_reg[6]_1\;
  \Q_reg[7]\ <= \^q_reg[7]\;
  \Q_reg[7]_0\ <= \^q_reg[7]_0\;
  \Q_reg[7]_1\ <= \^q_reg[7]_1\;
  \Q_reg[7]_2\(2 downto 0) <= \^q_reg[7]_2\(2 downto 0);
  \Q_reg[7]_3\ <= \^q_reg[7]_3\;
  \Q_reg[8]\ <= \^q_reg[8]\;
  \Q_reg[8]_0\ <= \^q_reg[8]_0\;
  \Q_reg[8]_1\ <= \^q_reg[8]_1\;
  \Q_reg[8]_10\ <= \^q_reg[8]_10\;
  \Q_reg[8]_11\ <= \^q_reg[8]_11\;
  \Q_reg[8]_12\ <= \^q_reg[8]_12\;
  \Q_reg[8]_13\ <= \^q_reg[8]_13\;
  \Q_reg[8]_16\ <= \^q_reg[8]_16\;
  \Q_reg[8]_17\ <= \^q_reg[8]_17\;
  \Q_reg[8]_2\ <= \^q_reg[8]_2\;
  \Q_reg[8]_21\ <= \^q_reg[8]_21\;
  \Q_reg[8]_22\ <= \^q_reg[8]_22\;
  \Q_reg[8]_3\ <= \^q_reg[8]_3\;
  \Q_reg[8]_4\ <= \^q_reg[8]_4\;
  \Q_reg[8]_5\ <= \^q_reg[8]_5\;
  \Q_reg[8]_6\ <= \^q_reg[8]_6\;
  \Q_reg[8]_7\ <= \^q_reg[8]_7\;
  \Q_reg[8]_9\ <= \^q_reg[8]_9\;
  \Q_reg[9]\ <= \^q_reg[9]\;
  \Q_reg[9]_1\ <= \^q_reg[9]_1\;
  \Q_reg[9]_2\ <= \^q_reg[9]_2\;
  \Q_reg[9]_4\ <= \^q_reg[9]_4\;
  RBwr_reg_0(0) <= \^bank_write\;
  R_AU(31 downto 0) <= \^r_au\(31 downto 0);
  bank_write <= \^bank_write\;
  mips_controller_0_mplrst <= \^mips_controller_0_mplrst\;
ALUR_en_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ALUR_en_reg_i_1_n_0,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \FSM_onehot_state_reg[21]_0\(0)
    );
ALUR_en_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[21]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[16]\,
      I3 => \FSM_onehot_state_reg_n_0_[17]\,
      I4 => \FSM_onehot_state_reg_n_0_[7]\,
      I5 => \FSM_onehot_state_reg_n_0_[14]\,
      O => ALUR_en_reg_i_1_n_0
    );
\ALUsrcA_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \ALUsrcA_reg[0]_i_1_n_0\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => sel(0)
    );
\ALUsrcA_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ALUsrcA_reg[0]_i_2_n_0\,
      I1 => \FSM_onehot_state[15]_i_2_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[16]\,
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \^q\(2),
      O => \ALUsrcA_reg[0]_i_1_n_0\
    );
\ALUsrcA_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[20]\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_state_reg_n_0_[10]\,
      O => \ALUsrcA_reg[0]_i_2_n_0\
    );
\ALUsrcA_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \ALUsrcA_reg[1]_i_1_n_0\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => sel(1)
    );
\ALUsrcA_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[17]\,
      I1 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \ALUsrcA_reg[1]_i_1_n_0\
    );
\ALUsrcB_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \ALUsrcB_reg[0]_i_1_n_0\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \^fsm_onehot_state_reg[16]_0\(0)
    );
\ALUsrcB_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \FSM_onehot_state_reg_n_0_[21]\,
      O => \ALUsrcB_reg[0]_i_1_n_0\
    );
\ALUsrcB_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \ALUsrcB_reg[1]_i_1_n_0\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \^fsm_onehot_state_reg[16]_0\(1)
    );
\ALUsrcB_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[16]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[21]\,
      O => \ALUsrcB_reg[1]_i_1_n_0\
    );
A_en_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \^q\(2),
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \FSM_onehot_state_reg[2]_0\(0)
    );
\FSM_onehot_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A8A000000000"
    )
        port map (
      I0 => \FSM_onehot_state[22]_i_9_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => \FSM_onehot_state_reg_n_0_[9]\,
      I3 => shft,
      I4 => \^q\(0),
      I5 => \FSM_onehot_state[22]_i_10_n_0\,
      O => \FSM_onehot_state[10]_i_1_n_0\
    );
\FSM_onehot_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \FSM_onehot_state[22]_i_9_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => \FSM_onehot_state_reg_n_0_[9]\,
      I3 => shft,
      I4 => \^q\(0),
      I5 => \FSM_onehot_state[22]_i_10_n_0\,
      O => \FSM_onehot_state[11]_i_1_n_0\
    );
\FSM_onehot_state[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_onehot_state[15]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \^q\(0),
      O => \FSM_onehot_state[15]_i_1_n_0\
    );
\FSM_onehot_state[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[14]\,
      I1 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \FSM_onehot_state[15]_i_2_n_0\
    );
\FSM_onehot_state[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[16]_1\,
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \FSM_onehot_state[16]_i_1_n_0\
    );
\FSM_onehot_state[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \FSM_onehot_state[18]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[14]\,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_state_reg_n_0_[17]\,
      I4 => \FSM_onehot_state_reg_n_0_[16]\,
      O => \FSM_onehot_state[18]_i_1_n_0\
    );
\FSM_onehot_state[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[5]\,
      O => \FSM_onehot_state[18]_i_2_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state_reg_n_0_[21]\,
      I2 => \FSM_onehot_state[22]_i_10_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[9]\,
      I4 => \FSM_onehot_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_state[22]_i_9_n_0\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state_reg[2]_1\
    );
\FSM_onehot_state[22]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[17]\,
      I1 => \FSM_onehot_state_reg_n_0_[16]\,
      O => \FSM_onehot_state[22]_i_10_n_0\
    );
\FSM_onehot_state[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[13]\,
      I1 => \FSM_onehot_state_reg_n_0_[12]\,
      I2 => \FSM_onehot_state_reg_n_0_[19]\,
      I3 => \FSM_onehot_state_reg_n_0_[18]\,
      I4 => \^q\(2),
      I5 => \FSM_onehot_state[22]_i_12_n_0\,
      O => \FSM_onehot_state[22]_i_11_n_0\
    );
\FSM_onehot_state[22]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \FSM_onehot_state[22]_i_12_n_0\
    );
\FSM_onehot_state[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \FSM_onehot_state[22]_i_9_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => \FSM_onehot_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_state_reg_n_0_[21]\,
      I4 => \^q\(0),
      I5 => \FSM_onehot_state[22]_i_10_n_0\,
      O => \FSM_onehot_state[22]_i_2_n_0\
    );
\FSM_onehot_state[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg[0]_0\,
      I1 => \FSM_onehot_state[22]_i_11_n_0\,
      I2 => \ALUsrcA_reg[0]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[21]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_state_reg_n_0_[11]\,
      O => \FSM_onehot_state_reg[21]_4\
    );
\FSM_onehot_state[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_state_reg_n_0_[15]\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[6]\,
      I4 => \FSM_onehot_state[22]_i_10_n_0\,
      I5 => \FSM_onehot_state[15]_i_2_n_0\,
      O => \^fsm_onehot_state_reg[5]_1\
    );
\FSM_onehot_state[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_state_reg_n_0_[14]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => \FSM_onehot_state[22]_i_9_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg[5]_2\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(2),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg[5]_2\,
      O => \FSM_onehot_state[5]_i_1_n_0\
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \^q\(2),
      O => \FSM_onehot_state[6]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      D => '0',
      PRE => rst,
      Q => \^q\(0)
    );
\FSM_onehot_state_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[10]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[10]\
    );
\FSM_onehot_state_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[11]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[11]\
    );
\FSM_onehot_state_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state_reg[21]_5\(3),
      Q => \FSM_onehot_state_reg_n_0_[12]\
    );
\FSM_onehot_state_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state_reg[21]_5\(4),
      Q => \FSM_onehot_state_reg_n_0_[13]\
    );
\FSM_onehot_state_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state_reg[21]_5\(5),
      Q => \FSM_onehot_state_reg_n_0_[14]\
    );
\FSM_onehot_state_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[15]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[15]\
    );
\FSM_onehot_state_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[16]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[16]\
    );
\FSM_onehot_state_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state_reg[21]_5\(6),
      Q => \FSM_onehot_state_reg_n_0_[17]\
    );
\FSM_onehot_state_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[18]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[18]\
    );
\FSM_onehot_state_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state_reg[21]_5\(7),
      Q => \FSM_onehot_state_reg_n_0_[19]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\FSM_onehot_state_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state_reg[21]_5\(8),
      Q => \FSM_onehot_state_reg_n_0_[20]\
    );
\FSM_onehot_state_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state_reg[21]_5\(9),
      Q => \FSM_onehot_state_reg_n_0_[21]\
    );
\FSM_onehot_state_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[22]_i_2_n_0\,
      Q => \^q\(3)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[4]\
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[5]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state[6]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[6]\
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state_reg[21]_5\(0),
      Q => \FSM_onehot_state_reg_n_0_[7]\
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state_reg[21]_5\(1),
      Q => \FSM_onehot_state_reg_n_0_[8]\
    );
\FSM_onehot_state_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state_reg[0]_1\(0),
      CLR => rst,
      D => \FSM_onehot_state_reg[21]_5\(2),
      Q => \FSM_onehot_state_reg_n_0_[9]\
    );
IRwr_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \^q\(1),
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => IR_write
    );
IorD_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => IorD_reg_i_1_n_0,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \^fsm_onehot_state_reg[5]_0\
    );
IorD_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      O => IorD_reg_i_1_n_0
    );
MD_en_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_onehot_state_reg_n_0_[5]\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => E(0)
    );
MEMrd_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => MEMrd_reg_i_1_n_0,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => memoryRead
    );
MEMrd_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => MEMrd_reg_i_1_n_0
    );
MEMrd_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \MPL_ALU_reg[1]_i_1_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[12]\,
      I2 => \FSM_onehot_state_reg_n_0_[13]\,
      O => MEMrd_reg_i_2_n_0
    );
MEMwr_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_onehot_state_reg_n_0_[4]\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => memoryWrite
    );
MPLR_en_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_onehot_state_reg_n_0_[11]\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \FSM_onehot_state_reg[11]_0\(0)
    );
\MPL_ALU_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \MPL_ALU_reg[0]_i_1_n_0\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \^fsm_onehot_state_reg[10]_0\(0)
    );
\MPL_ALU_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[19]\,
      I1 => \FSM_onehot_state_reg_n_0_[12]\,
      O => \MPL_ALU_reg[0]_i_1_n_0\
    );
\MPL_ALU_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \MPL_ALU_reg[1]_i_1_n_0\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \^fsm_onehot_state_reg[10]_0\(1)
    );
\MPL_ALU_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mplrst_reg_i_2_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[10]\,
      I2 => \FSM_onehot_state_reg_n_0_[11]\,
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[9]\,
      I5 => mplrst_reg_i_3_n_0,
      O => \MPL_ALU_reg[1]_i_1_n_0\
    );
PCwr_cond_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \^q\(3),
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => PCwr_cond
    );
PCwr_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => PCwr_reg_i_1_n_0,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => PCwr
    );
PCwr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[20]\,
      O => PCwr_reg_i_1_n_0
    );
\Q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Q[0]_i_2_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(0)
    );
\Q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020003"
    )
        port map (
      I0 => \Q_reg[0]_3\,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[20]\,
      I3 => \Q[0]_i_2_n_0\,
      I4 => \^q\(3),
      O => \Q_reg[31]\(0)
    );
\Q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2202"
    )
        port map (
      I0 => \Q_reg[0]_4\,
      I1 => \Q[0]_i_4_n_0\,
      I2 => \Q[16]_i_3_n_0\,
      I3 => \Q_reg[11]_1\,
      I4 => \^fsm_onehot_state_reg[1]_1\,
      I5 => \Q[0]_i_5_n_0\,
      O => \Q[0]_i_2_n_0\
    );
\Q[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033550FFF33550F"
    )
        port map (
      I0 => \Q_reg[27]_0\(0),
      I1 => \Q_reg[31]_4\(0),
      I2 => \memoryAddress[31]\(0),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(0),
      O => \^q_reg[0]\
    );
\Q[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0A"
    )
        port map (
      I0 => \^r_au\(0),
      I1 => \^fsm_onehot_state_reg[21]_2\,
      I2 => \Q_reg[31]_2\,
      I3 => \Q[0]_i_7_n_0\,
      O => \Q[0]_i_4_n_0\
    );
\Q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551051"
    )
        port map (
      I0 => \Q[0]_i_2_0\,
      I1 => \^q_reg[15]_0\,
      I2 => \^r_au\(31),
      I3 => \^q_reg[15]\,
      I4 => \Q_reg[5]\,
      I5 => \Q[0]_i_9_n_0\,
      O => \Q[0]_i_5_n_0\
    );
\Q[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0FAAAACCCC"
    )
        port map (
      I0 => \^q_reg[1]\,
      I1 => \^q_reg[0]\,
      I2 => \^di\(0),
      I3 => \^di\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[7]\,
      O => \Q_reg[1]_0\
    );
\Q[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Q_reg[17]_0\,
      I1 => \^q_reg[6]\,
      I2 => \^q_reg[0]\,
      I3 => \^q_reg[7]\,
      I4 => \Q_reg[17]_1\,
      O => \Q[0]_i_7_n_0\
    );
\Q[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC0C4080488048"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]_0\,
      I2 => \^q_reg[6]\,
      I3 => \^q_reg[0]\,
      I4 => \Q[0]_i_5_0\,
      I5 => \Q_reg[5]\,
      O => \Q[0]_i_9_n_0\
    );
\Q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(8),
      I1 => \Q_reg[27]_0\(8),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[10]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(10)
    );
\Q[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55554454"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q[10]_i_2__1_n_0\,
      I2 => \Q[10]_i_3_n_0\,
      I3 => \^q_reg[29]_1\,
      I4 => \Q_reg[10]_2\,
      I5 => \Q[10]_i_5_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(8)
    );
\Q[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(7),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[10]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(7)
    );
\Q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \memoryAddress[31]\(10),
      I1 => \Q_reg[27]_0\(10),
      I2 => \Q_reg[31]_4\(10),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(10),
      O => \^q_reg[11]\(2)
    );
\Q[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008BFF8B00"
    )
        port map (
      I0 => \Q[18]_i_6_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[18]_i_7_n_0\,
      I3 => \Q_reg[17]_1\,
      I4 => \Q[10]_i_6_n_0\,
      I5 => \Q_reg[10]_1\,
      O => \Q[10]_i_2__1_n_0\
    );
\Q[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[6]_0\,
      I1 => \Q_reg[17]_1\,
      I2 => \^q_reg[8]_1\,
      O => \Q[10]_i_3_n_0\
    );
\Q[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"506060F050606000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_0\,
      I3 => \^q_reg[10]_0\,
      I4 => \^q_reg[11]\(2),
      I5 => \Q_reg[5]_1\,
      O => \Q[10]_i_5_n_0\
    );
\Q[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[14]_i_10_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[6]_i_7_n_0\,
      O => \Q[10]_i_6_n_0\
    );
\Q[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CBC80B08"
    )
        port map (
      I0 => \Q_reg[27]_0\(10),
      I1 => \^fsm_onehot_state_reg[16]_0\(1),
      I2 => \^fsm_onehot_state_reg[16]_0\(0),
      I3 => \Q_reg[31]_1\(10),
      I4 => \Q_reg[27]_0\(8),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \^q_reg[10]_0\
    );
\Q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(9),
      I1 => \Q_reg[27]_0\(9),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[11]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(11)
    );
\Q[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q_reg[9]\,
      I1 => \^q_reg[7]_0\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[11]_i_11_n_0\
    );
\Q[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Q[8]_i_7_n_0\,
      I1 => \Q[8]_i_6_n_0\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[11]_i_12_n_0\
    );
\Q[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF57F700005404"
    )
        port map (
      I0 => \^q_reg[18]\,
      I1 => \Q[24]_i_16_n_0\,
      I2 => \^fsm_onehot_state_reg[17]_0\(0),
      I3 => \Q_reg[27]_0\(6),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^q_reg[19]\(1),
      O => \Q[11]_i_13_n_0\
    );
\Q[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFB0000A808"
    )
        port map (
      I0 => \^q_reg[19]\(0),
      I1 => \Q[24]_i_16_n_0\,
      I2 => \^fsm_onehot_state_reg[17]_0\(0),
      I3 => \Q_reg[27]_0\(6),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^q_reg[15]_1\(3),
      O => \Q[11]_i_14_n_0\
    );
\Q[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFB0000A808"
    )
        port map (
      I0 => \^q_reg[15]_1\(2),
      I1 => \Q[24]_i_16_n_0\,
      I2 => \^fsm_onehot_state_reg[17]_0\(0),
      I3 => \Q_reg[27]_0\(6),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^q_reg[15]_1\(1),
      O => \Q[11]_i_15_n_0\
    );
\Q[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFB0000A808"
    )
        port map (
      I0 => \^q_reg[15]_1\(0),
      I1 => \Q[24]_i_16_n_0\,
      I2 => \^fsm_onehot_state_reg[17]_0\(0),
      I3 => \Q_reg[27]_0\(6),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^q_reg[11]\(3),
      O => \Q[11]_i_16_n_0\
    );
\Q[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000DDFD"
    )
        port map (
      I0 => \Q_reg[11]_2\,
      I1 => \Q[11]_i_3_n_0\,
      I2 => \Q_reg[27]_2\,
      I3 => \^q_reg[29]_1\,
      I4 => \^fsm_onehot_state_reg[1]_1\,
      I5 => \Q[11]_i_4_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(9)
    );
\Q[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(8),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[11]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(8)
    );
\Q[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \Q_reg[27]_0\(11),
      I1 => \Q_reg[31]_4\(11),
      I2 => \memoryAddress[31]\(11),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(11),
      O => \^q_reg[11]\(3)
    );
\Q[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[27]_i_7_n_0\,
      I1 => \Q_reg[11]_1\,
      O => \Q[11]_i_3_n_0\
    );
\Q[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"506060F050606000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_0\,
      I3 => \^q_reg[11]_0\,
      I4 => \^q_reg[11]\(3),
      I5 => \Q_reg[5]_1\,
      O => \Q[11]_i_4_n_0\
    );
\Q[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q[11]_i_13_n_0\,
      I1 => \Q[11]_i_14_n_0\,
      I2 => \Q_reg[17]_0\,
      I3 => \Q[11]_i_15_n_0\,
      I4 => \^q_reg[7]\,
      I5 => \Q[11]_i_16_n_0\,
      O => \Q_reg[6]_3\
    );
\Q[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[19]_i_8_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[19]_i_9_n_0\,
      O => \Q_reg[8]_18\
    );
\Q[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2C23202"
    )
        port map (
      I0 => \Q_reg[31]_1\(11),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(11),
      I4 => \Q_reg[27]_0\(9),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \^q_reg[11]_0\
    );
\Q[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(10),
      I1 => \Q_reg[27]_0\(10),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[12]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(12)
    );
\Q[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF5D"
    )
        port map (
      I0 => \Q_reg[12]\,
      I1 => \Q[28]_i_5_n_0\,
      I2 => \^q_reg[29]_1\,
      I3 => \Q_reg[12]_0\,
      I4 => \^fsm_onehot_state_reg[1]_1\,
      I5 => \Q[12]_i_4_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(10)
    );
\Q[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(9),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[12]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(9)
    );
\Q[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3E0EF2C23202"
    )
        port map (
      I0 => \memoryAddress[31]\(12),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \Q_reg[27]_0\(12),
      I4 => \Q_reg[31]_1\(12),
      I5 => \Q_reg[31]_4\(12),
      O => \^q_reg[15]_1\(0)
    );
\Q[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6600F00055006600"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q_reg[5]_0\,
      I4 => \Q[12]_i_6_n_0\,
      I5 => \Q[12]_i_7_n_0\,
      O => \Q[12]_i_4_n_0\
    );
\Q[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[16]_i_10_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[12]_i_8_n_0\,
      O => \^q_reg[8]_9\
    );
\Q[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CB0BC808"
    )
        port map (
      I0 => \Q_reg[27]_0\(12),
      I1 => \^fsm_onehot_state_reg[16]_0\(1),
      I2 => \^fsm_onehot_state_reg[16]_0\(0),
      I3 => \Q_reg[27]_0\(10),
      I4 => \Q_reg[31]_1\(12),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \Q[12]_i_6_n_0\
    );
\Q[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \Q_reg[31]_4\(12),
      I1 => \Q_reg[31]_1\(12),
      I2 => \Q_reg[27]_0\(12),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \memoryAddress[31]\(12),
      O => \Q[12]_i_7_n_0\
    );
\Q[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(3),
      I1 => \^q_reg[15]_1\(2),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[15]_1\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[15]_1\(0),
      O => \Q[12]_i_8_n_0\
    );
\Q[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(10),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[13]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(10)
    );
\Q[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBCB3B08F8C8380"
    )
        port map (
      I0 => \Q_reg[31]_1\(13),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \memoryAddress[31]\(13),
      I4 => \Q_reg[31]_4\(13),
      I5 => \Q_reg[27]_0\(13),
      O => \^q_reg[15]_1\(1)
    );
\Q[13]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      O => \Q[13]_i_2__2_n_0\
    );
\Q[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[20]_0\,
      I1 => \Q_reg[31]_6\(13),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_7\(13),
      I5 => \Q_reg[31]_8\(13),
      O => \Q[13]_i_3_n_0\
    );
\Q[13]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[20]\,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      O => \^fsm_onehot_state_reg[20]_0\
    );
\Q[13]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033550FFF33550F"
    )
        port map (
      I0 => \Q_reg[27]_0\(13),
      I1 => \Q_reg[31]_4\(13),
      I2 => \memoryAddress[31]\(13),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(13),
      O => \^q_reg[13]\
    );
\Q[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CB0BC808"
    )
        port map (
      I0 => \Q_reg[27]_0\(13),
      I1 => \^fsm_onehot_state_reg[16]_0\(1),
      I2 => \^fsm_onehot_state_reg[16]_0\(0),
      I3 => \Q_reg[27]_0\(11),
      I4 => \Q_reg[31]_1\(13),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \^q_reg[13]_0\
    );
\Q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(11),
      I1 => \Q_reg[27]_0\(12),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[14]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(14)
    );
\Q[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[19]\(1),
      I1 => \^q_reg[19]\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[15]_1\(3),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[15]_1\(2),
      O => \Q[14]_i_10_n_0\
    );
\Q[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Q[15]_i_10_n_0\,
      I1 => \Q[15]_i_9_n_0\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[14]_i_11_n_0\
    );
\Q[14]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q_reg[13]\,
      I1 => \^q_reg[13]_0\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[14]_i_13_n_0\
    );
\Q[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Q[12]_i_7_n_0\,
      I1 => \Q[12]_i_6_n_0\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[14]_i_14_n_0\
    );
\Q[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55554454"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[14]_0\,
      I2 => \Q[14]_i_3_n_0\,
      I3 => \^q_reg[29]_1\,
      I4 => \Q_reg[14]_1\,
      I5 => \Q[14]_i_6_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(11)
    );
\Q[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(11),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[14]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(11)
    );
\Q[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0CC00AAF0CC"
    )
        port map (
      I0 => \Q_reg[31]_4\(14),
      I1 => \memoryAddress[31]\(14),
      I2 => \Q_reg[27]_0\(14),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(14),
      O => \^q_reg[15]_1\(2)
    );
\Q[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[8]_2\,
      I1 => \Q_reg[17]_1\,
      I2 => \Q[30]_i_13_n_0\,
      O => \Q[14]_i_3_n_0\
    );
\Q[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_2\,
      I1 => \Q_reg[31]_2\,
      O => \^q_reg[29]_1\
    );
\Q[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"506060F050606000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_0\,
      I3 => \^q_reg[14]\,
      I4 => \^q_reg[15]_1\(2),
      I5 => \Q_reg[5]_1\,
      O => \Q[14]_i_6_n_0\
    );
\Q[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \Q[18]_i_7_n_0\,
      I1 => \Q[14]_i_10_n_0\,
      I2 => \Q_reg[17]_0\,
      O => \^q_reg[8]_12\
    );
\Q[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE0EC202"
    )
        port map (
      I0 => \Q_reg[31]_1\(14),
      I1 => \^fsm_onehot_state_reg[16]_0\(1),
      I2 => \^fsm_onehot_state_reg[16]_0\(0),
      I3 => \Q_reg[27]_0\(12),
      I4 => \Q_reg[27]_0\(14),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \^q_reg[14]\
    );
\Q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(12),
      I1 => \Q_reg[27]_0\(13),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[15]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(15)
    );
\Q[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \memoryAddress[31]\(15),
      I1 => \Q_reg[27]_0\(15),
      I2 => \Q_reg[31]_4\(15),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(15),
      O => \Q[15]_i_10_n_0\
    );
\Q[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \^q_reg[18]\,
      I1 => \^q_reg[19]\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[19]\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[15]_1\(3),
      O => \Q[15]_i_11_n_0\
    );
\Q[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000D555"
    )
        port map (
      I0 => \Q_reg[15]_4\,
      I1 => \^fsm_onehot_state_reg[21]_2\,
      I2 => \Q_reg[31]_2\,
      I3 => \Q[15]_i_4_n_0\,
      I4 => \^fsm_onehot_state_reg[1]_1\,
      I5 => \Q[15]_i_5_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(12)
    );
\Q[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(12),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[15]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(12)
    );
\Q[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \Q_reg[31]_1\(15),
      I1 => sel(1),
      I2 => sel(0),
      I3 => \Q_reg[31]_4\(15),
      I4 => \Q_reg[27]_0\(15),
      I5 => \memoryAddress[31]\(15),
      O => \^q_reg[15]_1\(3)
    );
\Q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[23]_0\,
      O => \^fsm_onehot_state_reg[21]_2\
    );
\Q[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \^q_reg[8]_7\,
      I1 => \Q[31]_i_29_n_0\,
      I2 => \Q_reg[17]_1\,
      O => \Q[15]_i_4_n_0\
    );
\Q[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60F0506060005060"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_0\,
      I3 => \Q[15]_i_9_n_0\,
      I4 => \Q[15]_i_10_n_0\,
      I5 => \Q_reg[5]_1\,
      O => \Q[15]_i_5_n_0\
    );
\Q[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \Q[19]_i_9_n_0\,
      I1 => \Q[15]_i_11_n_0\,
      I2 => \Q_reg[17]_0\,
      O => \^q_reg[8]_13\
    );
\Q[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CB0BC808"
    )
        port map (
      I0 => \Q_reg[27]_0\(15),
      I1 => \^fsm_onehot_state_reg[16]_0\(1),
      I2 => \^fsm_onehot_state_reg[16]_0\(0),
      I3 => \Q_reg[27]_0\(13),
      I4 => \Q_reg[31]_1\(15),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \Q[15]_i_9_n_0\
    );
\Q[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(13),
      I1 => \Q_reg[27]_0\(14),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[16]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(16)
    );
\Q[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \^q_reg[19]\(2),
      I1 => \^q_reg[18]\,
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[19]\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[19]\(0),
      O => \Q[16]_i_10_n_0\
    );
\Q[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5540"
    )
        port map (
      I0 => \Q[16]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \Q[16]_i_3_n_0\,
      I3 => \Q[16]_i_4_n_0\,
      I4 => \Q[16]_i_5_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(13)
    );
\Q[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(13),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[16]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(13)
    );
\Q[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \Q_reg[31]_1\(16),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \memoryAddress[31]\(16),
      I4 => \Q_reg[27]_0\(15),
      I5 => \Q_reg[31]_4\(16),
      O => \^q_reg[19]\(0)
    );
\Q[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(16),
      O => \Q[16]_i_2__0_n_0\
    );
\Q[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[8]_16\,
      I1 => \Q_reg[17]_1\,
      I2 => \^q_reg[8]_17\,
      O => \Q[16]_i_3_n_0\
    );
\Q[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE020"
    )
        port map (
      I0 => \Q[24]_i_12_n_0\,
      I1 => \Q_reg[17]_1\,
      I2 => \^fsm_onehot_state_reg[21]_2\,
      I3 => \Q[24]_i_10_n_0\,
      I4 => \Q_reg[16]\,
      I5 => \Q_reg[25]_0\,
      O => \Q[16]_i_4_n_0\
    );
\Q[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60605050F0006060"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_0\,
      I3 => \Q_reg[5]_1\,
      I4 => \Q[16]_i_8_n_0\,
      I5 => \Q[16]_i_9_n_0\,
      O => \Q[16]_i_5_n_0\
    );
\Q[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \Q[20]_i_8_n_0\,
      I1 => \Q[16]_i_10_n_0\,
      I2 => \Q_reg[17]_0\,
      O => \^q_reg[8]_17\
    );
\Q[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \Q_reg[31]_4\(16),
      I1 => \Q_reg[27]_0\(15),
      I2 => \memoryAddress[31]\(16),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(16),
      O => \Q[16]_i_8_n_0\
    );
\Q[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CBC80B08"
    )
        port map (
      I0 => \Q_reg[27]_0\(15),
      I1 => \^fsm_onehot_state_reg[16]_0\(1),
      I2 => \^fsm_onehot_state_reg[16]_0\(0),
      I3 => \Q_reg[31]_1\(16),
      I4 => \Q_reg[27]_0\(14),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \Q[16]_i_9_n_0\
    );
\Q[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(14),
      I1 => \Q_reg[27]_0\(15),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[17]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(17)
    );
\Q[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000011101"
    )
        port map (
      I0 => \Q_reg[17]_0\,
      I1 => \^q_reg[7]\,
      I2 => \^q_reg[1]\,
      I3 => \^q_reg[6]\,
      I4 => \^q_reg[0]\,
      I5 => \Q_reg[17]_1\,
      O => \^q_reg[8]_3\
    );
\Q[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5540"
    )
        port map (
      I0 => \Q[17]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \Q[17]_i_3_n_0\,
      I3 => \Q[17]_i_4_n_0\,
      I4 => \Q_reg[17]_2\,
      O => \^fsm_onehot_state_reg[1]_0\(14)
    );
\Q[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(14),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[17]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(14)
    );
\Q[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \memoryAddress[31]\(17),
      I1 => \Q_reg[27]_0\(15),
      I2 => \Q_reg[31]_4\(17),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(17),
      O => \^q_reg[19]\(1)
    );
\Q[17]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(17),
      O => \Q[17]_i_2__0_n_0\
    );
\Q[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \^q_reg[29]_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \^q_reg[28]\,
      I3 => \Q_reg[17]_1\,
      I4 => \^q_reg[8]_0\,
      O => \Q[17]_i_3_n_0\
    );
\Q[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE020"
    )
        port map (
      I0 => \Q[25]_i_11_n_0\,
      I1 => \Q_reg[17]_1\,
      I2 => \^fsm_onehot_state_reg[21]_2\,
      I3 => \^q_reg[8]_4\,
      I4 => \Q_reg[17]_3\,
      O => \Q[17]_i_4_n_0\
    );
\Q[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \Q[21]_i_9_n_0\,
      I1 => \Q[17]_i_9_n_0\,
      I2 => \Q_reg[17]_0\,
      O => \^q_reg[8]_0\
    );
\Q[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(17),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q_reg[17]\
    );
\Q[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33AA33AA0FFF0F00"
    )
        port map (
      I0 => \^q_reg[19]\(2),
      I1 => \^q_reg[20]\,
      I2 => \^q_reg[18]\,
      I3 => \^q_reg[6]\,
      I4 => \^q_reg[19]\(1),
      I5 => \^q_reg[7]\,
      O => \Q[17]_i_9_n_0\
    );
\Q[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(15),
      I1 => \Q_reg[27]_0\(16),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[18]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(18)
    );
\Q[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5540"
    )
        port map (
      I0 => \Q[18]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \Q[18]_i_3_n_0\,
      I3 => \Q[18]_i_4_n_0\,
      I4 => \Q[18]_i_5_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(15)
    );
\Q[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(15),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[18]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(15)
    );
\Q[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \memoryAddress[31]\(18),
      I1 => \Q_reg[27]_0\(15),
      I2 => \Q_reg[31]_4\(18),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(18),
      O => \^q_reg[18]\
    );
\Q[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(18),
      O => \Q[18]_i_2__0_n_0\
    );
\Q[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008B8B"
    )
        port map (
      I0 => \Q[18]_i_6_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[18]_i_7_n_0\,
      I3 => \^q_reg[8]\,
      I4 => \Q_reg[17]_1\,
      O => \Q[18]_i_3_n_0\
    );
\Q[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE020"
    )
        port map (
      I0 => \Q[26]_i_11_n_0\,
      I1 => \Q_reg[17]_1\,
      I2 => \^fsm_onehot_state_reg[21]_2\,
      I3 => \^q_reg[8]_1\,
      I4 => \Q_reg[18]_0\,
      O => \Q[18]_i_4_n_0\
    );
\Q[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F0556600000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q[18]_i_9_n_0\,
      I4 => \^q_reg[18]\,
      I5 => \Q_reg[5]_0\,
      O => \Q[18]_i_5_n_0\
    );
\Q[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF3F30A0A03F30"
    )
        port map (
      I0 => \^q_reg[27]\(0),
      I1 => \^q_reg[24]\,
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[23]\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[23]\(2),
      O => \Q[18]_i_6_n_0\
    );
\Q[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33AA33AA0FFF0F00"
    )
        port map (
      I0 => \^q_reg[20]\,
      I1 => \^q_reg[23]\(0),
      I2 => \^q_reg[19]\(2),
      I3 => \^q_reg[6]\,
      I4 => \^q_reg[18]\,
      I5 => \^q_reg[7]\,
      O => \Q[18]_i_7_n_0\
    );
\Q[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(18),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q[18]_i_9_n_0\
    );
\Q[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(16),
      I1 => \Q_reg[27]_0\(17),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[19]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(19)
    );
\Q[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(19),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q[19]_i_11_n_0\
    );
\Q[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \Q_reg[31]_1\(18),
      I1 => sel(1),
      I2 => sel(0),
      I3 => \Q_reg[31]_4\(18),
      I4 => \Q_reg[27]_0\(15),
      I5 => \memoryAddress[31]\(18),
      O => srcA_0(18)
    );
\Q[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \^q_reg[18]\,
      I1 => \Q_reg[31]_1\(18),
      I2 => \^alusrcb_reg[0]_0\,
      I3 => \Q_reg[19]_i_6_0\,
      I4 => \^fsm_onehot_state_reg[7]_0\,
      I5 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[19]_i_14_n_0\
    );
\Q[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Q[16]_i_8_n_0\,
      I1 => \Q[16]_i_9_n_0\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[19]_i_16_n_0\
    );
\Q[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCAAACA"
    )
        port map (
      I0 => \^q_reg[29]\,
      I1 => \^q_reg[30]\,
      I2 => \Q[24]_i_16_n_0\,
      I3 => \^fsm_onehot_state_reg[17]_0\(0),
      I4 => \Q_reg[27]_0\(6),
      I5 => \^fsm_onehot_state_reg[17]_0\(1),
      O => \Q[19]_i_17_n_0\
    );
\Q[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005404FFFF57F7"
    )
        port map (
      I0 => \^q_reg[28]_0\(0),
      I1 => \Q[24]_i_16_n_0\,
      I2 => \^fsm_onehot_state_reg[17]_0\(0),
      I3 => \Q_reg[27]_0\(6),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^q_reg[27]\(2),
      O => \Q[19]_i_18_n_0\
    );
\Q[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5540"
    )
        port map (
      I0 => \Q[19]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \^q_reg[9]_2\,
      I3 => \Q[19]_i_4_n_0\,
      I4 => \Q[19]_i_5_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(16)
    );
\Q[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(16),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[19]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(16)
    );
\Q[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \memoryAddress[31]\(19),
      I1 => \Q_reg[27]_0\(15),
      I2 => \Q_reg[31]_4\(19),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(19),
      O => \^q_reg[19]\(2)
    );
\Q[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(19),
      O => \Q[19]_i_2__0_n_0\
    );
\Q[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => \Q[19]_i_7_n_0\,
      I1 => \Q_reg[17]_1\,
      I2 => \Q[19]_i_8_n_0\,
      I3 => \Q_reg[17]_0\,
      I4 => \Q[19]_i_9_n_0\,
      O => \^q_reg[9]_2\
    );
\Q[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE020"
    )
        port map (
      I0 => \Q[27]_i_11_n_0\,
      I1 => \Q_reg[17]_1\,
      I2 => \^fsm_onehot_state_reg[21]_2\,
      I3 => \^q_reg[8]_6\,
      I4 => \Q_reg[19]_0\,
      O => \Q[19]_i_4_n_0\
    );
\Q[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556666F000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q[19]_i_11_n_0\,
      I4 => \^q_reg[19]\(2),
      I5 => \Q_reg[5]_0\,
      O => \Q[19]_i_5_n_0\
    );
\Q[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F301F1F3F301010"
    )
        port map (
      I0 => \Q[23]_i_8_n_0\,
      I1 => \Q_reg[25]\,
      I2 => \Q_reg[17]_0\,
      I3 => \Q[19]_i_17_n_0\,
      I4 => \^q_reg[7]\,
      I5 => \Q[19]_i_18_n_0\,
      O => \Q[19]_i_7_n_0\
    );
\Q[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3030505F505F"
    )
        port map (
      I0 => \^q_reg[27]\(0),
      I1 => \^q_reg[27]\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[23]\(2),
      I4 => \^q_reg[24]\,
      I5 => \^q_reg[6]\,
      O => \Q[19]_i_8_n_0\
    );
\Q[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3030505F505F"
    )
        port map (
      I0 => \^q_reg[23]\(0),
      I1 => \^q_reg[23]\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[19]\(2),
      I4 => \^q_reg[20]\,
      I5 => \^q_reg[6]\,
      O => \Q[19]_i_9_n_0\
    );
\Q[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Q[1]_i_2_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(1)
    );
\Q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020003"
    )
        port map (
      I0 => \Q_reg[1]_2\,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[20]\,
      I3 => \Q[1]_i_2_n_0\,
      I4 => \^q\(3),
      O => \Q_reg[31]\(1)
    );
\Q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1011"
    )
        port map (
      I0 => \Q[1]_i_3_n_0\,
      I1 => \Q_reg[1]_3\,
      I2 => \Q_reg[11]_1\,
      I3 => \Q[17]_i_3_n_0\,
      I4 => \^fsm_onehot_state_reg[1]_1\,
      I5 => \Q[1]_i_5_n_0\,
      O => \Q[1]_i_2_n_0\
    );
\Q[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \Q_reg[31]_4\(1),
      I1 => \memoryAddress[31]\(1),
      I2 => \Q_reg[27]_0\(1),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(1),
      O => \^q_reg[1]\
    );
\Q[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_2\,
      I1 => \^q_reg[8]_3\,
      I2 => \Q_reg[31]_2\,
      I3 => \^r_au\(1),
      O => \Q[1]_i_3_n_0\
    );
\Q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60F0506060005060"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_0\,
      I3 => \^q_reg[7]\,
      I4 => \^q_reg[1]\,
      I5 => \Q_reg[5]_1\,
      O => \Q[1]_i_5_n_0\
    );
\Q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222330322220003"
    )
        port map (
      I0 => \Q[1]_i_7_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \^q_reg[1]\,
      I3 => \^q_reg[6]\,
      I4 => \^q_reg[7]\,
      I5 => \^di\(0),
      O => \Q_reg[8]_8\
    );
\Q[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q_reg[4]\,
      I1 => \^q_reg[6]\,
      I2 => \^di\(1),
      O => \Q[1]_i_7_n_0\
    );
\Q[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => D(2),
      I1 => \Q_reg[27]_0\(18),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[20]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(20)
    );
\Q[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(17),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[20]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(17)
    );
\Q[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \Q_reg[31]_4\(20),
      I1 => \Q_reg[27]_0\(15),
      I2 => \memoryAddress[31]\(20),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(20),
      O => \^q_reg[20]\
    );
\Q[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(20),
      O => \FSM_onehot_state_reg[1]_2\
    );
\Q[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C088C0FFC088C088"
    )
        port map (
      I0 => \Q[28]_i_8_n_0\,
      I1 => \^fsm_onehot_state_reg[21]_2\,
      I2 => \Q[28]_i_12_n_0\,
      I3 => \Q_reg[17]_1\,
      I4 => \^q_reg[6]_1\,
      I5 => \Q_reg[27]_1\,
      O => \Q_reg[9]_0\
    );
\Q[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(20),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q_reg[20]_0\
    );
\Q[20]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q[24]_i_14_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[20]_i_8_n_0\,
      O => \Q_reg[8]_19\
    );
\Q[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305F503F3F5F50"
    )
        port map (
      I0 => \^q_reg[23]\(1),
      I1 => \^q_reg[23]\(2),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[20]\,
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[23]\(0),
      O => \Q[20]_i_8_n_0\
    );
\Q[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(17),
      I1 => \Q_reg[27]_0\(19),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[21]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(21)
    );
\Q[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555540"
    )
        port map (
      I0 => \Q[21]_i_2__0_n_0\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \Q_reg[5]_2\,
      I3 => \Q_reg[21]\,
      I4 => \Q[21]_i_5_n_0\,
      I5 => \Q[21]_i_6_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(17)
    );
\Q[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(18),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[21]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(18)
    );
\Q[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \Q_reg[31]_4\(21),
      I1 => \Q_reg[27]_0\(15),
      I2 => \memoryAddress[31]\(21),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(21),
      O => \^q_reg[23]\(0)
    );
\Q[21]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(21),
      O => \Q[21]_i_2__0_n_0\
    );
\Q[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA00"
    )
        port map (
      I0 => \Q[29]_i_9_n_0\,
      I1 => \^q_reg[8]_5\,
      I2 => \Q_reg[17]_1\,
      I3 => \^fsm_onehot_state_reg[21]_2\,
      O => \Q[21]_i_5_n_0\
    );
\Q[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556666F000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q[21]_i_8_n_0\,
      I4 => \^q_reg[23]\(0),
      I5 => \Q_reg[5]_0\,
      O => \Q[21]_i_6_n_0\
    );
\Q[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[28]\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[21]_i_9_n_0\,
      O => \Q_reg[8]_20\
    );
\Q[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(21),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q[21]_i_8_n_0\
    );
\Q[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0505FCFCF505F"
    )
        port map (
      I0 => \^q_reg[23]\(2),
      I1 => \^q_reg[24]\,
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[23]\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[23]\(1),
      O => \Q[21]_i_9_n_0\
    );
\Q[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(18),
      I1 => \Q_reg[27]_0\(20),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[22]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(22)
    );
\Q[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55545454"
    )
        port map (
      I0 => \Q[22]_i_2__0_n_0\,
      I1 => \Q[22]_i_3_n_0\,
      I2 => \Q_reg[22]_0\,
      I3 => \Q[22]_i_5_n_0\,
      I4 => \^fsm_onehot_state_reg[21]_3\,
      I5 => \Q_reg[22]_1\,
      O => \^fsm_onehot_state_reg[1]_0\(18)
    );
\Q[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(19),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[22]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(19)
    );
\Q[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \memoryAddress[31]\(22),
      I1 => \Q_reg[27]_0\(15),
      I2 => \Q_reg[31]_4\(22),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(22),
      O => \^q_reg[23]\(1)
    );
\Q[22]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(22),
      O => \Q[22]_i_2__0_n_0\
    );
\Q[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \Q[30]_i_9_n_0\,
      I1 => \^fsm_onehot_state_reg[21]_2\,
      I2 => \Q_reg[17]_1\,
      I3 => \Q[30]_i_13_n_0\,
      O => \Q[22]_i_3_n_0\
    );
\Q[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[22]_i_7_n_0\,
      I1 => \Q_reg[17]_1\,
      I2 => \^q_reg[8]_21\,
      O => \Q[22]_i_5_n_0\
    );
\Q[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CD00C800CD05CD"
    )
        port map (
      I0 => \Q_reg[17]_0\,
      I1 => \Q_reg[5]\,
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[15]\,
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[30]\,
      O => \Q[22]_i_7_n_0\
    );
\Q[22]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[26]_i_15_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[18]_i_6_n_0\,
      O => \^q_reg[8]_21\
    );
\Q[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(22),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q_reg[22]\
    );
\Q[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(19),
      I1 => \Q_reg[27]_0\(21),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[23]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(23)
    );
\Q[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(23),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q[23]_i_10_n_0\
    );
\Q[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \Q_reg[31]_1\(20),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \memoryAddress[31]\(20),
      I4 => \Q_reg[27]_0\(15),
      I5 => \Q_reg[31]_4\(20),
      O => srcA_0(20)
    );
\Q[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \^q_reg[20]\,
      I1 => \Q_reg[31]_1\(20),
      I2 => \^alusrcb_reg[0]_0\,
      I3 => \Q_reg[19]_i_6_0\,
      I4 => \^fsm_onehot_state_reg[7]_0\,
      I5 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[23]_i_15_n_0\
    );
\Q[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555510"
    )
        port map (
      I0 => \Q[23]_i_2__0_n_0\,
      I1 => \Q[23]_i_3_n_0\,
      I2 => \^fsm_onehot_state_reg[21]_3\,
      I3 => \Q_reg[23]_1\,
      I4 => \Q[23]_i_5_n_0\,
      I5 => \Q[23]_i_6_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(19)
    );
\Q[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(20),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[23]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(20)
    );
\Q[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \memoryAddress[31]\(23),
      I1 => \Q_reg[27]_0\(15),
      I2 => \Q_reg[31]_4\(23),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(23),
      O => \^q_reg[23]\(2)
    );
\Q[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(23),
      O => \Q[23]_i_2__0_n_0\
    );
\Q[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FBFFFF00FB0000"
    )
        port map (
      I0 => \^q_reg[7]\,
      I1 => \Q[23]_i_8_n_0\,
      I2 => \Q_reg[17]_0\,
      I3 => \Q_reg[25]\,
      I4 => \Q_reg[17]_1\,
      I5 => \^q_reg[8]_22\,
      O => \Q[23]_i_3_n_0\
    );
\Q[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA00"
    )
        port map (
      I0 => \Q[31]_i_27_n_0\,
      I1 => \Q[31]_i_29_n_0\,
      I2 => \Q_reg[17]_1\,
      I3 => \^fsm_onehot_state_reg[21]_2\,
      O => \Q[23]_i_5_n_0\
    );
\Q[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556666F000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q[23]_i_10_n_0\,
      I4 => \^q_reg[23]\(2),
      I5 => \Q_reg[5]_0\,
      O => \Q[23]_i_6_n_0\
    );
\Q[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \^q_reg[15]\,
      I1 => \^fsm_onehot_state_reg[17]_0\(1),
      I2 => \Q_reg[27]_0\(6),
      I3 => \^fsm_onehot_state_reg[17]_0\(0),
      I4 => \Q[24]_i_16_n_0\,
      O => \Q[23]_i_8_n_0\
    );
\Q[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[27]_i_13_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[19]_i_8_n_0\,
      O => \^q_reg[8]_22\
    );
\Q[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(20),
      I1 => \Q_reg[27]_0\(22),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[24]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(24)
    );
\Q[24]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[28]_i_15_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[28]_i_16_n_0\,
      O => \Q[24]_i_10_n_0\
    );
\Q[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03030AFA03F3F"
    )
        port map (
      I0 => \^q_reg[19]\(1),
      I1 => \^q_reg[18]\,
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[19]\(2),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[20]\,
      O => \Q[24]_i_11_n_0\
    );
\Q[24]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[28]_i_17_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[28]_i_14_n_0\,
      O => \Q[24]_i_12_n_0\
    );
\Q[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(24),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q_reg[24]_0\
    );
\Q[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \^q_reg[27]\(2),
      I1 => \^q_reg[27]\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[27]\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[24]\,
      O => \Q[24]_i_14_n_0\
    );
\Q[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \Q_reg[31]_1\(1),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(1),
      O => \Q[24]_i_15_n_0\
    );
\Q[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => \Q_reg[31]_1\(0),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(0),
      O => \Q[24]_i_16_n_0\
    );
\Q[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
        port map (
      I0 => \Q[24]_i_2__0_n_0\,
      I1 => \Q_reg[24]_1\,
      I2 => \Q_reg[27]_1\,
      I3 => \Q[24]_i_4_n_0\,
      I4 => \Q[24]_i_5_n_0\,
      I5 => \Q_reg[24]_2\,
      O => \^fsm_onehot_state_reg[1]_0\(20)
    );
\Q[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(21),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[24]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(21)
    );
\Q[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \Q_reg[31]_4\(24),
      I1 => \Q_reg[27]_0\(15),
      I2 => \memoryAddress[31]\(24),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(24),
      O => \^q_reg[24]\
    );
\Q[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(24),
      O => \Q[24]_i_2__0_n_0\
    );
\Q[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \^q_reg[7]\,
      I1 => \^q_reg[0]\,
      I2 => \^q_reg[6]\,
      I3 => \Q_reg[17]_0\,
      I4 => \Q_reg[17]_1\,
      I5 => \Q[24]_i_10_n_0\,
      O => \Q[24]_i_4_n_0\
    );
\Q[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A822200020"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_2\,
      I1 => \Q_reg[17]_1\,
      I2 => \Q[28]_i_10_n_0\,
      I3 => \Q_reg[17]_0\,
      I4 => \Q[24]_i_11_n_0\,
      I5 => \Q[24]_i_12_n_0\,
      O => \Q[24]_i_5_n_0\
    );
\Q[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[15]_2\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[24]_i_14_n_0\,
      O => \^q_reg[8]_16\
    );
\Q[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Q[24]_i_15_n_0\,
      I1 => \^fsm_onehot_state_reg[17]_0\(0),
      I2 => \Q_reg[27]_0\(7),
      I3 => \^fsm_onehot_state_reg[17]_0\(1),
      O => \^q_reg[7]\
    );
\Q[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Q[24]_i_16_n_0\,
      I1 => \^fsm_onehot_state_reg[17]_0\(0),
      I2 => \Q_reg[27]_0\(6),
      I3 => \^fsm_onehot_state_reg[17]_0\(1),
      O => \^q_reg[6]\
    );
\Q[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(21),
      I1 => \Q_reg[27]_0\(23),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[25]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(25)
    );
\Q[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FCFCF505FC0C0"
    )
        port map (
      I0 => \^q_reg[18]\,
      I1 => \^q_reg[19]\(2),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[20]\,
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[23]\(0),
      O => \Q[25]_i_10_n_0\
    );
\Q[25]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[29]_i_18_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[29]_i_15_n_0\,
      O => \Q[25]_i_11_n_0\
    );
\Q[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(25),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q[25]_i_12_n_0\
    );
\Q[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555554"
    )
        port map (
      I0 => \Q[25]_i_2__0_n_0\,
      I1 => \Q[25]_i_3_n_0\,
      I2 => \Q_reg[25]_0\,
      I3 => \Q_reg[25]_1\,
      I4 => \Q[25]_i_5_n_0\,
      I5 => \Q[25]_i_6_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(21)
    );
\Q[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(22),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[25]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(22)
    );
\Q[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \Q_reg[31]_4\(25),
      I1 => \Q_reg[27]_0\(15),
      I2 => \memoryAddress[31]\(25),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(25),
      O => \^q_reg[27]\(0)
    );
\Q[25]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(25),
      O => \Q[25]_i_2__0_n_0\
    );
\Q[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8B008B00000000"
    )
        port map (
      I0 => \^q_reg[29]_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \^q_reg[28]\,
      I3 => \Q_reg[17]_1\,
      I4 => \Q_reg[25]\,
      I5 => \^fsm_onehot_state_reg[21]_3\,
      O => \Q[25]_i_3_n_0\
    );
\Q[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8200000A820"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_2\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[29]_i_11_n_0\,
      I3 => \Q[25]_i_10_n_0\,
      I4 => \Q_reg[17]_1\,
      I5 => \Q[25]_i_11_n_0\,
      O => \Q[25]_i_5_n_0\
    );
\Q[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556666F000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q[25]_i_12_n_0\,
      I4 => \^q_reg[27]\(0),
      I5 => \Q_reg[5]_0\,
      O => \Q[25]_i_6_n_0\
    );
\Q[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050303F5F5F303F"
    )
        port map (
      I0 => \^q_reg[28]_0\(0),
      I1 => \^q_reg[27]\(2),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[27]\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[27]\(1),
      O => \^q_reg[28]\
    );
\Q[25]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[29]_i_16_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[29]_i_17_n_0\,
      O => \^q_reg[8]_4\
    );
\Q[25]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000047"
    )
        port map (
      I0 => \^q_reg[0]\,
      I1 => \^q_reg[6]\,
      I2 => \^q_reg[1]\,
      I3 => \^q_reg[7]\,
      I4 => \Q_reg[17]_0\,
      O => \^q_reg[0]_0\
    );
\Q[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(22),
      I1 => \Q_reg[27]_0\(24),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[26]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(26)
    );
\Q[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \^q_reg[19]\(2),
      I1 => \^q_reg[20]\,
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[23]\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[23]\(1),
      O => \Q[26]_i_10_n_0\
    );
\Q[26]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[30]_i_21_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[30]_i_17_n_0\,
      O => \Q[26]_i_11_n_0\
    );
\Q[26]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[26]_i_14_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[26]_i_15_n_0\,
      O => \^q_reg[8]\
    );
\Q[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(26),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q[26]_i_13_n_0\
    );
\Q[26]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080B3B"
    )
        port map (
      I0 => \Q_reg[5]\,
      I1 => \^q_reg[7]\,
      I2 => \^q_reg[15]\,
      I3 => \^q_reg[6]\,
      I4 => \^q_reg[30]\,
      O => \Q[26]_i_14_n_0\
    );
\Q[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \^q_reg[29]\,
      I1 => \^q_reg[28]_0\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[27]\(2),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[27]\(1),
      O => \Q[26]_i_15_n_0\
    );
\Q[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55545454"
    )
        port map (
      I0 => \Q[26]_i_2__0_n_0\,
      I1 => \Q_reg[26]\,
      I2 => \Q[26]_i_4_n_0\,
      I3 => \Q_reg[26]_0\,
      I4 => \^fsm_onehot_state_reg[21]_3\,
      I5 => \Q[26]_i_7_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(22)
    );
\Q[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(23),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[26]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(23)
    );
\Q[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \memoryAddress[31]\(26),
      I1 => \Q_reg[27]_0\(15),
      I2 => \Q_reg[31]_4\(26),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(26),
      O => \^q_reg[27]\(1)
    );
\Q[26]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(26),
      O => \Q[26]_i_2__0_n_0\
    );
\Q[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A822200020"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_2\,
      I1 => \Q_reg[17]_1\,
      I2 => \Q[30]_i_11_n_0\,
      I3 => \Q_reg[17]_0\,
      I4 => \Q[26]_i_10_n_0\,
      I5 => \Q[26]_i_11_n_0\,
      O => \Q[26]_i_4_n_0\
    );
\Q[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[23]_0\,
      O => \^fsm_onehot_state_reg[21]_3\
    );
\Q[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556666F000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q[26]_i_13_n_0\,
      I4 => \^q_reg[27]\(1),
      I5 => \Q_reg[5]_0\,
      O => \Q[26]_i_7_n_0\
    );
\Q[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000725572"
    )
        port map (
      I0 => \^q_reg[6]\,
      I1 => \^q_reg[1]\,
      I2 => \^di\(0),
      I3 => \^q_reg[7]\,
      I4 => \^q_reg[0]\,
      I5 => \Q_reg[17]_0\,
      O => \^q_reg[6]_0\
    );
\Q[26]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[30]_i_19_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[30]_i_20_n_0\,
      O => \^q_reg[8]_1\
    );
\Q[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(23),
      I1 => \Q_reg[27]_0\(25),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[27]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(27)
    );
\Q[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \^q_reg[20]\,
      I1 => \^q_reg[23]\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[23]\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[23]\(2),
      O => \Q[27]_i_10_n_0\
    );
\Q[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[31]_i_42_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[31]_i_39_n_0\,
      O => \Q[27]_i_11_n_0\
    );
\Q[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(27),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q[27]_i_12_n_0\
    );
\Q[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CFA0A0C0CFAFAF"
    )
        port map (
      I0 => \^q_reg[29]\,
      I1 => \^q_reg[30]\,
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[28]_0\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[27]\(2),
      O => \Q[27]_i_13_n_0\
    );
\Q[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
        port map (
      I0 => \Q[27]_i_2__0_n_0\,
      I1 => \Q[27]_i_3_n_0\,
      I2 => \Q_reg[27]_1\,
      I3 => \Q_reg[27]_2\,
      I4 => \Q[27]_i_5_n_0\,
      I5 => \Q[27]_i_6_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(23)
    );
\Q[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(24),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[27]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(24)
    );
\Q[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \Q_reg[31]_4\(27),
      I1 => \Q_reg[27]_0\(15),
      I2 => \memoryAddress[31]\(27),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(27),
      O => \^q_reg[27]\(2)
    );
\Q[27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(27),
      O => \Q[27]_i_2__0_n_0\
    );
\Q[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \Q_reg[25]_0\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \Q[27]_i_7_n_0\,
      O => \Q[27]_i_3_n_0\
    );
\Q[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A822200020"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_2\,
      I1 => \Q_reg[17]_1\,
      I2 => \Q[31]_i_26_n_0\,
      I3 => \Q_reg[17]_0\,
      I4 => \Q[27]_i_10_n_0\,
      I5 => \Q[27]_i_11_n_0\,
      O => \Q[27]_i_5_n_0\
    );
\Q[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556666F000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q[27]_i_12_n_0\,
      I4 => \^q_reg[27]\(2),
      I5 => \Q_reg[5]_0\,
      O => \Q[27]_i_6_n_0\
    );
\Q[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F0FF202F"
    )
        port map (
      I0 => \Q[23]_i_8_n_0\,
      I1 => \^q_reg[7]\,
      I2 => \Q_reg[17]_0\,
      I3 => \Q[27]_i_13_n_0\,
      I4 => \Q_reg[25]\,
      I5 => \Q_reg[17]_1\,
      O => \Q[27]_i_7_n_0\
    );
\Q[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFC0C0A0AFCFCF"
    )
        port map (
      I0 => \^q_reg[0]\,
      I1 => \^q_reg[1]\,
      I2 => \^q_reg[7]\,
      I3 => \^di\(0),
      I4 => \^q_reg[6]\,
      I5 => \^di\(1),
      O => \^q_reg[0]_1\
    );
\Q[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[31]_i_40_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[31]_i_41_n_0\,
      O => \^q_reg[8]_6\
    );
\Q[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(24),
      I1 => \memoryAddress[31]\(28),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[28]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(28)
    );
\Q[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \^q_reg[23]\(0),
      I1 => \^q_reg[23]\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[23]\(2),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[24]\,
      O => \Q[28]_i_10_n_0\
    );
\Q[28]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFF"
    )
        port map (
      I0 => \^q_reg[6]\,
      I1 => \^q_reg[0]\,
      I2 => \^q_reg[7]\,
      I3 => \Q_reg[17]_0\,
      I4 => \Q[28]_i_15_n_0\,
      O => \^q_reg[6]_1\
    );
\Q[28]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[28]_i_16_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[28]_i_17_n_0\,
      O => \Q[28]_i_12_n_0\
    );
\Q[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(28),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q[28]_i_13_n_0\
    );
\Q[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(1),
      I1 => \^q_reg[15]_1\(2),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[15]_1\(3),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[19]\(0),
      O => \Q[28]_i_14_n_0\
    );
\Q[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333AAAAFF000F0F"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^q_reg[1]\,
      I2 => \^q_reg[4]\,
      I3 => \^di\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[7]\,
      O => \Q[28]_i_15_n_0\
    );
\Q[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[7]_2\(0),
      I1 => \^q_reg[7]_2\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[7]_2\(2),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[11]\(0),
      O => \Q[28]_i_16_n_0\
    );
\Q[28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[11]\(1),
      I1 => \^q_reg[11]\(2),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[11]\(3),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[15]_1\(0),
      O => \Q[28]_i_17_n_0\
    );
\Q[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55545454"
    )
        port map (
      I0 => \Q[28]_i_2__0_n_0\,
      I1 => \Q_reg[28]_1\,
      I2 => \Q[28]_i_4_n_0\,
      I3 => \Q_reg[27]_1\,
      I4 => \Q[28]_i_5_n_0\,
      I5 => \Q[28]_i_6_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(24)
    );
\Q[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(25),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[28]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(25)
    );
\Q[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \memoryAddress[31]\(28),
      I1 => \Q_reg[27]_0\(15),
      I2 => \Q_reg[31]_4\(28),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(28),
      O => \^q_reg[28]_0\(0)
    );
\Q[28]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(28),
      O => \Q[28]_i_2__0_n_0\
    );
\Q[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C8080808C80"
    )
        port map (
      I0 => \Q[28]_i_8_n_0\,
      I1 => \^fsm_onehot_state_reg[21]_2\,
      I2 => \Q_reg[17]_1\,
      I3 => \Q[28]_i_9_n_0\,
      I4 => \Q_reg[17]_0\,
      I5 => \Q[28]_i_10_n_0\,
      O => \Q[28]_i_4_n_0\
    );
\Q[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \^q_reg[6]_1\,
      I1 => \Q[28]_i_12_n_0\,
      I2 => \Q_reg[17]_1\,
      O => \Q[28]_i_5_n_0\
    );
\Q[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556666F000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q[28]_i_13_n_0\,
      I4 => \^q_reg[28]_0\(0),
      I5 => \Q_reg[5]_0\,
      O => \Q[28]_i_6_n_0\
    );
\Q[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3F3F505F3030"
    )
        port map (
      I0 => \^q_reg[15]\,
      I1 => \^q_reg[30]\,
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[29]\,
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[28]_0\(0),
      O => \^q_reg[15]_2\
    );
\Q[28]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[28]_i_14_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[24]_i_11_n_0\,
      O => \Q[28]_i_8_n_0\
    );
\Q[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \^q_reg[27]\(1),
      I1 => \^q_reg[27]\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[28]_0\(0),
      I4 => \^q_reg[27]\(2),
      I5 => \^q_reg[6]\,
      O => \Q[28]_i_9_n_0\
    );
\Q[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(25),
      I1 => \memoryAddress[31]\(29),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[29]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(29)
    );
\Q[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AA33AA33"
    )
        port map (
      I0 => \^q_reg[28]_0\(0),
      I1 => \^q_reg[29]\,
      I2 => \^q_reg[27]\(1),
      I3 => \^q_reg[6]\,
      I4 => \^q_reg[27]\(2),
      I5 => \^q_reg[7]\,
      O => \Q[29]_i_10_n_0\
    );
\Q[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0AFCFCFC0C0"
    )
        port map (
      I0 => \^q_reg[23]\(1),
      I1 => \^q_reg[23]\(2),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[24]\,
      I4 => \^q_reg[27]\(0),
      I5 => \^q_reg[6]\,
      O => \Q[29]_i_11_n_0\
    );
\Q[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151FFFF01510000"
    )
        port map (
      I0 => \^q_reg[7]\,
      I1 => \^q_reg[1]\,
      I2 => \^q_reg[6]\,
      I3 => \^q_reg[0]\,
      I4 => \Q_reg[17]_0\,
      I5 => \Q[29]_i_16_n_0\,
      O => \^q_reg[7]_1\
    );
\Q[29]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[29]_i_17_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[29]_i_18_n_0\,
      O => \^q_reg[8]_5\
    );
\Q[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(29),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q[29]_i_14_n_0\
    );
\Q[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(2),
      I1 => \^q_reg[15]_1\(3),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[19]\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[19]\(1),
      O => \Q[29]_i_15_n_0\
    );
\Q[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACC0FFF0F00"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^di\(1),
      I2 => \^q_reg[4]\,
      I3 => \^q_reg[6]\,
      I4 => \^q_reg[7]_2\(0),
      I5 => \^q_reg[7]\,
      O => \Q[29]_i_16_n_0\
    );
\Q[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[7]_2\(1),
      I1 => \^q_reg[7]_2\(2),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[11]\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[11]\(1),
      O => \Q[29]_i_17_n_0\
    );
\Q[29]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[11]\(2),
      I1 => \^q_reg[11]\(3),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[15]_1\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[15]_1\(1),
      O => \Q[29]_i_18_n_0\
    );
\Q[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55545454"
    )
        port map (
      I0 => \Q[29]_i_2__0_n_0\,
      I1 => \Q_reg[29]_2\,
      I2 => \Q[29]_i_4_n_0\,
      I3 => \Q_reg[27]_1\,
      I4 => \^q_reg[9]_1\,
      I5 => \Q[29]_i_7_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(25)
    );
\Q[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(26),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[29]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(26)
    );
\Q[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \memoryAddress[31]\(29),
      I1 => \Q_reg[27]_0\(15),
      I2 => \Q_reg[31]_4\(29),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(29),
      O => \^q_reg[29]\
    );
\Q[29]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(29),
      O => \Q[29]_i_2__0_n_0\
    );
\Q[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C8080808C80"
    )
        port map (
      I0 => \Q[29]_i_9_n_0\,
      I1 => \^fsm_onehot_state_reg[21]_2\,
      I2 => \Q_reg[17]_1\,
      I3 => \Q[29]_i_10_n_0\,
      I4 => \Q_reg[17]_0\,
      I5 => \Q[29]_i_11_n_0\,
      O => \Q[29]_i_4_n_0\
    );
\Q[29]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[7]_1\,
      I1 => \Q_reg[17]_1\,
      I2 => \^q_reg[8]_5\,
      O => \^q_reg[9]_1\
    );
\Q[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60506050F0600060"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_0\,
      I3 => \^q_reg[29]\,
      I4 => \Q_reg[5]_1\,
      I5 => \Q[29]_i_14_n_0\,
      O => \Q[29]_i_7_n_0\
    );
\Q[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033330F0F5555"
    )
        port map (
      I0 => \^q_reg[29]\,
      I1 => \^q_reg[30]\,
      I2 => \^q_reg[15]\,
      I3 => \Q_reg[5]\,
      I4 => \^q_reg[7]\,
      I5 => \^q_reg[6]\,
      O => \^q_reg[29]_0\
    );
\Q[29]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[29]_i_15_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[25]_i_10_n_0\,
      O => \Q[29]_i_9_n_0\
    );
\Q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030B0800000B08"
    )
        port map (
      I0 => \Q_reg[2]_0\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_state_reg_n_0_[8]\,
      I3 => \^fsm_onehot_state_reg[1]_0\(2),
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \Q_reg[27]_0\(0),
      O => \Q_reg[31]\(2)
    );
\Q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
        port map (
      I0 => \Q[2]_i_2__0_n_0\,
      I1 => \Q_reg[2]_1\,
      I2 => \Q[18]_i_3_n_0\,
      I3 => \Q_reg[7]_4\,
      I4 => \Q[2]_i_4_n_0\,
      I5 => \Q_reg[2]_2\,
      O => \^fsm_onehot_state_reg[1]_0\(2)
    );
\Q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \Q_reg[31]_4\(2),
      I1 => \memoryAddress[31]\(2),
      I2 => \Q_reg[31]_1\(2),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[27]_0\(2),
      O => \^di\(0)
    );
\Q[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(2),
      O => \Q[2]_i_2__0_n_0\
    );
\Q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \Q[6]_i_6_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[2]_i_6_n_0\,
      I3 => \^fsm_onehot_state_reg[21]_3\,
      I4 => \Q_reg[17]_1\,
      I5 => \Q[10]_i_6_n_0\,
      O => \Q[2]_i_4_n_0\
    );
\Q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A03F303F30"
    )
        port map (
      I0 => \^q_reg[7]_2\(0),
      I1 => \^q_reg[4]\,
      I2 => \^q_reg[7]\,
      I3 => \^di\(0),
      I4 => \^di\(1),
      I5 => \^q_reg[6]\,
      O => \Q[2]_i_6_n_0\
    );
\Q[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(26),
      I1 => \memoryAddress[31]\(30),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[30]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(30)
    );
\Q[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AFAFA0CFC0CFC"
    )
        port map (
      I0 => \^q_reg[29]\,
      I1 => \^q_reg[30]\,
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[28]_0\(0),
      I4 => \^q_reg[27]\(2),
      I5 => \^q_reg[6]\,
      O => \Q[30]_i_10_n_0\
    );
\Q[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA3333FF00F0F0"
    )
        port map (
      I0 => \^q_reg[23]\(2),
      I1 => \^q_reg[24]\,
      I2 => \^q_reg[27]\(1),
      I3 => \^q_reg[27]\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[7]\,
      O => \Q[30]_i_11_n_0\
    );
\Q[30]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[30]_i_18_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[30]_i_19_n_0\,
      O => \^q_reg[8]_2\
    );
\Q[30]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[30]_i_20_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[30]_i_21_n_0\,
      O => \Q[30]_i_13_n_0\
    );
\Q[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F202"
    )
        port map (
      I0 => \Q_reg[31]_1\(30),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(15),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \Q[30]_i_16_n_0\
    );
\Q[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \^q_reg[15]_1\(3),
      I1 => \^q_reg[19]\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[19]\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[18]\,
      O => \Q[30]_i_17_n_0\
    );
\Q[30]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00337474"
    )
        port map (
      I0 => \^q_reg[0]\,
      I1 => \^q_reg[7]\,
      I2 => \^di\(0),
      I3 => \^q_reg[1]\,
      I4 => \^q_reg[6]\,
      O => \Q[30]_i_18_n_0\
    );
\Q[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC05F5FCFC05050"
    )
        port map (
      I0 => \^q_reg[4]\,
      I1 => \^di\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[7]_2\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[7]_2\(1),
      O => \Q[30]_i_19_n_0\
    );
\Q[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => \Q[30]_i_2__0_n_0\,
      I1 => \Q_reg[25]_0\,
      I2 => \Q[30]_i_4_n_0\,
      I3 => \Q[30]_i_5_n_0\,
      I4 => \Q[30]_i_6_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(26)
    );
\Q[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(27),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[30]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(27)
    );
\Q[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => \Q_reg[31]_4\(30),
      I1 => \Q_reg[27]_0\(15),
      I2 => \memoryAddress[31]\(30),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(30),
      O => \^q_reg[30]\
    );
\Q[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[7]_2\(2),
      I1 => \^q_reg[11]\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[11]\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[11]\(2),
      O => \Q[30]_i_20_n_0\
    );
\Q[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[11]\(3),
      I1 => \^q_reg[15]_1\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[15]_1\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[15]_1\(2),
      O => \Q[30]_i_21_n_0\
    );
\Q[30]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^q_reg[15]\,
      I1 => \^q_reg[6]\,
      I2 => \^q_reg[30]\,
      O => \Q_reg[15]_3\
    );
\Q[30]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(30),
      O => \Q[30]_i_2__0_n_0\
    );
\Q[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888CC000C0C"
    )
        port map (
      I0 => \Q[30]_i_9_n_0\,
      I1 => \^fsm_onehot_state_reg[21]_2\,
      I2 => \Q[30]_i_10_n_0\,
      I3 => \Q[30]_i_11_n_0\,
      I4 => \Q_reg[17]_0\,
      I5 => \Q_reg[17]_1\,
      O => \Q[30]_i_4_n_0\
    );
\Q[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \^q_reg[8]_2\,
      I1 => \Q_reg[17]_1\,
      I2 => \Q[30]_i_13_n_0\,
      I3 => \Q_reg[27]_1\,
      I4 => \^fsm_onehot_state_reg[21]_3\,
      I5 => \Q_reg[30]_0\,
      O => \Q[30]_i_5_n_0\
    );
\Q[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F0556600000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q[30]_i_16_n_0\,
      I4 => \^q_reg[30]\,
      I5 => \Q_reg[5]_0\,
      O => \Q[30]_i_6_n_0\
    );
\Q[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[30]_i_17_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[26]_i_10_n_0\,
      O => \Q[30]_i_9_n_0\
    );
\Q[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAABAA"
    )
        port map (
      I0 => \Q_reg[31]_3\,
      I1 => \^fsm_onehot_state_reg[1]_1\,
      I2 => \Q_reg[31]_2\,
      I3 => \^r_au\(31),
      I4 => \Q[31]_i_6_n_0\,
      I5 => \Q[31]_i_7_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(27)
    );
\Q[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \Q[0]_i_5_0\,
      I1 => \FSM_onehot_state_reg_n_0_[21]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \^q\(1),
      O => \^fsm_onehot_state_reg[21]_1\
    );
\Q[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008B88"
    )
        port map (
      I0 => \Q_reg[27]_0\(15),
      I1 => \^fsm_onehot_state_reg[16]_0\(1),
      I2 => \^fsm_onehot_state_reg[16]_0\(0),
      I3 => \Q_reg[31]_1\(31),
      I4 => \^fsm_onehot_state_reg[17]_0\(1),
      I5 => \^fsm_onehot_state_reg[17]_0\(0),
      O => \^q_reg[15]_0\
    );
\Q[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_state_reg_n_0_[21]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \^q\(1),
      O => \FSM_onehot_state_reg[22]_0\
    );
\Q[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF83B38CBC80B08"
    )
        port map (
      I0 => \Q_reg[31]_4\(31),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \memoryAddress[31]\(31),
      I4 => \Q_reg[31]_1\(31),
      I5 => \Q_reg[27]_0\(15),
      O => srcA_0(31)
    );
\Q[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \Q_reg[31]_1\(30),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \memoryAddress[31]\(30),
      I4 => \Q_reg[27]_0\(15),
      I5 => \Q_reg[31]_4\(30),
      O => srcA_0(30)
    );
\Q[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \Q_reg[31]_1\(29),
      I1 => sel(1),
      I2 => sel(0),
      I3 => \Q_reg[31]_4\(29),
      I4 => \Q_reg[27]_0\(15),
      I5 => \memoryAddress[31]\(29),
      O => srcA_0(29)
    );
\Q[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA656655559A99"
    )
        port map (
      I0 => \^q_reg[15]\,
      I1 => \Q_reg[19]_i_6_0\,
      I2 => \^alusrcb_reg[0]_0\,
      I3 => \Q_reg[31]_1\(31),
      I4 => \^fsm_onehot_state_reg[7]_0\,
      I5 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[31]_i_19_n_0\
    );
\Q[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => PCwr,
      I1 => \Q_reg[0]_5\,
      I2 => \Q_reg[0]_6\,
      I3 => \Q_reg[0]_7\,
      I4 => \Q_reg[0]_8\,
      I5 => PCwr_cond,
      O => \FSM_onehot_state_reg[22]_1\(0)
    );
\Q[31]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40454040"
    )
        port map (
      I0 => shft,
      I1 => \Q_reg[27]_0\(15),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \^fsm_onehot_state_reg[16]_0\(0),
      I4 => \Q_reg[31]_1\(31),
      O => \state_reg[0]\(0)
    );
\Q[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(27),
      I1 => \memoryAddress[31]\(31),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[31]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(31)
    );
\Q[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \^q_reg[30]\,
      I1 => \Q_reg[31]_1\(30),
      I2 => \^alusrcb_reg[0]_0\,
      I3 => \Q_reg[19]_i_6_0\,
      I4 => \^fsm_onehot_state_reg[7]_0\,
      I5 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[31]_i_20_n_0\
    );
\Q[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \^q_reg[29]\,
      I1 => \Q_reg[31]_1\(29),
      I2 => \^alusrcb_reg[0]_0\,
      I3 => \Q_reg[19]_i_6_0\,
      I4 => \^fsm_onehot_state_reg[7]_0\,
      I5 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[31]_i_21_n_0\
    );
\Q[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \^q_reg[28]_0\(0),
      I1 => \^q_reg[29]\,
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[30]\,
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[15]\,
      O => \Q[31]_i_24_n_0\
    );
\Q[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \^q_reg[24]\,
      I1 => \^q_reg[27]\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[27]\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[27]\(2),
      O => \Q[31]_i_26_n_0\
    );
\Q[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[31]_i_39_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[27]_i_10_n_0\,
      O => \Q[31]_i_27_n_0\
    );
\Q[31]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^q_reg[0]_1\,
      I1 => \Q[31]_i_40_n_0\,
      I2 => \Q_reg[17]_0\,
      O => \^q_reg[8]_7\
    );
\Q[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[31]_i_41_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[31]_i_42_n_0\,
      O => \Q[31]_i_29_n_0\
    );
\Q[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => \Q_reg[27]_0\(15),
      I1 => \Q_reg[31]_1\(31),
      I2 => \memoryAddress[31]\(31),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_4\(31),
      O => \^q_reg[15]\
    );
\Q[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(28),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[31]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(28)
    );
\Q[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[21]\,
      I3 => \^q\(3),
      I4 => \Q_reg[31]_5\,
      O => \^fsm_onehot_state_reg[1]_1\
    );
\Q[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^q_reg[9]_4\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      I3 => \Q_reg[25]\,
      O => \Q[31]_i_30_n_0\
    );
\Q[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \Q_reg[31]_1\(24),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \memoryAddress[31]\(24),
      I4 => \Q_reg[27]_0\(15),
      I5 => \Q_reg[31]_4\(24),
      O => srcA_0(24)
    );
\Q[31]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55A65555AA59"
    )
        port map (
      I0 => \^q_reg[24]\,
      I1 => \Q_reg[31]_1\(24),
      I2 => \^alusrcb_reg[0]_0\,
      I3 => \Q_reg[19]_i_6_0\,
      I4 => \^fsm_onehot_state_reg[7]_0\,
      I5 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[31]_i_35_n_0\
    );
\Q[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[16]_0\(1),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      O => \^alusrcb_reg[0]_0\
    );
\Q[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[17]_0\(0),
      I1 => \^fsm_onehot_state_reg[17]_0\(1),
      O => \^fsm_onehot_state_reg[7]_0\
    );
\Q[31]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \^q_reg[19]\(0),
      I1 => \^q_reg[19]\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[18]\,
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[19]\(2),
      O => \Q[31]_i_39_n_0\
    );
\Q[31]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \^q_reg[4]\,
      I1 => \^q_reg[7]_2\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[7]_2\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[7]_2\(2),
      O => \Q[31]_i_40_n_0\
    );
\Q[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[11]\(0),
      I1 => \^q_reg[11]\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[11]\(2),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[11]\(3),
      O => \Q[31]_i_41_n_0\
    );
\Q[31]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(0),
      I1 => \^q_reg[15]_1\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[15]_1\(2),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[15]_1\(3),
      O => \Q[31]_i_42_n_0\
    );
\Q[31]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Q_reg[17]_1\,
      I1 => \^q_reg[7]\,
      I2 => \^q_reg[6]\,
      I3 => \^q_reg[15]\,
      I4 => \Q_reg[17]_0\,
      O => \^q_reg[9]_4\
    );
\Q[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A822200020"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_2\,
      I1 => \Q_reg[17]_1\,
      I2 => \Q[31]_i_24_n_0\,
      I3 => \Q_reg[17]_0\,
      I4 => \Q[31]_i_26_n_0\,
      I5 => \Q[31]_i_27_n_0\,
      O => \Q[31]_i_6_n_0\
    );
\Q[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5C00"
    )
        port map (
      I0 => \^q_reg[8]_7\,
      I1 => \Q[31]_i_29_n_0\,
      I2 => \Q_reg[17]_1\,
      I3 => \Q_reg[27]_1\,
      I4 => \Q[31]_i_30_n_0\,
      O => \Q[31]_i_7_n_0\
    );
\Q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45444444"
    )
        port map (
      I0 => \Q[3]_i_2__0_n_0\,
      I1 => \memoryAddress[3]_INST_0_i_1_n_0\,
      I2 => \Q_reg[3]\,
      I3 => \^mpl_alu_reg[1]_0\,
      I4 => \Q_reg[3]_0\,
      I5 => \Q[3]_i_3__0_n_0\,
      O => \Q_reg[31]\(3)
    );
\Q[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \Q_reg[31]_9\(0),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[3]_INST_0_i_1_n_0\,
      I3 => \Q_reg[3]\,
      I4 => \^mpl_alu_reg[1]_0\,
      I5 => \Q_reg[3]_0\,
      O => \Q_reg[31]_0\(0)
    );
\Q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \memoryAddress[31]\(3),
      I1 => \Q_reg[27]_0\(3),
      I2 => \Q_reg[31]_4\(3),
      I3 => sel(0),
      I4 => sel(1),
      I5 => \Q_reg[31]_1\(3),
      O => \^di\(1)
    );
\Q[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[20]\,
      O => \Q[3]_i_2__0_n_0\
    );
\Q[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \Q_reg[27]_0\(1),
      I1 => \FSM_onehot_state_reg_n_0_[20]\,
      I2 => D(0),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \^q\(3),
      O => \Q[3]_i_3__0_n_0\
    );
\Q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \^q_reg[7]_2\(1),
      I1 => \^q_reg[7]_2\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[4]\,
      I4 => \^q_reg[6]\,
      I5 => \^di\(1),
      O => \Q_reg[6]_2\
    );
\Q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030B0800000B08"
    )
        port map (
      I0 => \memoryAddress[4]_INST_0_i_1_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_state_reg_n_0_[8]\,
      I3 => D(1),
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \Q_reg[27]_0\(2),
      O => \Q_reg[31]\(4)
    );
\Q[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Q[5]_i_10_n_0\,
      I1 => \Q[5]_i_9_n_0\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[4]_i_10_n_0\
    );
\Q[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q_reg[4]\,
      I1 => \Q_reg[23]_0\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[4]_i_11_n_0\
    );
\Q[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \^q_reg[7]_2\(2),
      I1 => \^q_reg[7]_2\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[7]_2\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[4]\,
      O => \^q_reg[7]_3\
    );
\Q[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[11]\(3),
      I1 => \^q_reg[11]\(2),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[11]\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[11]\(0),
      O => \Q[4]_i_13_n_0\
    );
\Q[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBC8CB383B080"
    )
        port map (
      I0 => \Q_reg[31]_1\(1),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \Q_reg[27]_0\(1),
      I4 => \memoryAddress[31]\(1),
      I5 => \Q_reg[31]_4\(1),
      O => srcA_0(1)
    );
\Q[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBCB3B08F8C8380"
    )
        port map (
      I0 => \Q_reg[31]_1\(0),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \memoryAddress[31]\(0),
      I4 => \Q_reg[31]_4\(0),
      I5 => \Q_reg[27]_0\(0),
      O => srcA_0(0)
    );
\Q[4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q_reg[1]\,
      I1 => \^q_reg[7]\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[4]_i_19_n_0\
    );
\Q[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg[31]_9\(1),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[4]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(1)
    );
\Q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => \Q_reg[27]_0\(4),
      I1 => \Q_reg[31]_4\(4),
      I2 => \Q_reg[31]_1\(4),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \memoryAddress[31]\(4),
      O => \^q_reg[4]\
    );
\Q[4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q_reg[0]\,
      I1 => \^q_reg[6]\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[4]_i_20_n_0\
    );
\Q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C8080808C80"
    )
        port map (
      I0 => \^q_reg[8]_9\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \Q_reg[17]_1\,
      I3 => \^q_reg[7]_3\,
      I4 => \Q_reg[17]_0\,
      I5 => \Q[4]_i_13_n_0\,
      O => \Q_reg[9]_3\
    );
\Q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE3EF232CE0EC202"
    )
        port map (
      I0 => \memoryAddress[31]\(4),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \Q_reg[31]_1\(4),
      I4 => \Q_reg[31]_4\(4),
      I5 => \Q_reg[27]_0\(4),
      O => srcA_0(4)
    );
\Q[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Q[7]_i_10_n_0\,
      I1 => \Q[7]_i_9_n_0\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[4]_i_8_n_0\
    );
\Q[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Q[6]_i_9_n_0\,
      I1 => \Q[6]_i_8_n_0\,
      I2 => \^fsm_onehot_state_reg[21]_1\,
      O => \Q[4]_i_9_n_0\
    );
\Q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030B0800000B08"
    )
        port map (
      I0 => \memoryAddress[5]_INST_0_i_1_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_state_reg_n_0_[8]\,
      I3 => \^fsm_onehot_state_reg[1]_0\(3),
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \Q_reg[27]_0\(3),
      O => \Q_reg[31]\(5)
    );
\Q[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \Q_reg[31]_4\(5),
      I1 => \memoryAddress[31]\(5),
      I2 => \Q_reg[27]_0\(5),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(5),
      O => \Q[5]_i_10_n_0\
    );
\Q[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55545454"
    )
        port map (
      I0 => \Q[5]_i_2__0_n_0\,
      I1 => \Q[5]_i_3_n_0\,
      I2 => \Q_reg[5]_3\,
      I3 => \Q_reg[5]_2\,
      I4 => \Q_reg[7]_4\,
      I5 => \Q[5]_i_5_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(3)
    );
\Q[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg[31]_9\(2),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[5]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(2)
    );
\Q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBC8CB383B080"
    )
        port map (
      I0 => \Q_reg[31]_1\(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \Q_reg[27]_0\(5),
      I4 => \memoryAddress[31]\(5),
      I5 => \Q_reg[31]_4\(5),
      O => \^q_reg[7]_2\(0)
    );
\Q[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(5),
      O => \Q[5]_i_2__0_n_0\
    );
\Q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888CCC00C00"
    )
        port map (
      I0 => \^q_reg[8]_10\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \Q_reg[17]_0\,
      I3 => \^q_reg[8]_11\,
      I4 => \Q[5]_i_8_n_0\,
      I5 => \Q_reg[17]_1\,
      O => \Q[5]_i_3_n_0\
    );
\Q[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6600F00055006600"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q_reg[5]_0\,
      I4 => \Q[5]_i_9_n_0\,
      I5 => \Q[5]_i_10_n_0\,
      O => \Q[5]_i_5_n_0\
    );
\Q[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[17]_i_9_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[9]_i_9_n_0\,
      O => \^q_reg[8]_10\
    );
\Q[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[11]\(0),
      I1 => \^q_reg[7]_2\(2),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[7]_2\(1),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[7]_2\(0),
      O => \^q_reg[8]_11\
    );
\Q[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(0),
      I1 => \^q_reg[11]\(3),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[11]\(2),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[11]\(1),
      O => \Q[5]_i_8_n_0\
    );
\Q[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE0EC202"
    )
        port map (
      I0 => \Q_reg[31]_1\(5),
      I1 => \^fsm_onehot_state_reg[16]_0\(1),
      I2 => \^fsm_onehot_state_reg[16]_0\(0),
      I3 => \Q_reg[27]_0\(3),
      I4 => \Q_reg[27]_0\(5),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \Q[5]_i_9_n_0\
    );
\Q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(4),
      I1 => \Q_reg[27]_0\(4),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[6]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(6)
    );
\Q[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
        port map (
      I0 => \Q[6]_i_2__0_n_0\,
      I1 => \Q_reg[6]_4\,
      I2 => \Q[22]_i_5_n_0\,
      I3 => \Q_reg[7]_4\,
      I4 => \Q[6]_i_4_n_0\,
      I5 => \Q[6]_i_5_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(4)
    );
\Q[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(3),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[6]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(3)
    );
\Q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBC8CB383B080"
    )
        port map (
      I0 => \Q_reg[31]_1\(6),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \Q_reg[27]_0\(6),
      I4 => \memoryAddress[31]\(6),
      I5 => \Q_reg[31]_4\(6),
      O => \^q_reg[7]_2\(1)
    );
\Q[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(6),
      O => \Q[6]_i_2__0_n_0\
    );
\Q[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888CCC00C00"
    )
        port map (
      I0 => \^q_reg[8]_12\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \Q_reg[17]_0\,
      I3 => \Q[6]_i_6_n_0\,
      I4 => \Q[6]_i_7_n_0\,
      I5 => \Q_reg[17]_1\,
      O => \Q[6]_i_4_n_0\
    );
\Q[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6600F00055006600"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q_reg[5]_0\,
      I4 => \Q[6]_i_8_n_0\,
      I5 => \Q[6]_i_9_n_0\,
      O => \Q[6]_i_5_n_0\
    );
\Q[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[11]\(1),
      I1 => \^q_reg[11]\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[7]_2\(2),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[7]_2\(1),
      O => \Q[6]_i_6_n_0\
    );
\Q[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(1),
      I1 => \^q_reg[15]_1\(0),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[11]\(3),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[11]\(2),
      O => \Q[6]_i_7_n_0\
    );
\Q[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2C23202"
    )
        port map (
      I0 => \Q_reg[31]_1\(6),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(6),
      I4 => \Q_reg[27]_0\(4),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \Q[6]_i_8_n_0\
    );
\Q[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \Q_reg[31]_4\(6),
      I1 => \memoryAddress[31]\(6),
      I2 => \Q_reg[27]_0\(6),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(6),
      O => \Q[6]_i_9_n_0\
    );
\Q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(5),
      I1 => \Q_reg[27]_0\(5),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[7]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(7)
    );
\Q[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \Q_reg[31]_4\(7),
      I1 => \memoryAddress[31]\(7),
      I2 => \Q_reg[31]_1\(7),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[27]_0\(7),
      O => \Q[7]_i_10_n_0\
    );
\Q[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545554"
    )
        port map (
      I0 => \Q[7]_i_2__0_n_0\,
      I1 => \Q[7]_i_3_n_0\,
      I2 => \Q_reg[7]_5\,
      I3 => \Q_reg[7]_4\,
      I4 => \Q[23]_i_3_n_0\,
      I5 => \Q[7]_i_6_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(5)
    );
\Q[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(4),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[7]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(4)
    );
\Q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF2FEC2CE323E020"
    )
        port map (
      I0 => \Q_reg[27]_0\(7),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \Q_reg[31]_1\(7),
      I4 => \memoryAddress[31]\(7),
      I5 => \Q_reg[31]_4\(7),
      O => \^q_reg[7]_2\(2)
    );
\Q[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[31]_2\,
      I2 => \^r_au\(7),
      O => \Q[7]_i_2__0_n_0\
    );
\Q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C8080808C80"
    )
        port map (
      I0 => \^q_reg[8]_13\,
      I1 => \^fsm_onehot_state_reg[21]_3\,
      I2 => \Q_reg[17]_1\,
      I3 => \^q_reg[10]\,
      I4 => \Q_reg[17]_0\,
      I5 => \Q[7]_i_8_n_0\,
      O => \Q[7]_i_3_n_0\
    );
\Q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6600F00055006600"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q_reg[5]_0\,
      I4 => \Q[7]_i_9_n_0\,
      I5 => \Q[7]_i_10_n_0\,
      O => \Q[7]_i_6_n_0\
    );
\Q[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[11]\(2),
      I1 => \^q_reg[11]\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[11]\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[7]_2\(2),
      O => \^q_reg[10]\
    );
\Q[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[15]_1\(2),
      I1 => \^q_reg[15]_1\(1),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[15]_1\(0),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[11]\(3),
      O => \Q[7]_i_8_n_0\
    );
\Q[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B383B080"
    )
        port map (
      I0 => \Q_reg[27]_0\(5),
      I1 => \^fsm_onehot_state_reg[16]_0\(0),
      I2 => \^fsm_onehot_state_reg[16]_0\(1),
      I3 => \Q_reg[27]_0\(7),
      I4 => \Q_reg[31]_1\(7),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \Q[7]_i_9_n_0\
    );
\Q[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(6),
      I1 => \Q_reg[27]_0\(6),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[8]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(8)
    );
\Q[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF5D"
    )
        port map (
      I0 => \Q_reg[8]_23\,
      I1 => \Q[24]_i_4_n_0\,
      I2 => \^q_reg[29]_1\,
      I3 => \Q_reg[8]_24\,
      I4 => \^fsm_onehot_state_reg[1]_1\,
      I5 => \Q[8]_i_4_n_0\,
      O => \^fsm_onehot_state_reg[1]_0\(6)
    );
\Q[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(5),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[8]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(5)
    );
\Q[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBC8CB383B080"
    )
        port map (
      I0 => \Q_reg[31]_1\(8),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \Q_reg[27]_0\(8),
      I4 => \memoryAddress[31]\(8),
      I5 => \Q_reg[31]_4\(8),
      O => \^q_reg[11]\(0)
    );
\Q[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6600F00055006600"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[21]_1\,
      I1 => \Q_reg[5]\,
      I2 => \Q_reg[5]_1\,
      I3 => \Q_reg[5]_0\,
      I4 => \Q[8]_i_6_n_0\,
      I5 => \Q[8]_i_7_n_0\,
      O => \Q[8]_i_4_n_0\
    );
\Q[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[12]_i_8_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[4]_i_13_n_0\,
      O => \Q_reg[8]_14\
    );
\Q[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CB0BC808"
    )
        port map (
      I0 => \Q_reg[27]_0\(8),
      I1 => \^fsm_onehot_state_reg[16]_0\(1),
      I2 => \^fsm_onehot_state_reg[16]_0\(0),
      I3 => \Q_reg[27]_0\(6),
      I4 => \Q_reg[31]_1\(8),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \Q[8]_i_6_n_0\
    );
\Q[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \Q_reg[31]_4\(8),
      I1 => \memoryAddress[31]\(8),
      I2 => \Q_reg[27]_0\(8),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(8),
      O => \Q[8]_i_7_n_0\
    );
\Q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000A000C00FA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\(7),
      I1 => \Q_reg[27]_0\(7),
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => \FSM_onehot_state_reg_n_0_[20]\,
      I5 => \memoryAddress[9]_INST_0_i_1_n_0\,
      O => \Q_reg[31]\(9)
    );
\Q[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55554454"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_1\,
      I1 => \Q_reg[9]_5\,
      I2 => \Q[9]_i_3_n_0\,
      I3 => \^q_reg[29]_1\,
      I4 => \Q_reg[9]_6\,
      I5 => \Q_reg[9]_7\,
      O => \^fsm_onehot_state_reg[1]_0\(7)
    );
\Q[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Q_reg[31]_9\(6),
      I1 => \^fsm_onehot_state_reg[6]_0\,
      I2 => \memoryAddress[9]_INST_0_i_1_n_0\,
      O => \Q_reg[31]_0\(6)
    );
\Q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBC8CB383B080"
    )
        port map (
      I0 => \Q_reg[31]_1\(9),
      I1 => sel(0),
      I2 => sel(1),
      I3 => \Q_reg[27]_0\(9),
      I4 => \memoryAddress[31]\(9),
      I5 => \Q_reg[31]_4\(9),
      O => \^q_reg[11]\(1)
    );
\Q[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \Q_reg[17]_1\,
      I2 => \^q_reg[8]_4\,
      O => \Q[9]_i_3_n_0\
    );
\Q[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q[9]_i_9_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => \Q[5]_i_8_n_0\,
      O => \Q_reg[8]_15\
    );
\Q[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F8C8380"
    )
        port map (
      I0 => \Q_reg[27]_0\(7),
      I1 => \^fsm_onehot_state_reg[16]_0\(1),
      I2 => \^fsm_onehot_state_reg[16]_0\(0),
      I3 => \Q_reg[31]_1\(9),
      I4 => \Q_reg[27]_0\(9),
      I5 => \^fsm_onehot_state_reg[7]_0\,
      O => \^q_reg[7]_0\
    );
\Q[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \Q_reg[31]_4\(9),
      I1 => \memoryAddress[31]\(9),
      I2 => \Q_reg[27]_0\(9),
      I3 => sel(1),
      I4 => sel(0),
      I5 => \Q_reg[31]_1\(9),
      O => \^q_reg[9]\
    );
\Q[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg[19]\(0),
      I1 => \^q_reg[15]_1\(3),
      I2 => \^q_reg[7]\,
      I3 => \^q_reg[15]_1\(2),
      I4 => \^q_reg[6]\,
      I5 => \^q_reg[15]_1\(1),
      O => \Q[9]_i_9_n_0\
    );
\Q_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q_reg[31]_i_5_n_0\,
      CO(3 downto 1) => \NLW_Q_reg[0]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Q_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\Q_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q_reg[4]_i_3_n_0\,
      CO(3) => \Q_reg[11]_i_5_n_0\,
      CO(2) => \Q_reg[11]_i_5_n_1\,
      CO(1) => \Q_reg[11]_i_5_n_2\,
      CO(0) => \Q_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q_reg[11]\(3 downto 0),
      O(3 downto 0) => \^r_au\(11 downto 8),
      S(3 downto 2) => \Q[31]_i_4__0\(1 downto 0),
      S(1) => \Q[11]_i_11_n_0\,
      S(0) => \Q[11]_i_12_n_0\
    );
\Q_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q[13]_i_3_n_0\,
      I1 => \Q_reg[13]_1\,
      O => \Q_reg[31]\(13),
      S => \Q[13]_i_2__2_n_0\
    );
\Q_reg[14]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q_reg[11]_i_5_n_0\,
      CO(3) => \Q_reg[14]_i_8_n_0\,
      CO(2) => \Q_reg[14]_i_8_n_1\,
      CO(1) => \Q_reg[14]_i_8_n_2\,
      CO(0) => \Q_reg[14]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q_reg[15]_1\(3 downto 0),
      O(3 downto 0) => \^r_au\(15 downto 12),
      S(3) => \Q[14]_i_11_n_0\,
      S(2) => \Q[31]_i_7__0\(0),
      S(1) => \Q[14]_i_13_n_0\,
      S(0) => \Q[14]_i_14_n_0\
    );
\Q_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q_reg[14]_i_8_n_0\,
      CO(3) => \Q_reg[19]_i_6_n_0\,
      CO(2) => \Q_reg[19]_i_6_n_1\,
      CO(1) => \Q_reg[19]_i_6_n_2\,
      CO(0) => \Q_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \^q_reg[19]\(2),
      DI(2) => srcA_0(18),
      DI(1 downto 0) => \^q_reg[19]\(1 downto 0),
      O(3 downto 0) => \^r_au\(19 downto 16),
      S(3) => \Q[31]_i_3__0\(1),
      S(2) => \Q[19]_i_14_n_0\,
      S(1) => \Q[31]_i_3__0\(0),
      S(0) => \Q[19]_i_16_n_0\
    );
\Q_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q_reg[19]_i_6_n_0\,
      CO(3) => \Q_reg[23]_i_7_n_0\,
      CO(2) => \Q_reg[23]_i_7_n_1\,
      CO(1) => \Q_reg[23]_i_7_n_2\,
      CO(0) => \Q_reg[23]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^q_reg[23]\(2 downto 0),
      DI(0) => srcA_0(20),
      O(3 downto 0) => \^r_au\(23 downto 20),
      S(3 downto 1) => \Q[31]_i_10__0\(2 downto 0),
      S(0) => \Q[23]_i_15_n_0\
    );
\Q_reg[31]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q_reg[23]_i_7_n_0\,
      CO(3) => \Q_reg[31]_i_15_n_0\,
      CO(2) => \Q_reg[31]_i_15_n_1\,
      CO(1) => \Q_reg[31]_i_15_n_2\,
      CO(0) => \Q_reg[31]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^q_reg[27]\(2 downto 0),
      DI(0) => srcA_0(24),
      O(3 downto 0) => \^r_au\(27 downto 24),
      S(3 downto 1) => \Q[31]_i_6__0\(2 downto 0),
      S(0) => \Q[31]_i_35_n_0\
    );
\Q_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q_reg[31]_i_15_n_0\,
      CO(3) => \Q_reg[31]_i_5_n_0\,
      CO(2) => \Q_reg[31]_i_5_n_1\,
      CO(1) => \Q_reg[31]_i_5_n_2\,
      CO(0) => \Q_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => srcA_0(31 downto 29),
      DI(0) => \^q_reg[28]_0\(0),
      O(3 downto 0) => \^r_au\(31 downto 28),
      S(3) => \Q[31]_i_19_n_0\,
      S(2) => \Q[31]_i_20_n_0\,
      S(1) => \Q[31]_i_21_n_0\,
      S(0) => \Q_reg[31]_10\(0)
    );
\Q_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q_reg[4]_i_6_n_0\,
      CO(3) => \Q_reg[4]_i_3_n_0\,
      CO(2) => \Q_reg[4]_i_3_n_1\,
      CO(1) => \Q_reg[4]_i_3_n_2\,
      CO(0) => \Q_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^q_reg[7]_2\(2 downto 0),
      DI(0) => srcA_0(4),
      O(3 downto 0) => \^r_au\(7 downto 4),
      S(3) => \Q[4]_i_8_n_0\,
      S(2) => \Q[4]_i_9_n_0\,
      S(1) => \Q[4]_i_10_n_0\,
      S(0) => \Q[4]_i_11_n_0\
    );
\Q_reg[4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Q_reg[4]_i_6_n_0\,
      CO(2) => \Q_reg[4]_i_6_n_1\,
      CO(1) => \Q_reg[4]_i_6_n_2\,
      CO(0) => \Q_reg[4]_i_6_n_3\,
      CYINIT => \^fsm_onehot_state_reg[21]_1\,
      DI(3 downto 2) => \^di\(1 downto 0),
      DI(1 downto 0) => srcA_0(1 downto 0),
      O(3 downto 0) => \^r_au\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \Q[4]_i_19_n_0\,
      S(0) => \Q[4]_i_20_n_0\
    );
RBwr_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => RBwr_reg_i_1_n_0,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \^bank_write\
    );
RBwr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[13]\,
      I1 => \FSM_onehot_state_reg_n_0_[12]\,
      I2 => \FSM_onehot_state_reg_n_0_[15]\,
      I3 => \FSM_onehot_state_reg_n_0_[19]\,
      I4 => \FSM_onehot_state_reg_n_0_[18]\,
      I5 => \FSM_onehot_state_reg_n_0_[6]\,
      O => RBwr_reg_i_1_n_0
    );
\counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mips_controller_0_mplrst\,
      I1 => \counter_reg[0]_0\,
      O => \counter_reg[0]\
    );
mem2rb_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_onehot_state_reg_n_0_[6]\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \^fsm_onehot_state_reg[6]_0\
    );
\memoryAddress[0]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \Q_reg[31]_6\(0),
      I1 => \Q_reg[31]_7\(0),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_8\(0),
      O => \Q_reg[0]_2\
    );
\memoryAddress[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[10]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(10),
      O => memoryAddress(7)
    );
\memoryAddress[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => \Q_reg[31]_6\(10),
      I1 => \Q_reg[31]_8\(10),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_7\(10),
      O => \memoryAddress[10]_INST_0_i_1_n_0\
    );
\memoryAddress[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[11]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(11),
      O => memoryAddress(8)
    );
\memoryAddress[11]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => \Q_reg[31]_7\(11),
      I1 => \Q_reg[31]_8\(11),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_6\(11),
      O => \memoryAddress[11]_INST_0_i_1_n_0\
    );
\memoryAddress[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[12]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(12),
      O => memoryAddress(9)
    );
\memoryAddress[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(12),
      I1 => \Q_reg[31]_7\(12),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_6\(12),
      O => \memoryAddress[12]_INST_0_i_1_n_0\
    );
\memoryAddress[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[13]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(13),
      O => memoryAddress(10)
    );
\memoryAddress[13]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(13),
      I1 => \Q_reg[31]_7\(13),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_6\(13),
      O => \memoryAddress[13]_INST_0_i_1_n_0\
    );
\memoryAddress[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[14]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(14),
      O => memoryAddress(11)
    );
\memoryAddress[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(14),
      I1 => \Q_reg[31]_7\(14),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_6\(14),
      O => \memoryAddress[14]_INST_0_i_1_n_0\
    );
\memoryAddress[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[15]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(15),
      O => memoryAddress(12)
    );
\memoryAddress[15]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => \Q_reg[31]_6\(15),
      I1 => \Q_reg[31]_8\(15),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_7\(15),
      O => \memoryAddress[15]_INST_0_i_1_n_0\
    );
\memoryAddress[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[16]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(16),
      O => memoryAddress(13)
    );
\memoryAddress[16]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \Q_reg[31]_7\(16),
      I1 => \Q_reg[31]_6\(16),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_8\(16),
      O => \memoryAddress[16]_INST_0_i_1_n_0\
    );
\memoryAddress[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[17]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(17),
      O => memoryAddress(14)
    );
\memoryAddress[17]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \Q_reg[31]_6\(17),
      I1 => \Q_reg[31]_7\(17),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_8\(17),
      O => \memoryAddress[17]_INST_0_i_1_n_0\
    );
\memoryAddress[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[18]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(18),
      O => memoryAddress(15)
    );
\memoryAddress[18]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(18),
      I1 => \Q_reg[31]_7\(18),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_6\(18),
      O => \memoryAddress[18]_INST_0_i_1_n_0\
    );
\memoryAddress[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[19]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(19),
      O => memoryAddress(16)
    );
\memoryAddress[19]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(19),
      I1 => \Q_reg[31]_6\(19),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_7\(19),
      O => \memoryAddress[19]_INST_0_i_1_n_0\
    );
\memoryAddress[1]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \Q_reg[31]_7\(1),
      I1 => \Q_reg[31]_8\(1),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_6\(1),
      O => \Q_reg[1]_1\
    );
\memoryAddress[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[20]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(20),
      O => memoryAddress(17)
    );
\memoryAddress[20]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => \Q_reg[31]_6\(20),
      I1 => \Q_reg[31]_8\(20),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_7\(20),
      O => \memoryAddress[20]_INST_0_i_1_n_0\
    );
\memoryAddress[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[21]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(21),
      O => memoryAddress(18)
    );
\memoryAddress[21]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(21),
      I1 => \Q_reg[31]_7\(21),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_6\(21),
      O => \memoryAddress[21]_INST_0_i_1_n_0\
    );
\memoryAddress[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[22]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(22),
      O => memoryAddress(19)
    );
\memoryAddress[22]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(22),
      I1 => \Q_reg[31]_6\(22),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_7\(22),
      O => \memoryAddress[22]_INST_0_i_1_n_0\
    );
\memoryAddress[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[23]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(23),
      O => memoryAddress(20)
    );
\memoryAddress[23]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \Q_reg[31]_6\(23),
      I1 => \Q_reg[31]_7\(23),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_8\(23),
      O => \memoryAddress[23]_INST_0_i_1_n_0\
    );
\memoryAddress[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[24]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(24),
      O => memoryAddress(21)
    );
\memoryAddress[24]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \Q_reg[31]_7\(24),
      I1 => \Q_reg[31]_6\(24),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_8\(24),
      O => \memoryAddress[24]_INST_0_i_1_n_0\
    );
\memoryAddress[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[25]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(25),
      O => memoryAddress(22)
    );
\memoryAddress[25]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \Q_reg[31]_6\(25),
      I1 => \Q_reg[31]_7\(25),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_8\(25),
      O => \memoryAddress[25]_INST_0_i_1_n_0\
    );
\memoryAddress[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[26]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(26),
      O => memoryAddress(23)
    );
\memoryAddress[26]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \Q_reg[31]_7\(26),
      I1 => \Q_reg[31]_6\(26),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_8\(26),
      O => \memoryAddress[26]_INST_0_i_1_n_0\
    );
\memoryAddress[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[27]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(27),
      O => memoryAddress(24)
    );
\memoryAddress[27]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => \Q_reg[31]_7\(27),
      I1 => \Q_reg[31]_8\(27),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_6\(27),
      O => \memoryAddress[27]_INST_0_i_1_n_0\
    );
\memoryAddress[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[28]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(28),
      O => memoryAddress(25)
    );
\memoryAddress[28]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \Q_reg[31]_7\(28),
      I1 => \Q_reg[31]_6\(28),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_8\(28),
      O => \memoryAddress[28]_INST_0_i_1_n_0\
    );
\memoryAddress[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[29]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(29),
      O => memoryAddress(26)
    );
\memoryAddress[29]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(29),
      I1 => \Q_reg[31]_6\(29),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_7\(29),
      O => \memoryAddress[29]_INST_0_i_1_n_0\
    );
\memoryAddress[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \Q_reg[31]_6\(2),
      I1 => \Q_reg[31]_7\(2),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_8\(2),
      O => \Q_reg[2]\
    );
\memoryAddress[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[30]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(30),
      O => memoryAddress(27)
    );
\memoryAddress[30]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \Q_reg[31]_6\(30),
      I1 => \Q_reg[31]_7\(30),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_8\(30),
      O => \memoryAddress[30]_INST_0_i_1_n_0\
    );
\memoryAddress[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[31]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(31),
      O => memoryAddress(28)
    );
\memoryAddress[31]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => \Q_reg[31]_6\(31),
      I1 => \Q_reg[31]_8\(31),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_7\(31),
      O => \memoryAddress[31]_INST_0_i_1_n_0\
    );
\memoryAddress[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFFFFBAAA0000"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_1_n_0\,
      I1 => \Q_reg[3]\,
      I2 => \^mpl_alu_reg[1]_0\,
      I3 => \Q_reg[3]_0\,
      I4 => \^fsm_onehot_state_reg[5]_0\,
      I5 => \memoryAddress[31]\(3),
      O => memoryAddress(0)
    );
\memoryAddress[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \Q_reg[31]_7\(3),
      I1 => \Q_reg[31]_6\(3),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_8\(3),
      O => \memoryAddress[3]_INST_0_i_1_n_0\
    );
\memoryAddress[3]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[10]_0\(0),
      I1 => \^fsm_onehot_state_reg[10]_0\(1),
      O => \^mpl_alu_reg[1]_0\
    );
\memoryAddress[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \memoryAddress[4]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(4),
      O => memoryAddress(1)
    );
\memoryAddress[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAAAAAA"
    )
        port map (
      I0 => \memoryAddress[4]_INST_0_i_2_n_0\,
      I1 => \Q_reg[4]_0\,
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[5]_4\,
      I5 => \Q_reg[5]_5\,
      O => \memoryAddress[4]_INST_0_i_1_n_0\
    );
\memoryAddress[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \Q_reg[31]_8\(4),
      I1 => \Q_reg[31]_6\(4),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_7\(4),
      O => \memoryAddress[4]_INST_0_i_2_n_0\
    );
\memoryAddress[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \memoryAddress[5]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(5),
      O => memoryAddress(2)
    );
\memoryAddress[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \memoryAddress[5]_INST_0_i_2_n_0\,
      I1 => \Q_reg[5]_4\,
      I2 => \Q_reg[5]_5\,
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \^fsm_onehot_state_reg[10]_0\(1),
      O => \memoryAddress[5]_INST_0_i_1_n_0\
    );
\memoryAddress[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \Q_reg[31]_8\(5),
      I1 => \Q_reg[31]_6\(5),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_7\(5),
      O => \memoryAddress[5]_INST_0_i_2_n_0\
    );
\memoryAddress[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[6]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(6),
      O => memoryAddress(3)
    );
\memoryAddress[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(6),
      I1 => \Q_reg[31]_7\(6),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_6\(6),
      O => \memoryAddress[6]_INST_0_i_1_n_0\
    );
\memoryAddress[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[7]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(7),
      O => memoryAddress(4)
    );
\memoryAddress[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(7),
      I1 => \Q_reg[31]_7\(7),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_6\(7),
      O => \memoryAddress[7]_INST_0_i_1_n_0\
    );
\memoryAddress[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[8]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(8),
      O => memoryAddress(5)
    );
\memoryAddress[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F035FF35"
    )
        port map (
      I0 => \Q_reg[31]_8\(8),
      I1 => \Q_reg[31]_6\(8),
      I2 => \^fsm_onehot_state_reg[10]_0\(0),
      I3 => \^fsm_onehot_state_reg[10]_0\(1),
      I4 => \Q_reg[31]_7\(8),
      O => \memoryAddress[8]_INST_0_i_1_n_0\
    );
\memoryAddress[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \memoryAddress[9]_INST_0_i_1_n_0\,
      I1 => \^fsm_onehot_state_reg[5]_0\,
      I2 => \memoryAddress[31]\(9),
      O => memoryAddress(6)
    );
\memoryAddress[9]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \Q_reg[31]_6\(9),
      I1 => \Q_reg[31]_7\(9),
      I2 => \^fsm_onehot_state_reg[10]_0\(1),
      I3 => \^fsm_onehot_state_reg[10]_0\(0),
      I4 => \Q_reg[31]_8\(9),
      O => \memoryAddress[9]_INST_0_i_1_n_0\
    );
mplrst_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => mplrst_reg_i_1_n_0,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \^mips_controller_0_mplrst\
    );
mplrst_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mplrst_reg_i_2_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_state_reg_n_0_[12]\,
      I4 => \FSM_onehot_state_reg_n_0_[13]\,
      I5 => mplrst_reg_i_3_n_0,
      O => mplrst_reg_i_1_n_0
    );
mplrst_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[5]_1\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \^q\(2),
      O => mplrst_reg_i_2_n_0
    );
mplrst_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_state_reg_n_0_[20]\,
      I2 => \FSM_onehot_state_reg_n_0_[21]\,
      I3 => \FSM_onehot_state_reg_n_0_[18]\,
      I4 => \FSM_onehot_state_reg_n_0_[19]\,
      O => mplrst_reg_i_3_n_0
    );
regDst_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => regDst_reg_i_1_n_0,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => RegDst
    );
regDst_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[19]\,
      I1 => \FSM_onehot_state_reg_n_0_[13]\,
      I2 => \FSM_onehot_state_reg_n_0_[12]\,
      I3 => \FSM_onehot_state_reg_n_0_[15]\,
      O => regDst_reg_i_1_n_0
    );
\shift_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_onehot_state_reg_n_0_[7]\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \^fsm_onehot_state_reg[17]_0\(0)
    );
\shift_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \FSM_onehot_state_reg_n_0_[17]\,
      G => MEMrd_reg_i_2_n_0,
      GE => '1',
      Q => \^fsm_onehot_state_reg[17]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_0 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_0 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_1 is
  port (
    \Q_reg[23]_0\ : out STD_LOGIC;
    \Q_reg[23]_1\ : out STD_LOGIC;
    \Q_reg[23]_2\ : out STD_LOGIC;
    \Q_reg[23]_3\ : out STD_LOGIC;
    \Q_reg[23]_4\ : out STD_LOGIC;
    \Q_reg[23]_5\ : out STD_LOGIC;
    \Q_reg[23]_6\ : out STD_LOGIC;
    \Q_reg[23]_7\ : out STD_LOGIC;
    \Q_reg[23]_8\ : out STD_LOGIC;
    \Q_reg[23]_9\ : out STD_LOGIC;
    \Q_reg[23]_10\ : out STD_LOGIC;
    \Q_reg[23]_11\ : out STD_LOGIC;
    \Q_reg[23]_12\ : out STD_LOGIC;
    \Q_reg[23]_13\ : out STD_LOGIC;
    \Q_reg[23]_14\ : out STD_LOGIC;
    \Q_reg[23]_15\ : out STD_LOGIC;
    \Q_reg[23]_16\ : out STD_LOGIC;
    \Q_reg[23]_17\ : out STD_LOGIC;
    \Q_reg[23]_18\ : out STD_LOGIC;
    \Q_reg[23]_19\ : out STD_LOGIC;
    \Q_reg[23]_20\ : out STD_LOGIC;
    \Q_reg[23]_21\ : out STD_LOGIC;
    \Q_reg[23]_22\ : out STD_LOGIC;
    \Q_reg[23]_23\ : out STD_LOGIC;
    \Q_reg[23]_24\ : out STD_LOGIC;
    \Q_reg[23]_25\ : out STD_LOGIC;
    \Q_reg[23]_26\ : out STD_LOGIC;
    \Q_reg[23]_27\ : out STD_LOGIC;
    \Q_reg[23]_28\ : out STD_LOGIC;
    \Q_reg[23]_29\ : out STD_LOGIC;
    \Q_reg[23]_30\ : out STD_LOGIC;
    \Q_reg[23]_31\ : out STD_LOGIC;
    \Q_reg[18]_0\ : out STD_LOGIC;
    \Q_reg[18]_1\ : out STD_LOGIC;
    \Q_reg[18]_2\ : out STD_LOGIC;
    \Q_reg[18]_3\ : out STD_LOGIC;
    \Q_reg[18]_4\ : out STD_LOGIC;
    \Q_reg[18]_5\ : out STD_LOGIC;
    \Q_reg[18]_6\ : out STD_LOGIC;
    \Q_reg[18]_7\ : out STD_LOGIC;
    \Q_reg[18]_8\ : out STD_LOGIC;
    \Q_reg[18]_9\ : out STD_LOGIC;
    \Q_reg[18]_10\ : out STD_LOGIC;
    \Q_reg[18]_11\ : out STD_LOGIC;
    \Q_reg[18]_12\ : out STD_LOGIC;
    \Q_reg[18]_13\ : out STD_LOGIC;
    \Q_reg[18]_14\ : out STD_LOGIC;
    \Q_reg[18]_15\ : out STD_LOGIC;
    \Q_reg[18]_16\ : out STD_LOGIC;
    \Q_reg[18]_17\ : out STD_LOGIC;
    \Q_reg[18]_18\ : out STD_LOGIC;
    \Q_reg[18]_19\ : out STD_LOGIC;
    \Q_reg[18]_20\ : out STD_LOGIC;
    \Q_reg[18]_21\ : out STD_LOGIC;
    \Q_reg[18]_22\ : out STD_LOGIC;
    \Q_reg[18]_23\ : out STD_LOGIC;
    \Q_reg[18]_24\ : out STD_LOGIC;
    \Q_reg[18]_25\ : out STD_LOGIC;
    \Q_reg[18]_26\ : out STD_LOGIC;
    \Q_reg[18]_27\ : out STD_LOGIC;
    \Q_reg[18]_28\ : out STD_LOGIC;
    \Q_reg[18]_29\ : out STD_LOGIC;
    \Q_reg[18]_30\ : out STD_LOGIC;
    \Q_reg[18]_31\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x0_reg[31]_i_1\ : in STD_LOGIC;
    \x1_reg[31]_i_4_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_5_0\ : in STD_LOGIC;
    \x1_reg[31]_i_4_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_5_1\ : in STD_LOGIC;
    \x1_reg[31]_i_4_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[30]_i_1\ : in STD_LOGIC;
    \x0_reg[29]_i_1\ : in STD_LOGIC;
    \x0_reg[28]_i_1\ : in STD_LOGIC;
    \x0_reg[27]_i_1\ : in STD_LOGIC;
    \x0_reg[26]_i_1\ : in STD_LOGIC;
    \x0_reg[25]_i_1\ : in STD_LOGIC;
    \x0_reg[24]_i_1\ : in STD_LOGIC;
    \x0_reg[23]_i_1\ : in STD_LOGIC;
    \x0_reg[22]_i_1\ : in STD_LOGIC;
    \x0_reg[21]_i_1\ : in STD_LOGIC;
    \x0_reg[20]_i_1\ : in STD_LOGIC;
    \x0_reg[19]_i_1\ : in STD_LOGIC;
    \x0_reg[18]_i_1\ : in STD_LOGIC;
    \x0_reg[17]_i_1\ : in STD_LOGIC;
    \x0_reg[16]_i_1\ : in STD_LOGIC;
    \x0_reg[15]_i_1\ : in STD_LOGIC;
    \x0_reg[14]_i_1\ : in STD_LOGIC;
    \x0_reg[13]_i_1\ : in STD_LOGIC;
    \x0_reg[12]_i_1\ : in STD_LOGIC;
    \x0_reg[11]_i_1\ : in STD_LOGIC;
    \x0_reg[10]_i_1\ : in STD_LOGIC;
    \x0_reg[9]_i_1\ : in STD_LOGIC;
    \x0_reg[8]_i_1\ : in STD_LOGIC;
    \x0_reg[7]_i_1\ : in STD_LOGIC;
    \x0_reg[6]_i_1\ : in STD_LOGIC;
    \x0_reg[5]_i_1\ : in STD_LOGIC;
    \x0_reg[4]_i_1\ : in STD_LOGIC;
    \x0_reg[3]_i_1\ : in STD_LOGIC;
    \x0_reg[2]_i_1\ : in STD_LOGIC;
    \x0_reg[1]_i_1\ : in STD_LOGIC;
    \x0_reg[0]_i_1\ : in STD_LOGIC;
    \x1_reg[31]_i_1\ : in STD_LOGIC;
    \x1_reg[31]_i_4_3\ : in STD_LOGIC;
    \x1_reg[31]_i_4_4\ : in STD_LOGIC;
    \x1_reg[30]_i_1\ : in STD_LOGIC;
    \x1_reg[29]_i_1\ : in STD_LOGIC;
    \x1_reg[28]_i_1\ : in STD_LOGIC;
    \x1_reg[27]_i_1\ : in STD_LOGIC;
    \x1_reg[26]_i_1\ : in STD_LOGIC;
    \x1_reg[25]_i_1\ : in STD_LOGIC;
    \x1_reg[24]_i_1\ : in STD_LOGIC;
    \x1_reg[23]_i_1\ : in STD_LOGIC;
    \x1_reg[22]_i_1\ : in STD_LOGIC;
    \x1_reg[21]_i_1\ : in STD_LOGIC;
    \x1_reg[20]_i_1\ : in STD_LOGIC;
    \x1_reg[20]_i_4_0\ : in STD_LOGIC;
    \x1_reg[20]_i_4_1\ : in STD_LOGIC;
    \x1_reg[19]_i_1\ : in STD_LOGIC;
    \x1_reg[18]_i_1\ : in STD_LOGIC;
    \x1_reg[17]_i_1\ : in STD_LOGIC;
    \x1_reg[16]_i_1\ : in STD_LOGIC;
    \x1_reg[15]_i_1\ : in STD_LOGIC;
    \x1_reg[14]_i_1\ : in STD_LOGIC;
    \x1_reg[13]_i_1\ : in STD_LOGIC;
    \x1_reg[12]_i_1\ : in STD_LOGIC;
    \x1_reg[11]_i_1\ : in STD_LOGIC;
    \x1_reg[10]_i_1\ : in STD_LOGIC;
    \x1_reg[9]_i_1\ : in STD_LOGIC;
    \x1_reg[8]_i_1\ : in STD_LOGIC;
    \x1_reg[7]_i_1\ : in STD_LOGIC;
    \x1_reg[6]_i_1\ : in STD_LOGIC;
    \x1_reg[5]_i_1\ : in STD_LOGIC;
    \x1_reg[4]_i_1\ : in STD_LOGIC;
    \x1_reg[3]_i_1\ : in STD_LOGIC;
    \x1_reg[2]_i_1\ : in STD_LOGIC;
    \x1_reg[1]_i_1\ : in STD_LOGIC;
    \x1_reg[0]_i_1\ : in STD_LOGIC;
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_1 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_1;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_1 is
  signal \Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \Q_reg_n_0_[9]\ : STD_LOGIC;
  signal \x0_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[26]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[28]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[30]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \x0_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \x0_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[26]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[28]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[30]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \x1_reg[9]_i_10_n_0\ : STD_LOGIC;
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => \Q_reg_n_0_[0]\
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => \Q_reg_n_0_[10]\
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => \Q_reg_n_0_[11]\
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => \Q_reg_n_0_[12]\
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => \Q_reg_n_0_[13]\
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => \Q_reg_n_0_[14]\
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => \Q_reg_n_0_[15]\
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => \Q_reg_n_0_[16]\
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => \Q_reg_n_0_[17]\
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => \Q_reg_n_0_[18]\
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => \Q_reg_n_0_[19]\
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => \Q_reg_n_0_[1]\
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => \Q_reg_n_0_[20]\
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => \Q_reg_n_0_[21]\
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => \Q_reg_n_0_[22]\
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => \Q_reg_n_0_[23]\
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => \Q_reg_n_0_[24]\
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => \Q_reg_n_0_[25]\
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => \Q_reg_n_0_[26]\
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => \Q_reg_n_0_[27]\
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => \Q_reg_n_0_[28]\
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => \Q_reg_n_0_[29]\
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => \Q_reg_n_0_[2]\
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => \Q_reg_n_0_[30]\
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => \Q_reg_n_0_[31]\
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => \Q_reg_n_0_[3]\
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => \Q_reg_n_0_[4]\
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => \Q_reg_n_0_[5]\
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => \Q_reg_n_0_[6]\
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => \Q_reg_n_0_[7]\
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => \Q_reg_n_0_[8]\
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => \Q_reg_n_0_[9]\
    );
\x0_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => \x1_reg[31]_i_4_0\(0),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(0),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(0),
      O => \x0_reg[0]_i_10_n_0\
    );
\x0_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[0]_i_10_n_0\,
      I1 => \x0_reg[0]_i_1\,
      O => \Q_reg[23]_31\,
      S => Q(5)
    );
\x0_reg[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => \x1_reg[31]_i_4_0\(10),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(10),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(10),
      O => \x0_reg[10]_i_10_n_0\
    );
\x0_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[10]_i_10_n_0\,
      I1 => \x0_reg[10]_i_1\,
      O => \Q_reg[23]_21\,
      S => Q(5)
    );
\x0_reg[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => \x1_reg[31]_i_4_0\(11),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(11),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(11),
      O => \x0_reg[11]_i_10_n_0\
    );
\x0_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[11]_i_10_n_0\,
      I1 => \x0_reg[11]_i_1\,
      O => \Q_reg[23]_20\,
      S => Q(5)
    );
\x0_reg[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => \x1_reg[31]_i_4_0\(12),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(12),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(12),
      O => \x0_reg[12]_i_10_n_0\
    );
\x0_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[12]_i_10_n_0\,
      I1 => \x0_reg[12]_i_1\,
      O => \Q_reg[23]_19\,
      S => Q(5)
    );
\x0_reg[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => \x1_reg[31]_i_4_0\(13),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(13),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(13),
      O => \x0_reg[13]_i_10_n_0\
    );
\x0_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[13]_i_10_n_0\,
      I1 => \x0_reg[13]_i_1\,
      O => \Q_reg[23]_18\,
      S => Q(5)
    );
\x0_reg[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => \x1_reg[31]_i_4_0\(14),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(14),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(14),
      O => \x0_reg[14]_i_10_n_0\
    );
\x0_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[14]_i_10_n_0\,
      I1 => \x0_reg[14]_i_1\,
      O => \Q_reg[23]_17\,
      S => Q(5)
    );
\x0_reg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => \x1_reg[31]_i_4_0\(15),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(15),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(15),
      O => \x0_reg[15]_i_10_n_0\
    );
\x0_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[15]_i_10_n_0\,
      I1 => \x0_reg[15]_i_1\,
      O => \Q_reg[23]_16\,
      S => Q(5)
    );
\x0_reg[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => \x1_reg[31]_i_4_0\(16),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(16),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(16),
      O => \x0_reg[16]_i_10_n_0\
    );
\x0_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[16]_i_10_n_0\,
      I1 => \x0_reg[16]_i_1\,
      O => \Q_reg[23]_15\,
      S => Q(5)
    );
\x0_reg[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => \x1_reg[31]_i_4_0\(17),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(17),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(17),
      O => \x0_reg[17]_i_10_n_0\
    );
\x0_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[17]_i_10_n_0\,
      I1 => \x0_reg[17]_i_1\,
      O => \Q_reg[23]_14\,
      S => Q(5)
    );
\x0_reg[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => \x1_reg[31]_i_4_0\(18),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(18),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(18),
      O => \x0_reg[18]_i_10_n_0\
    );
\x0_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[18]_i_10_n_0\,
      I1 => \x0_reg[18]_i_1\,
      O => \Q_reg[23]_13\,
      S => Q(5)
    );
\x0_reg[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => \x1_reg[31]_i_4_0\(19),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(19),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(19),
      O => \x0_reg[19]_i_10_n_0\
    );
\x0_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[19]_i_10_n_0\,
      I1 => \x0_reg[19]_i_1\,
      O => \Q_reg[23]_12\,
      S => Q(5)
    );
\x0_reg[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => \x1_reg[31]_i_4_0\(1),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(1),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(1),
      O => \x0_reg[1]_i_10_n_0\
    );
\x0_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[1]_i_10_n_0\,
      I1 => \x0_reg[1]_i_1\,
      O => \Q_reg[23]_30\,
      S => Q(5)
    );
\x0_reg[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => \x1_reg[31]_i_4_0\(20),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(20),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(20),
      O => \x0_reg[20]_i_10_n_0\
    );
\x0_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[20]_i_10_n_0\,
      I1 => \x0_reg[20]_i_1\,
      O => \Q_reg[23]_11\,
      S => Q(5)
    );
\x0_reg[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => \x1_reg[31]_i_4_0\(21),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(21),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(21),
      O => \x0_reg[21]_i_10_n_0\
    );
\x0_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[21]_i_10_n_0\,
      I1 => \x0_reg[21]_i_1\,
      O => \Q_reg[23]_10\,
      S => Q(5)
    );
\x0_reg[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => \x1_reg[31]_i_4_0\(22),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(22),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(22),
      O => \x0_reg[22]_i_10_n_0\
    );
\x0_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[22]_i_10_n_0\,
      I1 => \x0_reg[22]_i_1\,
      O => \Q_reg[23]_9\,
      S => Q(5)
    );
\x0_reg[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => \x1_reg[31]_i_4_0\(23),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(23),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(23),
      O => \x0_reg[23]_i_10_n_0\
    );
\x0_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[23]_i_10_n_0\,
      I1 => \x0_reg[23]_i_1\,
      O => \Q_reg[23]_8\,
      S => Q(5)
    );
\x0_reg[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => \x1_reg[31]_i_4_0\(24),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(24),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(24),
      O => \x0_reg[24]_i_10_n_0\
    );
\x0_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[24]_i_10_n_0\,
      I1 => \x0_reg[24]_i_1\,
      O => \Q_reg[23]_7\,
      S => Q(5)
    );
\x0_reg[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => \x1_reg[31]_i_4_0\(25),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(25),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(25),
      O => \x0_reg[25]_i_10_n_0\
    );
\x0_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[25]_i_10_n_0\,
      I1 => \x0_reg[25]_i_1\,
      O => \Q_reg[23]_6\,
      S => Q(5)
    );
\x0_reg[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => \x1_reg[31]_i_4_0\(26),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(26),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(26),
      O => \x0_reg[26]_i_10_n_0\
    );
\x0_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[26]_i_10_n_0\,
      I1 => \x0_reg[26]_i_1\,
      O => \Q_reg[23]_5\,
      S => Q(5)
    );
\x0_reg[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => \x1_reg[31]_i_4_0\(27),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(27),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(27),
      O => \x0_reg[27]_i_10_n_0\
    );
\x0_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[27]_i_10_n_0\,
      I1 => \x0_reg[27]_i_1\,
      O => \Q_reg[23]_4\,
      S => Q(5)
    );
\x0_reg[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => \x1_reg[31]_i_4_0\(28),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(28),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(28),
      O => \x0_reg[28]_i_10_n_0\
    );
\x0_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[28]_i_10_n_0\,
      I1 => \x0_reg[28]_i_1\,
      O => \Q_reg[23]_3\,
      S => Q(5)
    );
\x0_reg[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => \x1_reg[31]_i_4_0\(29),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(29),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(29),
      O => \x0_reg[29]_i_10_n_0\
    );
\x0_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[29]_i_10_n_0\,
      I1 => \x0_reg[29]_i_1\,
      O => \Q_reg[23]_2\,
      S => Q(5)
    );
\x0_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => \x1_reg[31]_i_4_0\(2),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(2),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(2),
      O => \x0_reg[2]_i_10_n_0\
    );
\x0_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[2]_i_10_n_0\,
      I1 => \x0_reg[2]_i_1\,
      O => \Q_reg[23]_29\,
      S => Q(5)
    );
\x0_reg[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => \x1_reg[31]_i_4_0\(30),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(30),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(30),
      O => \x0_reg[30]_i_10_n_0\
    );
\x0_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[30]_i_10_n_0\,
      I1 => \x0_reg[30]_i_1\,
      O => \Q_reg[23]_1\,
      S => Q(5)
    );
\x0_reg[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => \x1_reg[31]_i_4_0\(31),
      I2 => \x0_reg[31]_i_5_0\,
      I3 => \x1_reg[31]_i_4_1\(31),
      I4 => \x0_reg[31]_i_5_1\,
      I5 => \x1_reg[31]_i_4_2\(31),
      O => \x0_reg[31]_i_11_n_0\
    );
\x0_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[31]_i_11_n_0\,
      I1 => \x0_reg[31]_i_1\,
      O => \Q_reg[23]_0\,
      S => Q(5)
    );
\x0_reg[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => \x1_reg[31]_i_4_0\(3),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(3),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(3),
      O => \x0_reg[3]_i_10_n_0\
    );
\x0_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[3]_i_10_n_0\,
      I1 => \x0_reg[3]_i_1\,
      O => \Q_reg[23]_28\,
      S => Q(5)
    );
\x0_reg[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => \x1_reg[31]_i_4_0\(4),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(4),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(4),
      O => \x0_reg[4]_i_10_n_0\
    );
\x0_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[4]_i_10_n_0\,
      I1 => \x0_reg[4]_i_1\,
      O => \Q_reg[23]_27\,
      S => Q(5)
    );
\x0_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => \x1_reg[31]_i_4_0\(5),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(5),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(5),
      O => \x0_reg[5]_i_10_n_0\
    );
\x0_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[5]_i_10_n_0\,
      I1 => \x0_reg[5]_i_1\,
      O => \Q_reg[23]_26\,
      S => Q(5)
    );
\x0_reg[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => \x1_reg[31]_i_4_0\(6),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(6),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(6),
      O => \x0_reg[6]_i_10_n_0\
    );
\x0_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[6]_i_10_n_0\,
      I1 => \x0_reg[6]_i_1\,
      O => \Q_reg[23]_25\,
      S => Q(5)
    );
\x0_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => \x1_reg[31]_i_4_0\(7),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(7),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(7),
      O => \x0_reg[7]_i_10_n_0\
    );
\x0_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[7]_i_10_n_0\,
      I1 => \x0_reg[7]_i_1\,
      O => \Q_reg[23]_24\,
      S => Q(5)
    );
\x0_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => \x1_reg[31]_i_4_0\(8),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(8),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(8),
      O => \x0_reg[8]_i_10_n_0\
    );
\x0_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[8]_i_10_n_0\,
      I1 => \x0_reg[8]_i_1\,
      O => \Q_reg[23]_23\,
      S => Q(5)
    );
\x0_reg[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => \x1_reg[31]_i_4_0\(9),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_4_1\(9),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_4_2\(9),
      O => \x0_reg[9]_i_10_n_0\
    );
\x0_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[9]_i_10_n_0\,
      I1 => \x0_reg[9]_i_1\,
      O => \Q_reg[23]_22\,
      S => Q(5)
    );
\x1_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => \x1_reg[31]_i_4_0\(0),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_4_1\(0),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_4_2\(0),
      O => \x1_reg[0]_i_10_n_0\
    );
\x1_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[0]_i_10_n_0\,
      I1 => \x1_reg[0]_i_1\,
      O => \Q_reg[18]_31\,
      S => Q(2)
    );
\x1_reg[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => \x1_reg[31]_i_4_0\(10),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(10),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(10),
      O => \x1_reg[10]_i_10_n_0\
    );
\x1_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[10]_i_10_n_0\,
      I1 => \x1_reg[10]_i_1\,
      O => \Q_reg[18]_21\,
      S => Q(2)
    );
\x1_reg[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => \x1_reg[31]_i_4_0\(11),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(11),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(11),
      O => \x1_reg[11]_i_10_n_0\
    );
\x1_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[11]_i_10_n_0\,
      I1 => \x1_reg[11]_i_1\,
      O => \Q_reg[18]_20\,
      S => Q(2)
    );
\x1_reg[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => \x1_reg[31]_i_4_0\(12),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(12),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(12),
      O => \x1_reg[12]_i_10_n_0\
    );
\x1_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[12]_i_10_n_0\,
      I1 => \x1_reg[12]_i_1\,
      O => \Q_reg[18]_19\,
      S => Q(2)
    );
\x1_reg[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => \x1_reg[31]_i_4_0\(13),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(13),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(13),
      O => \x1_reg[13]_i_10_n_0\
    );
\x1_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[13]_i_10_n_0\,
      I1 => \x1_reg[13]_i_1\,
      O => \Q_reg[18]_18\,
      S => Q(2)
    );
\x1_reg[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => \x1_reg[31]_i_4_0\(14),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(14),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(14),
      O => \x1_reg[14]_i_10_n_0\
    );
\x1_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[14]_i_10_n_0\,
      I1 => \x1_reg[14]_i_1\,
      O => \Q_reg[18]_17\,
      S => Q(2)
    );
\x1_reg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => \x1_reg[31]_i_4_0\(15),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(15),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(15),
      O => \x1_reg[15]_i_10_n_0\
    );
\x1_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[15]_i_10_n_0\,
      I1 => \x1_reg[15]_i_1\,
      O => \Q_reg[18]_16\,
      S => Q(2)
    );
\x1_reg[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => \x1_reg[31]_i_4_0\(16),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(16),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(16),
      O => \x1_reg[16]_i_10_n_0\
    );
\x1_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[16]_i_10_n_0\,
      I1 => \x1_reg[16]_i_1\,
      O => \Q_reg[18]_15\,
      S => Q(2)
    );
\x1_reg[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => \x1_reg[31]_i_4_0\(17),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(17),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(17),
      O => \x1_reg[17]_i_10_n_0\
    );
\x1_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[17]_i_10_n_0\,
      I1 => \x1_reg[17]_i_1\,
      O => \Q_reg[18]_14\,
      S => Q(2)
    );
\x1_reg[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => \x1_reg[31]_i_4_0\(18),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(18),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(18),
      O => \x1_reg[18]_i_10_n_0\
    );
\x1_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[18]_i_10_n_0\,
      I1 => \x1_reg[18]_i_1\,
      O => \Q_reg[18]_13\,
      S => Q(2)
    );
\x1_reg[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => \x1_reg[31]_i_4_0\(19),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(19),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(19),
      O => \x1_reg[19]_i_10_n_0\
    );
\x1_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[19]_i_10_n_0\,
      I1 => \x1_reg[19]_i_1\,
      O => \Q_reg[18]_12\,
      S => Q(2)
    );
\x1_reg[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => \x1_reg[31]_i_4_0\(1),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_4_1\(1),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_4_2\(1),
      O => \x1_reg[1]_i_10_n_0\
    );
\x1_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[1]_i_10_n_0\,
      I1 => \x1_reg[1]_i_1\,
      O => \Q_reg[18]_30\,
      S => Q(2)
    );
\x1_reg[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => \x1_reg[31]_i_4_0\(20),
      I2 => \x1_reg[20]_i_4_0\,
      I3 => \x1_reg[31]_i_4_1\(20),
      I4 => \x1_reg[20]_i_4_1\,
      I5 => \x1_reg[31]_i_4_2\(20),
      O => \x1_reg[20]_i_10_n_0\
    );
\x1_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[20]_i_10_n_0\,
      I1 => \x1_reg[20]_i_1\,
      O => \Q_reg[18]_11\,
      S => Q(2)
    );
\x1_reg[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => \x1_reg[31]_i_4_0\(21),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(21),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(21),
      O => \x1_reg[21]_i_10_n_0\
    );
\x1_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[21]_i_10_n_0\,
      I1 => \x1_reg[21]_i_1\,
      O => \Q_reg[18]_10\,
      S => Q(2)
    );
\x1_reg[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => \x1_reg[31]_i_4_0\(22),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(22),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(22),
      O => \x1_reg[22]_i_10_n_0\
    );
\x1_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[22]_i_10_n_0\,
      I1 => \x1_reg[22]_i_1\,
      O => \Q_reg[18]_9\,
      S => Q(2)
    );
\x1_reg[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => \x1_reg[31]_i_4_0\(23),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(23),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(23),
      O => \x1_reg[23]_i_10_n_0\
    );
\x1_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[23]_i_10_n_0\,
      I1 => \x1_reg[23]_i_1\,
      O => \Q_reg[18]_8\,
      S => Q(2)
    );
\x1_reg[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => \x1_reg[31]_i_4_0\(24),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(24),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(24),
      O => \x1_reg[24]_i_10_n_0\
    );
\x1_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[24]_i_10_n_0\,
      I1 => \x1_reg[24]_i_1\,
      O => \Q_reg[18]_7\,
      S => Q(2)
    );
\x1_reg[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => \x1_reg[31]_i_4_0\(25),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(25),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(25),
      O => \x1_reg[25]_i_10_n_0\
    );
\x1_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[25]_i_10_n_0\,
      I1 => \x1_reg[25]_i_1\,
      O => \Q_reg[18]_6\,
      S => Q(2)
    );
\x1_reg[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => \x1_reg[31]_i_4_0\(26),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(26),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(26),
      O => \x1_reg[26]_i_10_n_0\
    );
\x1_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[26]_i_10_n_0\,
      I1 => \x1_reg[26]_i_1\,
      O => \Q_reg[18]_5\,
      S => Q(2)
    );
\x1_reg[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => \x1_reg[31]_i_4_0\(27),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(27),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(27),
      O => \x1_reg[27]_i_10_n_0\
    );
\x1_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[27]_i_10_n_0\,
      I1 => \x1_reg[27]_i_1\,
      O => \Q_reg[18]_4\,
      S => Q(2)
    );
\x1_reg[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => \x1_reg[31]_i_4_0\(28),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(28),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(28),
      O => \x1_reg[28]_i_10_n_0\
    );
\x1_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[28]_i_10_n_0\,
      I1 => \x1_reg[28]_i_1\,
      O => \Q_reg[18]_3\,
      S => Q(2)
    );
\x1_reg[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => \x1_reg[31]_i_4_0\(29),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(29),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(29),
      O => \x1_reg[29]_i_10_n_0\
    );
\x1_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[29]_i_10_n_0\,
      I1 => \x1_reg[29]_i_1\,
      O => \Q_reg[18]_2\,
      S => Q(2)
    );
\x1_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => \x1_reg[31]_i_4_0\(2),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_4_1\(2),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_4_2\(2),
      O => \x1_reg[2]_i_10_n_0\
    );
\x1_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[2]_i_10_n_0\,
      I1 => \x1_reg[2]_i_1\,
      O => \Q_reg[18]_29\,
      S => Q(2)
    );
\x1_reg[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => \x1_reg[31]_i_4_0\(30),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(30),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(30),
      O => \x1_reg[30]_i_10_n_0\
    );
\x1_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[30]_i_10_n_0\,
      I1 => \x1_reg[30]_i_1\,
      O => \Q_reg[18]_1\,
      S => Q(2)
    );
\x1_reg[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => \x1_reg[31]_i_4_0\(31),
      I2 => \x1_reg[31]_i_4_3\,
      I3 => \x1_reg[31]_i_4_1\(31),
      I4 => \x1_reg[31]_i_4_4\,
      I5 => \x1_reg[31]_i_4_2\(31),
      O => \x1_reg[31]_i_10_n_0\
    );
\x1_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[31]_i_10_n_0\,
      I1 => \x1_reg[31]_i_1\,
      O => \Q_reg[18]_0\,
      S => Q(2)
    );
\x1_reg[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => \x1_reg[31]_i_4_0\(3),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_4_1\(3),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_4_2\(3),
      O => \x1_reg[3]_i_10_n_0\
    );
\x1_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[3]_i_10_n_0\,
      I1 => \x1_reg[3]_i_1\,
      O => \Q_reg[18]_28\,
      S => Q(2)
    );
\x1_reg[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => \x1_reg[31]_i_4_0\(4),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_4_1\(4),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_4_2\(4),
      O => \x1_reg[4]_i_10_n_0\
    );
\x1_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[4]_i_10_n_0\,
      I1 => \x1_reg[4]_i_1\,
      O => \Q_reg[18]_27\,
      S => Q(2)
    );
\x1_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => \x1_reg[31]_i_4_0\(5),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_4_1\(5),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_4_2\(5),
      O => \x1_reg[5]_i_10_n_0\
    );
\x1_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[5]_i_10_n_0\,
      I1 => \x1_reg[5]_i_1\,
      O => \Q_reg[18]_26\,
      S => Q(2)
    );
\x1_reg[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => \x1_reg[31]_i_4_0\(6),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_4_1\(6),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_4_2\(6),
      O => \x1_reg[6]_i_10_n_0\
    );
\x1_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[6]_i_10_n_0\,
      I1 => \x1_reg[6]_i_1\,
      O => \Q_reg[18]_25\,
      S => Q(2)
    );
\x1_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => \x1_reg[31]_i_4_0\(7),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_4_1\(7),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_4_2\(7),
      O => \x1_reg[7]_i_10_n_0\
    );
\x1_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[7]_i_10_n_0\,
      I1 => \x1_reg[7]_i_1\,
      O => \Q_reg[18]_24\,
      S => Q(2)
    );
\x1_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => \x1_reg[31]_i_4_0\(8),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_4_1\(8),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_4_2\(8),
      O => \x1_reg[8]_i_10_n_0\
    );
\x1_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[8]_i_10_n_0\,
      I1 => \x1_reg[8]_i_1\,
      O => \Q_reg[18]_23\,
      S => Q(2)
    );
\x1_reg[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => \x1_reg[31]_i_4_0\(9),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_4_1\(9),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_4_2\(9),
      O => \x1_reg[9]_i_10_n_0\
    );
\x1_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[9]_i_10_n_0\,
      I1 => \x1_reg[9]_i_1\,
      O => \Q_reg[18]_22\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_10 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_10 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_10;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_10 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_11 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_11 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_11;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_11 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_12 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_12 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_12;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_12 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_13 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_13 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_13;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_13 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_14 is
  port (
    \Q_reg[31]_0\ : out STD_LOGIC;
    \Q_reg[30]_0\ : out STD_LOGIC;
    \Q_reg[29]_0\ : out STD_LOGIC;
    \Q_reg[28]_0\ : out STD_LOGIC;
    \Q_reg[27]_0\ : out STD_LOGIC;
    \Q_reg[26]_0\ : out STD_LOGIC;
    \Q_reg[25]_0\ : out STD_LOGIC;
    \Q_reg[24]_0\ : out STD_LOGIC;
    \Q_reg[23]_0\ : out STD_LOGIC;
    \Q_reg[22]_0\ : out STD_LOGIC;
    \Q_reg[21]_0\ : out STD_LOGIC;
    \Q_reg[20]_0\ : out STD_LOGIC;
    \Q_reg[19]_0\ : out STD_LOGIC;
    \Q_reg[18]_0\ : out STD_LOGIC;
    \Q_reg[17]_0\ : out STD_LOGIC;
    \Q_reg[16]_0\ : out STD_LOGIC;
    \Q_reg[15]_0\ : out STD_LOGIC;
    \Q_reg[14]_0\ : out STD_LOGIC;
    \Q_reg[13]_0\ : out STD_LOGIC;
    \Q_reg[12]_0\ : out STD_LOGIC;
    \Q_reg[11]_0\ : out STD_LOGIC;
    \Q_reg[10]_0\ : out STD_LOGIC;
    \Q_reg[9]_0\ : out STD_LOGIC;
    \Q_reg[8]_0\ : out STD_LOGIC;
    \Q_reg[7]_0\ : out STD_LOGIC;
    \Q_reg[6]_0\ : out STD_LOGIC;
    \Q_reg[5]_0\ : out STD_LOGIC;
    \Q_reg[4]_0\ : out STD_LOGIC;
    \Q_reg[3]_0\ : out STD_LOGIC;
    \Q_reg[2]_0\ : out STD_LOGIC;
    \Q_reg[1]_0\ : out STD_LOGIC;
    \Q_reg[0]_0\ : out STD_LOGIC;
    \Q_reg[31]_1\ : out STD_LOGIC;
    \Q_reg[30]_1\ : out STD_LOGIC;
    \Q_reg[29]_1\ : out STD_LOGIC;
    \Q_reg[28]_1\ : out STD_LOGIC;
    \Q_reg[27]_1\ : out STD_LOGIC;
    \Q_reg[26]_1\ : out STD_LOGIC;
    \Q_reg[25]_1\ : out STD_LOGIC;
    \Q_reg[24]_1\ : out STD_LOGIC;
    \Q_reg[23]_1\ : out STD_LOGIC;
    \Q_reg[22]_1\ : out STD_LOGIC;
    \Q_reg[21]_1\ : out STD_LOGIC;
    \Q_reg[20]_1\ : out STD_LOGIC;
    \Q_reg[19]_1\ : out STD_LOGIC;
    \Q_reg[18]_1\ : out STD_LOGIC;
    \Q_reg[17]_1\ : out STD_LOGIC;
    \Q_reg[16]_1\ : out STD_LOGIC;
    \Q_reg[15]_1\ : out STD_LOGIC;
    \Q_reg[14]_1\ : out STD_LOGIC;
    \Q_reg[13]_1\ : out STD_LOGIC;
    \Q_reg[12]_1\ : out STD_LOGIC;
    \Q_reg[11]_1\ : out STD_LOGIC;
    \Q_reg[10]_1\ : out STD_LOGIC;
    \Q_reg[9]_1\ : out STD_LOGIC;
    \Q_reg[8]_1\ : out STD_LOGIC;
    \Q_reg[7]_1\ : out STD_LOGIC;
    \Q_reg[6]_1\ : out STD_LOGIC;
    \Q_reg[5]_1\ : out STD_LOGIC;
    \Q_reg[4]_1\ : out STD_LOGIC;
    \Q_reg[3]_1\ : out STD_LOGIC;
    \Q_reg[2]_1\ : out STD_LOGIC;
    \Q_reg[1]_1\ : out STD_LOGIC;
    \Q_reg[0]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_4\ : in STD_LOGIC;
    \x1_reg[31]_i_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_4_0\ : in STD_LOGIC;
    \x1_reg[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[0]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x1_reg[31]_i_3_1\ : in STD_LOGIC;
    \x1_reg[31]_i_3_2\ : in STD_LOGIC;
    \x1_reg[20]_i_3\ : in STD_LOGIC;
    \x1_reg[20]_i_3_0\ : in STD_LOGIC;
    \Q_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_14 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_14;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_14 is
  signal \Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \Q_reg_n_0_[9]\ : STD_LOGIC;
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(0),
      Q => \Q_reg_n_0_[0]\
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(10),
      Q => \Q_reg_n_0_[10]\
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(11),
      Q => \Q_reg_n_0_[11]\
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(12),
      Q => \Q_reg_n_0_[12]\
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(13),
      Q => \Q_reg_n_0_[13]\
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(14),
      Q => \Q_reg_n_0_[14]\
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(15),
      Q => \Q_reg_n_0_[15]\
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(16),
      Q => \Q_reg_n_0_[16]\
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(17),
      Q => \Q_reg_n_0_[17]\
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(18),
      Q => \Q_reg_n_0_[18]\
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(19),
      Q => \Q_reg_n_0_[19]\
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(1),
      Q => \Q_reg_n_0_[1]\
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(20),
      Q => \Q_reg_n_0_[20]\
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(21),
      Q => \Q_reg_n_0_[21]\
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(22),
      Q => \Q_reg_n_0_[22]\
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(23),
      Q => \Q_reg_n_0_[23]\
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(24),
      Q => \Q_reg_n_0_[24]\
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(25),
      Q => \Q_reg_n_0_[25]\
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(26),
      Q => \Q_reg_n_0_[26]\
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(27),
      Q => \Q_reg_n_0_[27]\
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(28),
      Q => \Q_reg_n_0_[28]\
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(29),
      Q => \Q_reg_n_0_[29]\
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(2),
      Q => \Q_reg_n_0_[2]\
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(30),
      Q => \Q_reg_n_0_[30]\
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(31),
      Q => \Q_reg_n_0_[31]\
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(3),
      Q => \Q_reg_n_0_[3]\
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(4),
      Q => \Q_reg_n_0_[4]\
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(5),
      Q => \Q_reg_n_0_[5]\
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(6),
      Q => \Q_reg_n_0_[6]\
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(7),
      Q => \Q_reg_n_0_[7]\
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(8),
      Q => \Q_reg_n_0_[8]\
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(9),
      Q => \Q_reg_n_0_[9]\
    );
\x0_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(0),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(0),
      O => \Q_reg[0]_0\
    );
\x0_reg[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(10),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(10),
      O => \Q_reg[10]_0\
    );
\x0_reg[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(11),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(11),
      O => \Q_reg[11]_0\
    );
\x0_reg[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => Q(12),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(12),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(12),
      O => \Q_reg[12]_0\
    );
\x0_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(13),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(13),
      O => \Q_reg[13]_0\
    );
\x0_reg[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => Q(14),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(14),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(14),
      O => \Q_reg[14]_0\
    );
\x0_reg[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(15),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(15),
      O => \Q_reg[15]_0\
    );
\x0_reg[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => Q(16),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(16),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(16),
      O => \Q_reg[16]_0\
    );
\x0_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => Q(17),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(17),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(17),
      O => \Q_reg[17]_0\
    );
\x0_reg[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => Q(18),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(18),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(18),
      O => \Q_reg[18]_0\
    );
\x0_reg[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => Q(19),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(19),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(19),
      O => \Q_reg[19]_0\
    );
\x0_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(1),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(1),
      O => \Q_reg[1]_0\
    );
\x0_reg[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => Q(20),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(20),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(20),
      O => \Q_reg[20]_0\
    );
\x0_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => Q(21),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(21),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(21),
      O => \Q_reg[21]_0\
    );
\x0_reg[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => Q(22),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(22),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(22),
      O => \Q_reg[22]_0\
    );
\x0_reg[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => Q(23),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(23),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(23),
      O => \Q_reg[23]_0\
    );
\x0_reg[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => Q(24),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(24),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(24),
      O => \Q_reg[24]_0\
    );
\x0_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => Q(25),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(25),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(25),
      O => \Q_reg[25]_0\
    );
\x0_reg[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => Q(26),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(26),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(26),
      O => \Q_reg[26]_0\
    );
\x0_reg[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => Q(27),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(27),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(27),
      O => \Q_reg[27]_0\
    );
\x0_reg[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => Q(28),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(28),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(28),
      O => \Q_reg[28]_0\
    );
\x0_reg[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => Q(29),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(29),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(29),
      O => \Q_reg[29]_0\
    );
\x0_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(2),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(2),
      O => \Q_reg[2]_0\
    );
\x0_reg[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => Q(30),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(30),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(30),
      O => \Q_reg[30]_0\
    );
\x0_reg[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => Q(31),
      I2 => \x0_reg[31]_i_4\,
      I3 => \x1_reg[31]_i_3\(31),
      I4 => \x0_reg[31]_i_4_0\,
      I5 => \x1_reg[31]_i_3_0\(31),
      O => \Q_reg[31]_0\
    );
\x0_reg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(3),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(3),
      O => \Q_reg[3]_0\
    );
\x0_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(4),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(4),
      O => \Q_reg[4]_0\
    );
\x0_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(5),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(5),
      O => \Q_reg[5]_0\
    );
\x0_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(6),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(6),
      O => \Q_reg[6]_0\
    );
\x0_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(7),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(7),
      O => \Q_reg[7]_0\
    );
\x0_reg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(8),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(8),
      O => \Q_reg[8]_0\
    );
\x0_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \x0_reg[0]_i_3\(3),
      I3 => \x1_reg[31]_i_3\(9),
      I4 => \x0_reg[0]_i_3\(2),
      I5 => \x1_reg[31]_i_3_0\(9),
      O => \Q_reg[9]_0\
    );
\x1_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \x0_reg[0]_i_3\(1),
      I3 => \x1_reg[31]_i_3\(0),
      I4 => \x0_reg[0]_i_3\(0),
      I5 => \x1_reg[31]_i_3_0\(0),
      O => \Q_reg[0]_1\
    );
\x1_reg[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(10),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(10),
      O => \Q_reg[10]_1\
    );
\x1_reg[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(11),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(11),
      O => \Q_reg[11]_1\
    );
\x1_reg[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => Q(12),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(12),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(12),
      O => \Q_reg[12]_1\
    );
\x1_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(13),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(13),
      O => \Q_reg[13]_1\
    );
\x1_reg[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => Q(14),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(14),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(14),
      O => \Q_reg[14]_1\
    );
\x1_reg[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(15),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(15),
      O => \Q_reg[15]_1\
    );
\x1_reg[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => Q(16),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(16),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(16),
      O => \Q_reg[16]_1\
    );
\x1_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => Q(17),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(17),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(17),
      O => \Q_reg[17]_1\
    );
\x1_reg[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => Q(18),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(18),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(18),
      O => \Q_reg[18]_1\
    );
\x1_reg[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => Q(19),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(19),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(19),
      O => \Q_reg[19]_1\
    );
\x1_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \x0_reg[0]_i_3\(1),
      I3 => \x1_reg[31]_i_3\(1),
      I4 => \x0_reg[0]_i_3\(0),
      I5 => \x1_reg[31]_i_3_0\(1),
      O => \Q_reg[1]_1\
    );
\x1_reg[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => Q(20),
      I2 => \x1_reg[20]_i_3\,
      I3 => \x1_reg[31]_i_3\(20),
      I4 => \x1_reg[20]_i_3_0\,
      I5 => \x1_reg[31]_i_3_0\(20),
      O => \Q_reg[20]_1\
    );
\x1_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => Q(21),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(21),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(21),
      O => \Q_reg[21]_1\
    );
\x1_reg[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => Q(22),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(22),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(22),
      O => \Q_reg[22]_1\
    );
\x1_reg[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => Q(23),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(23),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(23),
      O => \Q_reg[23]_1\
    );
\x1_reg[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => Q(24),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(24),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(24),
      O => \Q_reg[24]_1\
    );
\x1_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => Q(25),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(25),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(25),
      O => \Q_reg[25]_1\
    );
\x1_reg[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => Q(26),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(26),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(26),
      O => \Q_reg[26]_1\
    );
\x1_reg[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => Q(27),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(27),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(27),
      O => \Q_reg[27]_1\
    );
\x1_reg[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => Q(28),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(28),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(28),
      O => \Q_reg[28]_1\
    );
\x1_reg[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => Q(29),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(29),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(29),
      O => \Q_reg[29]_1\
    );
\x1_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \x0_reg[0]_i_3\(1),
      I3 => \x1_reg[31]_i_3\(2),
      I4 => \x0_reg[0]_i_3\(0),
      I5 => \x1_reg[31]_i_3_0\(2),
      O => \Q_reg[2]_1\
    );
\x1_reg[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => Q(30),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(30),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(30),
      O => \Q_reg[30]_1\
    );
\x1_reg[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => Q(31),
      I2 => \x1_reg[31]_i_3_1\,
      I3 => \x1_reg[31]_i_3\(31),
      I4 => \x1_reg[31]_i_3_2\,
      I5 => \x1_reg[31]_i_3_0\(31),
      O => \Q_reg[31]_1\
    );
\x1_reg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \x0_reg[0]_i_3\(1),
      I3 => \x1_reg[31]_i_3\(3),
      I4 => \x0_reg[0]_i_3\(0),
      I5 => \x1_reg[31]_i_3_0\(3),
      O => \Q_reg[3]_1\
    );
\x1_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \x0_reg[0]_i_3\(1),
      I3 => \x1_reg[31]_i_3\(4),
      I4 => \x0_reg[0]_i_3\(0),
      I5 => \x1_reg[31]_i_3_0\(4),
      O => \Q_reg[4]_1\
    );
\x1_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \x0_reg[0]_i_3\(1),
      I3 => \x1_reg[31]_i_3\(5),
      I4 => \x0_reg[0]_i_3\(0),
      I5 => \x1_reg[31]_i_3_0\(5),
      O => \Q_reg[5]_1\
    );
\x1_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \x0_reg[0]_i_3\(1),
      I3 => \x1_reg[31]_i_3\(6),
      I4 => \x0_reg[0]_i_3\(0),
      I5 => \x1_reg[31]_i_3_0\(6),
      O => \Q_reg[6]_1\
    );
\x1_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \x0_reg[0]_i_3\(1),
      I3 => \x1_reg[31]_i_3\(7),
      I4 => \x0_reg[0]_i_3\(0),
      I5 => \x1_reg[31]_i_3_0\(7),
      O => \Q_reg[7]_1\
    );
\x1_reg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \x0_reg[0]_i_3\(1),
      I3 => \x1_reg[31]_i_3\(8),
      I4 => \x0_reg[0]_i_3\(0),
      I5 => \x1_reg[31]_i_3_0\(8),
      O => \Q_reg[8]_1\
    );
\x1_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \x0_reg[0]_i_3\(1),
      I3 => \x1_reg[31]_i_3\(9),
      I4 => \x0_reg[0]_i_3\(0),
      I5 => \x1_reg[31]_i_3_0\(9),
      O => \Q_reg[9]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_15 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_15 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_15;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_15 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_16 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_16 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_16;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_16 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_17 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_17 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_17;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_17 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[20]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \Q_reg[31]_1\ : in STD_LOGIC;
    \Q_reg[31]_2\ : in STD_LOGIC;
    \x0_reg[31]_i_1_0\ : in STD_LOGIC;
    \x1_reg[31]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_3_0\ : in STD_LOGIC;
    \x1_reg[31]_i_2_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_3_1\ : in STD_LOGIC;
    \x1_reg[31]_i_2_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[30]_0\ : in STD_LOGIC;
    \Q_reg[30]_1\ : in STD_LOGIC;
    \Q_reg[30]_2\ : in STD_LOGIC;
    \x0_reg[30]_i_1_0\ : in STD_LOGIC;
    \Q_reg[29]_0\ : in STD_LOGIC;
    \Q_reg[29]_1\ : in STD_LOGIC;
    \Q_reg[29]_2\ : in STD_LOGIC;
    \x0_reg[29]_i_1_0\ : in STD_LOGIC;
    \Q_reg[28]_0\ : in STD_LOGIC;
    \Q_reg[28]_1\ : in STD_LOGIC;
    \Q_reg[28]_2\ : in STD_LOGIC;
    \x0_reg[28]_i_1_0\ : in STD_LOGIC;
    \Q_reg[27]_0\ : in STD_LOGIC;
    \Q_reg[27]_1\ : in STD_LOGIC;
    \Q_reg[27]_2\ : in STD_LOGIC;
    \x0_reg[27]_i_1_0\ : in STD_LOGIC;
    \Q_reg[26]_0\ : in STD_LOGIC;
    \Q_reg[26]_1\ : in STD_LOGIC;
    \Q_reg[26]_2\ : in STD_LOGIC;
    \x0_reg[26]_i_1_0\ : in STD_LOGIC;
    \Q_reg[25]_0\ : in STD_LOGIC;
    \Q_reg[25]_1\ : in STD_LOGIC;
    \Q_reg[25]_2\ : in STD_LOGIC;
    \x0_reg[25]_i_1_0\ : in STD_LOGIC;
    \Q_reg[24]_0\ : in STD_LOGIC;
    \Q_reg[24]_1\ : in STD_LOGIC;
    \Q_reg[24]_2\ : in STD_LOGIC;
    \x0_reg[24]_i_1_0\ : in STD_LOGIC;
    \Q_reg[23]_0\ : in STD_LOGIC;
    \Q_reg[23]_1\ : in STD_LOGIC;
    \Q_reg[23]_2\ : in STD_LOGIC;
    \x0_reg[23]_i_1_0\ : in STD_LOGIC;
    \Q_reg[22]_0\ : in STD_LOGIC;
    \Q_reg[22]_1\ : in STD_LOGIC;
    \Q_reg[22]_2\ : in STD_LOGIC;
    \x0_reg[22]_i_1_0\ : in STD_LOGIC;
    \Q_reg[21]_0\ : in STD_LOGIC;
    \Q_reg[21]_1\ : in STD_LOGIC;
    \Q_reg[21]_2\ : in STD_LOGIC;
    \x0_reg[21]_i_1_0\ : in STD_LOGIC;
    \Q_reg[20]_1\ : in STD_LOGIC;
    \Q_reg[20]_2\ : in STD_LOGIC;
    \Q_reg[20]_3\ : in STD_LOGIC;
    \x0_reg[20]_i_1_0\ : in STD_LOGIC;
    \Q_reg[19]_0\ : in STD_LOGIC;
    \Q_reg[19]_1\ : in STD_LOGIC;
    \Q_reg[19]_2\ : in STD_LOGIC;
    \x0_reg[19]_i_1_0\ : in STD_LOGIC;
    \Q_reg[18]_0\ : in STD_LOGIC;
    \Q_reg[18]_1\ : in STD_LOGIC;
    \Q_reg[18]_2\ : in STD_LOGIC;
    \x0_reg[18]_i_1_0\ : in STD_LOGIC;
    \Q_reg[17]_0\ : in STD_LOGIC;
    \Q_reg[17]_1\ : in STD_LOGIC;
    \Q_reg[17]_2\ : in STD_LOGIC;
    \x0_reg[17]_i_1_0\ : in STD_LOGIC;
    \Q_reg[16]_0\ : in STD_LOGIC;
    \Q_reg[16]_1\ : in STD_LOGIC;
    \Q_reg[16]_2\ : in STD_LOGIC;
    \x0_reg[16]_i_1_0\ : in STD_LOGIC;
    \Q_reg[15]_0\ : in STD_LOGIC;
    \Q_reg[15]_1\ : in STD_LOGIC;
    \Q_reg[15]_2\ : in STD_LOGIC;
    \x0_reg[15]_i_1_0\ : in STD_LOGIC;
    \Q_reg[14]_0\ : in STD_LOGIC;
    \Q_reg[14]_1\ : in STD_LOGIC;
    \Q_reg[14]_2\ : in STD_LOGIC;
    \x0_reg[14]_i_1_0\ : in STD_LOGIC;
    \Q_reg[13]_0\ : in STD_LOGIC;
    \Q_reg[13]_1\ : in STD_LOGIC;
    \Q_reg[13]_2\ : in STD_LOGIC;
    \x0_reg[13]_i_1_0\ : in STD_LOGIC;
    \Q_reg[12]_0\ : in STD_LOGIC;
    \Q_reg[12]_1\ : in STD_LOGIC;
    \Q_reg[12]_2\ : in STD_LOGIC;
    \x0_reg[12]_i_1_0\ : in STD_LOGIC;
    \Q_reg[11]_0\ : in STD_LOGIC;
    \Q_reg[11]_1\ : in STD_LOGIC;
    \Q_reg[11]_2\ : in STD_LOGIC;
    \x0_reg[11]_i_1_0\ : in STD_LOGIC;
    \Q_reg[10]_0\ : in STD_LOGIC;
    \Q_reg[10]_1\ : in STD_LOGIC;
    \Q_reg[10]_2\ : in STD_LOGIC;
    \x0_reg[10]_i_1_0\ : in STD_LOGIC;
    \Q_reg[9]_0\ : in STD_LOGIC;
    \Q_reg[9]_1\ : in STD_LOGIC;
    \Q_reg[9]_2\ : in STD_LOGIC;
    \x0_reg[9]_i_1_0\ : in STD_LOGIC;
    \Q_reg[8]_0\ : in STD_LOGIC;
    \Q_reg[8]_1\ : in STD_LOGIC;
    \Q_reg[8]_2\ : in STD_LOGIC;
    \x0_reg[8]_i_1_0\ : in STD_LOGIC;
    \Q_reg[7]_0\ : in STD_LOGIC;
    \Q_reg[7]_1\ : in STD_LOGIC;
    \Q_reg[7]_2\ : in STD_LOGIC;
    \x0_reg[7]_i_1_0\ : in STD_LOGIC;
    \Q_reg[6]_0\ : in STD_LOGIC;
    \Q_reg[6]_1\ : in STD_LOGIC;
    \Q_reg[6]_2\ : in STD_LOGIC;
    \x0_reg[6]_i_1_0\ : in STD_LOGIC;
    \Q_reg[5]_0\ : in STD_LOGIC;
    \Q_reg[5]_1\ : in STD_LOGIC;
    \Q_reg[5]_2\ : in STD_LOGIC;
    \x0_reg[5]_i_1_0\ : in STD_LOGIC;
    \Q_reg[4]_0\ : in STD_LOGIC;
    \Q_reg[4]_1\ : in STD_LOGIC;
    \Q_reg[4]_2\ : in STD_LOGIC;
    \x0_reg[4]_i_1_0\ : in STD_LOGIC;
    \Q_reg[3]_0\ : in STD_LOGIC;
    \Q_reg[3]_1\ : in STD_LOGIC;
    \Q_reg[3]_2\ : in STD_LOGIC;
    \x0_reg[3]_i_1_0\ : in STD_LOGIC;
    \Q_reg[2]_0\ : in STD_LOGIC;
    \Q_reg[2]_1\ : in STD_LOGIC;
    \Q_reg[2]_2\ : in STD_LOGIC;
    \x0_reg[2]_i_1_0\ : in STD_LOGIC;
    \Q_reg[1]_0\ : in STD_LOGIC;
    \Q_reg[1]_1\ : in STD_LOGIC;
    \Q_reg[1]_2\ : in STD_LOGIC;
    \x0_reg[1]_i_1_0\ : in STD_LOGIC;
    \Q_reg[0]_0\ : in STD_LOGIC;
    \Q_reg[0]_1\ : in STD_LOGIC;
    \Q_reg[0]_2\ : in STD_LOGIC;
    \x0_reg[0]_i_1_0\ : in STD_LOGIC;
    \Q_reg[31]_3\ : in STD_LOGIC;
    \Q_reg[31]_4\ : in STD_LOGIC;
    \Q_reg[31]_5\ : in STD_LOGIC;
    \x1_reg[31]_i_1_0\ : in STD_LOGIC;
    \x1_reg[31]_i_2_3\ : in STD_LOGIC;
    \x1_reg[31]_i_2_4\ : in STD_LOGIC;
    \Q_reg[30]_3\ : in STD_LOGIC;
    \Q_reg[30]_4\ : in STD_LOGIC;
    \Q_reg[30]_5\ : in STD_LOGIC;
    \x1_reg[30]_i_1_0\ : in STD_LOGIC;
    \Q_reg[29]_3\ : in STD_LOGIC;
    \Q_reg[29]_4\ : in STD_LOGIC;
    \Q_reg[29]_5\ : in STD_LOGIC;
    \x1_reg[29]_i_1_0\ : in STD_LOGIC;
    \Q_reg[28]_3\ : in STD_LOGIC;
    \Q_reg[28]_4\ : in STD_LOGIC;
    \Q_reg[28]_5\ : in STD_LOGIC;
    \x1_reg[28]_i_1_0\ : in STD_LOGIC;
    \Q_reg[27]_3\ : in STD_LOGIC;
    \Q_reg[27]_4\ : in STD_LOGIC;
    \Q_reg[27]_5\ : in STD_LOGIC;
    \x1_reg[27]_i_1_0\ : in STD_LOGIC;
    \Q_reg[26]_3\ : in STD_LOGIC;
    \Q_reg[26]_4\ : in STD_LOGIC;
    \Q_reg[26]_5\ : in STD_LOGIC;
    \x1_reg[26]_i_1_0\ : in STD_LOGIC;
    \Q_reg[25]_3\ : in STD_LOGIC;
    \Q_reg[25]_4\ : in STD_LOGIC;
    \Q_reg[25]_5\ : in STD_LOGIC;
    \x1_reg[25]_i_1_0\ : in STD_LOGIC;
    \Q_reg[24]_3\ : in STD_LOGIC;
    \Q_reg[24]_4\ : in STD_LOGIC;
    \Q_reg[24]_5\ : in STD_LOGIC;
    \x1_reg[24]_i_1_0\ : in STD_LOGIC;
    \Q_reg[23]_3\ : in STD_LOGIC;
    \Q_reg[23]_4\ : in STD_LOGIC;
    \Q_reg[23]_5\ : in STD_LOGIC;
    \x1_reg[23]_i_1_0\ : in STD_LOGIC;
    \Q_reg[22]_3\ : in STD_LOGIC;
    \Q_reg[22]_4\ : in STD_LOGIC;
    \Q_reg[22]_5\ : in STD_LOGIC;
    \x1_reg[22]_i_1_0\ : in STD_LOGIC;
    \Q_reg[21]_3\ : in STD_LOGIC;
    \Q_reg[21]_4\ : in STD_LOGIC;
    \Q_reg[21]_5\ : in STD_LOGIC;
    \x1_reg[21]_i_1_0\ : in STD_LOGIC;
    \Q_reg[20]_4\ : in STD_LOGIC;
    \Q_reg[20]_5\ : in STD_LOGIC;
    \Q_reg[20]_6\ : in STD_LOGIC;
    \x1_reg[20]_i_1_0\ : in STD_LOGIC;
    \x1_reg[20]_i_2_0\ : in STD_LOGIC;
    \x1_reg[20]_i_2_1\ : in STD_LOGIC;
    \Q_reg[19]_3\ : in STD_LOGIC;
    \Q_reg[19]_4\ : in STD_LOGIC;
    \Q_reg[19]_5\ : in STD_LOGIC;
    \x1_reg[19]_i_1_0\ : in STD_LOGIC;
    \Q_reg[18]_3\ : in STD_LOGIC;
    \Q_reg[18]_4\ : in STD_LOGIC;
    \Q_reg[18]_5\ : in STD_LOGIC;
    \x1_reg[18]_i_1_0\ : in STD_LOGIC;
    \Q_reg[17]_3\ : in STD_LOGIC;
    \Q_reg[17]_4\ : in STD_LOGIC;
    \Q_reg[17]_5\ : in STD_LOGIC;
    \x1_reg[17]_i_1_0\ : in STD_LOGIC;
    \Q_reg[16]_3\ : in STD_LOGIC;
    \Q_reg[16]_4\ : in STD_LOGIC;
    \Q_reg[16]_5\ : in STD_LOGIC;
    \x1_reg[16]_i_1_0\ : in STD_LOGIC;
    \Q_reg[15]_3\ : in STD_LOGIC;
    \Q_reg[15]_4\ : in STD_LOGIC;
    \Q_reg[15]_5\ : in STD_LOGIC;
    \x1_reg[15]_i_1_0\ : in STD_LOGIC;
    \Q_reg[14]_3\ : in STD_LOGIC;
    \Q_reg[14]_4\ : in STD_LOGIC;
    \Q_reg[14]_5\ : in STD_LOGIC;
    \x1_reg[14]_i_1_0\ : in STD_LOGIC;
    \Q_reg[13]_3\ : in STD_LOGIC;
    \Q_reg[13]_4\ : in STD_LOGIC;
    \Q_reg[13]_5\ : in STD_LOGIC;
    \x1_reg[13]_i_1_0\ : in STD_LOGIC;
    \Q_reg[12]_3\ : in STD_LOGIC;
    \Q_reg[12]_4\ : in STD_LOGIC;
    \Q_reg[12]_5\ : in STD_LOGIC;
    \x1_reg[12]_i_1_0\ : in STD_LOGIC;
    \Q_reg[11]_3\ : in STD_LOGIC;
    \Q_reg[11]_4\ : in STD_LOGIC;
    \Q_reg[11]_5\ : in STD_LOGIC;
    \x1_reg[11]_i_1_0\ : in STD_LOGIC;
    \Q_reg[10]_3\ : in STD_LOGIC;
    \Q_reg[10]_4\ : in STD_LOGIC;
    \Q_reg[10]_5\ : in STD_LOGIC;
    \x1_reg[10]_i_1_0\ : in STD_LOGIC;
    \Q_reg[9]_3\ : in STD_LOGIC;
    \Q_reg[9]_4\ : in STD_LOGIC;
    \Q_reg[9]_5\ : in STD_LOGIC;
    \x1_reg[9]_i_1_0\ : in STD_LOGIC;
    \Q_reg[8]_3\ : in STD_LOGIC;
    \Q_reg[8]_4\ : in STD_LOGIC;
    \Q_reg[8]_5\ : in STD_LOGIC;
    \x1_reg[8]_i_1_0\ : in STD_LOGIC;
    \Q_reg[7]_3\ : in STD_LOGIC;
    \Q_reg[7]_4\ : in STD_LOGIC;
    \Q_reg[7]_5\ : in STD_LOGIC;
    \x1_reg[7]_i_1_0\ : in STD_LOGIC;
    \Q_reg[6]_3\ : in STD_LOGIC;
    \Q_reg[6]_4\ : in STD_LOGIC;
    \Q_reg[6]_5\ : in STD_LOGIC;
    \x1_reg[6]_i_1_0\ : in STD_LOGIC;
    \Q_reg[5]_3\ : in STD_LOGIC;
    \Q_reg[5]_4\ : in STD_LOGIC;
    \Q_reg[5]_5\ : in STD_LOGIC;
    \x1_reg[5]_i_1_0\ : in STD_LOGIC;
    \Q_reg[4]_3\ : in STD_LOGIC;
    \Q_reg[4]_4\ : in STD_LOGIC;
    \Q_reg[4]_5\ : in STD_LOGIC;
    \x1_reg[4]_i_1_0\ : in STD_LOGIC;
    \Q_reg[3]_3\ : in STD_LOGIC;
    \Q_reg[3]_4\ : in STD_LOGIC;
    \Q_reg[3]_5\ : in STD_LOGIC;
    \x1_reg[3]_i_1_0\ : in STD_LOGIC;
    \Q_reg[2]_3\ : in STD_LOGIC;
    \Q_reg[2]_4\ : in STD_LOGIC;
    \Q_reg[2]_5\ : in STD_LOGIC;
    \x1_reg[2]_i_1_0\ : in STD_LOGIC;
    \Q_reg[1]_3\ : in STD_LOGIC;
    \Q_reg[1]_4\ : in STD_LOGIC;
    \Q_reg[1]_5\ : in STD_LOGIC;
    \x1_reg[1]_i_1_0\ : in STD_LOGIC;
    \Q_reg[0]_3\ : in STD_LOGIC;
    \Q_reg[0]_4\ : in STD_LOGIC;
    \Q_reg[0]_5\ : in STD_LOGIC;
    \x1_reg[0]_i_1_0\ : in STD_LOGIC;
    \Q_reg[31]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_18 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_18;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_18 is
  signal \Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \Q_reg_n_0_[9]\ : STD_LOGIC;
  signal \x0_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \x0_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \x0_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \x0_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \x0_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \x1_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \x1_reg[9]_i_6_n_0\ : STD_LOGIC;
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(0),
      Q => \Q_reg_n_0_[0]\
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(10),
      Q => \Q_reg_n_0_[10]\
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(11),
      Q => \Q_reg_n_0_[11]\
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(12),
      Q => \Q_reg_n_0_[12]\
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(13),
      Q => \Q_reg_n_0_[13]\
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(14),
      Q => \Q_reg_n_0_[14]\
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(15),
      Q => \Q_reg_n_0_[15]\
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(16),
      Q => \Q_reg_n_0_[16]\
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(17),
      Q => \Q_reg_n_0_[17]\
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(18),
      Q => \Q_reg_n_0_[18]\
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(19),
      Q => \Q_reg_n_0_[19]\
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(1),
      Q => \Q_reg_n_0_[1]\
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(20),
      Q => \Q_reg_n_0_[20]\
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(21),
      Q => \Q_reg_n_0_[21]\
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(22),
      Q => \Q_reg_n_0_[22]\
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(23),
      Q => \Q_reg_n_0_[23]\
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(24),
      Q => \Q_reg_n_0_[24]\
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(25),
      Q => \Q_reg_n_0_[25]\
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(26),
      Q => \Q_reg_n_0_[26]\
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(27),
      Q => \Q_reg_n_0_[27]\
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(28),
      Q => \Q_reg_n_0_[28]\
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(29),
      Q => \Q_reg_n_0_[29]\
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(2),
      Q => \Q_reg_n_0_[2]\
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(30),
      Q => \Q_reg_n_0_[30]\
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(31),
      Q => \Q_reg_n_0_[31]\
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(3),
      Q => \Q_reg_n_0_[3]\
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(4),
      Q => \Q_reg_n_0_[4]\
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(5),
      Q => \Q_reg_n_0_[5]\
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(6),
      Q => \Q_reg_n_0_[6]\
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(7),
      Q => \Q_reg_n_0_[7]\
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(8),
      Q => \Q_reg_n_0_[8]\
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_6\(0),
      CLR => rst,
      D => \Q_reg[31]_7\(9),
      Q => \Q_reg_n_0_[9]\
    );
\x0_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[0]_i_2_n_0\,
      I1 => \Q_reg[0]_0\,
      I2 => Q(9),
      I3 => \Q_reg[0]_1\,
      I4 => Q(8),
      I5 => \Q_reg[0]_2\,
      O => D(0)
    );
\x0_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[0]_i_6_n_0\,
      I1 => \x0_reg[0]_i_1_0\,
      O => \x0_reg[0]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => \x1_reg[31]_i_2_0\(0),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(0),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(0),
      O => \x0_reg[0]_i_6_n_0\
    );
\x0_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[10]_i_2_n_0\,
      I1 => \Q_reg[10]_0\,
      I2 => Q(9),
      I3 => \Q_reg[10]_1\,
      I4 => Q(8),
      I5 => \Q_reg[10]_2\,
      O => D(10)
    );
\x0_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[10]_i_6_n_0\,
      I1 => \x0_reg[10]_i_1_0\,
      O => \x0_reg[10]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => \x1_reg[31]_i_2_0\(10),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(10),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(10),
      O => \x0_reg[10]_i_6_n_0\
    );
\x0_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[11]_i_2_n_0\,
      I1 => \Q_reg[11]_0\,
      I2 => Q(9),
      I3 => \Q_reg[11]_1\,
      I4 => Q(8),
      I5 => \Q_reg[11]_2\,
      O => D(11)
    );
\x0_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[11]_i_6_n_0\,
      I1 => \x0_reg[11]_i_1_0\,
      O => \x0_reg[11]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => \x1_reg[31]_i_2_0\(11),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(11),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(11),
      O => \x0_reg[11]_i_6_n_0\
    );
\x0_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[12]_i_2_n_0\,
      I1 => \Q_reg[12]_0\,
      I2 => Q(9),
      I3 => \Q_reg[12]_1\,
      I4 => Q(8),
      I5 => \Q_reg[12]_2\,
      O => D(12)
    );
\x0_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[12]_i_6_n_0\,
      I1 => \x0_reg[12]_i_1_0\,
      O => \x0_reg[12]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => \x1_reg[31]_i_2_0\(12),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(12),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(12),
      O => \x0_reg[12]_i_6_n_0\
    );
\x0_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[13]_i_2_n_0\,
      I1 => \Q_reg[13]_0\,
      I2 => Q(9),
      I3 => \Q_reg[13]_1\,
      I4 => Q(8),
      I5 => \Q_reg[13]_2\,
      O => D(13)
    );
\x0_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[13]_i_6_n_0\,
      I1 => \x0_reg[13]_i_1_0\,
      O => \x0_reg[13]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => \x1_reg[31]_i_2_0\(13),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(13),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(13),
      O => \x0_reg[13]_i_6_n_0\
    );
\x0_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[14]_i_2_n_0\,
      I1 => \Q_reg[14]_0\,
      I2 => Q(9),
      I3 => \Q_reg[14]_1\,
      I4 => Q(8),
      I5 => \Q_reg[14]_2\,
      O => D(14)
    );
\x0_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[14]_i_6_n_0\,
      I1 => \x0_reg[14]_i_1_0\,
      O => \x0_reg[14]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => \x1_reg[31]_i_2_0\(14),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(14),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(14),
      O => \x0_reg[14]_i_6_n_0\
    );
\x0_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[15]_i_2_n_0\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(9),
      I3 => \Q_reg[15]_1\,
      I4 => Q(8),
      I5 => \Q_reg[15]_2\,
      O => D(15)
    );
\x0_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[15]_i_6_n_0\,
      I1 => \x0_reg[15]_i_1_0\,
      O => \x0_reg[15]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => \x1_reg[31]_i_2_0\(15),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(15),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(15),
      O => \x0_reg[15]_i_6_n_0\
    );
\x0_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[16]_i_2_n_0\,
      I1 => \Q_reg[16]_0\,
      I2 => Q(9),
      I3 => \Q_reg[16]_1\,
      I4 => Q(8),
      I5 => \Q_reg[16]_2\,
      O => D(16)
    );
\x0_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[16]_i_6_n_0\,
      I1 => \x0_reg[16]_i_1_0\,
      O => \x0_reg[16]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => \x1_reg[31]_i_2_0\(16),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(16),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(16),
      O => \x0_reg[16]_i_6_n_0\
    );
\x0_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[17]_i_2_n_0\,
      I1 => \Q_reg[17]_0\,
      I2 => Q(9),
      I3 => \Q_reg[17]_1\,
      I4 => Q(8),
      I5 => \Q_reg[17]_2\,
      O => D(17)
    );
\x0_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[17]_i_6_n_0\,
      I1 => \x0_reg[17]_i_1_0\,
      O => \x0_reg[17]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => \x1_reg[31]_i_2_0\(17),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(17),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(17),
      O => \x0_reg[17]_i_6_n_0\
    );
\x0_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[18]_i_2_n_0\,
      I1 => \Q_reg[18]_0\,
      I2 => Q(9),
      I3 => \Q_reg[18]_1\,
      I4 => Q(8),
      I5 => \Q_reg[18]_2\,
      O => D(18)
    );
\x0_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[18]_i_6_n_0\,
      I1 => \x0_reg[18]_i_1_0\,
      O => \x0_reg[18]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => \x1_reg[31]_i_2_0\(18),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(18),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(18),
      O => \x0_reg[18]_i_6_n_0\
    );
\x0_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[19]_i_2_n_0\,
      I1 => \Q_reg[19]_0\,
      I2 => Q(9),
      I3 => \Q_reg[19]_1\,
      I4 => Q(8),
      I5 => \Q_reg[19]_2\,
      O => D(19)
    );
\x0_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[19]_i_6_n_0\,
      I1 => \x0_reg[19]_i_1_0\,
      O => \x0_reg[19]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => \x1_reg[31]_i_2_0\(19),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(19),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(19),
      O => \x0_reg[19]_i_6_n_0\
    );
\x0_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[1]_i_2_n_0\,
      I1 => \Q_reg[1]_0\,
      I2 => Q(9),
      I3 => \Q_reg[1]_1\,
      I4 => Q(8),
      I5 => \Q_reg[1]_2\,
      O => D(1)
    );
\x0_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[1]_i_6_n_0\,
      I1 => \x0_reg[1]_i_1_0\,
      O => \x0_reg[1]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => \x1_reg[31]_i_2_0\(1),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(1),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(1),
      O => \x0_reg[1]_i_6_n_0\
    );
\x0_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[20]_i_2_n_0\,
      I1 => \Q_reg[20]_1\,
      I2 => Q(9),
      I3 => \Q_reg[20]_2\,
      I4 => Q(8),
      I5 => \Q_reg[20]_3\,
      O => D(20)
    );
\x0_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[20]_i_6_n_0\,
      I1 => \x0_reg[20]_i_1_0\,
      O => \x0_reg[20]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => \x1_reg[31]_i_2_0\(20),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(20),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(20),
      O => \x0_reg[20]_i_6_n_0\
    );
\x0_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[21]_i_2_n_0\,
      I1 => \Q_reg[21]_0\,
      I2 => Q(9),
      I3 => \Q_reg[21]_1\,
      I4 => Q(8),
      I5 => \Q_reg[21]_2\,
      O => D(21)
    );
\x0_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[21]_i_6_n_0\,
      I1 => \x0_reg[21]_i_1_0\,
      O => \x0_reg[21]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => \x1_reg[31]_i_2_0\(21),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(21),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(21),
      O => \x0_reg[21]_i_6_n_0\
    );
\x0_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[22]_i_2_n_0\,
      I1 => \Q_reg[22]_0\,
      I2 => Q(9),
      I3 => \Q_reg[22]_1\,
      I4 => Q(8),
      I5 => \Q_reg[22]_2\,
      O => D(22)
    );
\x0_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[22]_i_6_n_0\,
      I1 => \x0_reg[22]_i_1_0\,
      O => \x0_reg[22]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => \x1_reg[31]_i_2_0\(22),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(22),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(22),
      O => \x0_reg[22]_i_6_n_0\
    );
\x0_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[23]_i_2_n_0\,
      I1 => \Q_reg[23]_0\,
      I2 => Q(9),
      I3 => \Q_reg[23]_1\,
      I4 => Q(8),
      I5 => \Q_reg[23]_2\,
      O => D(23)
    );
\x0_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[23]_i_6_n_0\,
      I1 => \x0_reg[23]_i_1_0\,
      O => \x0_reg[23]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => \x1_reg[31]_i_2_0\(23),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(23),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(23),
      O => \x0_reg[23]_i_6_n_0\
    );
\x0_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[24]_i_2_n_0\,
      I1 => \Q_reg[24]_0\,
      I2 => Q(9),
      I3 => \Q_reg[24]_1\,
      I4 => Q(8),
      I5 => \Q_reg[24]_2\,
      O => D(24)
    );
\x0_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[24]_i_6_n_0\,
      I1 => \x0_reg[24]_i_1_0\,
      O => \x0_reg[24]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => \x1_reg[31]_i_2_0\(24),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(24),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(24),
      O => \x0_reg[24]_i_6_n_0\
    );
\x0_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[25]_i_2_n_0\,
      I1 => \Q_reg[25]_0\,
      I2 => Q(9),
      I3 => \Q_reg[25]_1\,
      I4 => Q(8),
      I5 => \Q_reg[25]_2\,
      O => D(25)
    );
\x0_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[25]_i_6_n_0\,
      I1 => \x0_reg[25]_i_1_0\,
      O => \x0_reg[25]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => \x1_reg[31]_i_2_0\(25),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(25),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(25),
      O => \x0_reg[25]_i_6_n_0\
    );
\x0_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[26]_i_2_n_0\,
      I1 => \Q_reg[26]_0\,
      I2 => Q(9),
      I3 => \Q_reg[26]_1\,
      I4 => Q(8),
      I5 => \Q_reg[26]_2\,
      O => D(26)
    );
\x0_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[26]_i_6_n_0\,
      I1 => \x0_reg[26]_i_1_0\,
      O => \x0_reg[26]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => \x1_reg[31]_i_2_0\(26),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(26),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(26),
      O => \x0_reg[26]_i_6_n_0\
    );
\x0_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[27]_i_2_n_0\,
      I1 => \Q_reg[27]_0\,
      I2 => Q(9),
      I3 => \Q_reg[27]_1\,
      I4 => Q(8),
      I5 => \Q_reg[27]_2\,
      O => D(27)
    );
\x0_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[27]_i_6_n_0\,
      I1 => \x0_reg[27]_i_1_0\,
      O => \x0_reg[27]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => \x1_reg[31]_i_2_0\(27),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(27),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(27),
      O => \x0_reg[27]_i_6_n_0\
    );
\x0_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[28]_i_2_n_0\,
      I1 => \Q_reg[28]_0\,
      I2 => Q(9),
      I3 => \Q_reg[28]_1\,
      I4 => Q(8),
      I5 => \Q_reg[28]_2\,
      O => D(28)
    );
\x0_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[28]_i_6_n_0\,
      I1 => \x0_reg[28]_i_1_0\,
      O => \x0_reg[28]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => \x1_reg[31]_i_2_0\(28),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(28),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(28),
      O => \x0_reg[28]_i_6_n_0\
    );
\x0_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[29]_i_2_n_0\,
      I1 => \Q_reg[29]_0\,
      I2 => Q(9),
      I3 => \Q_reg[29]_1\,
      I4 => Q(8),
      I5 => \Q_reg[29]_2\,
      O => D(29)
    );
\x0_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[29]_i_6_n_0\,
      I1 => \x0_reg[29]_i_1_0\,
      O => \x0_reg[29]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => \x1_reg[31]_i_2_0\(29),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(29),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(29),
      O => \x0_reg[29]_i_6_n_0\
    );
\x0_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[2]_i_2_n_0\,
      I1 => \Q_reg[2]_0\,
      I2 => Q(9),
      I3 => \Q_reg[2]_1\,
      I4 => Q(8),
      I5 => \Q_reg[2]_2\,
      O => D(2)
    );
\x0_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[2]_i_6_n_0\,
      I1 => \x0_reg[2]_i_1_0\,
      O => \x0_reg[2]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => \x1_reg[31]_i_2_0\(2),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(2),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(2),
      O => \x0_reg[2]_i_6_n_0\
    );
\x0_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[30]_i_2_n_0\,
      I1 => \Q_reg[30]_0\,
      I2 => Q(9),
      I3 => \Q_reg[30]_1\,
      I4 => Q(8),
      I5 => \Q_reg[30]_2\,
      O => D(30)
    );
\x0_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[30]_i_6_n_0\,
      I1 => \x0_reg[30]_i_1_0\,
      O => \x0_reg[30]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => \x1_reg[31]_i_2_0\(30),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(30),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(30),
      O => \x0_reg[30]_i_6_n_0\
    );
\x0_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[31]_i_3_n_0\,
      I1 => \Q_reg[31]_0\,
      I2 => Q(9),
      I3 => \Q_reg[31]_1\,
      I4 => Q(8),
      I5 => \Q_reg[31]_2\,
      O => D(31)
    );
\x0_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[31]_i_7_n_0\,
      I1 => \x0_reg[31]_i_1_0\,
      O => \x0_reg[31]_i_3_n_0\,
      S => Q(7)
    );
\x0_reg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => \x1_reg[31]_i_2_0\(31),
      I2 => \x0_reg[31]_i_3_0\,
      I3 => \x1_reg[31]_i_2_1\(31),
      I4 => \x0_reg[31]_i_3_1\,
      I5 => \x1_reg[31]_i_2_2\(31),
      O => \x0_reg[31]_i_7_n_0\
    );
\x0_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[3]_i_2_n_0\,
      I1 => \Q_reg[3]_0\,
      I2 => Q(9),
      I3 => \Q_reg[3]_1\,
      I4 => Q(8),
      I5 => \Q_reg[3]_2\,
      O => D(3)
    );
\x0_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[3]_i_6_n_0\,
      I1 => \x0_reg[3]_i_1_0\,
      O => \x0_reg[3]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => \x1_reg[31]_i_2_0\(3),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(3),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(3),
      O => \x0_reg[3]_i_6_n_0\
    );
\x0_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[4]_i_2_n_0\,
      I1 => \Q_reg[4]_0\,
      I2 => Q(9),
      I3 => \Q_reg[4]_1\,
      I4 => Q(8),
      I5 => \Q_reg[4]_2\,
      O => D(4)
    );
\x0_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[4]_i_6_n_0\,
      I1 => \x0_reg[4]_i_1_0\,
      O => \x0_reg[4]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => \x1_reg[31]_i_2_0\(4),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(4),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(4),
      O => \x0_reg[4]_i_6_n_0\
    );
\x0_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[5]_i_2_n_0\,
      I1 => \Q_reg[5]_0\,
      I2 => Q(9),
      I3 => \Q_reg[5]_1\,
      I4 => Q(8),
      I5 => \Q_reg[5]_2\,
      O => D(5)
    );
\x0_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[5]_i_6_n_0\,
      I1 => \x0_reg[5]_i_1_0\,
      O => \x0_reg[5]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => \x1_reg[31]_i_2_0\(5),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(5),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(5),
      O => \x0_reg[5]_i_6_n_0\
    );
\x0_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[6]_i_2_n_0\,
      I1 => \Q_reg[6]_0\,
      I2 => Q(9),
      I3 => \Q_reg[6]_1\,
      I4 => Q(8),
      I5 => \Q_reg[6]_2\,
      O => D(6)
    );
\x0_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[6]_i_6_n_0\,
      I1 => \x0_reg[6]_i_1_0\,
      O => \x0_reg[6]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => \x1_reg[31]_i_2_0\(6),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(6),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(6),
      O => \x0_reg[6]_i_6_n_0\
    );
\x0_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[7]_i_2_n_0\,
      I1 => \Q_reg[7]_0\,
      I2 => Q(9),
      I3 => \Q_reg[7]_1\,
      I4 => Q(8),
      I5 => \Q_reg[7]_2\,
      O => D(7)
    );
\x0_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[7]_i_6_n_0\,
      I1 => \x0_reg[7]_i_1_0\,
      O => \x0_reg[7]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => \x1_reg[31]_i_2_0\(7),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(7),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(7),
      O => \x0_reg[7]_i_6_n_0\
    );
\x0_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[8]_i_2_n_0\,
      I1 => \Q_reg[8]_0\,
      I2 => Q(9),
      I3 => \Q_reg[8]_1\,
      I4 => Q(8),
      I5 => \Q_reg[8]_2\,
      O => D(8)
    );
\x0_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[8]_i_6_n_0\,
      I1 => \x0_reg[8]_i_1_0\,
      O => \x0_reg[8]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => \x1_reg[31]_i_2_0\(8),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(8),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(8),
      O => \x0_reg[8]_i_6_n_0\
    );
\x0_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x0_reg[9]_i_2_n_0\,
      I1 => \Q_reg[9]_0\,
      I2 => Q(9),
      I3 => \Q_reg[9]_1\,
      I4 => Q(8),
      I5 => \Q_reg[9]_2\,
      O => D(9)
    );
\x0_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[9]_i_6_n_0\,
      I1 => \x0_reg[9]_i_1_0\,
      O => \x0_reg[9]_i_2_n_0\,
      S => Q(7)
    );
\x0_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => \x1_reg[31]_i_2_0\(9),
      I2 => Q(6),
      I3 => \x1_reg[31]_i_2_1\(9),
      I4 => Q(5),
      I5 => \x1_reg[31]_i_2_2\(9),
      O => \x0_reg[9]_i_6_n_0\
    );
\x1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[0]_i_2_n_0\,
      I1 => \Q_reg[0]_3\,
      I2 => Q(4),
      I3 => \Q_reg[0]_4\,
      I4 => Q(3),
      I5 => \Q_reg[0]_5\,
      O => \Q_reg[20]_0\(0)
    );
\x1_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[0]_i_6_n_0\,
      I1 => \x1_reg[0]_i_1_0\,
      O => \x1_reg[0]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => \x1_reg[31]_i_2_0\(0),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_2_1\(0),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_2_2\(0),
      O => \x1_reg[0]_i_6_n_0\
    );
\x1_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[10]_i_2_n_0\,
      I1 => \Q_reg[10]_3\,
      I2 => Q(4),
      I3 => \Q_reg[10]_4\,
      I4 => Q(3),
      I5 => \Q_reg[10]_5\,
      O => \Q_reg[20]_0\(10)
    );
\x1_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[10]_i_6_n_0\,
      I1 => \x1_reg[10]_i_1_0\,
      O => \x1_reg[10]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => \x1_reg[31]_i_2_0\(10),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(10),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(10),
      O => \x1_reg[10]_i_6_n_0\
    );
\x1_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[11]_i_2_n_0\,
      I1 => \Q_reg[11]_3\,
      I2 => Q(4),
      I3 => \Q_reg[11]_4\,
      I4 => Q(3),
      I5 => \Q_reg[11]_5\,
      O => \Q_reg[20]_0\(11)
    );
\x1_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[11]_i_6_n_0\,
      I1 => \x1_reg[11]_i_1_0\,
      O => \x1_reg[11]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => \x1_reg[31]_i_2_0\(11),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(11),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(11),
      O => \x1_reg[11]_i_6_n_0\
    );
\x1_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[12]_i_2_n_0\,
      I1 => \Q_reg[12]_3\,
      I2 => Q(4),
      I3 => \Q_reg[12]_4\,
      I4 => Q(3),
      I5 => \Q_reg[12]_5\,
      O => \Q_reg[20]_0\(12)
    );
\x1_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[12]_i_6_n_0\,
      I1 => \x1_reg[12]_i_1_0\,
      O => \x1_reg[12]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => \x1_reg[31]_i_2_0\(12),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(12),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(12),
      O => \x1_reg[12]_i_6_n_0\
    );
\x1_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[13]_i_2_n_0\,
      I1 => \Q_reg[13]_3\,
      I2 => Q(4),
      I3 => \Q_reg[13]_4\,
      I4 => Q(3),
      I5 => \Q_reg[13]_5\,
      O => \Q_reg[20]_0\(13)
    );
\x1_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[13]_i_6_n_0\,
      I1 => \x1_reg[13]_i_1_0\,
      O => \x1_reg[13]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => \x1_reg[31]_i_2_0\(13),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(13),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(13),
      O => \x1_reg[13]_i_6_n_0\
    );
\x1_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[14]_i_2_n_0\,
      I1 => \Q_reg[14]_3\,
      I2 => Q(4),
      I3 => \Q_reg[14]_4\,
      I4 => Q(3),
      I5 => \Q_reg[14]_5\,
      O => \Q_reg[20]_0\(14)
    );
\x1_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[14]_i_6_n_0\,
      I1 => \x1_reg[14]_i_1_0\,
      O => \x1_reg[14]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => \x1_reg[31]_i_2_0\(14),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(14),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(14),
      O => \x1_reg[14]_i_6_n_0\
    );
\x1_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[15]_i_2_n_0\,
      I1 => \Q_reg[15]_3\,
      I2 => Q(4),
      I3 => \Q_reg[15]_4\,
      I4 => Q(3),
      I5 => \Q_reg[15]_5\,
      O => \Q_reg[20]_0\(15)
    );
\x1_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[15]_i_6_n_0\,
      I1 => \x1_reg[15]_i_1_0\,
      O => \x1_reg[15]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => \x1_reg[31]_i_2_0\(15),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(15),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(15),
      O => \x1_reg[15]_i_6_n_0\
    );
\x1_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[16]_i_2_n_0\,
      I1 => \Q_reg[16]_3\,
      I2 => Q(4),
      I3 => \Q_reg[16]_4\,
      I4 => Q(3),
      I5 => \Q_reg[16]_5\,
      O => \Q_reg[20]_0\(16)
    );
\x1_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[16]_i_6_n_0\,
      I1 => \x1_reg[16]_i_1_0\,
      O => \x1_reg[16]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => \x1_reg[31]_i_2_0\(16),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(16),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(16),
      O => \x1_reg[16]_i_6_n_0\
    );
\x1_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[17]_i_2_n_0\,
      I1 => \Q_reg[17]_3\,
      I2 => Q(4),
      I3 => \Q_reg[17]_4\,
      I4 => Q(3),
      I5 => \Q_reg[17]_5\,
      O => \Q_reg[20]_0\(17)
    );
\x1_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[17]_i_6_n_0\,
      I1 => \x1_reg[17]_i_1_0\,
      O => \x1_reg[17]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => \x1_reg[31]_i_2_0\(17),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(17),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(17),
      O => \x1_reg[17]_i_6_n_0\
    );
\x1_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[18]_i_2_n_0\,
      I1 => \Q_reg[18]_3\,
      I2 => Q(4),
      I3 => \Q_reg[18]_4\,
      I4 => Q(3),
      I5 => \Q_reg[18]_5\,
      O => \Q_reg[20]_0\(18)
    );
\x1_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[18]_i_6_n_0\,
      I1 => \x1_reg[18]_i_1_0\,
      O => \x1_reg[18]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => \x1_reg[31]_i_2_0\(18),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(18),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(18),
      O => \x1_reg[18]_i_6_n_0\
    );
\x1_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[19]_i_2_n_0\,
      I1 => \Q_reg[19]_3\,
      I2 => Q(4),
      I3 => \Q_reg[19]_4\,
      I4 => Q(3),
      I5 => \Q_reg[19]_5\,
      O => \Q_reg[20]_0\(19)
    );
\x1_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[19]_i_6_n_0\,
      I1 => \x1_reg[19]_i_1_0\,
      O => \x1_reg[19]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => \x1_reg[31]_i_2_0\(19),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(19),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(19),
      O => \x1_reg[19]_i_6_n_0\
    );
\x1_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[1]_i_2_n_0\,
      I1 => \Q_reg[1]_3\,
      I2 => Q(4),
      I3 => \Q_reg[1]_4\,
      I4 => Q(3),
      I5 => \Q_reg[1]_5\,
      O => \Q_reg[20]_0\(1)
    );
\x1_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[1]_i_6_n_0\,
      I1 => \x1_reg[1]_i_1_0\,
      O => \x1_reg[1]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => \x1_reg[31]_i_2_0\(1),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_2_1\(1),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_2_2\(1),
      O => \x1_reg[1]_i_6_n_0\
    );
\x1_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[20]_i_2_n_0\,
      I1 => \Q_reg[20]_4\,
      I2 => Q(4),
      I3 => \Q_reg[20]_5\,
      I4 => Q(3),
      I5 => \Q_reg[20]_6\,
      O => \Q_reg[20]_0\(20)
    );
\x1_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[20]_i_6_n_0\,
      I1 => \x1_reg[20]_i_1_0\,
      O => \x1_reg[20]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => \x1_reg[31]_i_2_0\(20),
      I2 => \x1_reg[20]_i_2_0\,
      I3 => \x1_reg[31]_i_2_1\(20),
      I4 => \x1_reg[20]_i_2_1\,
      I5 => \x1_reg[31]_i_2_2\(20),
      O => \x1_reg[20]_i_6_n_0\
    );
\x1_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[21]_i_2_n_0\,
      I1 => \Q_reg[21]_3\,
      I2 => Q(4),
      I3 => \Q_reg[21]_4\,
      I4 => Q(3),
      I5 => \Q_reg[21]_5\,
      O => \Q_reg[20]_0\(21)
    );
\x1_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[21]_i_6_n_0\,
      I1 => \x1_reg[21]_i_1_0\,
      O => \x1_reg[21]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => \x1_reg[31]_i_2_0\(21),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(21),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(21),
      O => \x1_reg[21]_i_6_n_0\
    );
\x1_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[22]_i_2_n_0\,
      I1 => \Q_reg[22]_3\,
      I2 => Q(4),
      I3 => \Q_reg[22]_4\,
      I4 => Q(3),
      I5 => \Q_reg[22]_5\,
      O => \Q_reg[20]_0\(22)
    );
\x1_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[22]_i_6_n_0\,
      I1 => \x1_reg[22]_i_1_0\,
      O => \x1_reg[22]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => \x1_reg[31]_i_2_0\(22),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(22),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(22),
      O => \x1_reg[22]_i_6_n_0\
    );
\x1_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[23]_i_2_n_0\,
      I1 => \Q_reg[23]_3\,
      I2 => Q(4),
      I3 => \Q_reg[23]_4\,
      I4 => Q(3),
      I5 => \Q_reg[23]_5\,
      O => \Q_reg[20]_0\(23)
    );
\x1_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[23]_i_6_n_0\,
      I1 => \x1_reg[23]_i_1_0\,
      O => \x1_reg[23]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => \x1_reg[31]_i_2_0\(23),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(23),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(23),
      O => \x1_reg[23]_i_6_n_0\
    );
\x1_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[24]_i_2_n_0\,
      I1 => \Q_reg[24]_3\,
      I2 => Q(4),
      I3 => \Q_reg[24]_4\,
      I4 => Q(3),
      I5 => \Q_reg[24]_5\,
      O => \Q_reg[20]_0\(24)
    );
\x1_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[24]_i_6_n_0\,
      I1 => \x1_reg[24]_i_1_0\,
      O => \x1_reg[24]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => \x1_reg[31]_i_2_0\(24),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(24),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(24),
      O => \x1_reg[24]_i_6_n_0\
    );
\x1_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[25]_i_2_n_0\,
      I1 => \Q_reg[25]_3\,
      I2 => Q(4),
      I3 => \Q_reg[25]_4\,
      I4 => Q(3),
      I5 => \Q_reg[25]_5\,
      O => \Q_reg[20]_0\(25)
    );
\x1_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[25]_i_6_n_0\,
      I1 => \x1_reg[25]_i_1_0\,
      O => \x1_reg[25]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => \x1_reg[31]_i_2_0\(25),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(25),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(25),
      O => \x1_reg[25]_i_6_n_0\
    );
\x1_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[26]_i_2_n_0\,
      I1 => \Q_reg[26]_3\,
      I2 => Q(4),
      I3 => \Q_reg[26]_4\,
      I4 => Q(3),
      I5 => \Q_reg[26]_5\,
      O => \Q_reg[20]_0\(26)
    );
\x1_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[26]_i_6_n_0\,
      I1 => \x1_reg[26]_i_1_0\,
      O => \x1_reg[26]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => \x1_reg[31]_i_2_0\(26),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(26),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(26),
      O => \x1_reg[26]_i_6_n_0\
    );
\x1_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[27]_i_2_n_0\,
      I1 => \Q_reg[27]_3\,
      I2 => Q(4),
      I3 => \Q_reg[27]_4\,
      I4 => Q(3),
      I5 => \Q_reg[27]_5\,
      O => \Q_reg[20]_0\(27)
    );
\x1_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[27]_i_6_n_0\,
      I1 => \x1_reg[27]_i_1_0\,
      O => \x1_reg[27]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => \x1_reg[31]_i_2_0\(27),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(27),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(27),
      O => \x1_reg[27]_i_6_n_0\
    );
\x1_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[28]_i_2_n_0\,
      I1 => \Q_reg[28]_3\,
      I2 => Q(4),
      I3 => \Q_reg[28]_4\,
      I4 => Q(3),
      I5 => \Q_reg[28]_5\,
      O => \Q_reg[20]_0\(28)
    );
\x1_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[28]_i_6_n_0\,
      I1 => \x1_reg[28]_i_1_0\,
      O => \x1_reg[28]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => \x1_reg[31]_i_2_0\(28),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(28),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(28),
      O => \x1_reg[28]_i_6_n_0\
    );
\x1_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[29]_i_2_n_0\,
      I1 => \Q_reg[29]_3\,
      I2 => Q(4),
      I3 => \Q_reg[29]_4\,
      I4 => Q(3),
      I5 => \Q_reg[29]_5\,
      O => \Q_reg[20]_0\(29)
    );
\x1_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[29]_i_6_n_0\,
      I1 => \x1_reg[29]_i_1_0\,
      O => \x1_reg[29]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => \x1_reg[31]_i_2_0\(29),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(29),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(29),
      O => \x1_reg[29]_i_6_n_0\
    );
\x1_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[2]_i_2_n_0\,
      I1 => \Q_reg[2]_3\,
      I2 => Q(4),
      I3 => \Q_reg[2]_4\,
      I4 => Q(3),
      I5 => \Q_reg[2]_5\,
      O => \Q_reg[20]_0\(2)
    );
\x1_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[2]_i_6_n_0\,
      I1 => \x1_reg[2]_i_1_0\,
      O => \x1_reg[2]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => \x1_reg[31]_i_2_0\(2),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_2_1\(2),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_2_2\(2),
      O => \x1_reg[2]_i_6_n_0\
    );
\x1_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[30]_i_2_n_0\,
      I1 => \Q_reg[30]_3\,
      I2 => Q(4),
      I3 => \Q_reg[30]_4\,
      I4 => Q(3),
      I5 => \Q_reg[30]_5\,
      O => \Q_reg[20]_0\(30)
    );
\x1_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[30]_i_6_n_0\,
      I1 => \x1_reg[30]_i_1_0\,
      O => \x1_reg[30]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => \x1_reg[31]_i_2_0\(30),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(30),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(30),
      O => \x1_reg[30]_i_6_n_0\
    );
\x1_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[31]_i_2_n_0\,
      I1 => \Q_reg[31]_3\,
      I2 => Q(4),
      I3 => \Q_reg[31]_4\,
      I4 => Q(3),
      I5 => \Q_reg[31]_5\,
      O => \Q_reg[20]_0\(31)
    );
\x1_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[31]_i_6_n_0\,
      I1 => \x1_reg[31]_i_1_0\,
      O => \x1_reg[31]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => \x1_reg[31]_i_2_0\(31),
      I2 => \x1_reg[31]_i_2_3\,
      I3 => \x1_reg[31]_i_2_1\(31),
      I4 => \x1_reg[31]_i_2_4\,
      I5 => \x1_reg[31]_i_2_2\(31),
      O => \x1_reg[31]_i_6_n_0\
    );
\x1_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[3]_i_2_n_0\,
      I1 => \Q_reg[3]_3\,
      I2 => Q(4),
      I3 => \Q_reg[3]_4\,
      I4 => Q(3),
      I5 => \Q_reg[3]_5\,
      O => \Q_reg[20]_0\(3)
    );
\x1_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[3]_i_6_n_0\,
      I1 => \x1_reg[3]_i_1_0\,
      O => \x1_reg[3]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => \x1_reg[31]_i_2_0\(3),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_2_1\(3),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_2_2\(3),
      O => \x1_reg[3]_i_6_n_0\
    );
\x1_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[4]_i_2_n_0\,
      I1 => \Q_reg[4]_3\,
      I2 => Q(4),
      I3 => \Q_reg[4]_4\,
      I4 => Q(3),
      I5 => \Q_reg[4]_5\,
      O => \Q_reg[20]_0\(4)
    );
\x1_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[4]_i_6_n_0\,
      I1 => \x1_reg[4]_i_1_0\,
      O => \x1_reg[4]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => \x1_reg[31]_i_2_0\(4),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_2_1\(4),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_2_2\(4),
      O => \x1_reg[4]_i_6_n_0\
    );
\x1_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[5]_i_2_n_0\,
      I1 => \Q_reg[5]_3\,
      I2 => Q(4),
      I3 => \Q_reg[5]_4\,
      I4 => Q(3),
      I5 => \Q_reg[5]_5\,
      O => \Q_reg[20]_0\(5)
    );
\x1_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[5]_i_6_n_0\,
      I1 => \x1_reg[5]_i_1_0\,
      O => \x1_reg[5]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => \x1_reg[31]_i_2_0\(5),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_2_1\(5),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_2_2\(5),
      O => \x1_reg[5]_i_6_n_0\
    );
\x1_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[6]_i_2_n_0\,
      I1 => \Q_reg[6]_3\,
      I2 => Q(4),
      I3 => \Q_reg[6]_4\,
      I4 => Q(3),
      I5 => \Q_reg[6]_5\,
      O => \Q_reg[20]_0\(6)
    );
\x1_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[6]_i_6_n_0\,
      I1 => \x1_reg[6]_i_1_0\,
      O => \x1_reg[6]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => \x1_reg[31]_i_2_0\(6),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_2_1\(6),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_2_2\(6),
      O => \x1_reg[6]_i_6_n_0\
    );
\x1_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[7]_i_2_n_0\,
      I1 => \Q_reg[7]_3\,
      I2 => Q(4),
      I3 => \Q_reg[7]_4\,
      I4 => Q(3),
      I5 => \Q_reg[7]_5\,
      O => \Q_reg[20]_0\(7)
    );
\x1_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[7]_i_6_n_0\,
      I1 => \x1_reg[7]_i_1_0\,
      O => \x1_reg[7]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => \x1_reg[31]_i_2_0\(7),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_2_1\(7),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_2_2\(7),
      O => \x1_reg[7]_i_6_n_0\
    );
\x1_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[8]_i_2_n_0\,
      I1 => \Q_reg[8]_3\,
      I2 => Q(4),
      I3 => \Q_reg[8]_4\,
      I4 => Q(3),
      I5 => \Q_reg[8]_5\,
      O => \Q_reg[20]_0\(8)
    );
\x1_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[8]_i_6_n_0\,
      I1 => \x1_reg[8]_i_1_0\,
      O => \x1_reg[8]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => \x1_reg[31]_i_2_0\(8),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_2_1\(8),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_2_2\(8),
      O => \x1_reg[8]_i_6_n_0\
    );
\x1_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x1_reg[9]_i_2_n_0\,
      I1 => \Q_reg[9]_3\,
      I2 => Q(4),
      I3 => \Q_reg[9]_4\,
      I4 => Q(3),
      I5 => \Q_reg[9]_5\,
      O => \Q_reg[20]_0\(9)
    );
\x1_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[9]_i_6_n_0\,
      I1 => \x1_reg[9]_i_1_0\,
      O => \x1_reg[9]_i_2_n_0\,
      S => Q(2)
    );
\x1_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => \x1_reg[31]_i_2_0\(9),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_2_1\(9),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_2_2\(9),
      O => \x1_reg[9]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_19 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_19 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_19;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_19 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_2 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_2;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_2 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_20 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_20 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_20;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_20 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_21 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_21 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_21;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_21 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_22 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_22 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_22;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_22 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_23 is
  port (
    \Q_reg[31]_0\ : out STD_LOGIC;
    \Q_reg[30]_0\ : out STD_LOGIC;
    \Q_reg[29]_0\ : out STD_LOGIC;
    \Q_reg[28]_0\ : out STD_LOGIC;
    \Q_reg[27]_0\ : out STD_LOGIC;
    \Q_reg[26]_0\ : out STD_LOGIC;
    \Q_reg[25]_0\ : out STD_LOGIC;
    \Q_reg[24]_0\ : out STD_LOGIC;
    \Q_reg[23]_0\ : out STD_LOGIC;
    \Q_reg[22]_0\ : out STD_LOGIC;
    \Q_reg[21]_0\ : out STD_LOGIC;
    \Q_reg[20]_0\ : out STD_LOGIC;
    \Q_reg[19]_0\ : out STD_LOGIC;
    \Q_reg[18]_0\ : out STD_LOGIC;
    \Q_reg[17]_0\ : out STD_LOGIC;
    \Q_reg[16]_0\ : out STD_LOGIC;
    \Q_reg[15]_0\ : out STD_LOGIC;
    \Q_reg[14]_0\ : out STD_LOGIC;
    \Q_reg[13]_0\ : out STD_LOGIC;
    \Q_reg[12]_0\ : out STD_LOGIC;
    \Q_reg[11]_0\ : out STD_LOGIC;
    \Q_reg[10]_0\ : out STD_LOGIC;
    \Q_reg[9]_0\ : out STD_LOGIC;
    \Q_reg[8]_0\ : out STD_LOGIC;
    \Q_reg[7]_0\ : out STD_LOGIC;
    \Q_reg[6]_0\ : out STD_LOGIC;
    \Q_reg[5]_0\ : out STD_LOGIC;
    \Q_reg[4]_0\ : out STD_LOGIC;
    \Q_reg[3]_0\ : out STD_LOGIC;
    \Q_reg[2]_0\ : out STD_LOGIC;
    \Q_reg[1]_0\ : out STD_LOGIC;
    \Q_reg[0]_0\ : out STD_LOGIC;
    \Q_reg[31]_1\ : out STD_LOGIC;
    \Q_reg[30]_1\ : out STD_LOGIC;
    \Q_reg[29]_1\ : out STD_LOGIC;
    \Q_reg[28]_1\ : out STD_LOGIC;
    \Q_reg[27]_1\ : out STD_LOGIC;
    \Q_reg[26]_1\ : out STD_LOGIC;
    \Q_reg[25]_1\ : out STD_LOGIC;
    \Q_reg[24]_1\ : out STD_LOGIC;
    \Q_reg[23]_1\ : out STD_LOGIC;
    \Q_reg[22]_1\ : out STD_LOGIC;
    \Q_reg[21]_1\ : out STD_LOGIC;
    \Q_reg[20]_1\ : out STD_LOGIC;
    \Q_reg[19]_1\ : out STD_LOGIC;
    \Q_reg[18]_1\ : out STD_LOGIC;
    \Q_reg[17]_1\ : out STD_LOGIC;
    \Q_reg[16]_1\ : out STD_LOGIC;
    \Q_reg[15]_1\ : out STD_LOGIC;
    \Q_reg[14]_1\ : out STD_LOGIC;
    \Q_reg[13]_1\ : out STD_LOGIC;
    \Q_reg[12]_1\ : out STD_LOGIC;
    \Q_reg[11]_1\ : out STD_LOGIC;
    \Q_reg[10]_1\ : out STD_LOGIC;
    \Q_reg[9]_1\ : out STD_LOGIC;
    \Q_reg[8]_1\ : out STD_LOGIC;
    \Q_reg[7]_1\ : out STD_LOGIC;
    \Q_reg[6]_1\ : out STD_LOGIC;
    \Q_reg[5]_1\ : out STD_LOGIC;
    \Q_reg[4]_1\ : out STD_LOGIC;
    \Q_reg[3]_1\ : out STD_LOGIC;
    \Q_reg[2]_1\ : out STD_LOGIC;
    \Q_reg[1]_1\ : out STD_LOGIC;
    \Q_reg[0]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_3\ : in STD_LOGIC;
    \x1_reg[31]_i_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_3_0\ : in STD_LOGIC;
    \x1_reg[31]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x1_reg[31]_i_2_1\ : in STD_LOGIC;
    \x1_reg[31]_i_2_2\ : in STD_LOGIC;
    \x1_reg[20]_i_2\ : in STD_LOGIC;
    \x1_reg[20]_i_2_0\ : in STD_LOGIC;
    \Q_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_23 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_23;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_23 is
  signal \Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \Q_reg_n_0_[9]\ : STD_LOGIC;
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(0),
      Q => \Q_reg_n_0_[0]\
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(10),
      Q => \Q_reg_n_0_[10]\
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(11),
      Q => \Q_reg_n_0_[11]\
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(12),
      Q => \Q_reg_n_0_[12]\
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(13),
      Q => \Q_reg_n_0_[13]\
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(14),
      Q => \Q_reg_n_0_[14]\
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(15),
      Q => \Q_reg_n_0_[15]\
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(16),
      Q => \Q_reg_n_0_[16]\
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(17),
      Q => \Q_reg_n_0_[17]\
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(18),
      Q => \Q_reg_n_0_[18]\
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(19),
      Q => \Q_reg_n_0_[19]\
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(1),
      Q => \Q_reg_n_0_[1]\
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(20),
      Q => \Q_reg_n_0_[20]\
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(21),
      Q => \Q_reg_n_0_[21]\
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(22),
      Q => \Q_reg_n_0_[22]\
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(23),
      Q => \Q_reg_n_0_[23]\
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(24),
      Q => \Q_reg_n_0_[24]\
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(25),
      Q => \Q_reg_n_0_[25]\
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(26),
      Q => \Q_reg_n_0_[26]\
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(27),
      Q => \Q_reg_n_0_[27]\
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(28),
      Q => \Q_reg_n_0_[28]\
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(29),
      Q => \Q_reg_n_0_[29]\
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(2),
      Q => \Q_reg_n_0_[2]\
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(30),
      Q => \Q_reg_n_0_[30]\
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(31),
      Q => \Q_reg_n_0_[31]\
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(3),
      Q => \Q_reg_n_0_[3]\
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(4),
      Q => \Q_reg_n_0_[4]\
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(5),
      Q => \Q_reg_n_0_[5]\
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(6),
      Q => \Q_reg_n_0_[6]\
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(7),
      Q => \Q_reg_n_0_[7]\
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(8),
      Q => \Q_reg_n_0_[8]\
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(9),
      Q => \Q_reg_n_0_[9]\
    );
\x0_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(0),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(0),
      O => \Q_reg[0]_0\
    );
\x0_reg[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(10),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(10),
      O => \Q_reg[10]_0\
    );
\x0_reg[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(11),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(11),
      O => \Q_reg[11]_0\
    );
\x0_reg[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => Q(12),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(12),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(12),
      O => \Q_reg[12]_0\
    );
\x0_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(13),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(13),
      O => \Q_reg[13]_0\
    );
\x0_reg[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => Q(14),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(14),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(14),
      O => \Q_reg[14]_0\
    );
\x0_reg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(15),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(15),
      O => \Q_reg[15]_0\
    );
\x0_reg[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => Q(16),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(16),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(16),
      O => \Q_reg[16]_0\
    );
\x0_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => Q(17),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(17),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(17),
      O => \Q_reg[17]_0\
    );
\x0_reg[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => Q(18),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(18),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(18),
      O => \Q_reg[18]_0\
    );
\x0_reg[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => Q(19),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(19),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(19),
      O => \Q_reg[19]_0\
    );
\x0_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(1),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(1),
      O => \Q_reg[1]_0\
    );
\x0_reg[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => Q(20),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(20),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(20),
      O => \Q_reg[20]_0\
    );
\x0_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => Q(21),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(21),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(21),
      O => \Q_reg[21]_0\
    );
\x0_reg[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => Q(22),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(22),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(22),
      O => \Q_reg[22]_0\
    );
\x0_reg[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => Q(23),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(23),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(23),
      O => \Q_reg[23]_0\
    );
\x0_reg[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => Q(24),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(24),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(24),
      O => \Q_reg[24]_0\
    );
\x0_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => Q(25),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(25),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(25),
      O => \Q_reg[25]_0\
    );
\x0_reg[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => Q(26),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(26),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(26),
      O => \Q_reg[26]_0\
    );
\x0_reg[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => Q(27),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(27),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(27),
      O => \Q_reg[27]_0\
    );
\x0_reg[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => Q(28),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(28),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(28),
      O => \Q_reg[28]_0\
    );
\x0_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => Q(29),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(29),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(29),
      O => \Q_reg[29]_0\
    );
\x0_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(2),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(2),
      O => \Q_reg[2]_0\
    );
\x0_reg[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => Q(30),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(30),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(30),
      O => \Q_reg[30]_0\
    );
\x0_reg[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => Q(31),
      I2 => \x0_reg[31]_i_3\,
      I3 => \x1_reg[31]_i_2\(31),
      I4 => \x0_reg[31]_i_3_0\,
      I5 => \x1_reg[31]_i_2_0\(31),
      O => \Q_reg[31]_0\
    );
\x0_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(3),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(3),
      O => \Q_reg[3]_0\
    );
\x0_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(4),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(4),
      O => \Q_reg[4]_0\
    );
\x0_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(5),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(5),
      O => \Q_reg[5]_0\
    );
\x0_reg[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(6),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(6),
      O => \Q_reg[6]_0\
    );
\x0_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(7),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(7),
      O => \Q_reg[7]_0\
    );
\x0_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(8),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(8),
      O => \Q_reg[8]_0\
    );
\x0_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \x0_reg[0]_i_2\(3),
      I3 => \x1_reg[31]_i_2\(9),
      I4 => \x0_reg[0]_i_2\(2),
      I5 => \x1_reg[31]_i_2_0\(9),
      O => \Q_reg[9]_0\
    );
\x1_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \x0_reg[0]_i_2\(1),
      I3 => \x1_reg[31]_i_2\(0),
      I4 => \x0_reg[0]_i_2\(0),
      I5 => \x1_reg[31]_i_2_0\(0),
      O => \Q_reg[0]_1\
    );
\x1_reg[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(10),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(10),
      O => \Q_reg[10]_1\
    );
\x1_reg[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(11),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(11),
      O => \Q_reg[11]_1\
    );
\x1_reg[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => Q(12),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(12),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(12),
      O => \Q_reg[12]_1\
    );
\x1_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(13),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(13),
      O => \Q_reg[13]_1\
    );
\x1_reg[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => Q(14),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(14),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(14),
      O => \Q_reg[14]_1\
    );
\x1_reg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(15),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(15),
      O => \Q_reg[15]_1\
    );
\x1_reg[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => Q(16),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(16),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(16),
      O => \Q_reg[16]_1\
    );
\x1_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => Q(17),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(17),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(17),
      O => \Q_reg[17]_1\
    );
\x1_reg[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => Q(18),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(18),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(18),
      O => \Q_reg[18]_1\
    );
\x1_reg[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => Q(19),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(19),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(19),
      O => \Q_reg[19]_1\
    );
\x1_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \x0_reg[0]_i_2\(1),
      I3 => \x1_reg[31]_i_2\(1),
      I4 => \x0_reg[0]_i_2\(0),
      I5 => \x1_reg[31]_i_2_0\(1),
      O => \Q_reg[1]_1\
    );
\x1_reg[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => Q(20),
      I2 => \x1_reg[20]_i_2\,
      I3 => \x1_reg[31]_i_2\(20),
      I4 => \x1_reg[20]_i_2_0\,
      I5 => \x1_reg[31]_i_2_0\(20),
      O => \Q_reg[20]_1\
    );
\x1_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => Q(21),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(21),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(21),
      O => \Q_reg[21]_1\
    );
\x1_reg[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => Q(22),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(22),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(22),
      O => \Q_reg[22]_1\
    );
\x1_reg[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => Q(23),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(23),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(23),
      O => \Q_reg[23]_1\
    );
\x1_reg[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => Q(24),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(24),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(24),
      O => \Q_reg[24]_1\
    );
\x1_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => Q(25),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(25),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(25),
      O => \Q_reg[25]_1\
    );
\x1_reg[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => Q(26),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(26),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(26),
      O => \Q_reg[26]_1\
    );
\x1_reg[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => Q(27),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(27),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(27),
      O => \Q_reg[27]_1\
    );
\x1_reg[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => Q(28),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(28),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(28),
      O => \Q_reg[28]_1\
    );
\x1_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => Q(29),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(29),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(29),
      O => \Q_reg[29]_1\
    );
\x1_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \x0_reg[0]_i_2\(1),
      I3 => \x1_reg[31]_i_2\(2),
      I4 => \x0_reg[0]_i_2\(0),
      I5 => \x1_reg[31]_i_2_0\(2),
      O => \Q_reg[2]_1\
    );
\x1_reg[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => Q(30),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(30),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(30),
      O => \Q_reg[30]_1\
    );
\x1_reg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => Q(31),
      I2 => \x1_reg[31]_i_2_1\,
      I3 => \x1_reg[31]_i_2\(31),
      I4 => \x1_reg[31]_i_2_2\,
      I5 => \x1_reg[31]_i_2_0\(31),
      O => \Q_reg[31]_1\
    );
\x1_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \x0_reg[0]_i_2\(1),
      I3 => \x1_reg[31]_i_2\(3),
      I4 => \x0_reg[0]_i_2\(0),
      I5 => \x1_reg[31]_i_2_0\(3),
      O => \Q_reg[3]_1\
    );
\x1_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \x0_reg[0]_i_2\(1),
      I3 => \x1_reg[31]_i_2\(4),
      I4 => \x0_reg[0]_i_2\(0),
      I5 => \x1_reg[31]_i_2_0\(4),
      O => \Q_reg[4]_1\
    );
\x1_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \x0_reg[0]_i_2\(1),
      I3 => \x1_reg[31]_i_2\(5),
      I4 => \x0_reg[0]_i_2\(0),
      I5 => \x1_reg[31]_i_2_0\(5),
      O => \Q_reg[5]_1\
    );
\x1_reg[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \x0_reg[0]_i_2\(1),
      I3 => \x1_reg[31]_i_2\(6),
      I4 => \x0_reg[0]_i_2\(0),
      I5 => \x1_reg[31]_i_2_0\(6),
      O => \Q_reg[6]_1\
    );
\x1_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \x0_reg[0]_i_2\(1),
      I3 => \x1_reg[31]_i_2\(7),
      I4 => \x0_reg[0]_i_2\(0),
      I5 => \x1_reg[31]_i_2_0\(7),
      O => \Q_reg[7]_1\
    );
\x1_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \x0_reg[0]_i_2\(1),
      I3 => \x1_reg[31]_i_2\(8),
      I4 => \x0_reg[0]_i_2\(0),
      I5 => \x1_reg[31]_i_2_0\(8),
      O => \Q_reg[8]_1\
    );
\x1_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \x0_reg[0]_i_2\(1),
      I3 => \x1_reg[31]_i_2\(9),
      I4 => \x0_reg[0]_i_2\(0),
      I5 => \x1_reg[31]_i_2_0\(9),
      O => \Q_reg[9]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_24 is
  port (
    \Q_reg[23]_0\ : out STD_LOGIC;
    \Q_reg[23]_1\ : out STD_LOGIC;
    \Q_reg[23]_2\ : out STD_LOGIC;
    \Q_reg[23]_3\ : out STD_LOGIC;
    \Q_reg[23]_4\ : out STD_LOGIC;
    \Q_reg[23]_5\ : out STD_LOGIC;
    \Q_reg[23]_6\ : out STD_LOGIC;
    \Q_reg[23]_7\ : out STD_LOGIC;
    \Q_reg[23]_8\ : out STD_LOGIC;
    \Q_reg[23]_9\ : out STD_LOGIC;
    \Q_reg[23]_10\ : out STD_LOGIC;
    \Q_reg[23]_11\ : out STD_LOGIC;
    \Q_reg[23]_12\ : out STD_LOGIC;
    \Q_reg[23]_13\ : out STD_LOGIC;
    \Q_reg[23]_14\ : out STD_LOGIC;
    \Q_reg[23]_15\ : out STD_LOGIC;
    \Q_reg[23]_16\ : out STD_LOGIC;
    \Q_reg[23]_17\ : out STD_LOGIC;
    \Q_reg[23]_18\ : out STD_LOGIC;
    \Q_reg[23]_19\ : out STD_LOGIC;
    \Q_reg[23]_20\ : out STD_LOGIC;
    \Q_reg[23]_21\ : out STD_LOGIC;
    \Q_reg[23]_22\ : out STD_LOGIC;
    \Q_reg[23]_23\ : out STD_LOGIC;
    \Q_reg[23]_24\ : out STD_LOGIC;
    \Q_reg[23]_25\ : out STD_LOGIC;
    \Q_reg[23]_26\ : out STD_LOGIC;
    \Q_reg[23]_27\ : out STD_LOGIC;
    \Q_reg[23]_28\ : out STD_LOGIC;
    \Q_reg[23]_29\ : out STD_LOGIC;
    \Q_reg[23]_30\ : out STD_LOGIC;
    \Q_reg[23]_31\ : out STD_LOGIC;
    \Q_reg[18]_0\ : out STD_LOGIC;
    \Q_reg[18]_1\ : out STD_LOGIC;
    \Q_reg[18]_2\ : out STD_LOGIC;
    \Q_reg[18]_3\ : out STD_LOGIC;
    \Q_reg[18]_4\ : out STD_LOGIC;
    \Q_reg[18]_5\ : out STD_LOGIC;
    \Q_reg[18]_6\ : out STD_LOGIC;
    \Q_reg[18]_7\ : out STD_LOGIC;
    \Q_reg[18]_8\ : out STD_LOGIC;
    \Q_reg[18]_9\ : out STD_LOGIC;
    \Q_reg[18]_10\ : out STD_LOGIC;
    \Q_reg[18]_11\ : out STD_LOGIC;
    \Q_reg[18]_12\ : out STD_LOGIC;
    \Q_reg[18]_13\ : out STD_LOGIC;
    \Q_reg[18]_14\ : out STD_LOGIC;
    \Q_reg[18]_15\ : out STD_LOGIC;
    \Q_reg[18]_16\ : out STD_LOGIC;
    \Q_reg[18]_17\ : out STD_LOGIC;
    \Q_reg[18]_18\ : out STD_LOGIC;
    \Q_reg[18]_19\ : out STD_LOGIC;
    \Q_reg[18]_20\ : out STD_LOGIC;
    \Q_reg[18]_21\ : out STD_LOGIC;
    \Q_reg[18]_22\ : out STD_LOGIC;
    \Q_reg[18]_23\ : out STD_LOGIC;
    \Q_reg[18]_24\ : out STD_LOGIC;
    \Q_reg[18]_25\ : out STD_LOGIC;
    \Q_reg[18]_26\ : out STD_LOGIC;
    \Q_reg[18]_27\ : out STD_LOGIC;
    \Q_reg[18]_28\ : out STD_LOGIC;
    \Q_reg[18]_29\ : out STD_LOGIC;
    \Q_reg[18]_30\ : out STD_LOGIC;
    \Q_reg[18]_31\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x0_reg[31]_i_1\ : in STD_LOGIC;
    \x1_reg[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_6_0\ : in STD_LOGIC;
    \x1_reg[31]_i_5_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_6_1\ : in STD_LOGIC;
    \x1_reg[31]_i_5_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[30]_i_1\ : in STD_LOGIC;
    \x0_reg[29]_i_1\ : in STD_LOGIC;
    \x0_reg[28]_i_1\ : in STD_LOGIC;
    \x0_reg[27]_i_1\ : in STD_LOGIC;
    \x0_reg[26]_i_1\ : in STD_LOGIC;
    \x0_reg[25]_i_1\ : in STD_LOGIC;
    \x0_reg[24]_i_1\ : in STD_LOGIC;
    \x0_reg[23]_i_1\ : in STD_LOGIC;
    \x0_reg[22]_i_1\ : in STD_LOGIC;
    \x0_reg[21]_i_1\ : in STD_LOGIC;
    \x0_reg[20]_i_1\ : in STD_LOGIC;
    \x0_reg[19]_i_1\ : in STD_LOGIC;
    \x0_reg[18]_i_1\ : in STD_LOGIC;
    \x0_reg[17]_i_1\ : in STD_LOGIC;
    \x0_reg[16]_i_1\ : in STD_LOGIC;
    \x0_reg[15]_i_1\ : in STD_LOGIC;
    \x0_reg[14]_i_1\ : in STD_LOGIC;
    \x0_reg[13]_i_1\ : in STD_LOGIC;
    \x0_reg[12]_i_1\ : in STD_LOGIC;
    \x0_reg[11]_i_1\ : in STD_LOGIC;
    \x0_reg[10]_i_1\ : in STD_LOGIC;
    \x0_reg[9]_i_1\ : in STD_LOGIC;
    \x0_reg[8]_i_1\ : in STD_LOGIC;
    \x0_reg[7]_i_1\ : in STD_LOGIC;
    \x0_reg[6]_i_1\ : in STD_LOGIC;
    \x0_reg[5]_i_1\ : in STD_LOGIC;
    \x0_reg[4]_i_1\ : in STD_LOGIC;
    \x0_reg[3]_i_1\ : in STD_LOGIC;
    \x0_reg[2]_i_1\ : in STD_LOGIC;
    \x0_reg[1]_i_1\ : in STD_LOGIC;
    \x0_reg[0]_i_1\ : in STD_LOGIC;
    \x1_reg[31]_i_1\ : in STD_LOGIC;
    \x1_reg[31]_i_5_3\ : in STD_LOGIC;
    \x1_reg[31]_i_5_4\ : in STD_LOGIC;
    \x1_reg[30]_i_1\ : in STD_LOGIC;
    \x1_reg[29]_i_1\ : in STD_LOGIC;
    \x1_reg[28]_i_1\ : in STD_LOGIC;
    \x1_reg[27]_i_1\ : in STD_LOGIC;
    \x1_reg[26]_i_1\ : in STD_LOGIC;
    \x1_reg[25]_i_1\ : in STD_LOGIC;
    \x1_reg[24]_i_1\ : in STD_LOGIC;
    \x1_reg[23]_i_1\ : in STD_LOGIC;
    \x1_reg[22]_i_1\ : in STD_LOGIC;
    \x1_reg[21]_i_1\ : in STD_LOGIC;
    \x1_reg[20]_i_1\ : in STD_LOGIC;
    \x1_reg[20]_i_5_0\ : in STD_LOGIC;
    \x1_reg[20]_i_5_1\ : in STD_LOGIC;
    \x1_reg[19]_i_1\ : in STD_LOGIC;
    \x1_reg[18]_i_1\ : in STD_LOGIC;
    \x1_reg[17]_i_1\ : in STD_LOGIC;
    \x1_reg[16]_i_1\ : in STD_LOGIC;
    \x1_reg[15]_i_1\ : in STD_LOGIC;
    \x1_reg[14]_i_1\ : in STD_LOGIC;
    \x1_reg[13]_i_1\ : in STD_LOGIC;
    \x1_reg[12]_i_1\ : in STD_LOGIC;
    \x1_reg[11]_i_1\ : in STD_LOGIC;
    \x1_reg[10]_i_1\ : in STD_LOGIC;
    \x1_reg[9]_i_1\ : in STD_LOGIC;
    \x1_reg[8]_i_1\ : in STD_LOGIC;
    \x1_reg[7]_i_1\ : in STD_LOGIC;
    \x1_reg[6]_i_1\ : in STD_LOGIC;
    \x1_reg[5]_i_1\ : in STD_LOGIC;
    \x1_reg[4]_i_1\ : in STD_LOGIC;
    \x1_reg[3]_i_1\ : in STD_LOGIC;
    \x1_reg[2]_i_1\ : in STD_LOGIC;
    \x1_reg[1]_i_1\ : in STD_LOGIC;
    \x1_reg[0]_i_1\ : in STD_LOGIC;
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_24 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_24;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_24 is
  signal \Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \Q_reg_n_0_[9]\ : STD_LOGIC;
  signal \x0_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[16]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[17]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[18]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[20]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[21]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[22]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[26]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[28]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[29]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[30]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \x0_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \x0_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[16]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[17]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[18]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[20]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[21]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[22]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[26]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[28]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[29]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[30]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \x1_reg[9]_i_12_n_0\ : STD_LOGIC;
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => \Q_reg_n_0_[0]\
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => \Q_reg_n_0_[10]\
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => \Q_reg_n_0_[11]\
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => \Q_reg_n_0_[12]\
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => \Q_reg_n_0_[13]\
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => \Q_reg_n_0_[14]\
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => \Q_reg_n_0_[15]\
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => \Q_reg_n_0_[16]\
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => \Q_reg_n_0_[17]\
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => \Q_reg_n_0_[18]\
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => \Q_reg_n_0_[19]\
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => \Q_reg_n_0_[1]\
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => \Q_reg_n_0_[20]\
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => \Q_reg_n_0_[21]\
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => \Q_reg_n_0_[22]\
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => \Q_reg_n_0_[23]\
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => \Q_reg_n_0_[24]\
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => \Q_reg_n_0_[25]\
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => \Q_reg_n_0_[26]\
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => \Q_reg_n_0_[27]\
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => \Q_reg_n_0_[28]\
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => \Q_reg_n_0_[29]\
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => \Q_reg_n_0_[2]\
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => \Q_reg_n_0_[30]\
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => \Q_reg_n_0_[31]\
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => \Q_reg_n_0_[3]\
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => \Q_reg_n_0_[4]\
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => \Q_reg_n_0_[5]\
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => \Q_reg_n_0_[6]\
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => \Q_reg_n_0_[7]\
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => \Q_reg_n_0_[8]\
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => \Q_reg_n_0_[9]\
    );
\x0_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => \x1_reg[31]_i_5_0\(0),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(0),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(0),
      O => \x0_reg[0]_i_12_n_0\
    );
\x0_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[0]_i_12_n_0\,
      I1 => \x0_reg[0]_i_1\,
      O => \Q_reg[23]_31\,
      S => Q(5)
    );
\x0_reg[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => \x1_reg[31]_i_5_0\(10),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(10),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(10),
      O => \x0_reg[10]_i_12_n_0\
    );
\x0_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[10]_i_12_n_0\,
      I1 => \x0_reg[10]_i_1\,
      O => \Q_reg[23]_21\,
      S => Q(5)
    );
\x0_reg[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => \x1_reg[31]_i_5_0\(11),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(11),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(11),
      O => \x0_reg[11]_i_12_n_0\
    );
\x0_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[11]_i_12_n_0\,
      I1 => \x0_reg[11]_i_1\,
      O => \Q_reg[23]_20\,
      S => Q(5)
    );
\x0_reg[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => \x1_reg[31]_i_5_0\(12),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(12),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(12),
      O => \x0_reg[12]_i_12_n_0\
    );
\x0_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[12]_i_12_n_0\,
      I1 => \x0_reg[12]_i_1\,
      O => \Q_reg[23]_19\,
      S => Q(5)
    );
\x0_reg[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => \x1_reg[31]_i_5_0\(13),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(13),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(13),
      O => \x0_reg[13]_i_12_n_0\
    );
\x0_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[13]_i_12_n_0\,
      I1 => \x0_reg[13]_i_1\,
      O => \Q_reg[23]_18\,
      S => Q(5)
    );
\x0_reg[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => \x1_reg[31]_i_5_0\(14),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(14),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(14),
      O => \x0_reg[14]_i_12_n_0\
    );
\x0_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[14]_i_12_n_0\,
      I1 => \x0_reg[14]_i_1\,
      O => \Q_reg[23]_17\,
      S => Q(5)
    );
\x0_reg[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => \x1_reg[31]_i_5_0\(15),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(15),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(15),
      O => \x0_reg[15]_i_12_n_0\
    );
\x0_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[15]_i_12_n_0\,
      I1 => \x0_reg[15]_i_1\,
      O => \Q_reg[23]_16\,
      S => Q(5)
    );
\x0_reg[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => \x1_reg[31]_i_5_0\(16),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(16),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(16),
      O => \x0_reg[16]_i_12_n_0\
    );
\x0_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[16]_i_12_n_0\,
      I1 => \x0_reg[16]_i_1\,
      O => \Q_reg[23]_15\,
      S => Q(5)
    );
\x0_reg[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => \x1_reg[31]_i_5_0\(17),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(17),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(17),
      O => \x0_reg[17]_i_12_n_0\
    );
\x0_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[17]_i_12_n_0\,
      I1 => \x0_reg[17]_i_1\,
      O => \Q_reg[23]_14\,
      S => Q(5)
    );
\x0_reg[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => \x1_reg[31]_i_5_0\(18),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(18),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(18),
      O => \x0_reg[18]_i_12_n_0\
    );
\x0_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[18]_i_12_n_0\,
      I1 => \x0_reg[18]_i_1\,
      O => \Q_reg[23]_13\,
      S => Q(5)
    );
\x0_reg[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => \x1_reg[31]_i_5_0\(19),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(19),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(19),
      O => \x0_reg[19]_i_12_n_0\
    );
\x0_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[19]_i_12_n_0\,
      I1 => \x0_reg[19]_i_1\,
      O => \Q_reg[23]_12\,
      S => Q(5)
    );
\x0_reg[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => \x1_reg[31]_i_5_0\(1),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(1),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(1),
      O => \x0_reg[1]_i_12_n_0\
    );
\x0_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[1]_i_12_n_0\,
      I1 => \x0_reg[1]_i_1\,
      O => \Q_reg[23]_30\,
      S => Q(5)
    );
\x0_reg[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => \x1_reg[31]_i_5_0\(20),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(20),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(20),
      O => \x0_reg[20]_i_12_n_0\
    );
\x0_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[20]_i_12_n_0\,
      I1 => \x0_reg[20]_i_1\,
      O => \Q_reg[23]_11\,
      S => Q(5)
    );
\x0_reg[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => \x1_reg[31]_i_5_0\(21),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(21),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(21),
      O => \x0_reg[21]_i_12_n_0\
    );
\x0_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[21]_i_12_n_0\,
      I1 => \x0_reg[21]_i_1\,
      O => \Q_reg[23]_10\,
      S => Q(5)
    );
\x0_reg[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => \x1_reg[31]_i_5_0\(22),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(22),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(22),
      O => \x0_reg[22]_i_12_n_0\
    );
\x0_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[22]_i_12_n_0\,
      I1 => \x0_reg[22]_i_1\,
      O => \Q_reg[23]_9\,
      S => Q(5)
    );
\x0_reg[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => \x1_reg[31]_i_5_0\(23),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(23),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(23),
      O => \x0_reg[23]_i_12_n_0\
    );
\x0_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[23]_i_12_n_0\,
      I1 => \x0_reg[23]_i_1\,
      O => \Q_reg[23]_8\,
      S => Q(5)
    );
\x0_reg[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => \x1_reg[31]_i_5_0\(24),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(24),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(24),
      O => \x0_reg[24]_i_12_n_0\
    );
\x0_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[24]_i_12_n_0\,
      I1 => \x0_reg[24]_i_1\,
      O => \Q_reg[23]_7\,
      S => Q(5)
    );
\x0_reg[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => \x1_reg[31]_i_5_0\(25),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(25),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(25),
      O => \x0_reg[25]_i_12_n_0\
    );
\x0_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[25]_i_12_n_0\,
      I1 => \x0_reg[25]_i_1\,
      O => \Q_reg[23]_6\,
      S => Q(5)
    );
\x0_reg[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => \x1_reg[31]_i_5_0\(26),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(26),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(26),
      O => \x0_reg[26]_i_12_n_0\
    );
\x0_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[26]_i_12_n_0\,
      I1 => \x0_reg[26]_i_1\,
      O => \Q_reg[23]_5\,
      S => Q(5)
    );
\x0_reg[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => \x1_reg[31]_i_5_0\(27),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(27),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(27),
      O => \x0_reg[27]_i_12_n_0\
    );
\x0_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[27]_i_12_n_0\,
      I1 => \x0_reg[27]_i_1\,
      O => \Q_reg[23]_4\,
      S => Q(5)
    );
\x0_reg[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => \x1_reg[31]_i_5_0\(28),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(28),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(28),
      O => \x0_reg[28]_i_12_n_0\
    );
\x0_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[28]_i_12_n_0\,
      I1 => \x0_reg[28]_i_1\,
      O => \Q_reg[23]_3\,
      S => Q(5)
    );
\x0_reg[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => \x1_reg[31]_i_5_0\(29),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(29),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(29),
      O => \x0_reg[29]_i_12_n_0\
    );
\x0_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[29]_i_12_n_0\,
      I1 => \x0_reg[29]_i_1\,
      O => \Q_reg[23]_2\,
      S => Q(5)
    );
\x0_reg[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => \x1_reg[31]_i_5_0\(2),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(2),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(2),
      O => \x0_reg[2]_i_12_n_0\
    );
\x0_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[2]_i_12_n_0\,
      I1 => \x0_reg[2]_i_1\,
      O => \Q_reg[23]_29\,
      S => Q(5)
    );
\x0_reg[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => \x1_reg[31]_i_5_0\(30),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(30),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(30),
      O => \x0_reg[30]_i_12_n_0\
    );
\x0_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[30]_i_12_n_0\,
      I1 => \x0_reg[30]_i_1\,
      O => \Q_reg[23]_1\,
      S => Q(5)
    );
\x0_reg[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => \x1_reg[31]_i_5_0\(31),
      I2 => \x0_reg[31]_i_6_0\,
      I3 => \x1_reg[31]_i_5_1\(31),
      I4 => \x0_reg[31]_i_6_1\,
      I5 => \x1_reg[31]_i_5_2\(31),
      O => \x0_reg[31]_i_13_n_0\
    );
\x0_reg[31]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[31]_i_13_n_0\,
      I1 => \x0_reg[31]_i_1\,
      O => \Q_reg[23]_0\,
      S => Q(5)
    );
\x0_reg[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => \x1_reg[31]_i_5_0\(3),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(3),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(3),
      O => \x0_reg[3]_i_12_n_0\
    );
\x0_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[3]_i_12_n_0\,
      I1 => \x0_reg[3]_i_1\,
      O => \Q_reg[23]_28\,
      S => Q(5)
    );
\x0_reg[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => \x1_reg[31]_i_5_0\(4),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(4),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(4),
      O => \x0_reg[4]_i_12_n_0\
    );
\x0_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[4]_i_12_n_0\,
      I1 => \x0_reg[4]_i_1\,
      O => \Q_reg[23]_27\,
      S => Q(5)
    );
\x0_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => \x1_reg[31]_i_5_0\(5),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(5),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(5),
      O => \x0_reg[5]_i_12_n_0\
    );
\x0_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[5]_i_12_n_0\,
      I1 => \x0_reg[5]_i_1\,
      O => \Q_reg[23]_26\,
      S => Q(5)
    );
\x0_reg[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => \x1_reg[31]_i_5_0\(6),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(6),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(6),
      O => \x0_reg[6]_i_12_n_0\
    );
\x0_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[6]_i_12_n_0\,
      I1 => \x0_reg[6]_i_1\,
      O => \Q_reg[23]_25\,
      S => Q(5)
    );
\x0_reg[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => \x1_reg[31]_i_5_0\(7),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(7),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(7),
      O => \x0_reg[7]_i_12_n_0\
    );
\x0_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[7]_i_12_n_0\,
      I1 => \x0_reg[7]_i_1\,
      O => \Q_reg[23]_24\,
      S => Q(5)
    );
\x0_reg[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => \x1_reg[31]_i_5_0\(8),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(8),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(8),
      O => \x0_reg[8]_i_12_n_0\
    );
\x0_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[8]_i_12_n_0\,
      I1 => \x0_reg[8]_i_1\,
      O => \Q_reg[23]_23\,
      S => Q(5)
    );
\x0_reg[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => \x1_reg[31]_i_5_0\(9),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_5_1\(9),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_5_2\(9),
      O => \x0_reg[9]_i_12_n_0\
    );
\x0_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[9]_i_12_n_0\,
      I1 => \x0_reg[9]_i_1\,
      O => \Q_reg[23]_22\,
      S => Q(5)
    );
\x1_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => \x1_reg[31]_i_5_0\(0),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_5_1\(0),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_5_2\(0),
      O => \x1_reg[0]_i_12_n_0\
    );
\x1_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[0]_i_12_n_0\,
      I1 => \x1_reg[0]_i_1\,
      O => \Q_reg[18]_31\,
      S => Q(2)
    );
\x1_reg[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => \x1_reg[31]_i_5_0\(10),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(10),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(10),
      O => \x1_reg[10]_i_12_n_0\
    );
\x1_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[10]_i_12_n_0\,
      I1 => \x1_reg[10]_i_1\,
      O => \Q_reg[18]_21\,
      S => Q(2)
    );
\x1_reg[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => \x1_reg[31]_i_5_0\(11),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(11),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(11),
      O => \x1_reg[11]_i_12_n_0\
    );
\x1_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[11]_i_12_n_0\,
      I1 => \x1_reg[11]_i_1\,
      O => \Q_reg[18]_20\,
      S => Q(2)
    );
\x1_reg[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => \x1_reg[31]_i_5_0\(12),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(12),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(12),
      O => \x1_reg[12]_i_12_n_0\
    );
\x1_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[12]_i_12_n_0\,
      I1 => \x1_reg[12]_i_1\,
      O => \Q_reg[18]_19\,
      S => Q(2)
    );
\x1_reg[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => \x1_reg[31]_i_5_0\(13),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(13),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(13),
      O => \x1_reg[13]_i_12_n_0\
    );
\x1_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[13]_i_12_n_0\,
      I1 => \x1_reg[13]_i_1\,
      O => \Q_reg[18]_18\,
      S => Q(2)
    );
\x1_reg[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => \x1_reg[31]_i_5_0\(14),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(14),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(14),
      O => \x1_reg[14]_i_12_n_0\
    );
\x1_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[14]_i_12_n_0\,
      I1 => \x1_reg[14]_i_1\,
      O => \Q_reg[18]_17\,
      S => Q(2)
    );
\x1_reg[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => \x1_reg[31]_i_5_0\(15),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(15),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(15),
      O => \x1_reg[15]_i_12_n_0\
    );
\x1_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[15]_i_12_n_0\,
      I1 => \x1_reg[15]_i_1\,
      O => \Q_reg[18]_16\,
      S => Q(2)
    );
\x1_reg[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => \x1_reg[31]_i_5_0\(16),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(16),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(16),
      O => \x1_reg[16]_i_12_n_0\
    );
\x1_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[16]_i_12_n_0\,
      I1 => \x1_reg[16]_i_1\,
      O => \Q_reg[18]_15\,
      S => Q(2)
    );
\x1_reg[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => \x1_reg[31]_i_5_0\(17),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(17),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(17),
      O => \x1_reg[17]_i_12_n_0\
    );
\x1_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[17]_i_12_n_0\,
      I1 => \x1_reg[17]_i_1\,
      O => \Q_reg[18]_14\,
      S => Q(2)
    );
\x1_reg[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => \x1_reg[31]_i_5_0\(18),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(18),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(18),
      O => \x1_reg[18]_i_12_n_0\
    );
\x1_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[18]_i_12_n_0\,
      I1 => \x1_reg[18]_i_1\,
      O => \Q_reg[18]_13\,
      S => Q(2)
    );
\x1_reg[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => \x1_reg[31]_i_5_0\(19),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(19),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(19),
      O => \x1_reg[19]_i_12_n_0\
    );
\x1_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[19]_i_12_n_0\,
      I1 => \x1_reg[19]_i_1\,
      O => \Q_reg[18]_12\,
      S => Q(2)
    );
\x1_reg[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => \x1_reg[31]_i_5_0\(1),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_5_1\(1),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_5_2\(1),
      O => \x1_reg[1]_i_12_n_0\
    );
\x1_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[1]_i_12_n_0\,
      I1 => \x1_reg[1]_i_1\,
      O => \Q_reg[18]_30\,
      S => Q(2)
    );
\x1_reg[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => \x1_reg[31]_i_5_0\(20),
      I2 => \x1_reg[20]_i_5_0\,
      I3 => \x1_reg[31]_i_5_1\(20),
      I4 => \x1_reg[20]_i_5_1\,
      I5 => \x1_reg[31]_i_5_2\(20),
      O => \x1_reg[20]_i_12_n_0\
    );
\x1_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[20]_i_12_n_0\,
      I1 => \x1_reg[20]_i_1\,
      O => \Q_reg[18]_11\,
      S => Q(2)
    );
\x1_reg[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => \x1_reg[31]_i_5_0\(21),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(21),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(21),
      O => \x1_reg[21]_i_12_n_0\
    );
\x1_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[21]_i_12_n_0\,
      I1 => \x1_reg[21]_i_1\,
      O => \Q_reg[18]_10\,
      S => Q(2)
    );
\x1_reg[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => \x1_reg[31]_i_5_0\(22),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(22),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(22),
      O => \x1_reg[22]_i_12_n_0\
    );
\x1_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[22]_i_12_n_0\,
      I1 => \x1_reg[22]_i_1\,
      O => \Q_reg[18]_9\,
      S => Q(2)
    );
\x1_reg[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => \x1_reg[31]_i_5_0\(23),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(23),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(23),
      O => \x1_reg[23]_i_12_n_0\
    );
\x1_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[23]_i_12_n_0\,
      I1 => \x1_reg[23]_i_1\,
      O => \Q_reg[18]_8\,
      S => Q(2)
    );
\x1_reg[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => \x1_reg[31]_i_5_0\(24),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(24),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(24),
      O => \x1_reg[24]_i_12_n_0\
    );
\x1_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[24]_i_12_n_0\,
      I1 => \x1_reg[24]_i_1\,
      O => \Q_reg[18]_7\,
      S => Q(2)
    );
\x1_reg[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => \x1_reg[31]_i_5_0\(25),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(25),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(25),
      O => \x1_reg[25]_i_12_n_0\
    );
\x1_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[25]_i_12_n_0\,
      I1 => \x1_reg[25]_i_1\,
      O => \Q_reg[18]_6\,
      S => Q(2)
    );
\x1_reg[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => \x1_reg[31]_i_5_0\(26),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(26),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(26),
      O => \x1_reg[26]_i_12_n_0\
    );
\x1_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[26]_i_12_n_0\,
      I1 => \x1_reg[26]_i_1\,
      O => \Q_reg[18]_5\,
      S => Q(2)
    );
\x1_reg[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => \x1_reg[31]_i_5_0\(27),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(27),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(27),
      O => \x1_reg[27]_i_12_n_0\
    );
\x1_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[27]_i_12_n_0\,
      I1 => \x1_reg[27]_i_1\,
      O => \Q_reg[18]_4\,
      S => Q(2)
    );
\x1_reg[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => \x1_reg[31]_i_5_0\(28),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(28),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(28),
      O => \x1_reg[28]_i_12_n_0\
    );
\x1_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[28]_i_12_n_0\,
      I1 => \x1_reg[28]_i_1\,
      O => \Q_reg[18]_3\,
      S => Q(2)
    );
\x1_reg[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => \x1_reg[31]_i_5_0\(29),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(29),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(29),
      O => \x1_reg[29]_i_12_n_0\
    );
\x1_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[29]_i_12_n_0\,
      I1 => \x1_reg[29]_i_1\,
      O => \Q_reg[18]_2\,
      S => Q(2)
    );
\x1_reg[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => \x1_reg[31]_i_5_0\(2),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_5_1\(2),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_5_2\(2),
      O => \x1_reg[2]_i_12_n_0\
    );
\x1_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[2]_i_12_n_0\,
      I1 => \x1_reg[2]_i_1\,
      O => \Q_reg[18]_29\,
      S => Q(2)
    );
\x1_reg[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => \x1_reg[31]_i_5_0\(30),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(30),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(30),
      O => \x1_reg[30]_i_12_n_0\
    );
\x1_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[30]_i_12_n_0\,
      I1 => \x1_reg[30]_i_1\,
      O => \Q_reg[18]_1\,
      S => Q(2)
    );
\x1_reg[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => \x1_reg[31]_i_5_0\(31),
      I2 => \x1_reg[31]_i_5_3\,
      I3 => \x1_reg[31]_i_5_1\(31),
      I4 => \x1_reg[31]_i_5_4\,
      I5 => \x1_reg[31]_i_5_2\(31),
      O => \x1_reg[31]_i_12_n_0\
    );
\x1_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[31]_i_12_n_0\,
      I1 => \x1_reg[31]_i_1\,
      O => \Q_reg[18]_0\,
      S => Q(2)
    );
\x1_reg[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => \x1_reg[31]_i_5_0\(3),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_5_1\(3),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_5_2\(3),
      O => \x1_reg[3]_i_12_n_0\
    );
\x1_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[3]_i_12_n_0\,
      I1 => \x1_reg[3]_i_1\,
      O => \Q_reg[18]_28\,
      S => Q(2)
    );
\x1_reg[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => \x1_reg[31]_i_5_0\(4),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_5_1\(4),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_5_2\(4),
      O => \x1_reg[4]_i_12_n_0\
    );
\x1_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[4]_i_12_n_0\,
      I1 => \x1_reg[4]_i_1\,
      O => \Q_reg[18]_27\,
      S => Q(2)
    );
\x1_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => \x1_reg[31]_i_5_0\(5),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_5_1\(5),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_5_2\(5),
      O => \x1_reg[5]_i_12_n_0\
    );
\x1_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[5]_i_12_n_0\,
      I1 => \x1_reg[5]_i_1\,
      O => \Q_reg[18]_26\,
      S => Q(2)
    );
\x1_reg[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => \x1_reg[31]_i_5_0\(6),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_5_1\(6),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_5_2\(6),
      O => \x1_reg[6]_i_12_n_0\
    );
\x1_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[6]_i_12_n_0\,
      I1 => \x1_reg[6]_i_1\,
      O => \Q_reg[18]_25\,
      S => Q(2)
    );
\x1_reg[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => \x1_reg[31]_i_5_0\(7),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_5_1\(7),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_5_2\(7),
      O => \x1_reg[7]_i_12_n_0\
    );
\x1_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[7]_i_12_n_0\,
      I1 => \x1_reg[7]_i_1\,
      O => \Q_reg[18]_24\,
      S => Q(2)
    );
\x1_reg[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => \x1_reg[31]_i_5_0\(8),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_5_1\(8),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_5_2\(8),
      O => \x1_reg[8]_i_12_n_0\
    );
\x1_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[8]_i_12_n_0\,
      I1 => \x1_reg[8]_i_1\,
      O => \Q_reg[18]_23\,
      S => Q(2)
    );
\x1_reg[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => \x1_reg[31]_i_5_0\(9),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_5_1\(9),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_5_2\(9),
      O => \x1_reg[9]_i_12_n_0\
    );
\x1_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[9]_i_12_n_0\,
      I1 => \x1_reg[9]_i_1\,
      O => \Q_reg[18]_22\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_25 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_25 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_25;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_25 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_26 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_26 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_26;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_26 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_27 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_27 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_27;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_27 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_28 is
  port (
    \Q_reg[31]_0\ : out STD_LOGIC;
    \Q_reg[30]_0\ : out STD_LOGIC;
    \Q_reg[29]_0\ : out STD_LOGIC;
    \Q_reg[28]_0\ : out STD_LOGIC;
    \Q_reg[27]_0\ : out STD_LOGIC;
    \Q_reg[26]_0\ : out STD_LOGIC;
    \Q_reg[25]_0\ : out STD_LOGIC;
    \Q_reg[24]_0\ : out STD_LOGIC;
    \Q_reg[23]_0\ : out STD_LOGIC;
    \Q_reg[22]_0\ : out STD_LOGIC;
    \Q_reg[21]_0\ : out STD_LOGIC;
    \Q_reg[20]_0\ : out STD_LOGIC;
    \Q_reg[19]_0\ : out STD_LOGIC;
    \Q_reg[18]_0\ : out STD_LOGIC;
    \Q_reg[17]_0\ : out STD_LOGIC;
    \Q_reg[16]_0\ : out STD_LOGIC;
    \Q_reg[15]_0\ : out STD_LOGIC;
    \Q_reg[14]_0\ : out STD_LOGIC;
    \Q_reg[13]_0\ : out STD_LOGIC;
    \Q_reg[12]_0\ : out STD_LOGIC;
    \Q_reg[11]_0\ : out STD_LOGIC;
    \Q_reg[10]_0\ : out STD_LOGIC;
    \Q_reg[9]_0\ : out STD_LOGIC;
    \Q_reg[8]_0\ : out STD_LOGIC;
    \Q_reg[7]_0\ : out STD_LOGIC;
    \Q_reg[6]_0\ : out STD_LOGIC;
    \Q_reg[5]_0\ : out STD_LOGIC;
    \Q_reg[4]_0\ : out STD_LOGIC;
    \Q_reg[3]_0\ : out STD_LOGIC;
    \Q_reg[2]_0\ : out STD_LOGIC;
    \Q_reg[1]_0\ : out STD_LOGIC;
    \Q_reg[0]_0\ : out STD_LOGIC;
    \Q_reg[31]_1\ : out STD_LOGIC;
    \Q_reg[30]_1\ : out STD_LOGIC;
    \Q_reg[29]_1\ : out STD_LOGIC;
    \Q_reg[28]_1\ : out STD_LOGIC;
    \Q_reg[27]_1\ : out STD_LOGIC;
    \Q_reg[26]_1\ : out STD_LOGIC;
    \Q_reg[25]_1\ : out STD_LOGIC;
    \Q_reg[24]_1\ : out STD_LOGIC;
    \Q_reg[23]_1\ : out STD_LOGIC;
    \Q_reg[22]_1\ : out STD_LOGIC;
    \Q_reg[21]_1\ : out STD_LOGIC;
    \Q_reg[20]_1\ : out STD_LOGIC;
    \Q_reg[19]_1\ : out STD_LOGIC;
    \Q_reg[18]_1\ : out STD_LOGIC;
    \Q_reg[17]_1\ : out STD_LOGIC;
    \Q_reg[16]_1\ : out STD_LOGIC;
    \Q_reg[15]_1\ : out STD_LOGIC;
    \Q_reg[14]_1\ : out STD_LOGIC;
    \Q_reg[13]_1\ : out STD_LOGIC;
    \Q_reg[12]_1\ : out STD_LOGIC;
    \Q_reg[11]_1\ : out STD_LOGIC;
    \Q_reg[10]_1\ : out STD_LOGIC;
    \Q_reg[9]_1\ : out STD_LOGIC;
    \Q_reg[8]_1\ : out STD_LOGIC;
    \Q_reg[7]_1\ : out STD_LOGIC;
    \Q_reg[6]_1\ : out STD_LOGIC;
    \Q_reg[5]_1\ : out STD_LOGIC;
    \Q_reg[4]_1\ : out STD_LOGIC;
    \Q_reg[3]_1\ : out STD_LOGIC;
    \Q_reg[2]_1\ : out STD_LOGIC;
    \Q_reg[1]_1\ : out STD_LOGIC;
    \Q_reg[0]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_6\ : in STD_LOGIC;
    \x1_reg[31]_i_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_6_0\ : in STD_LOGIC;
    \x1_reg[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[0]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x1_reg[31]_i_5_1\ : in STD_LOGIC;
    \x1_reg[31]_i_5_2\ : in STD_LOGIC;
    \x1_reg[20]_i_5\ : in STD_LOGIC;
    \x1_reg[20]_i_5_0\ : in STD_LOGIC;
    \Q_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_28 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_28;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_28 is
  signal \Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \Q_reg_n_0_[9]\ : STD_LOGIC;
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(0),
      Q => \Q_reg_n_0_[0]\
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(10),
      Q => \Q_reg_n_0_[10]\
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(11),
      Q => \Q_reg_n_0_[11]\
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(12),
      Q => \Q_reg_n_0_[12]\
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(13),
      Q => \Q_reg_n_0_[13]\
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(14),
      Q => \Q_reg_n_0_[14]\
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(15),
      Q => \Q_reg_n_0_[15]\
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(16),
      Q => \Q_reg_n_0_[16]\
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(17),
      Q => \Q_reg_n_0_[17]\
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(18),
      Q => \Q_reg_n_0_[18]\
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(19),
      Q => \Q_reg_n_0_[19]\
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(1),
      Q => \Q_reg_n_0_[1]\
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(20),
      Q => \Q_reg_n_0_[20]\
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(21),
      Q => \Q_reg_n_0_[21]\
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(22),
      Q => \Q_reg_n_0_[22]\
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(23),
      Q => \Q_reg_n_0_[23]\
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(24),
      Q => \Q_reg_n_0_[24]\
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(25),
      Q => \Q_reg_n_0_[25]\
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(26),
      Q => \Q_reg_n_0_[26]\
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(27),
      Q => \Q_reg_n_0_[27]\
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(28),
      Q => \Q_reg_n_0_[28]\
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(29),
      Q => \Q_reg_n_0_[29]\
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(2),
      Q => \Q_reg_n_0_[2]\
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(30),
      Q => \Q_reg_n_0_[30]\
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(31),
      Q => \Q_reg_n_0_[31]\
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(3),
      Q => \Q_reg_n_0_[3]\
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(4),
      Q => \Q_reg_n_0_[4]\
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(5),
      Q => \Q_reg_n_0_[5]\
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(6),
      Q => \Q_reg_n_0_[6]\
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(7),
      Q => \Q_reg_n_0_[7]\
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(8),
      Q => \Q_reg_n_0_[8]\
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(9),
      Q => \Q_reg_n_0_[9]\
    );
\x0_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(0),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(0),
      O => \Q_reg[0]_0\
    );
\x0_reg[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(10),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(10),
      O => \Q_reg[10]_0\
    );
\x0_reg[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(11),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(11),
      O => \Q_reg[11]_0\
    );
\x0_reg[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => Q(12),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(12),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(12),
      O => \Q_reg[12]_0\
    );
\x0_reg[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(13),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(13),
      O => \Q_reg[13]_0\
    );
\x0_reg[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => Q(14),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(14),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(14),
      O => \Q_reg[14]_0\
    );
\x0_reg[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(15),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(15),
      O => \Q_reg[15]_0\
    );
\x0_reg[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => Q(16),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(16),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(16),
      O => \Q_reg[16]_0\
    );
\x0_reg[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => Q(17),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(17),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(17),
      O => \Q_reg[17]_0\
    );
\x0_reg[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => Q(18),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(18),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(18),
      O => \Q_reg[18]_0\
    );
\x0_reg[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => Q(19),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(19),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(19),
      O => \Q_reg[19]_0\
    );
\x0_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(1),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(1),
      O => \Q_reg[1]_0\
    );
\x0_reg[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => Q(20),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(20),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(20),
      O => \Q_reg[20]_0\
    );
\x0_reg[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => Q(21),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(21),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(21),
      O => \Q_reg[21]_0\
    );
\x0_reg[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => Q(22),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(22),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(22),
      O => \Q_reg[22]_0\
    );
\x0_reg[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => Q(23),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(23),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(23),
      O => \Q_reg[23]_0\
    );
\x0_reg[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => Q(24),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(24),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(24),
      O => \Q_reg[24]_0\
    );
\x0_reg[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => Q(25),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(25),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(25),
      O => \Q_reg[25]_0\
    );
\x0_reg[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => Q(26),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(26),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(26),
      O => \Q_reg[26]_0\
    );
\x0_reg[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => Q(27),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(27),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(27),
      O => \Q_reg[27]_0\
    );
\x0_reg[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => Q(28),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(28),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(28),
      O => \Q_reg[28]_0\
    );
\x0_reg[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => Q(29),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(29),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(29),
      O => \Q_reg[29]_0\
    );
\x0_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(2),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(2),
      O => \Q_reg[2]_0\
    );
\x0_reg[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => Q(30),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(30),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(30),
      O => \Q_reg[30]_0\
    );
\x0_reg[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => Q(31),
      I2 => \x0_reg[31]_i_6\,
      I3 => \x1_reg[31]_i_5\(31),
      I4 => \x0_reg[31]_i_6_0\,
      I5 => \x1_reg[31]_i_5_0\(31),
      O => \Q_reg[31]_0\
    );
\x0_reg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(3),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(3),
      O => \Q_reg[3]_0\
    );
\x0_reg[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(4),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(4),
      O => \Q_reg[4]_0\
    );
\x0_reg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(5),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(5),
      O => \Q_reg[5]_0\
    );
\x0_reg[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(6),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(6),
      O => \Q_reg[6]_0\
    );
\x0_reg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(7),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(7),
      O => \Q_reg[7]_0\
    );
\x0_reg[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(8),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(8),
      O => \Q_reg[8]_0\
    );
\x0_reg[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \x0_reg[0]_i_5\(3),
      I3 => \x1_reg[31]_i_5\(9),
      I4 => \x0_reg[0]_i_5\(2),
      I5 => \x1_reg[31]_i_5_0\(9),
      O => \Q_reg[9]_0\
    );
\x1_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \x0_reg[0]_i_5\(1),
      I3 => \x1_reg[31]_i_5\(0),
      I4 => \x0_reg[0]_i_5\(0),
      I5 => \x1_reg[31]_i_5_0\(0),
      O => \Q_reg[0]_1\
    );
\x1_reg[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(10),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(10),
      O => \Q_reg[10]_1\
    );
\x1_reg[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(11),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(11),
      O => \Q_reg[11]_1\
    );
\x1_reg[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => Q(12),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(12),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(12),
      O => \Q_reg[12]_1\
    );
\x1_reg[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(13),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(13),
      O => \Q_reg[13]_1\
    );
\x1_reg[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => Q(14),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(14),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(14),
      O => \Q_reg[14]_1\
    );
\x1_reg[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(15),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(15),
      O => \Q_reg[15]_1\
    );
\x1_reg[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => Q(16),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(16),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(16),
      O => \Q_reg[16]_1\
    );
\x1_reg[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => Q(17),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(17),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(17),
      O => \Q_reg[17]_1\
    );
\x1_reg[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => Q(18),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(18),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(18),
      O => \Q_reg[18]_1\
    );
\x1_reg[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => Q(19),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(19),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(19),
      O => \Q_reg[19]_1\
    );
\x1_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \x0_reg[0]_i_5\(1),
      I3 => \x1_reg[31]_i_5\(1),
      I4 => \x0_reg[0]_i_5\(0),
      I5 => \x1_reg[31]_i_5_0\(1),
      O => \Q_reg[1]_1\
    );
\x1_reg[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => Q(20),
      I2 => \x1_reg[20]_i_5\,
      I3 => \x1_reg[31]_i_5\(20),
      I4 => \x1_reg[20]_i_5_0\,
      I5 => \x1_reg[31]_i_5_0\(20),
      O => \Q_reg[20]_1\
    );
\x1_reg[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => Q(21),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(21),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(21),
      O => \Q_reg[21]_1\
    );
\x1_reg[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => Q(22),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(22),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(22),
      O => \Q_reg[22]_1\
    );
\x1_reg[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => Q(23),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(23),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(23),
      O => \Q_reg[23]_1\
    );
\x1_reg[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => Q(24),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(24),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(24),
      O => \Q_reg[24]_1\
    );
\x1_reg[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => Q(25),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(25),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(25),
      O => \Q_reg[25]_1\
    );
\x1_reg[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => Q(26),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(26),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(26),
      O => \Q_reg[26]_1\
    );
\x1_reg[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => Q(27),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(27),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(27),
      O => \Q_reg[27]_1\
    );
\x1_reg[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => Q(28),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(28),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(28),
      O => \Q_reg[28]_1\
    );
\x1_reg[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => Q(29),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(29),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(29),
      O => \Q_reg[29]_1\
    );
\x1_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \x0_reg[0]_i_5\(1),
      I3 => \x1_reg[31]_i_5\(2),
      I4 => \x0_reg[0]_i_5\(0),
      I5 => \x1_reg[31]_i_5_0\(2),
      O => \Q_reg[2]_1\
    );
\x1_reg[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => Q(30),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(30),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(30),
      O => \Q_reg[30]_1\
    );
\x1_reg[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => Q(31),
      I2 => \x1_reg[31]_i_5_1\,
      I3 => \x1_reg[31]_i_5\(31),
      I4 => \x1_reg[31]_i_5_2\,
      I5 => \x1_reg[31]_i_5_0\(31),
      O => \Q_reg[31]_1\
    );
\x1_reg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \x0_reg[0]_i_5\(1),
      I3 => \x1_reg[31]_i_5\(3),
      I4 => \x0_reg[0]_i_5\(0),
      I5 => \x1_reg[31]_i_5_0\(3),
      O => \Q_reg[3]_1\
    );
\x1_reg[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \x0_reg[0]_i_5\(1),
      I3 => \x1_reg[31]_i_5\(4),
      I4 => \x0_reg[0]_i_5\(0),
      I5 => \x1_reg[31]_i_5_0\(4),
      O => \Q_reg[4]_1\
    );
\x1_reg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \x0_reg[0]_i_5\(1),
      I3 => \x1_reg[31]_i_5\(5),
      I4 => \x0_reg[0]_i_5\(0),
      I5 => \x1_reg[31]_i_5_0\(5),
      O => \Q_reg[5]_1\
    );
\x1_reg[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \x0_reg[0]_i_5\(1),
      I3 => \x1_reg[31]_i_5\(6),
      I4 => \x0_reg[0]_i_5\(0),
      I5 => \x1_reg[31]_i_5_0\(6),
      O => \Q_reg[6]_1\
    );
\x1_reg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \x0_reg[0]_i_5\(1),
      I3 => \x1_reg[31]_i_5\(7),
      I4 => \x0_reg[0]_i_5\(0),
      I5 => \x1_reg[31]_i_5_0\(7),
      O => \Q_reg[7]_1\
    );
\x1_reg[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \x0_reg[0]_i_5\(1),
      I3 => \x1_reg[31]_i_5\(8),
      I4 => \x0_reg[0]_i_5\(0),
      I5 => \x1_reg[31]_i_5_0\(8),
      O => \Q_reg[8]_1\
    );
\x1_reg[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \x0_reg[0]_i_5\(1),
      I3 => \x1_reg[31]_i_5\(9),
      I4 => \x0_reg[0]_i_5\(0),
      I5 => \x1_reg[31]_i_5_0\(9),
      O => \Q_reg[9]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_29 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_29 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_29;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_29 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_3 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_3 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_3;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_3 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_30 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_30 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_30;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_30 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_31 is
  port (
    \Q_reg[9]_0\ : out STD_LOGIC;
    \Q_reg[9]_1\ : out STD_LOGIC;
    \Q_reg[29]_0\ : out STD_LOGIC;
    \Q_reg[9]_2\ : out STD_LOGIC;
    \Q_reg[9]_3\ : out STD_LOGIC;
    \Q_reg[9]_4\ : out STD_LOGIC;
    \Q_reg[0]_0\ : out STD_LOGIC;
    \Q_reg[28]_0\ : out STD_LOGIC;
    \Q_reg[27]_0\ : out STD_LOGIC;
    \Q_reg[27]_1\ : out STD_LOGIC;
    \Q_reg[10]_0\ : out STD_LOGIC;
    \Q_reg[10]_1\ : out STD_LOGIC;
    \Q_reg[27]_2\ : out STD_LOGIC;
    \Q_reg[8]_0\ : out STD_LOGIC;
    \Q_reg[8]_1\ : out STD_LOGIC;
    \Q_reg[29]_1\ : out STD_LOGIC;
    \Q_reg[29]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[22]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]\ : out STD_LOGIC;
    \Q_reg[9]_5\ : out STD_LOGIC;
    \Q_reg[10]_2\ : out STD_LOGIC;
    \Q_reg[9]_6\ : out STD_LOGIC;
    \Q_reg[9]_7\ : out STD_LOGIC;
    \Q_reg[9]_8\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[8]_2\ : out STD_LOGIC;
    \Q_reg[10]_3\ : out STD_LOGIC;
    \Q[29]_i_5_0\ : out STD_LOGIC;
    \Q_reg[9]_9\ : out STD_LOGIC;
    \Q_reg[9]_10\ : out STD_LOGIC;
    \Q_reg[11]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \Q_reg[8]_3\ : out STD_LOGIC;
    \Q_reg[8]_4\ : out STD_LOGIC;
    \Q_reg[9]_11\ : out STD_LOGIC;
    \Q_reg[8]_5\ : out STD_LOGIC;
    \Q_reg[29]_3\ : out STD_LOGIC;
    \Q_reg[0]_1\ : out STD_LOGIC;
    \Q_reg[29]_4\ : out STD_LOGIC;
    \Q_reg[29]_5\ : out STD_LOGIC;
    \Q_reg[29]_6\ : out STD_LOGIC;
    \Q_reg[9]_12\ : out STD_LOGIC;
    \Q_reg[9]_13\ : out STD_LOGIC;
    \Q_reg[9]_14\ : out STD_LOGIC;
    \Q_reg[29]_7\ : out STD_LOGIC;
    \Q_reg[27]_3\ : out STD_LOGIC;
    \Q_reg[29]_8\ : out STD_LOGIC;
    \Q_reg[29]_9\ : out STD_LOGIC;
    \Q_reg[27]_4\ : out STD_LOGIC;
    \Q_reg[9]_15\ : out STD_LOGIC;
    \Q_reg[29]_10\ : out STD_LOGIC;
    \Q_reg[27]_5\ : out STD_LOGIC;
    \Q_reg[9]_16\ : out STD_LOGIC;
    \Q_reg[8]_6\ : out STD_LOGIC;
    \Q_reg[9]_17\ : out STD_LOGIC;
    \Q_reg[29]_11\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[27]_6\ : out STD_LOGIC;
    \Q_reg[29]_12\ : out STD_LOGIC;
    \Q_reg[29]_13\ : out STD_LOGIC;
    \Q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \Q_reg[27]_7\ : out STD_LOGIC;
    \Q_reg[26]_0\ : out STD_LOGIC;
    \Q_reg[29]_14\ : out STD_LOGIC;
    \Q_reg[15]_0\ : out STD_LOGIC;
    \Q_reg[14]_0\ : out STD_LOGIC;
    \Q_reg[15]_1\ : out STD_LOGIC;
    \Q_reg[2]_0\ : out STD_LOGIC;
    \Q_reg[1]_0\ : out STD_LOGIC;
    \Q_reg[2]_1\ : out STD_LOGIC;
    \Q_reg[5]_0\ : out STD_LOGIC;
    \Q_reg[4]_0\ : out STD_LOGIC;
    \Q_reg[7]_0\ : out STD_LOGIC;
    \Q_reg[8]_7\ : out STD_LOGIC;
    \Q_reg[9]_18\ : out STD_LOGIC;
    \Q_reg[8]_8\ : out STD_LOGIC;
    \Q_reg[9]_19\ : out STD_LOGIC;
    \Q_reg[12]_0\ : out STD_LOGIC;
    \Q_reg[13]_0\ : out STD_LOGIC;
    \Q_reg[14]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[22]_rep_0\ : out STD_LOGIC;
    \Q_reg[21]_rep_0\ : out STD_LOGIC;
    \Q_reg[17]_rep_0\ : out STD_LOGIC;
    \Q_reg[17]_rep__0_0\ : out STD_LOGIC;
    \Q_reg[16]_rep_0\ : out STD_LOGIC;
    \Q_reg[16]_rep__0_0\ : out STD_LOGIC;
    \Q_reg[26]_1\ : in STD_LOGIC;
    \Q_reg[7]_1\ : in STD_LOGIC;
    \Q_reg[6]_0\ : in STD_LOGIC;
    \Q_reg[5]_1\ : in STD_LOGIC;
    \Q_reg[23]_0\ : in STD_LOGIC;
    ALUOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[13]_1\ : in STD_LOGIC;
    \Q_reg[13]_2\ : in STD_LOGIC;
    \Q_reg[9]_20\ : in STD_LOGIC;
    \Q_reg[9]_21\ : in STD_LOGIC;
    \Q_reg[4]_1\ : in STD_LOGIC;
    \Q_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[26]_2\ : in STD_LOGIC;
    \Q[16]_i_4\ : in STD_LOGIC;
    \Q[16]_i_4_0\ : in STD_LOGIC;
    \Q[16]_i_4_1\ : in STD_LOGIC;
    \Q_reg[3]_0\ : in STD_LOGIC;
    R_AU : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \Q_reg[4]_2\ : in STD_LOGIC;
    \Q_reg[20]_0\ : in STD_LOGIC;
    \Q_reg[4]_3\ : in STD_LOGIC;
    \Q_reg[20]_1\ : in STD_LOGIC;
    \Q_reg[20]_2\ : in STD_LOGIC;
    \Q_reg[20]_3\ : in STD_LOGIC;
    \Q[0]_i_2\ : in STD_LOGIC;
    \Q[0]_i_2_0\ : in STD_LOGIC;
    \Q_reg[8]_9\ : in STD_LOGIC;
    \Q[17]_i_4\ : in STD_LOGIC;
    \Q_reg[25]_0\ : in STD_LOGIC;
    \Q_reg[25]_1\ : in STD_LOGIC;
    \Q_reg[13]_3\ : in STD_LOGIC;
    \Q_reg[13]_4\ : in STD_LOGIC;
    \Q[13]_i_4_0\ : in STD_LOGIC;
    \Q[13]_i_4_1\ : in STD_LOGIC;
    \Q_reg[3]_1\ : in STD_LOGIC;
    \Q_reg[27]_8\ : in STD_LOGIC;
    \Q_reg[27]_9\ : in STD_LOGIC;
    \Q[1]_i_2\ : in STD_LOGIC;
    \Q[1]_i_2_0\ : in STD_LOGIC;
    \Q_reg[9]_22\ : in STD_LOGIC;
    \Q_reg[11]_18\ : in STD_LOGIC;
    \Q_reg[3]_2\ : in STD_LOGIC;
    \Q_reg[3]_3\ : in STD_LOGIC;
    \Q_reg[8]_10\ : in STD_LOGIC;
    \Q_reg[9]_23\ : in STD_LOGIC;
    \Q_reg[9]_24\ : in STD_LOGIC;
    \Q_reg[9]_25\ : in STD_LOGIC;
    \Q_reg[11]_19\ : in STD_LOGIC;
    \Q_reg[12]_7\ : in STD_LOGIC;
    \Q_reg[5]_2\ : in STD_LOGIC;
    \Q[13]_i_4_2\ : in STD_LOGIC;
    \Q_reg[14]_2\ : in STD_LOGIC;
    \Q_reg[14]_3\ : in STD_LOGIC;
    \Q_reg[15]_2\ : in STD_LOGIC;
    \Q_reg[15]_3\ : in STD_LOGIC;
    \Q_reg[17]_0\ : in STD_LOGIC;
    \Q_reg[20]_4\ : in STD_LOGIC;
    \Q_reg[20]_5\ : in STD_LOGIC;
    \Q_reg[12]_8\ : in STD_LOGIC;
    \Q_reg[22]_1\ : in STD_LOGIC;
    \Q_reg[24]_0\ : in STD_LOGIC;
    \Q_reg[24]_1\ : in STD_LOGIC;
    \Q_reg[8]_11\ : in STD_LOGIC;
    \Q_reg[26]_3\ : in STD_LOGIC;
    \Q[30]_i_5\ : in STD_LOGIC;
    \Q[15]_i_2_0\ : in STD_LOGIC;
    \Q_reg[31]_1\ : in STD_LOGIC;
    \Q_reg[31]_2\ : in STD_LOGIC;
    \Q_reg[4]_4\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    \Q[1]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[21]_1\ : in STD_LOGIC;
    \Q_reg[16]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \Q_reg[14]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q[4]_i_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RegDst : in STD_LOGIC;
    bank_write : in STD_LOGIC;
    IR_write : in STD_LOGIC;
    memoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_31 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_31;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_31 is
  signal \FSM_onehot_state[12]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[12]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[12]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[13]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[14]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[14]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[19]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[19]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[19]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[19]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[20]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[22]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[22]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[22]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[9]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[22]\ : STD_LOGIC;
  signal IR_out_0 : STD_LOGIC_VECTOR ( 31 downto 26 );
  signal \^q\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \Q[0]_i_10_n_0\ : STD_LOGIC;
  signal \Q[13]_i_2_n_0\ : STD_LOGIC;
  signal \Q[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \Q[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \Q[13]_i_5_n_0\ : STD_LOGIC;
  signal \Q[13]_i_6_n_0\ : STD_LOGIC;
  signal \Q[15]_i_8_n_0\ : STD_LOGIC;
  signal \Q[20]_i_2_n_0\ : STD_LOGIC;
  signal \Q[20]_i_4_n_0\ : STD_LOGIC;
  signal \Q[31]_i_2__10_n_0\ : STD_LOGIC;
  signal \Q[31]_i_2__11_n_0\ : STD_LOGIC;
  signal \Q[31]_i_2__12_n_0\ : STD_LOGIC;
  signal \Q[31]_i_2__3_n_0\ : STD_LOGIC;
  signal \Q[31]_i_2__4_n_0\ : STD_LOGIC;
  signal \Q[31]_i_2__5_n_0\ : STD_LOGIC;
  signal \Q[31]_i_2__6_n_0\ : STD_LOGIC;
  signal \Q[31]_i_2__7_n_0\ : STD_LOGIC;
  signal \Q[31]_i_2__8_n_0\ : STD_LOGIC;
  signal \Q[31]_i_2__9_n_0\ : STD_LOGIC;
  signal \Q[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \Q[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \Q[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Q[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \Q[3]_i_3_n_0\ : STD_LOGIC;
  signal \Q[3]_i_4_n_0\ : STD_LOGIC;
  signal \Q[4]_i_14_n_0\ : STD_LOGIC;
  signal \Q[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \Q[4]_i_5_n_0\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \^q_reg[10]_0\ : STD_LOGIC;
  signal \^q_reg[10]_2\ : STD_LOGIC;
  signal \^q_reg[10]_3\ : STD_LOGIC;
  signal \^q_reg[1]_0\ : STD_LOGIC;
  signal \^q_reg[27]_0\ : STD_LOGIC;
  signal \^q_reg[27]_1\ : STD_LOGIC;
  signal \^q_reg[27]_2\ : STD_LOGIC;
  signal \^q_reg[27]_6\ : STD_LOGIC;
  signal \^q_reg[27]_7\ : STD_LOGIC;
  signal \^q_reg[28]_0\ : STD_LOGIC;
  signal \^q_reg[29]_0\ : STD_LOGIC;
  signal \^q_reg[29]_1\ : STD_LOGIC;
  signal \^q_reg[29]_2\ : STD_LOGIC;
  signal \^q_reg[2]_0\ : STD_LOGIC;
  signal \^q_reg[2]_1\ : STD_LOGIC;
  signal \^q_reg[8]_1\ : STD_LOGIC;
  signal \^q_reg[9]_1\ : STD_LOGIC;
  signal \^q_reg[9]_13\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[12]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_state[13]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_state[13]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FSM_onehot_state[19]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_onehot_state[19]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \FSM_onehot_state[19]_i_5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_onehot_state[20]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \FSM_onehot_state[22]_i_8\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_onehot_state[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \FSM_onehot_state[7]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \FSM_onehot_state[9]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Q[0]_i_10\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Q[13]_i_5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Q[15]_i_2__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Q[15]_i_6\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Q[17]_i_7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Q[18]_i_8\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Q[20]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Q[21]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Q[21]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Q[22]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Q[23]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Q[26]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Q[26]_i_5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Q[29]_i_5\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Q[2]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Q[30]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Q[31]_i_1__10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Q[31]_i_1__11\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Q[31]_i_1__12\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Q[31]_i_1__13\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Q[31]_i_1__14\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Q[31]_i_1__15\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Q[31]_i_1__16\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Q[31]_i_1__17\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Q[31]_i_1__18\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Q[31]_i_1__19\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Q[31]_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Q[31]_i_1__20\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Q[31]_i_1__21\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Q[31]_i_1__22\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Q[31]_i_1__23\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Q[31]_i_1__24\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Q[31]_i_1__25\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Q[31]_i_1__26\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Q[31]_i_1__27\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Q[31]_i_1__28\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Q[31]_i_1__29\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Q[31]_i_1__3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Q[31]_i_1__30\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Q[31]_i_1__31\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Q[31]_i_1__32\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Q[31]_i_1__33\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Q[31]_i_1__4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Q[31]_i_1__5\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Q[31]_i_1__6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Q[31]_i_1__7\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Q[31]_i_1__8\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Q[31]_i_1__9\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Q[31]_i_36\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Q[31]_i_8\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Q[31]_i_9\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Q[3]_i_5\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Q[4]_i_14\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Q[5]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Q[6]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Q[7]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Q[8]_i_3\ : label is "soft_lutpair120";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \Q_reg[16]\ : label is "Q_reg[16]";
  attribute ORIG_CELL_NAME of \Q_reg[16]_rep\ : label is "Q_reg[16]";
  attribute ORIG_CELL_NAME of \Q_reg[16]_rep__0\ : label is "Q_reg[16]";
  attribute ORIG_CELL_NAME of \Q_reg[17]\ : label is "Q_reg[17]";
  attribute ORIG_CELL_NAME of \Q_reg[17]_rep\ : label is "Q_reg[17]";
  attribute ORIG_CELL_NAME of \Q_reg[17]_rep__0\ : label is "Q_reg[17]";
  attribute ORIG_CELL_NAME of \Q_reg[21]\ : label is "Q_reg[21]";
  attribute ORIG_CELL_NAME of \Q_reg[21]_rep\ : label is "Q_reg[21]";
  attribute ORIG_CELL_NAME of \Q_reg[22]\ : label is "Q_reg[22]";
  attribute ORIG_CELL_NAME of \Q_reg[22]_rep\ : label is "Q_reg[22]";
begin
  \FSM_onehot_state_reg[22]\ <= \^fsm_onehot_state_reg[22]\;
  Q(25 downto 0) <= \^q\(25 downto 0);
  \Q_reg[0]_0\ <= \^q_reg[0]_0\;
  \Q_reg[10]_0\ <= \^q_reg[10]_0\;
  \Q_reg[10]_2\ <= \^q_reg[10]_2\;
  \Q_reg[10]_3\ <= \^q_reg[10]_3\;
  \Q_reg[1]_0\ <= \^q_reg[1]_0\;
  \Q_reg[27]_0\ <= \^q_reg[27]_0\;
  \Q_reg[27]_1\ <= \^q_reg[27]_1\;
  \Q_reg[27]_2\ <= \^q_reg[27]_2\;
  \Q_reg[27]_6\ <= \^q_reg[27]_6\;
  \Q_reg[27]_7\ <= \^q_reg[27]_7\;
  \Q_reg[28]_0\ <= \^q_reg[28]_0\;
  \Q_reg[29]_0\ <= \^q_reg[29]_0\;
  \Q_reg[29]_1\ <= \^q_reg[29]_1\;
  \Q_reg[29]_2\ <= \^q_reg[29]_2\;
  \Q_reg[2]_0\ <= \^q_reg[2]_0\;
  \Q_reg[2]_1\ <= \^q_reg[2]_1\;
  \Q_reg[8]_1\ <= \^q_reg[8]_1\;
  \Q_reg[9]_1\ <= \^q_reg[9]_1\;
  \Q_reg[9]_13\ <= \^q_reg[9]_13\;
\FSM_onehot_state[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \FSM_onehot_state[12]_i_2_n_0\,
      I1 => \FSM_onehot_state[12]_i_3_n_0\,
      I2 => IR_out_0(28),
      I3 => IR_out_0(30),
      I4 => IR_out_0(29),
      I5 => \Q[1]_i_5\(2),
      O => \Q_reg[31]_0\(3)
    );
\FSM_onehot_state[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q_reg[27]_6\,
      I1 => \Q[1]_i_5\(1),
      I2 => \Q[1]_i_5\(0),
      I3 => IR_out_0(27),
      O => \FSM_onehot_state[12]_i_2_n_0\
    );
\FSM_onehot_state[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \FSM_onehot_state[12]_i_4_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => IR_out_0(31),
      I4 => \^q\(0),
      O => \FSM_onehot_state[12]_i_3_n_0\
    );
\FSM_onehot_state[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => IR_out_0(26),
      O => \FSM_onehot_state[12]_i_4_n_0\
    );
\FSM_onehot_state[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => IR_out_0(26),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \FSM_onehot_state[13]_i_2_n_0\,
      O => \Q_reg[31]_0\(4)
    );
\FSM_onehot_state[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_state[7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => IR_out_0(31),
      O => \FSM_onehot_state[13]_i_2_n_0\
    );
\FSM_onehot_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \FSM_onehot_state[14]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg[21]_1\,
      I2 => \^q_reg[27]_2\,
      I3 => \FSM_onehot_state[14]_i_4_n_0\,
      O => \Q_reg[31]_0\(5)
    );
\FSM_onehot_state[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \FSM_onehot_state[14]_i_2_n_0\
    );
\FSM_onehot_state[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => IR_out_0(27),
      I1 => IR_out_0(26),
      I2 => IR_out_0(31),
      I3 => IR_out_0(29),
      I4 => IR_out_0(30),
      I5 => IR_out_0(28),
      O => \^q_reg[27]_2\
    );
\FSM_onehot_state[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000011100"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \FSM_onehot_state[14]_i_4_n_0\
    );
\FSM_onehot_state[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_onehot_state[22]_i_5_n_0\,
      I1 => \Q[1]_i_5\(2),
      I2 => \Q[1]_i_5\(1),
      I3 => \Q[1]_i_5\(0),
      I4 => \^q_reg[27]_6\,
      I5 => \^q_reg[27]_7\,
      O => \Q_reg[31]_0\(6)
    );
\FSM_onehot_state[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_state[19]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg[21]_1\,
      I2 => \^q_reg[27]_7\,
      O => \Q_reg[31]_0\(7)
    );
\FSM_onehot_state[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => IR_out_0(31),
      I1 => IR_out_0(30),
      I2 => IR_out_0(28),
      I3 => IR_out_0(29),
      I4 => \FSM_onehot_state[19]_i_4_n_0\,
      O => \FSM_onehot_state[19]_i_2_n_0\
    );
\FSM_onehot_state[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000300"
    )
        port map (
      I0 => IR_out_0(27),
      I1 => IR_out_0(31),
      I2 => IR_out_0(26),
      I3 => IR_out_0(29),
      I4 => IR_out_0(28),
      I5 => IR_out_0(30),
      O => \^q_reg[27]_7\
    );
\FSM_onehot_state[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => IR_out_0(26),
      I3 => \^q\(4),
      I4 => \FSM_onehot_state[19]_i_5_n_0\,
      I5 => \FSM_onehot_state[19]_i_6_n_0\,
      O => \FSM_onehot_state[19]_i_4_n_0\
    );
\FSM_onehot_state[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => IR_out_0(27),
      O => \FSM_onehot_state[19]_i_5_n_0\
    );
\FSM_onehot_state[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \FSM_onehot_state[19]_i_6_n_0\
    );
\FSM_onehot_state[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_onehot_state_reg[21]_1\,
      I1 => IR_out_0(27),
      I2 => IR_out_0(28),
      I3 => IR_out_0(30),
      I4 => IR_out_0(29),
      I5 => \FSM_onehot_state[20]_i_2_n_0\,
      O => \Q_reg[31]_0\(8)
    );
\FSM_onehot_state[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => IR_out_0(26),
      I1 => IR_out_0(31),
      O => \FSM_onehot_state[20]_i_2_n_0\
    );
\FSM_onehot_state[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state[22]_i_8_n_0\,
      I1 => \FSM_onehot_state[21]_i_2_n_0\,
      I2 => \FSM_onehot_state_reg[21]_1\,
      O => \Q_reg[31]_0\(9)
    );
\FSM_onehot_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFEFFFFFFFE"
    )
        port map (
      I0 => IR_out_0(31),
      I1 => IR_out_0(28),
      I2 => IR_out_0(30),
      I3 => IR_out_0(29),
      I4 => IR_out_0(26),
      I5 => IR_out_0(27),
      O => \FSM_onehot_state[21]_i_2_n_0\
    );
\FSM_onehot_state[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_state_reg[0]\,
      I1 => \FSM_onehot_state[22]_i_4_n_0\,
      I2 => \FSM_onehot_state[22]_i_5_n_0\,
      I3 => \FSM_onehot_state_reg[0]_0\,
      I4 => \^q_reg[27]_6\,
      I5 => \FSM_onehot_state[22]_i_8_n_0\,
      O => \FSM_onehot_state_reg[21]_0\(0)
    );
\FSM_onehot_state[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001002"
    )
        port map (
      I0 => IR_out_0(27),
      I1 => IR_out_0(29),
      I2 => IR_out_0(28),
      I3 => IR_out_0(26),
      I4 => IR_out_0(30),
      I5 => IR_out_0(31),
      O => \FSM_onehot_state[22]_i_4_n_0\
    );
\FSM_onehot_state[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => IR_out_0(28),
      I1 => IR_out_0(29),
      I2 => IR_out_0(30),
      I3 => IR_out_0(31),
      I4 => IR_out_0(26),
      I5 => IR_out_0(27),
      O => \FSM_onehot_state[22]_i_5_n_0\
    );
\FSM_onehot_state[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B000"
    )
        port map (
      I0 => IR_out_0(27),
      I1 => IR_out_0(29),
      I2 => IR_out_0(26),
      I3 => IR_out_0(31),
      I4 => IR_out_0(28),
      I5 => IR_out_0(30),
      O => \^q_reg[27]_6\
    );
\FSM_onehot_state[22]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[27]_7\,
      I1 => \FSM_onehot_state[19]_i_2_n_0\,
      O => \FSM_onehot_state[22]_i_8_n_0\
    );
\FSM_onehot_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => IR_out_0(26),
      I1 => IR_out_0(31),
      I2 => IR_out_0(28),
      I3 => IR_out_0(30),
      I4 => IR_out_0(29),
      I5 => IR_out_0(27),
      O => \Q_reg[26]_0\
    );
\FSM_onehot_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \FSM_onehot_state[7]_i_2_n_0\,
      I1 => \FSM_onehot_state[14]_i_2_n_0\,
      I2 => IR_out_0(26),
      I3 => IR_out_0(31),
      O => \Q_reg[31]_0\(0)
    );
\FSM_onehot_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => IR_out_0(27),
      I1 => \Q[1]_i_5\(0),
      I2 => \Q[1]_i_5\(1),
      I3 => \^q_reg[27]_6\,
      I4 => \Q[1]_i_5\(2),
      I5 => \FSM_onehot_state[7]_i_3_n_0\,
      O => \FSM_onehot_state[7]_i_2_n_0\
    );
\FSM_onehot_state[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => IR_out_0(29),
      I1 => IR_out_0(30),
      I2 => IR_out_0(28),
      O => \FSM_onehot_state[7]_i_3_n_0\
    );
\FSM_onehot_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \FSM_onehot_state[13]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => IR_out_0(26),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \FSM_onehot_state[14]_i_2_n_0\,
      O => \Q_reg[31]_0\(1)
    );
\FSM_onehot_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_onehot_state[9]_i_2_n_0\,
      I1 => \FSM_onehot_state[20]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \FSM_onehot_state[9]_i_3_n_0\,
      O => \Q_reg[31]_0\(2)
    );
\FSM_onehot_state[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \FSM_onehot_state[7]_i_2_n_0\,
      O => \FSM_onehot_state[9]_i_2_n_0\
    );
\FSM_onehot_state[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \FSM_onehot_state[9]_i_3_n_0\
    );
\Q[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABB"
    )
        port map (
      I0 => IR_out_0(27),
      I1 => IR_out_0(26),
      I2 => IR_out_0(29),
      I3 => \^q\(0),
      O => \Q[0]_i_10_n_0\
    );
\Q[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFAEFFFFBFAE"
    )
        port map (
      I0 => \^q_reg[10]_3\,
      I1 => \^q_reg[8]_1\,
      I2 => \Q[0]_i_2\,
      I3 => \Q[0]_i_2_0\,
      I4 => \^q_reg[9]_1\,
      I5 => \Q_reg[8]_9\,
      O => \Q_reg[8]_2\
    );
\Q[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDDFFFF"
    )
        port map (
      I0 => \^q_reg[29]_0\,
      I1 => \^q_reg[28]_0\,
      I2 => \Q[0]_i_10_n_0\,
      I3 => CO(0),
      I4 => \Q_reg[3]_0\,
      O => \Q_reg[29]_12\
    );
\Q[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF0CA00C"
    )
        port map (
      I0 => \^q\(8),
      I1 => \Q_reg[16]_0\(8),
      I2 => \Q_reg[14]_4\(0),
      I3 => \Q_reg[14]_4\(1),
      I4 => \^q\(10),
      O => \Q_reg[8]_8\
    );
\Q[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^q_reg[29]_0\,
      I1 => R_AU(4),
      I2 => \^q_reg[29]_1\,
      I3 => \^q_reg[27]_1\,
      I4 => \^q_reg[9]_1\,
      I5 => \Q_reg[26]_3\,
      O => \Q_reg[29]_10\
    );
\Q[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD0DDD0D0D0DD"
    )
        port map (
      I0 => R_AU(5),
      I1 => \^q_reg[29]_0\,
      I2 => \^q_reg[10]_3\,
      I3 => \Q_reg[11]_18\,
      I4 => \^q_reg[9]_1\,
      I5 => \Q_reg[11]_19\,
      O => \Q_reg[29]_5\
    );
\Q[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(11),
      I2 => \Q_reg[14]_4\(1),
      I3 => \Q_reg[14]_4\(0),
      I4 => \Q_reg[16]_0\(9),
      O => \Q_reg[9]_19\
    );
\Q[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0DDDDDDD0DD"
    )
        port map (
      I0 => R_AU(6),
      I1 => \^q_reg[29]_0\,
      I2 => \^q_reg[10]_3\,
      I3 => \Q_reg[12]_7\,
      I4 => \^q_reg[9]_1\,
      I5 => \Q_reg[20]_0\,
      O => \Q_reg[29]_6\
    );
\Q[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \Q_reg[16]_0\(10),
      I1 => \^q\(10),
      I2 => \Q_reg[14]_4\(0),
      I3 => \Q_reg[14]_4\(1),
      I4 => \^q\(12),
      O => \Q_reg[12]_0\
    );
\Q[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => \Q_reg[12]_8\,
      I1 => \^q_reg[8]_1\,
      I2 => \^q_reg[27]_1\,
      I3 => \^q_reg[9]_1\,
      I4 => \^q_reg[29]_1\,
      O => \Q_reg[8]_6\
    );
\Q[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \Q[13]_i_4__0_n_0\,
      I1 => \Q_reg[13]_4\,
      I2 => \^q_reg[29]_0\,
      I3 => \Q_reg[7]_1\,
      I4 => \Q[13]_i_5_n_0\,
      I5 => \^q_reg[29]_1\,
      O => \Q[13]_i_2_n_0\
    );
\Q[13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \Q_reg[16]_0\(11),
      I1 => \^q\(11),
      I2 => \Q_reg[14]_4\(0),
      I3 => \Q_reg[14]_4\(1),
      I4 => \^q\(13),
      O => \Q_reg[13]_0\
    );
\Q[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404511100505404"
    )
        port map (
      I0 => \^q_reg[29]_0\,
      I1 => ALUOp(0),
      I2 => \^q_reg[0]_0\,
      I3 => \^q_reg[28]_0\,
      I4 => \Q_reg[13]_1\,
      I5 => \Q_reg[13]_2\,
      O => \Q[13]_i_3__0_n_0\
    );
\Q[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \Q[13]_i_3__0_n_0\,
      I1 => \Q_reg[3]_0\,
      I2 => \Q[13]_i_4__0_n_0\,
      I3 => \Q[13]_i_6_n_0\,
      I4 => \Q_reg[13]_3\,
      I5 => \^q\(11),
      O => \Q_reg[11]_0\
    );
\Q[13]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4F4F44444F44"
    )
        port map (
      I0 => \^q_reg[29]_0\,
      I1 => R_AU(7),
      I2 => \^q_reg[10]_3\,
      I3 => \^q_reg[9]_1\,
      I4 => \Q_reg[5]_2\,
      I5 => \Q[13]_i_4_2\,
      O => \Q[13]_i_4__0_n_0\
    );
\Q[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^q_reg[9]_1\,
      I1 => \^q_reg[27]_1\,
      I2 => \^q_reg[8]_1\,
      I3 => \Q_reg[9]_20\,
      O => \Q[13]_i_5_n_0\
    );
\Q[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^q_reg[29]_1\,
      I1 => \Q[13]_i_5_n_0\,
      I2 => \Q[13]_i_4_0\,
      I3 => \Q_reg[5]_1\,
      I4 => \^q_reg[9]_1\,
      I5 => \Q[13]_i_4_1\,
      O => \Q[13]_i_6_n_0\
    );
\Q[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^q_reg[29]_1\,
      I1 => \^q_reg[9]_13\,
      I2 => \^q_reg[10]_3\,
      I3 => \Q_reg[14]_2\,
      I4 => \^q_reg[9]_1\,
      I5 => \Q_reg[14]_3\,
      O => \Q_reg[9]_12\
    );
\Q[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA0FCA00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(12),
      I2 => \Q_reg[14]_4\(0),
      I3 => \Q_reg[14]_4\(1),
      I4 => \Q_reg[16]_0\(12),
      O => \Q_reg[14]_1\
    );
\Q[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => R_AU(8),
      I1 => \^q_reg[29]_0\,
      O => \Q_reg[29]_13\
    );
\Q[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F8FD"
    )
        port map (
      I0 => \^q_reg[9]_1\,
      I1 => \Q_reg[15]_2\,
      I2 => \^q_reg[10]_3\,
      I3 => \Q_reg[15]_3\,
      I4 => \Q[15]_i_8_n_0\,
      O => \Q_reg[9]_14\
    );
\Q[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \Q_reg[16]_0\(13),
      I1 => \^q\(13),
      I2 => \Q_reg[14]_4\(0),
      I3 => \Q_reg[14]_4\(1),
      I4 => \^q\(15),
      O => \Q_reg[15]_0\
    );
\Q[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q_reg[10]_0\,
      I1 => \^q_reg[29]_0\,
      I2 => \^q_reg[28]_0\,
      O => \^q_reg[10]_3\
    );
\Q[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FF4F"
    )
        port map (
      I0 => \^q_reg[29]_0\,
      I1 => R_AU(9),
      I2 => \Q[15]_i_2_0\,
      I3 => \^q_reg[27]_1\,
      I4 => \^q_reg[29]_1\,
      O => \Q[15]_i_8_n_0\
    );
\Q[16]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF0CA00C"
    )
        port map (
      I0 => \^q\(14),
      I1 => \Q_reg[16]_0\(14),
      I2 => \Q_reg[14]_4\(0),
      I3 => \Q_reg[14]_4\(1),
      I4 => \^q\(15),
      O => \Q_reg[14]_0\
    );
\Q[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^q_reg[10]_2\,
      I1 => \^q_reg[9]_1\,
      I2 => \Q[16]_i_4\,
      I3 => \Q[16]_i_4_0\,
      I4 => \Q[16]_i_4_1\,
      I5 => \^q_reg[8]_1\,
      O => \Q_reg[9]_8\
    );
\Q[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2828AA0A282800"
    )
        port map (
      I0 => \^q_reg[29]_2\,
      I1 => \^q_reg[0]_0\,
      I2 => ALUOp(0),
      I3 => \Q_reg[17]_0\,
      I4 => \Q_reg[22]_0\(2),
      I5 => \^fsm_onehot_state_reg[22]\,
      O => \Q_reg[29]_7\
    );
\Q[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q_reg[27]_0\,
      I1 => \Q[17]_i_4\,
      I2 => \^q_reg[10]_2\,
      O => \Q[29]_i_5_0\
    );
\Q[18]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^q_reg[27]_0\,
      I1 => \^q_reg[9]_1\,
      I2 => \Q_reg[26]_1\,
      I3 => \^q_reg[10]_2\,
      O => \Q_reg[9]_5\
    );
\Q[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \^q_reg[27]_0\,
      I1 => \Q_reg[27]_8\,
      I2 => \^q_reg[8]_1\,
      I3 => \^q_reg[9]_1\,
      I4 => \^q_reg[10]_2\,
      O => \Q_reg[8]_3\
    );
\Q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => \^q_reg[8]_1\,
      I1 => \Q[1]_i_2\,
      I2 => \Q[1]_i_2_0\,
      I3 => \^q_reg[9]_1\,
      I4 => \Q_reg[9]_22\,
      I5 => \^q_reg[10]_3\,
      O => \Q_reg[8]_5\
    );
\Q[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBAAA"
    )
        port map (
      I0 => \Q[20]_i_2_n_0\,
      I1 => \Q_reg[20]_1\,
      I2 => \Q[20]_i_4_n_0\,
      I3 => \Q_reg[20]_2\,
      I4 => \^q_reg[27]_0\,
      I5 => \Q_reg[20]_3\,
      O => D(3)
    );
\Q[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2822008A88220"
    )
        port map (
      I0 => \^q_reg[29]_2\,
      I1 => \Q_reg[20]_4\,
      I2 => \Q_reg[20]_5\,
      I3 => ALUOp(0),
      I4 => \^q_reg[0]_0\,
      I5 => \^q_reg[28]_0\,
      O => \Q[20]_i_2_n_0\
    );
\Q[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q_reg[27]_1\,
      I1 => \^q_reg[8]_1\,
      I2 => \Q_reg[12]_8\,
      I3 => \^q_reg[9]_1\,
      I4 => \Q_reg[20]_0\,
      O => \Q[20]_i_4_n_0\
    );
\Q[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B800B8FF"
    )
        port map (
      I0 => \^q_reg[27]_1\,
      I1 => \^q_reg[8]_1\,
      I2 => \Q_reg[9]_20\,
      I3 => \^q_reg[9]_1\,
      I4 => \Q_reg[5]_2\,
      O => \Q_reg[27]_3\
    );
\Q[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^q_reg[27]_0\,
      I1 => \^q_reg[9]_1\,
      I2 => \Q_reg[5]_1\,
      I3 => \^q_reg[10]_2\,
      O => \Q_reg[9]_10\
    );
\Q[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^q_reg[27]_0\,
      I1 => \^q_reg[9]_1\,
      I2 => \Q_reg[6]_0\,
      I3 => \^q_reg[10]_2\,
      O => \Q_reg[9]_7\
    );
\Q[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2828AA0A282800"
    )
        port map (
      I0 => \^q_reg[29]_2\,
      I1 => \^q_reg[0]_0\,
      I2 => ALUOp(0),
      I3 => \Q_reg[22]_1\,
      I4 => \Q_reg[22]_0\(3),
      I5 => \^fsm_onehot_state_reg[22]\,
      O => \Q_reg[29]_8\
    );
\Q[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^q_reg[27]_0\,
      I1 => \^q_reg[9]_1\,
      I2 => \Q_reg[23]_0\,
      I3 => \^q_reg[10]_2\,
      O => \Q_reg[9]_11\
    );
\Q[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \^q_reg[27]_0\,
      I1 => \Q_reg[20]_2\,
      I2 => \^q_reg[27]_1\,
      I3 => \^q_reg[9]_1\,
      I4 => \Q_reg[8]_11\,
      O => \Q_reg[27]_4\
    );
\Q[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A0AA0A280A2800"
    )
        port map (
      I0 => \^q_reg[29]_2\,
      I1 => \^q_reg[28]_0\,
      I2 => \Q_reg[24]_0\,
      I3 => \^q_reg[0]_0\,
      I4 => ALUOp(0),
      I5 => \Q_reg[24]_1\,
      O => \Q_reg[29]_9\
    );
\Q[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^q_reg[10]_2\,
      I1 => \Q_reg[25]_0\,
      I2 => \^q_reg[9]_1\,
      I3 => \Q_reg[25]_1\,
      O => \Q_reg[9]_9\
    );
\Q[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \^q_reg[27]_0\,
      I1 => \Q_reg[26]_1\,
      I2 => \^q_reg[9]_1\,
      I3 => \Q_reg[26]_2\,
      I4 => \^q_reg[10]_2\,
      O => \Q_reg[9]_6\
    );
\Q[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[27]_1\,
      I1 => \^q_reg[9]_1\,
      I2 => \Q_reg[26]_3\,
      O => \Q_reg[27]_5\
    );
\Q[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \^q_reg[8]_1\,
      I1 => \Q_reg[27]_8\,
      I2 => \^q_reg[9]_1\,
      I3 => \Q_reg[27]_9\,
      O => \Q_reg[8]_4\
    );
\Q[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAEEAEEEAAEAAA"
    )
        port map (
      I0 => \^q_reg[27]_0\,
      I1 => \Q_reg[20]_2\,
      I2 => \^q_reg[9]_1\,
      I3 => \^q_reg[27]_1\,
      I4 => \^q_reg[8]_1\,
      I5 => \Q_reg[12]_8\,
      O => \Q_reg[9]_16\
    );
\Q[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAEEAEEEAAEAAA"
    )
        port map (
      I0 => \^q_reg[27]_0\,
      I1 => \Q_reg[20]_2\,
      I2 => \^q_reg[9]_1\,
      I3 => \^q_reg[27]_1\,
      I4 => \^q_reg[8]_1\,
      I5 => \Q_reg[9]_20\,
      O => \Q_reg[9]_17\
    );
\Q[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q_reg[10]_0\,
      I1 => ALUOp(0),
      O => \^q_reg[10]_2\
    );
\Q[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC0FAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \Q_reg[16]_0\(0),
      I2 => \Q_reg[14]_4\(1),
      I3 => \Q_reg[14]_4\(0),
      I4 => \^q\(0),
      O => \^q_reg[2]_0\
    );
\Q[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^q_reg[9]_1\,
      I1 => \Q_reg[26]_1\,
      I2 => \Q_reg[7]_1\,
      I3 => \^q_reg[29]_0\,
      O => \Q_reg[9]_0\
    );
\Q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"506060F050606000"
    )
        port map (
      I0 => ALUOp(0),
      I1 => \^q_reg[0]_0\,
      I2 => \^q_reg[29]_2\,
      I3 => \Q_reg[22]_0\(0),
      I4 => \^q_reg[8]_1\,
      I5 => \^fsm_onehot_state_reg[22]\,
      O => \FSM_onehot_state_reg[21]\
    );
\Q[30]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^q_reg[9]_1\,
      I1 => \^q_reg[8]_1\,
      I2 => \^q_reg[27]_1\,
      I3 => \Q[16]_i_4\,
      I4 => \Q[30]_i_5\,
      O => \^q_reg[9]_13\
    );
\Q[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A88AAAA8A88"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \Q[1]_i_5\(3),
      I2 => IR_out_0(29),
      I3 => \^q\(1),
      I4 => IR_out_0(27),
      I5 => IR_out_0(28),
      O => \^fsm_onehot_state_reg[22]\
    );
\Q[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^q_reg[27]_1\,
      I1 => ALUOp(0),
      I2 => \^q_reg[10]_0\,
      I3 => \^q_reg[29]_0\,
      O => \^q_reg[27]_0\
    );
\Q[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045440000"
    )
        port map (
      I0 => IR_out_0(27),
      I1 => IR_out_0(26),
      I2 => IR_out_0(29),
      I3 => \^q\(0),
      I4 => \Q_reg[4]_4\,
      I5 => \Q_reg[31]_2\,
      O => \^q_reg[27]_1\
    );
\Q[30]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CFA"
    )
        port map (
      I0 => \^q_reg[2]_1\,
      I1 => \^q\(10),
      I2 => \Q[4]_i_18\(1),
      I3 => \Q[4]_i_18\(0),
      O => \^q_reg[10]_0\
    );
\Q[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BB0B"
    )
        port map (
      I0 => IR_out_0(28),
      I1 => IR_out_0(27),
      I2 => \^q\(1),
      I3 => IR_out_0(29),
      I4 => \Q[1]_i_5\(3),
      O => \^q_reg[28]_0\
    );
\Q[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAF00000000ABAF"
    )
        port map (
      I0 => IR_out_0(29),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => IR_out_0(27),
      I5 => IR_out_0(28),
      O => \Q_reg[29]_14\
    );
\Q[31]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__4_n_0\,
      I1 => \Q[31]_i_4__1_n_0\,
      O => \Q_reg[11]_3\(0)
    );
\Q[31]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__4_n_0\,
      I1 => \Q[31]_i_2__10_n_0\,
      O => \Q_reg[11]_4\(0)
    );
\Q[31]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__4_n_0\,
      I1 => \Q[31]_i_2__11_n_0\,
      O => \Q_reg[11]_5\(0)
    );
\Q[31]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Q[31]_i_2__12_n_0\,
      I1 => \Q[31]_i_2__4_n_0\,
      O => \Q_reg[19]_2\(0)
    );
\Q[31]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__5_n_0\,
      I1 => \Q[31]_i_4__1_n_0\,
      O => \Q_reg[11]_6\(0)
    );
\Q[31]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__5_n_0\,
      I1 => \Q[31]_i_2__10_n_0\,
      O => \Q_reg[11]_7\(0)
    );
\Q[31]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__5_n_0\,
      I1 => \Q[31]_i_2__11_n_0\,
      O => \Q_reg[11]_8\(0)
    );
\Q[31]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Q[31]_i_2__12_n_0\,
      I1 => \Q[31]_i_2__5_n_0\,
      O => \Q_reg[19]_3\(0)
    );
\Q[31]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__6_n_0\,
      I1 => \Q[31]_i_4__1_n_0\,
      O => \Q_reg[11]_9\(0)
    );
\Q[31]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__6_n_0\,
      I1 => \Q[31]_i_2__10_n_0\,
      O => \Q_reg[11]_10\(0)
    );
\Q[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_3__1_n_0\,
      I1 => \Q[31]_i_4__1_n_0\,
      O => E(0)
    );
\Q[31]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__6_n_0\,
      I1 => \Q[31]_i_2__11_n_0\,
      O => \Q_reg[11]_11\(0)
    );
\Q[31]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Q[31]_i_2__12_n_0\,
      I1 => \Q[31]_i_2__6_n_0\,
      O => \Q_reg[19]_4\(0)
    );
\Q[31]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__7_n_0\,
      I1 => \Q[31]_i_4__1_n_0\,
      O => \Q_reg[12]_4\(0)
    );
\Q[31]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__7_n_0\,
      I1 => \Q[31]_i_2__10_n_0\,
      O => \Q_reg[12]_5\(0)
    );
\Q[31]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__7_n_0\,
      I1 => \Q[31]_i_2__11_n_0\,
      O => \Q_reg[12]_6\(0)
    );
\Q[31]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Q[31]_i_2__12_n_0\,
      I1 => \Q[31]_i_2__7_n_0\,
      O => \Q_reg[19]_5\(0)
    );
\Q[31]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__8_n_0\,
      I1 => \Q[31]_i_4__1_n_0\,
      O => \Q_reg[11]_12\(0)
    );
\Q[31]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__8_n_0\,
      I1 => \Q[31]_i_2__10_n_0\,
      O => \Q_reg[11]_13\(0)
    );
\Q[31]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__8_n_0\,
      I1 => \Q[31]_i_2__11_n_0\,
      O => \Q_reg[11]_14\(0)
    );
\Q[31]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Q[31]_i_2__12_n_0\,
      I1 => \Q[31]_i_2__8_n_0\,
      O => \Q_reg[19]_6\(0)
    );
\Q[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_3__1_n_0\,
      I1 => \Q[31]_i_2__10_n_0\,
      O => \Q_reg[11]_1\(0)
    );
\Q[31]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__9_n_0\,
      I1 => \Q[31]_i_4__1_n_0\,
      O => \Q_reg[11]_15\(0)
    );
\Q[31]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__9_n_0\,
      I1 => \Q[31]_i_2__10_n_0\,
      O => \Q_reg[11]_16\(0)
    );
\Q[31]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__9_n_0\,
      I1 => \Q[31]_i_2__11_n_0\,
      O => \Q_reg[11]_17\(0)
    );
\Q[31]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Q[31]_i_2__12_n_0\,
      I1 => \Q[31]_i_2__9_n_0\,
      O => \Q_reg[19]_7\(0)
    );
\Q[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_3__1_n_0\,
      I1 => \Q[31]_i_2__11_n_0\,
      O => \Q_reg[11]_2\(0)
    );
\Q[31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Q[31]_i_2__12_n_0\,
      I1 => \Q[31]_i_3__1_n_0\,
      O => \Q_reg[19]_0\(0)
    );
\Q[31]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__3_n_0\,
      I1 => \Q[31]_i_4__1_n_0\,
      O => \Q_reg[12]_1\(0)
    );
\Q[31]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__3_n_0\,
      I1 => \Q[31]_i_2__10_n_0\,
      O => \Q_reg[12]_2\(0)
    );
\Q[31]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Q[31]_i_2__3_n_0\,
      I1 => \Q[31]_i_2__11_n_0\,
      O => \Q_reg[12]_3\(0)
    );
\Q[31]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Q[31]_i_2__12_n_0\,
      I1 => \Q[31]_i_2__3_n_0\,
      O => \Q_reg[19]_1\(0)
    );
\Q[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^q_reg[1]_0\,
      I1 => \Q[4]_i_18\(0),
      I2 => \^q\(9),
      I3 => \Q[4]_i_18\(1),
      O => \^q_reg[9]_1\
    );
\Q[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^q_reg[2]_0\,
      I1 => \Q[4]_i_18\(0),
      I2 => \^q\(8),
      I3 => \Q[4]_i_18\(1),
      O => \^q_reg[8]_1\
    );
\Q[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280080880AAA280"
    )
        port map (
      I0 => \^q_reg[29]_2\,
      I1 => \^q_reg[0]_0\,
      I2 => \^q_reg[28]_0\,
      I3 => ALUOp(0),
      I4 => \Q_reg[31]_1\,
      I5 => \Q_reg[31]_2\,
      O => \Q_reg[29]_11\
    );
\Q[31]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF355FFFFFFFF"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(14),
      I2 => \^q\(15),
      I3 => RegDst,
      I4 => \^q\(20),
      I5 => bank_write,
      O => \Q[31]_i_2__10_n_0\
    );
\Q[31]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3F5F5FFF3F"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(20),
      I2 => bank_write,
      I3 => \^q\(19),
      I4 => RegDst,
      I5 => \^q\(14),
      O => \Q[31]_i_2__11_n_0\
    );
\Q[31]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(14),
      I2 => \^q\(15),
      I3 => RegDst,
      I4 => \^q\(20),
      I5 => bank_write,
      O => \Q[31]_i_2__12_n_0\
    );
\Q[31]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => \^q\(12),
      I1 => RegDst,
      I2 => \^q\(17),
      I3 => \^q\(11),
      I4 => \^q\(16),
      I5 => \Q[31]_i_5__0_n_0\,
      O => \Q[31]_i_2__3_n_0\
    );
\Q[31]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => \^q\(11),
      I1 => RegDst,
      I2 => \^q\(16),
      I3 => \^q\(12),
      I4 => \^q\(17),
      I5 => \Q[31]_i_5__0_n_0\,
      O => \Q[31]_i_2__4_n_0\
    );
\Q[31]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8308800"
    )
        port map (
      I0 => \^q\(11),
      I1 => RegDst,
      I2 => \^q\(16),
      I3 => \^q\(12),
      I4 => \^q\(17),
      I5 => \Q[31]_i_5__0_n_0\,
      O => \Q[31]_i_2__5_n_0\
    );
\Q[31]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \Q[31]_i_5__0_n_0\,
      I1 => \^q\(11),
      I2 => RegDst,
      I3 => \^q\(16),
      I4 => \^q\(12),
      I5 => \^q\(17),
      O => \Q[31]_i_2__6_n_0\
    );
\Q[31]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
        port map (
      I0 => \Q[31]_i_5__0_n_0\,
      I1 => \^q\(12),
      I2 => RegDst,
      I3 => \^q\(17),
      I4 => \^q\(11),
      I5 => \^q\(16),
      O => \Q[31]_i_2__7_n_0\
    );
\Q[31]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
        port map (
      I0 => \Q[31]_i_5__0_n_0\,
      I1 => \^q\(11),
      I2 => RegDst,
      I3 => \^q\(16),
      I4 => \^q\(12),
      I5 => \^q\(17),
      O => \Q[31]_i_2__8_n_0\
    );
\Q[31]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => RegDst,
      I2 => \^q\(16),
      I3 => \^q\(12),
      I4 => \^q\(17),
      I5 => \Q[31]_i_5__0_n_0\,
      O => \Q[31]_i_2__9_n_0\
    );
\Q[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \Q_reg[14]_4\(1),
      O => \Q_reg[15]_1\
    );
\Q[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => \^q\(11),
      I1 => RegDst,
      I2 => \^q\(16),
      I3 => \^q\(12),
      I4 => \^q\(17),
      I5 => \Q[31]_i_5__0_n_0\,
      O => \Q[31]_i_3__1_n_0\
    );
\Q[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A0A2A2"
    )
        port map (
      I0 => \Q_reg[4]_4\,
      I1 => IR_out_0(29),
      I2 => IR_out_0(27),
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => \^q_reg[29]_0\
    );
\Q[31]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(14),
      I2 => \^q\(15),
      I3 => RegDst,
      I4 => \^q\(20),
      I5 => bank_write,
      O => \Q[31]_i_4__1_n_0\
    );
\Q[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => RegDst,
      I2 => \^q\(18),
      O => \Q[31]_i_5__0_n_0\
    );
\Q[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080A0808"
    )
        port map (
      I0 => \Q_reg[3]_0\,
      I1 => IR_out_0(29),
      I2 => IR_out_0(27),
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => \^q_reg[29]_2\
    );
\Q[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA08"
    )
        port map (
      I0 => \Q_reg[4]_4\,
      I1 => \^q\(0),
      I2 => IR_out_0(29),
      I3 => IR_out_0(26),
      I4 => IR_out_0(27),
      O => \^q_reg[0]_0\
    );
\Q[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBB8BBBBBBB8"
    )
        port map (
      I0 => \Q[3]_i_2__2_n_0\,
      I1 => \Q_reg[3]_0\,
      I2 => \Q[3]_i_3_n_0\,
      I3 => \Q[3]_i_4_n_0\,
      I4 => \Q_reg[3]_1\,
      I5 => \^q_reg[29]_1\,
      O => D(0)
    );
\Q[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \Q_reg[14]_4\(1),
      I3 => \Q_reg[14]_4\(0),
      I4 => \Q_reg[16]_0\(1),
      O => \^q_reg[1]_0\
    );
\Q[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0506060F05060600"
    )
        port map (
      I0 => ALUOp(0),
      I1 => \^q_reg[0]_0\,
      I2 => \^q_reg[29]_0\,
      I3 => \Q_reg[22]_0\(1),
      I4 => \^q_reg[9]_1\,
      I5 => \^fsm_onehot_state_reg[22]\,
      O => \Q[3]_i_2__2_n_0\
    );
\Q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151514040405140"
    )
        port map (
      I0 => \^q_reg[10]_3\,
      I1 => \^q_reg[9]_1\,
      I2 => \Q_reg[11]_18\,
      I3 => \Q_reg[3]_2\,
      I4 => \^q_reg[8]_1\,
      I5 => \Q_reg[3]_3\,
      O => \Q[3]_i_3_n_0\
    );
\Q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0ACA"
    )
        port map (
      I0 => R_AU(0),
      I1 => \Q_reg[7]_1\,
      I2 => \^q_reg[29]_0\,
      I3 => \Q_reg[27]_8\,
      I4 => \^q_reg[8]_1\,
      I5 => \^q_reg[9]_1\,
      O => \Q[3]_i_4_n_0\
    );
\Q[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q_reg[29]_0\,
      I1 => \^q_reg[28]_0\,
      I2 => \^q_reg[10]_0\,
      O => \^q_reg[29]_1\
    );
\Q[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[27]_1\,
      I1 => \^q_reg[8]_1\,
      I2 => \Q_reg[12]_8\,
      O => \Q[4]_i_14_n_0\
    );
\Q[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAABAA"
    )
        port map (
      I0 => \Q[4]_i_2__1_n_0\,
      I1 => \Q_reg[3]_0\,
      I2 => \^q_reg[29]_0\,
      I3 => R_AU(1),
      I4 => \Q_reg[4]_2\,
      I5 => \Q[4]_i_5_n_0\,
      O => D(1)
    );
\Q[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF0CA00C"
    )
        port map (
      I0 => \^q\(2),
      I1 => \Q_reg[16]_0\(2),
      I2 => \Q_reg[14]_4\(0),
      I3 => \Q_reg[14]_4\(1),
      I4 => \^q\(4),
      O => \^q_reg[2]_1\
    );
\Q[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60605050F0006060"
    )
        port map (
      I0 => ALUOp(0),
      I1 => \^q_reg[0]_0\,
      I2 => \^q_reg[29]_2\,
      I3 => \^fsm_onehot_state_reg[22]\,
      I4 => \Q_reg[4]_1\,
      I5 => \^q_reg[10]_0\,
      O => \Q[4]_i_2__1_n_0\
    );
\Q[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC00000000000F"
    )
        port map (
      I0 => \Q[4]_i_14_n_0\,
      I1 => \Q_reg[20]_0\,
      I2 => \^q_reg[9]_1\,
      I3 => \Q_reg[4]_3\,
      I4 => ALUOp(0),
      I5 => \^q_reg[10]_0\,
      O => \Q[4]_i_5_n_0\
    );
\Q[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA0FCA00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \Q_reg[14]_4\(0),
      I3 => \Q_reg[14]_4\(1),
      I4 => \Q_reg[16]_0\(3),
      O => \Q_reg[5]_0\
    );
\Q[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^q_reg[9]_1\,
      I1 => \Q_reg[5]_1\,
      I2 => \Q_reg[7]_1\,
      I3 => \^q_reg[29]_0\,
      O => \Q_reg[9]_3\
    );
\Q[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(6),
      I2 => \Q_reg[14]_4\(1),
      I3 => \Q_reg[14]_4\(0),
      I4 => \Q_reg[16]_0\(4),
      O => \Q_reg[4]_0\
    );
\Q[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^q_reg[9]_1\,
      I1 => \Q_reg[6]_0\,
      I2 => \Q_reg[7]_1\,
      I3 => \^q_reg[29]_0\,
      O => \Q_reg[9]_2\
    );
\Q[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => \Q_reg[16]_0\(5),
      I1 => \^q\(7),
      I2 => \Q_reg[14]_4\(1),
      I3 => \Q_reg[14]_4\(0),
      I4 => \^q\(5),
      O => \Q_reg[7]_0\
    );
\Q[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^q_reg[9]_1\,
      I1 => \Q_reg[23]_0\,
      I2 => \Q_reg[7]_1\,
      I3 => \^q_reg[29]_0\,
      O => \Q_reg[9]_4\
    );
\Q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg[10]_0\,
      I1 => ALUOp(0),
      O => \Q_reg[10]_1\
    );
\Q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0DDDDDDD0DD"
    )
        port map (
      I0 => R_AU(2),
      I1 => \^q_reg[29]_0\,
      I2 => \^q_reg[10]_3\,
      I3 => \Q_reg[8]_9\,
      I4 => \^q_reg[9]_1\,
      I5 => \Q_reg[8]_10\,
      O => \Q_reg[29]_3\
    );
\Q[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \Q_reg[16]_0\(6),
      I1 => \^q\(6),
      I2 => \Q_reg[14]_4\(0),
      I3 => \Q_reg[14]_4\(1),
      I4 => \^q\(8),
      O => \Q_reg[8]_7\
    );
\Q[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Q_reg[8]_11\,
      I1 => \^q_reg[9]_1\,
      I2 => \^q_reg[27]_1\,
      I3 => \^q_reg[29]_1\,
      O => \Q_reg[9]_15\
    );
\Q[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA0C0A0C"
    )
        port map (
      I0 => \^q\(9),
      I1 => \Q_reg[16]_0\(7),
      I2 => \Q_reg[14]_4\(0),
      I3 => \Q_reg[14]_4\(1),
      I4 => \^q\(7),
      O => \Q_reg[9]_18\
    );
\Q[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8B008B"
    )
        port map (
      I0 => \Q_reg[9]_20\,
      I1 => \^q_reg[8]_1\,
      I2 => \Q_reg[9]_21\,
      I3 => \^q_reg[9]_1\,
      I4 => \^q_reg[27]_1\,
      I5 => \^q_reg[29]_1\,
      O => \Q_reg[8]_0\
    );
\Q[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444F44"
    )
        port map (
      I0 => \^q_reg[29]_0\,
      I1 => R_AU(3),
      I2 => \^q_reg[10]_3\,
      I3 => \Q_reg[9]_22\,
      I4 => \^q_reg[9]_1\,
      I5 => \Q_reg[9]_25\,
      O => \Q_reg[29]_4\
    );
\Q[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60F0306060003060"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => ALUOp(0),
      I2 => \^q_reg[29]_2\,
      I3 => \Q_reg[9]_23\,
      I4 => \Q_reg[9]_24\,
      I5 => \^fsm_onehot_state_reg[22]\,
      O => \Q_reg[0]_1\
    );
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(0),
      Q => \^q\(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(10),
      Q => \^q\(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(11),
      Q => \^q\(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(12),
      Q => \^q\(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(13),
      Q => \^q\(13)
    );
\Q_reg[13]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q[13]_i_2_n_0\,
      I1 => \Q[13]_i_3__0_n_0\,
      O => D(2),
      S => \Q_reg[3]_0\
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(14),
      Q => \^q\(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(15),
      Q => \^q\(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(16),
      Q => \^q\(16)
    );
\Q_reg[16]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(16),
      Q => \Q_reg[16]_rep_0\
    );
\Q_reg[16]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(16),
      Q => \Q_reg[16]_rep__0_0\
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(17),
      Q => \^q\(17)
    );
\Q_reg[17]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(17),
      Q => \Q_reg[17]_rep_0\
    );
\Q_reg[17]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(17),
      Q => \Q_reg[17]_rep__0_0\
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(18),
      Q => \^q\(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(19),
      Q => \^q\(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(1),
      Q => \^q\(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(20),
      Q => \^q\(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(21),
      Q => \^q\(21)
    );
\Q_reg[21]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(21),
      Q => \Q_reg[21]_rep_0\
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(22),
      Q => \^q\(22)
    );
\Q_reg[22]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(22),
      Q => \Q_reg[22]_rep_0\
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(23),
      Q => \^q\(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(24),
      Q => \^q\(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(25),
      Q => \^q\(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(26),
      Q => IR_out_0(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(27),
      Q => IR_out_0(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(28),
      Q => IR_out_0(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(29),
      Q => IR_out_0(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(2),
      Q => \^q\(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(30),
      Q => IR_out_0(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(31),
      Q => IR_out_0(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(3),
      Q => \^q\(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(4),
      Q => \^q\(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(5),
      Q => \^q\(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(6),
      Q => \^q\(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(7),
      Q => \^q\(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(8),
      Q => \^q\(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => IR_write,
      CLR => rst,
      D => memoryDataIn(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_32 is
  port (
    \Q[31]_i_9__0_0\ : out STD_LOGIC;
    \Q[31]_i_10__0_0\ : out STD_LOGIC;
    \Q[31]_i_7__0_0\ : out STD_LOGIC;
    \Q[31]_i_8__0_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    R_AU : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_32 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_32;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_32 is
  signal \Q[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \Q[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \Q[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \Q[31]_i_9__0_n_0\ : STD_LOGIC;
begin
\Q[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => R_AU(19),
      I1 => R_AU(17),
      I2 => R_AU(18),
      I3 => R_AU(20),
      O => \Q[31]_i_10__0_n_0\
    );
\Q[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => R_AU(16),
      I1 => R_AU(14),
      I2 => R_AU(13),
      I3 => R_AU(15),
      I4 => \Q[31]_i_7__0_n_0\,
      O => \Q[31]_i_7__0_0\
    );
\Q[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => R_AU(8),
      I1 => R_AU(5),
      I2 => R_AU(7),
      I3 => R_AU(6),
      I4 => \Q[31]_i_8__0_n_0\,
      O => \Q[31]_i_8__0_0\
    );
\Q[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => R_AU(0),
      I1 => R_AU(30),
      I2 => R_AU(29),
      I3 => R_AU(31),
      I4 => \Q[31]_i_9__0_n_0\,
      O => \Q[31]_i_9__0_0\
    );
\Q[31]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => R_AU(24),
      I1 => R_AU(21),
      I2 => R_AU(23),
      I3 => R_AU(22),
      I4 => \Q[31]_i_10__0_n_0\,
      O => \Q[31]_i_10__0_0\
    );
\Q[31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => R_AU(9),
      I1 => R_AU(12),
      I2 => R_AU(10),
      I3 => R_AU(11),
      O => \Q[31]_i_7__0_n_0\
    );
\Q[31]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => R_AU(1),
      I1 => R_AU(2),
      I2 => R_AU(3),
      I3 => R_AU(4),
      O => \Q[31]_i_8__0_n_0\
    );
\Q[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => R_AU(25),
      I1 => R_AU(28),
      I2 => R_AU(26),
      I3 => R_AU(27),
      O => \Q[31]_i_9__0_n_0\
    );
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_33 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_33 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_33;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_33 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 28 downto 0 );
    mem2reg : in STD_LOGIC;
    \Q_reg[0]_0\ : in STD_LOGIC;
    \Q_reg[1]_0\ : in STD_LOGIC;
    \Q_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    memoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_35 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_35;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_35 is
  signal \Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q[0]_i_1__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Q[1]_i_1__3\ : label is "soft_lutpair8";
begin
\Q[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => mem2reg,
      I2 => \Q_reg[0]_0\,
      O => D(0)
    );
\Q[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => mem2reg,
      I2 => \Q_reg[1]_0\,
      O => D(1)
    );
\Q[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => mem2reg,
      I2 => \Q_reg[2]_0\,
      O => D(2)
    );
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(0),
      Q => \Q_reg_n_0_[0]\
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(10),
      Q => Q(7)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(11),
      Q => Q(8)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(12),
      Q => Q(9)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(13),
      Q => Q(10)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(14),
      Q => Q(11)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(15),
      Q => Q(12)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(16),
      Q => Q(13)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(17),
      Q => Q(14)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(18),
      Q => Q(15)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(19),
      Q => Q(16)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(1),
      Q => \Q_reg_n_0_[1]\
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(20),
      Q => Q(17)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(21),
      Q => Q(18)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(22),
      Q => Q(19)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(23),
      Q => Q(20)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(24),
      Q => Q(21)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(25),
      Q => Q(22)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(26),
      Q => Q(23)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(27),
      Q => Q(24)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(28),
      Q => Q(25)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(29),
      Q => Q(26)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(2),
      Q => \Q_reg_n_0_[2]\
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(30),
      Q => Q(27)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(31),
      Q => Q(28)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(3),
      Q => Q(0)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(4),
      Q => Q(1)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(5),
      Q => Q(2)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(6),
      Q => Q(3)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(7),
      Q => Q(4)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(8),
      Q => Q(5)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => memoryDataIn(9),
      Q => Q(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_36 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_36 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_36;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_36 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_37 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_37 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_37;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_37 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_38 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_38 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_38;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_38 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_0\(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_39 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[19]_0\ : out STD_LOGIC;
    memoryAddress : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[31]_0\ : out STD_LOGIC;
    \Q_reg[8]_0\ : out STD_LOGIC;
    \Q_reg[7]_0\ : out STD_LOGIC;
    \Q_reg[19]_1\ : out STD_LOGIC;
    \Q_reg[19]_2\ : out STD_LOGIC;
    \Q_reg[2]_0\ : out STD_LOGIC;
    \Q_reg[1]_0\ : out STD_LOGIC;
    instr_OR_data : in STD_LOGIC;
    \memoryAddress[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    memoryAddress_0_sp_1 : in STD_LOGIC;
    \memoryAddress[0]_0\ : in STD_LOGIC;
    \memoryAddress[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    memoryAddress_1_sp_1 : in STD_LOGIC;
    \memoryAddress[2]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_39 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_39;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_39 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q_reg[19]_1\ : STD_LOGIC;
  signal \^q_reg[31]_0\ : STD_LOGIC;
  signal \^q_reg[7]_0\ : STD_LOGIC;
  signal \^q_reg[8]_0\ : STD_LOGIC;
  signal \memoryAddress[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \memoryAddress[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \memoryAddress[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \memoryAddress[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \memoryAddress[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \memoryAddress[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \memoryAddress[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \memoryAddress[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \memoryAddress[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \memoryAddress[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \memoryAddress[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \memoryAddress[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \memoryAddress[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \memoryAddress[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \memoryAddress[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \memoryAddress[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \memoryAddress[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \memoryAddress[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \memoryAddress[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal memoryAddress_0_sn_1 : STD_LOGIC;
  signal memoryAddress_1_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \memoryAddress[0]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \memoryAddress[0]_INST_0_i_9\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \memoryAddress[1]_INST_0_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \memoryAddress[2]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \memoryAddress[3]_INST_0_i_10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \memoryAddress[3]_INST_0_i_16\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \memoryAddress[3]_INST_0_i_20\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \memoryAddress[3]_INST_0_i_21\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \memoryAddress[3]_INST_0_i_29\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \memoryAddress[4]_INST_0_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \memoryAddress[4]_INST_0_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \memoryAddress[5]_INST_0_i_10\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \memoryAddress[5]_INST_0_i_12\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \memoryAddress[5]_INST_0_i_13\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \memoryAddress[5]_INST_0_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \memoryAddress[5]_INST_0_i_8\ : label is "soft_lutpair2";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \Q_reg[19]_1\ <= \^q_reg[19]_1\;
  \Q_reg[31]_0\ <= \^q_reg[31]_0\;
  \Q_reg[7]_0\ <= \^q_reg[7]_0\;
  \Q_reg[8]_0\ <= \^q_reg[8]_0\;
  memoryAddress_0_sn_1 <= memoryAddress_0_sp_1;
  memoryAddress_1_sn_1 <= memoryAddress_1_sp_1;
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(0),
      Q => \^q\(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(10),
      Q => \^q\(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(11),
      Q => \^q\(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(12),
      Q => \^q\(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(13),
      Q => \^q\(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(14),
      Q => \^q\(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(15),
      Q => \^q\(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(16),
      Q => \^q\(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(17),
      Q => \^q\(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(18),
      Q => \^q\(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(19),
      Q => \^q\(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(1),
      Q => \^q\(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(20),
      Q => \^q\(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(21),
      Q => \^q\(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(22),
      Q => \^q\(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(23),
      Q => \^q\(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(24),
      Q => \^q\(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(25),
      Q => \^q\(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(26),
      Q => \^q\(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(27),
      Q => \^q\(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(28),
      Q => \^q\(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(29),
      Q => \^q\(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(2),
      Q => \^q\(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(30),
      Q => \^q\(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(31),
      Q => \^q\(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(3),
      Q => \^q\(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(4),
      Q => \^q\(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(5),
      Q => \^q\(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(6),
      Q => \^q\(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(7),
      Q => \^q\(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(8),
      Q => \^q\(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rst,
      D => \Q_reg[31]_1\(9),
      Q => \^q\(9)
    );
\memoryAddress[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[31]_0\,
      I1 => instr_OR_data,
      I2 => \memoryAddress[2]\(0),
      O => memoryAddress(0)
    );
\memoryAddress[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF2F0000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      I2 => \memoryAddress[0]_INST_0_i_2_n_0\,
      I3 => \memoryAddress[0]_INST_0_i_3_n_0\,
      I4 => memoryAddress_0_sn_1,
      I5 => \memoryAddress[0]_0\,
      O => \^q_reg[31]_0\
    );
\memoryAddress[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D555D5D"
    )
        port map (
      I0 => \memoryAddress[1]_INST_0_i_2_n_0\,
      I1 => \memoryAddress[0]_INST_0_i_5_n_0\,
      I2 => \memoryAddress[0]_INST_0_i_6_n_0\,
      I3 => \memoryAddress[5]_INST_0_i_8_n_0\,
      I4 => \memoryAddress[0]_INST_0_i_7_n_0\,
      O => \memoryAddress[0]_INST_0_i_2_n_0\
    );
\memoryAddress[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075FF00FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \memoryAddress[0]_INST_0_i_8_n_0\,
      O => \memoryAddress[0]_INST_0_i_3_n_0\
    );
\memoryAddress[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFBFFFBFFF"
    )
        port map (
      I0 => \memoryAddress[4]_INST_0_i_4_n_0\,
      I1 => \^q\(19),
      I2 => \^q\(18),
      I3 => \^q\(17),
      I4 => \^q\(15),
      I5 => \^q\(16),
      O => \memoryAddress[0]_INST_0_i_5_n_0\
    );
\memoryAddress[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002FFF00FF"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(24),
      I2 => \^q\(26),
      I3 => \^q\(28),
      I4 => \^q\(27),
      I5 => \memoryAddress[0]_INST_0_i_9_n_0\,
      O => \memoryAddress[0]_INST_0_i_6_n_0\
    );
\memoryAddress[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404000000000"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_13_n_0\,
      I1 => \^q\(25),
      I2 => \^q\(24),
      I3 => \^q\(21),
      I4 => \^q\(22),
      I5 => \^q\(23),
      O => \memoryAddress[0]_INST_0_i_7_n_0\
    );
\memoryAddress[0]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(9),
      I3 => \memoryAddress[3]_INST_0_i_19_n_0\,
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \memoryAddress[0]_INST_0_i_8_n_0\
    );
\memoryAddress[0]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      I2 => \^q\(29),
      O => \memoryAddress[0]_INST_0_i_9_n_0\
    );
\memoryAddress[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[8]_0\,
      I1 => instr_OR_data,
      I2 => \memoryAddress[2]\(1),
      O => memoryAddress(1)
    );
\memoryAddress[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF69000000"
    )
        port map (
      I0 => \memoryAddress[1]_INST_0_i_2_n_0\,
      I1 => \^q_reg[7]_0\,
      I2 => \memoryAddress[1]_INST_0_i_3_n_0\,
      I3 => \memoryAddress[2]_0\(1),
      I4 => \memoryAddress[2]_0\(0),
      I5 => memoryAddress_1_sn_1,
      O => \^q_reg[8]_0\
    );
\memoryAddress[1]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_22_n_0\,
      I1 => \^q\(25),
      I2 => \memoryAddress[3]_INST_0_i_13_n_0\,
      I3 => \^q\(23),
      I4 => \^q\(24),
      I5 => \^q\(22),
      O => \memoryAddress[1]_INST_0_i_10_n_0\
    );
\memoryAddress[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACFAAAAAAFFFF"
    )
        port map (
      I0 => \memoryAddress[1]_INST_0_i_5_n_0\,
      I1 => \memoryAddress[1]_INST_0_i_6_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \memoryAddress[1]_INST_0_i_7_n_0\,
      I5 => \^q\(10),
      O => \memoryAddress[1]_INST_0_i_2_n_0\
    );
\memoryAddress[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \memoryAddress[1]_INST_0_i_8_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(4),
      I5 => \memoryAddress[3]_INST_0_i_16_n_0\,
      O => \memoryAddress[1]_INST_0_i_3_n_0\
    );
\memoryAddress[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFBFFFBFFF"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_26_n_0\,
      I1 => \^q\(16),
      I2 => \^q\(15),
      I3 => \^q\(14),
      I4 => \^q\(12),
      I5 => \^q\(13),
      O => \memoryAddress[1]_INST_0_i_5_n_0\
    );
\memoryAddress[1]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \memoryAddress[1]_INST_0_i_6_n_0\
    );
\memoryAddress[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      I2 => \^q\(15),
      I3 => \^q\(16),
      I4 => \memoryAddress[3]_INST_0_i_26_n_0\,
      I5 => \memoryAddress[3]_INST_0_i_25_n_0\,
      O => \memoryAddress[1]_INST_0_i_7_n_0\
    );
\memoryAddress[1]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(12),
      I4 => \memoryAddress[1]_INST_0_i_9_n_0\,
      I5 => \^q\(10),
      O => \memoryAddress[1]_INST_0_i_8_n_0\
    );
\memoryAddress[1]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \memoryAddress[1]_INST_0_i_10_n_0\,
      I1 => \^q\(19),
      I2 => \memoryAddress[3]_INST_0_i_23_n_0\,
      I3 => \^q\(16),
      I4 => \memoryAddress[3]_INST_0_i_27_n_0\,
      I5 => \^q\(13),
      O => \memoryAddress[1]_INST_0_i_9_n_0\
    );
\memoryAddress[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q_reg[19]_1\,
      I1 => instr_OR_data,
      I2 => \memoryAddress[2]\(2),
      O => memoryAddress(2)
    );
\memoryAddress[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF69000000"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_9_n_0\,
      I1 => \memoryAddress[3]_INST_0_i_8_n_0\,
      I2 => \memoryAddress[3]_INST_0_i_7_n_0\,
      I3 => \memoryAddress[2]_0\(0),
      I4 => \memoryAddress[2]_0\(1),
      I5 => \memoryAddress[2]_1\,
      O => \^q_reg[19]_1\
    );
\memoryAddress[3]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \memoryAddress[3]_INST_0_i_19_n_0\,
      I3 => \^q\(7),
      O => \memoryAddress[3]_INST_0_i_10_n_0\
    );
\memoryAddress[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_20_n_0\,
      I1 => \memoryAddress[3]_INST_0_i_19_n_0\,
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => \^q\(4),
      O => \memoryAddress[3]_INST_0_i_11_n_0\
    );
\memoryAddress[3]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545454545454545"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_21_n_0\,
      I1 => \memoryAddress[3]_INST_0_i_22_n_0\,
      I2 => \^q\(19),
      I3 => \^q\(18),
      I4 => \^q\(17),
      I5 => \^q\(16),
      O => \memoryAddress[3]_INST_0_i_12_n_0\
    );
\memoryAddress[3]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(30),
      I2 => \^q\(31),
      I3 => \^q\(29),
      I4 => \^q\(26),
      I5 => \^q\(27),
      O => \memoryAddress[3]_INST_0_i_13_n_0\
    );
\memoryAddress[3]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \memoryAddress[3]_INST_0_i_23_n_0\,
      I4 => \^q\(19),
      I5 => \memoryAddress[4]_INST_0_i_4_n_0\,
      O => \memoryAddress[3]_INST_0_i_14_n_0\
    );
\memoryAddress[3]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \memoryAddress[3]_INST_0_i_20_n_0\,
      I2 => \^q\(10),
      I3 => \memoryAddress[3]_INST_0_i_24_n_0\,
      I4 => \memoryAddress[5]_INST_0_i_12_n_0\,
      I5 => \^q\(7),
      O => \memoryAddress[3]_INST_0_i_15_n_0\
    );
\memoryAddress[3]_INST_0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \memoryAddress[3]_INST_0_i_16_n_0\
    );
\memoryAddress[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \memoryAddress[5]_INST_0_i_6_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(7),
      I3 => \memoryAddress[5]_INST_0_i_12_n_0\,
      I4 => \memoryAddress[3]_INST_0_i_19_n_0\,
      I5 => \memoryAddress[3]_INST_0_i_20_n_0\,
      O => \memoryAddress[3]_INST_0_i_17_n_0\
    );
\memoryAddress[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808880888"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      I2 => \memoryAddress[5]_INST_0_i_8_n_0\,
      I3 => \memoryAddress[1]_INST_0_i_7_n_0\,
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \memoryAddress[3]_INST_0_i_18_n_0\
    );
\memoryAddress[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \memoryAddress[3]_INST_0_i_25_n_0\,
      I2 => \memoryAddress[3]_INST_0_i_26_n_0\,
      I3 => \^q\(16),
      I4 => \memoryAddress[3]_INST_0_i_27_n_0\,
      I5 => \^q\(13),
      O => \memoryAddress[3]_INST_0_i_19_n_0\
    );
\memoryAddress[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006000666660006"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_5_n_0\,
      I1 => \memoryAddress[3]_INST_0_i_6_n_0\,
      I2 => \memoryAddress[3]_INST_0_i_7_n_0\,
      I3 => \memoryAddress[3]_INST_0_i_8_n_0\,
      I4 => \memoryAddress[3]_INST_0_i_9_n_0\,
      I5 => \memoryAddress[3]_INST_0_i_10_n_0\,
      O => \Q_reg[19]_2\
    );
\memoryAddress[3]_INST_0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      O => \memoryAddress[3]_INST_0_i_20_n_0\
    );
\memoryAddress[3]_INST_0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \memoryAddress[3]_INST_0_i_13_n_0\,
      I3 => \^q\(25),
      I4 => \^q\(24),
      O => \memoryAddress[3]_INST_0_i_21_n_0\
    );
\memoryAddress[3]_INST_0_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(20),
      O => \memoryAddress[3]_INST_0_i_22_n_0\
    );
\memoryAddress[3]_INST_0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(17),
      O => \memoryAddress[3]_INST_0_i_23_n_0\
    );
\memoryAddress[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_25_n_0\,
      I1 => \^q\(13),
      I2 => \memoryAddress[3]_INST_0_i_27_n_0\,
      I3 => \^q\(16),
      I4 => \memoryAddress[3]_INST_0_i_23_n_0\,
      I5 => \memoryAddress[3]_INST_0_i_28_n_0\,
      O => \memoryAddress[3]_INST_0_i_24_n_0\
    );
\memoryAddress[3]_INST_0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \memoryAddress[3]_INST_0_i_25_n_0\
    );
\memoryAddress[3]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_23_n_0\,
      I1 => \^q\(19),
      I2 => \memoryAddress[3]_INST_0_i_22_n_0\,
      I3 => \memoryAddress[4]_INST_0_i_5_n_0\,
      I4 => \memoryAddress[3]_INST_0_i_13_n_0\,
      I5 => \memoryAddress[3]_INST_0_i_29_n_0\,
      O => \memoryAddress[3]_INST_0_i_26_n_0\
    );
\memoryAddress[3]_INST_0_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \memoryAddress[3]_INST_0_i_27_n_0\
    );
\memoryAddress[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(22),
      I1 => \memoryAddress[3]_INST_0_i_30_n_0\,
      I2 => \memoryAddress[3]_INST_0_i_13_n_0\,
      I3 => \^q\(25),
      I4 => \memoryAddress[3]_INST_0_i_22_n_0\,
      I5 => \^q\(19),
      O => \memoryAddress[3]_INST_0_i_28_n_0\
    );
\memoryAddress[3]_INST_0_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(22),
      O => \memoryAddress[3]_INST_0_i_29_n_0\
    );
\memoryAddress[3]_INST_0_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(23),
      O => \memoryAddress[3]_INST_0_i_30_n_0\
    );
\memoryAddress[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFBFBF"
    )
        port map (
      I0 => \^q_reg[7]_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \memoryAddress[3]_INST_0_i_11_n_0\,
      O => \Q_reg[2]_0\
    );
\memoryAddress[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA22A200008808"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_12_n_0\,
      I1 => \memoryAddress[3]_INST_0_i_11_n_0\,
      I2 => \^q\(19),
      I3 => \memoryAddress[3]_INST_0_i_6_n_0\,
      I4 => \memoryAddress[3]_INST_0_i_13_n_0\,
      I5 => \memoryAddress[5]_INST_0_i_8_n_0\,
      O => \memoryAddress[3]_INST_0_i_5_n_0\
    );
\memoryAddress[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \memoryAddress[4]_INST_0_i_4_n_0\,
      I1 => \^q\(13),
      I2 => \memoryAddress[3]_INST_0_i_14_n_0\,
      I3 => \^q\(11),
      I4 => \^q\(12),
      I5 => \^q\(10),
      O => \memoryAddress[3]_INST_0_i_6_n_0\
    );
\memoryAddress[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20220000BABBAAAA"
    )
        port map (
      I0 => \memoryAddress[5]_INST_0_i_8_n_0\,
      I1 => \memoryAddress[3]_INST_0_i_13_n_0\,
      I2 => \memoryAddress[3]_INST_0_i_6_n_0\,
      I3 => \^q\(19),
      I4 => \memoryAddress[3]_INST_0_i_11_n_0\,
      I5 => \memoryAddress[3]_INST_0_i_12_n_0\,
      O => \memoryAddress[3]_INST_0_i_7_n_0\
    );
\memoryAddress[3]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D22DD2D2"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_15_n_0\,
      I1 => \memoryAddress[3]_INST_0_i_16_n_0\,
      I2 => \memoryAddress[5]_INST_0_i_5_n_0\,
      I3 => \memoryAddress[3]_INST_0_i_17_n_0\,
      I4 => \memoryAddress[3]_INST_0_i_18_n_0\,
      I5 => \memoryAddress[1]_INST_0_i_2_n_0\,
      O => \memoryAddress[3]_INST_0_i_8_n_0\
    );
\memoryAddress[3]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF000075FF75FF"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_18_n_0\,
      I1 => \memoryAddress[3]_INST_0_i_11_n_0\,
      I2 => \memoryAddress[5]_INST_0_i_6_n_0\,
      I3 => \memoryAddress[5]_INST_0_i_5_n_0\,
      I4 => \memoryAddress[3]_INST_0_i_16_n_0\,
      I5 => \memoryAddress[3]_INST_0_i_15_n_0\,
      O => \memoryAddress[3]_INST_0_i_9_n_0\
    );
\memoryAddress[4]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \memoryAddress[4]_INST_0_i_4_n_0\,
      I1 => \^q\(19),
      I2 => \^q\(18),
      I3 => \^q\(17),
      I4 => \^q\(16),
      O => \Q_reg[19]_0\
    );
\memoryAddress[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(21),
      I2 => \memoryAddress[4]_INST_0_i_5_n_0\,
      I3 => \memoryAddress[3]_INST_0_i_13_n_0\,
      I4 => \^q\(23),
      I5 => \^q\(22),
      O => \memoryAddress[4]_INST_0_i_4_n_0\
    );
\memoryAddress[4]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(24),
      O => \memoryAddress[4]_INST_0_i_5_n_0\
    );
\memoryAddress[5]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
        port map (
      I0 => \memoryAddress[5]_INST_0_i_13_n_0\,
      I1 => \^q\(27),
      I2 => \^q\(26),
      I3 => \^q\(25),
      I4 => \^q\(24),
      O => \memoryAddress[5]_INST_0_i_10_n_0\
    );
\memoryAddress[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \memoryAddress[4]_INST_0_i_4_n_0\,
      I1 => \^q\(19),
      I2 => \memoryAddress[3]_INST_0_i_23_n_0\,
      I3 => \^q\(16),
      I4 => \memoryAddress[3]_INST_0_i_27_n_0\,
      I5 => \^q\(13),
      O => \memoryAddress[5]_INST_0_i_11_n_0\
    );
\memoryAddress[5]_INST_0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \memoryAddress[5]_INST_0_i_12_n_0\
    );
\memoryAddress[5]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(31),
      I2 => \^q\(30),
      I3 => \^q\(28),
      O => \memoryAddress[5]_INST_0_i_13_n_0\
    );
\memoryAddress[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA59AA59AA59"
    )
        port map (
      I0 => \memoryAddress[5]_INST_0_i_5_n_0\,
      I1 => \memoryAddress[5]_INST_0_i_6_n_0\,
      I2 => \memoryAddress[3]_INST_0_i_11_n_0\,
      I3 => \memoryAddress[5]_INST_0_i_7_n_0\,
      I4 => \memoryAddress[5]_INST_0_i_8_n_0\,
      I5 => \memoryAddress[5]_INST_0_i_9_n_0\,
      O => \^q_reg[7]_0\
    );
\memoryAddress[5]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFFFFF"
    )
        port map (
      I0 => \memoryAddress[3]_INST_0_i_11_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \Q_reg[1]_0\
    );
\memoryAddress[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02220202AAAAAAAA"
    )
        port map (
      I0 => \memoryAddress[5]_INST_0_i_10_n_0\,
      I1 => \memoryAddress[5]_INST_0_i_11_n_0\,
      I2 => \memoryAddress[3]_INST_0_i_19_n_0\,
      I3 => \memoryAddress[5]_INST_0_i_12_n_0\,
      I4 => \^q\(7),
      I5 => \memoryAddress[3]_INST_0_i_12_n_0\,
      O => \memoryAddress[5]_INST_0_i_5_n_0\
    );
\memoryAddress[5]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => \memoryAddress[5]_INST_0_i_6_n_0\
    );
\memoryAddress[5]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(30),
      O => \memoryAddress[5]_INST_0_i_7_n_0\
    );
\memoryAddress[5]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \memoryAddress[4]_INST_0_i_4_n_0\,
      I1 => \^q\(18),
      I2 => \^q\(19),
      O => \memoryAddress[5]_INST_0_i_8_n_0\
    );
\memoryAddress[5]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFF7FFF7FF"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      I2 => \memoryAddress[3]_INST_0_i_14_n_0\,
      I3 => \^q\(13),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \memoryAddress[5]_INST_0_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_4 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_4;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_4 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_5 is
  port (
    \Q_reg[31]_0\ : out STD_LOGIC;
    \Q_reg[30]_0\ : out STD_LOGIC;
    \Q_reg[29]_0\ : out STD_LOGIC;
    \Q_reg[28]_0\ : out STD_LOGIC;
    \Q_reg[27]_0\ : out STD_LOGIC;
    \Q_reg[26]_0\ : out STD_LOGIC;
    \Q_reg[25]_0\ : out STD_LOGIC;
    \Q_reg[24]_0\ : out STD_LOGIC;
    \Q_reg[23]_0\ : out STD_LOGIC;
    \Q_reg[22]_0\ : out STD_LOGIC;
    \Q_reg[21]_0\ : out STD_LOGIC;
    \Q_reg[20]_0\ : out STD_LOGIC;
    \Q_reg[19]_0\ : out STD_LOGIC;
    \Q_reg[18]_0\ : out STD_LOGIC;
    \Q_reg[17]_0\ : out STD_LOGIC;
    \Q_reg[16]_0\ : out STD_LOGIC;
    \Q_reg[15]_0\ : out STD_LOGIC;
    \Q_reg[14]_0\ : out STD_LOGIC;
    \Q_reg[13]_0\ : out STD_LOGIC;
    \Q_reg[12]_0\ : out STD_LOGIC;
    \Q_reg[11]_0\ : out STD_LOGIC;
    \Q_reg[10]_0\ : out STD_LOGIC;
    \Q_reg[9]_0\ : out STD_LOGIC;
    \Q_reg[8]_0\ : out STD_LOGIC;
    \Q_reg[7]_0\ : out STD_LOGIC;
    \Q_reg[6]_0\ : out STD_LOGIC;
    \Q_reg[5]_0\ : out STD_LOGIC;
    \Q_reg[4]_0\ : out STD_LOGIC;
    \Q_reg[3]_0\ : out STD_LOGIC;
    \Q_reg[2]_0\ : out STD_LOGIC;
    \Q_reg[1]_0\ : out STD_LOGIC;
    \Q_reg[0]_0\ : out STD_LOGIC;
    \Q_reg[31]_1\ : out STD_LOGIC;
    \Q_reg[30]_1\ : out STD_LOGIC;
    \Q_reg[29]_1\ : out STD_LOGIC;
    \Q_reg[28]_1\ : out STD_LOGIC;
    \Q_reg[27]_1\ : out STD_LOGIC;
    \Q_reg[26]_1\ : out STD_LOGIC;
    \Q_reg[25]_1\ : out STD_LOGIC;
    \Q_reg[24]_1\ : out STD_LOGIC;
    \Q_reg[23]_1\ : out STD_LOGIC;
    \Q_reg[22]_1\ : out STD_LOGIC;
    \Q_reg[21]_1\ : out STD_LOGIC;
    \Q_reg[20]_1\ : out STD_LOGIC;
    \Q_reg[19]_1\ : out STD_LOGIC;
    \Q_reg[18]_1\ : out STD_LOGIC;
    \Q_reg[17]_1\ : out STD_LOGIC;
    \Q_reg[16]_1\ : out STD_LOGIC;
    \Q_reg[15]_1\ : out STD_LOGIC;
    \Q_reg[14]_1\ : out STD_LOGIC;
    \Q_reg[13]_1\ : out STD_LOGIC;
    \Q_reg[12]_1\ : out STD_LOGIC;
    \Q_reg[11]_1\ : out STD_LOGIC;
    \Q_reg[10]_1\ : out STD_LOGIC;
    \Q_reg[9]_1\ : out STD_LOGIC;
    \Q_reg[8]_1\ : out STD_LOGIC;
    \Q_reg[7]_1\ : out STD_LOGIC;
    \Q_reg[6]_1\ : out STD_LOGIC;
    \Q_reg[5]_1\ : out STD_LOGIC;
    \Q_reg[4]_1\ : out STD_LOGIC;
    \Q_reg[3]_1\ : out STD_LOGIC;
    \Q_reg[2]_1\ : out STD_LOGIC;
    \Q_reg[1]_1\ : out STD_LOGIC;
    \Q_reg[0]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_5\ : in STD_LOGIC;
    \x1_reg[31]_i_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_5_0\ : in STD_LOGIC;
    \x1_reg[31]_i_4_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[0]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x1_reg[31]_i_4_1\ : in STD_LOGIC;
    \x1_reg[31]_i_4_2\ : in STD_LOGIC;
    \x1_reg[20]_i_4\ : in STD_LOGIC;
    \x1_reg[20]_i_4_0\ : in STD_LOGIC;
    \Q_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_5 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_5;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_5 is
  signal \Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \Q_reg_n_0_[9]\ : STD_LOGIC;
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(0),
      Q => \Q_reg_n_0_[0]\
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(10),
      Q => \Q_reg_n_0_[10]\
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(11),
      Q => \Q_reg_n_0_[11]\
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(12),
      Q => \Q_reg_n_0_[12]\
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(13),
      Q => \Q_reg_n_0_[13]\
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(14),
      Q => \Q_reg_n_0_[14]\
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(15),
      Q => \Q_reg_n_0_[15]\
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(16),
      Q => \Q_reg_n_0_[16]\
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(17),
      Q => \Q_reg_n_0_[17]\
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(18),
      Q => \Q_reg_n_0_[18]\
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(19),
      Q => \Q_reg_n_0_[19]\
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(1),
      Q => \Q_reg_n_0_[1]\
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(20),
      Q => \Q_reg_n_0_[20]\
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(21),
      Q => \Q_reg_n_0_[21]\
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(22),
      Q => \Q_reg_n_0_[22]\
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(23),
      Q => \Q_reg_n_0_[23]\
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(24),
      Q => \Q_reg_n_0_[24]\
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(25),
      Q => \Q_reg_n_0_[25]\
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(26),
      Q => \Q_reg_n_0_[26]\
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(27),
      Q => \Q_reg_n_0_[27]\
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(28),
      Q => \Q_reg_n_0_[28]\
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(29),
      Q => \Q_reg_n_0_[29]\
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(2),
      Q => \Q_reg_n_0_[2]\
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(30),
      Q => \Q_reg_n_0_[30]\
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(31),
      Q => \Q_reg_n_0_[31]\
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(3),
      Q => \Q_reg_n_0_[3]\
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(4),
      Q => \Q_reg_n_0_[4]\
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(5),
      Q => \Q_reg_n_0_[5]\
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(6),
      Q => \Q_reg_n_0_[6]\
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(7),
      Q => \Q_reg_n_0_[7]\
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(8),
      Q => \Q_reg_n_0_[8]\
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_2\(0),
      CLR => rst,
      D => D(9),
      Q => \Q_reg_n_0_[9]\
    );
\x0_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(0),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(0),
      O => \Q_reg[0]_0\
    );
\x0_reg[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(10),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(10),
      O => \Q_reg[10]_0\
    );
\x0_reg[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(11),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(11),
      O => \Q_reg[11]_0\
    );
\x0_reg[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => Q(12),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(12),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(12),
      O => \Q_reg[12]_0\
    );
\x0_reg[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(13),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(13),
      O => \Q_reg[13]_0\
    );
\x0_reg[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => Q(14),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(14),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(14),
      O => \Q_reg[14]_0\
    );
\x0_reg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(15),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(15),
      O => \Q_reg[15]_0\
    );
\x0_reg[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => Q(16),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(16),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(16),
      O => \Q_reg[16]_0\
    );
\x0_reg[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => Q(17),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(17),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(17),
      O => \Q_reg[17]_0\
    );
\x0_reg[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => Q(18),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(18),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(18),
      O => \Q_reg[18]_0\
    );
\x0_reg[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => Q(19),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(19),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(19),
      O => \Q_reg[19]_0\
    );
\x0_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(1),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(1),
      O => \Q_reg[1]_0\
    );
\x0_reg[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => Q(20),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(20),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(20),
      O => \Q_reg[20]_0\
    );
\x0_reg[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => Q(21),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(21),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(21),
      O => \Q_reg[21]_0\
    );
\x0_reg[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => Q(22),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(22),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(22),
      O => \Q_reg[22]_0\
    );
\x0_reg[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => Q(23),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(23),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(23),
      O => \Q_reg[23]_0\
    );
\x0_reg[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => Q(24),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(24),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(24),
      O => \Q_reg[24]_0\
    );
\x0_reg[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => Q(25),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(25),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(25),
      O => \Q_reg[25]_0\
    );
\x0_reg[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => Q(26),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(26),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(26),
      O => \Q_reg[26]_0\
    );
\x0_reg[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => Q(27),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(27),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(27),
      O => \Q_reg[27]_0\
    );
\x0_reg[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => Q(28),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(28),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(28),
      O => \Q_reg[28]_0\
    );
\x0_reg[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => Q(29),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(29),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(29),
      O => \Q_reg[29]_0\
    );
\x0_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(2),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(2),
      O => \Q_reg[2]_0\
    );
\x0_reg[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => Q(30),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(30),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(30),
      O => \Q_reg[30]_0\
    );
\x0_reg[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => Q(31),
      I2 => \x0_reg[31]_i_5\,
      I3 => \x1_reg[31]_i_4\(31),
      I4 => \x0_reg[31]_i_5_0\,
      I5 => \x1_reg[31]_i_4_0\(31),
      O => \Q_reg[31]_0\
    );
\x0_reg[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(3),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(3),
      O => \Q_reg[3]_0\
    );
\x0_reg[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(4),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(4),
      O => \Q_reg[4]_0\
    );
\x0_reg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(5),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(5),
      O => \Q_reg[5]_0\
    );
\x0_reg[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(6),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(6),
      O => \Q_reg[6]_0\
    );
\x0_reg[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(7),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(7),
      O => \Q_reg[7]_0\
    );
\x0_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(8),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(8),
      O => \Q_reg[8]_0\
    );
\x0_reg[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \x0_reg[0]_i_4\(3),
      I3 => \x1_reg[31]_i_4\(9),
      I4 => \x0_reg[0]_i_4\(2),
      I5 => \x1_reg[31]_i_4_0\(9),
      O => \Q_reg[9]_0\
    );
\x1_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \x0_reg[0]_i_4\(1),
      I3 => \x1_reg[31]_i_4\(0),
      I4 => \x0_reg[0]_i_4\(0),
      I5 => \x1_reg[31]_i_4_0\(0),
      O => \Q_reg[0]_1\
    );
\x1_reg[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(10),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(10),
      O => \Q_reg[10]_1\
    );
\x1_reg[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(11),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(11),
      O => \Q_reg[11]_1\
    );
\x1_reg[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => Q(12),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(12),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(12),
      O => \Q_reg[12]_1\
    );
\x1_reg[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(13),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(13),
      O => \Q_reg[13]_1\
    );
\x1_reg[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => Q(14),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(14),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(14),
      O => \Q_reg[14]_1\
    );
\x1_reg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => Q(15),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(15),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(15),
      O => \Q_reg[15]_1\
    );
\x1_reg[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => Q(16),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(16),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(16),
      O => \Q_reg[16]_1\
    );
\x1_reg[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => Q(17),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(17),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(17),
      O => \Q_reg[17]_1\
    );
\x1_reg[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => Q(18),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(18),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(18),
      O => \Q_reg[18]_1\
    );
\x1_reg[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => Q(19),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(19),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(19),
      O => \Q_reg[19]_1\
    );
\x1_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \x0_reg[0]_i_4\(1),
      I3 => \x1_reg[31]_i_4\(1),
      I4 => \x0_reg[0]_i_4\(0),
      I5 => \x1_reg[31]_i_4_0\(1),
      O => \Q_reg[1]_1\
    );
\x1_reg[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => Q(20),
      I2 => \x1_reg[20]_i_4\,
      I3 => \x1_reg[31]_i_4\(20),
      I4 => \x1_reg[20]_i_4_0\,
      I5 => \x1_reg[31]_i_4_0\(20),
      O => \Q_reg[20]_1\
    );
\x1_reg[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => Q(21),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(21),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(21),
      O => \Q_reg[21]_1\
    );
\x1_reg[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => Q(22),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(22),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(22),
      O => \Q_reg[22]_1\
    );
\x1_reg[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => Q(23),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(23),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(23),
      O => \Q_reg[23]_1\
    );
\x1_reg[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => Q(24),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(24),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(24),
      O => \Q_reg[24]_1\
    );
\x1_reg[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => Q(25),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(25),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(25),
      O => \Q_reg[25]_1\
    );
\x1_reg[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => Q(26),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(26),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(26),
      O => \Q_reg[26]_1\
    );
\x1_reg[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => Q(27),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(27),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(27),
      O => \Q_reg[27]_1\
    );
\x1_reg[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => Q(28),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(28),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(28),
      O => \Q_reg[28]_1\
    );
\x1_reg[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => Q(29),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(29),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(29),
      O => \Q_reg[29]_1\
    );
\x1_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \x0_reg[0]_i_4\(1),
      I3 => \x1_reg[31]_i_4\(2),
      I4 => \x0_reg[0]_i_4\(0),
      I5 => \x1_reg[31]_i_4_0\(2),
      O => \Q_reg[2]_1\
    );
\x1_reg[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => Q(30),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(30),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(30),
      O => \Q_reg[30]_1\
    );
\x1_reg[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => Q(31),
      I2 => \x1_reg[31]_i_4_1\,
      I3 => \x1_reg[31]_i_4\(31),
      I4 => \x1_reg[31]_i_4_2\,
      I5 => \x1_reg[31]_i_4_0\(31),
      O => \Q_reg[31]_1\
    );
\x1_reg[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \x0_reg[0]_i_4\(1),
      I3 => \x1_reg[31]_i_4\(3),
      I4 => \x0_reg[0]_i_4\(0),
      I5 => \x1_reg[31]_i_4_0\(3),
      O => \Q_reg[3]_1\
    );
\x1_reg[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \x0_reg[0]_i_4\(1),
      I3 => \x1_reg[31]_i_4\(4),
      I4 => \x0_reg[0]_i_4\(0),
      I5 => \x1_reg[31]_i_4_0\(4),
      O => \Q_reg[4]_1\
    );
\x1_reg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \x0_reg[0]_i_4\(1),
      I3 => \x1_reg[31]_i_4\(5),
      I4 => \x0_reg[0]_i_4\(0),
      I5 => \x1_reg[31]_i_4_0\(5),
      O => \Q_reg[5]_1\
    );
\x1_reg[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \x0_reg[0]_i_4\(1),
      I3 => \x1_reg[31]_i_4\(6),
      I4 => \x0_reg[0]_i_4\(0),
      I5 => \x1_reg[31]_i_4_0\(6),
      O => \Q_reg[6]_1\
    );
\x1_reg[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \x0_reg[0]_i_4\(1),
      I3 => \x1_reg[31]_i_4\(7),
      I4 => \x0_reg[0]_i_4\(0),
      I5 => \x1_reg[31]_i_4_0\(7),
      O => \Q_reg[7]_1\
    );
\x1_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \x0_reg[0]_i_4\(1),
      I3 => \x1_reg[31]_i_4\(8),
      I4 => \x0_reg[0]_i_4\(0),
      I5 => \x1_reg[31]_i_4_0\(8),
      O => \Q_reg[8]_1\
    );
\x1_reg[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \x0_reg[0]_i_4\(1),
      I3 => \x1_reg[31]_i_4\(9),
      I4 => \x0_reg[0]_i_4\(0),
      I5 => \x1_reg[31]_i_4_0\(9),
      O => \Q_reg[9]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_6 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_6;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_6 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_7 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_7;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_7 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_8 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_8 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_8;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_8 is
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => Q(0)
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => Q(10)
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => Q(11)
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => Q(12)
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => Q(13)
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => Q(14)
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => Q(15)
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => Q(16)
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => Q(17)
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => Q(18)
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => Q(19)
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => Q(1)
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => Q(20)
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => Q(21)
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => Q(22)
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => Q(23)
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => Q(24)
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => Q(25)
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => Q(26)
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => Q(27)
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => Q(28)
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => Q(29)
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => Q(2)
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => Q(30)
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => Q(31)
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => Q(3)
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => Q(4)
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => Q(5)
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => Q(6)
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => Q(7)
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => Q(8)
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_9 is
  port (
    \Q_reg[23]_0\ : out STD_LOGIC;
    \Q_reg[23]_1\ : out STD_LOGIC;
    \Q_reg[23]_2\ : out STD_LOGIC;
    \Q_reg[23]_3\ : out STD_LOGIC;
    \Q_reg[23]_4\ : out STD_LOGIC;
    \Q_reg[23]_5\ : out STD_LOGIC;
    \Q_reg[23]_6\ : out STD_LOGIC;
    \Q_reg[23]_7\ : out STD_LOGIC;
    \Q_reg[23]_8\ : out STD_LOGIC;
    \Q_reg[23]_9\ : out STD_LOGIC;
    \Q_reg[23]_10\ : out STD_LOGIC;
    \Q_reg[23]_11\ : out STD_LOGIC;
    \Q_reg[23]_12\ : out STD_LOGIC;
    \Q_reg[23]_13\ : out STD_LOGIC;
    \Q_reg[23]_14\ : out STD_LOGIC;
    \Q_reg[23]_15\ : out STD_LOGIC;
    \Q_reg[23]_16\ : out STD_LOGIC;
    \Q_reg[23]_17\ : out STD_LOGIC;
    \Q_reg[23]_18\ : out STD_LOGIC;
    \Q_reg[23]_19\ : out STD_LOGIC;
    \Q_reg[23]_20\ : out STD_LOGIC;
    \Q_reg[23]_21\ : out STD_LOGIC;
    \Q_reg[23]_22\ : out STD_LOGIC;
    \Q_reg[23]_23\ : out STD_LOGIC;
    \Q_reg[23]_24\ : out STD_LOGIC;
    \Q_reg[23]_25\ : out STD_LOGIC;
    \Q_reg[23]_26\ : out STD_LOGIC;
    \Q_reg[23]_27\ : out STD_LOGIC;
    \Q_reg[23]_28\ : out STD_LOGIC;
    \Q_reg[23]_29\ : out STD_LOGIC;
    \Q_reg[23]_30\ : out STD_LOGIC;
    \Q_reg[23]_31\ : out STD_LOGIC;
    \Q_reg[18]_0\ : out STD_LOGIC;
    \Q_reg[18]_1\ : out STD_LOGIC;
    \Q_reg[18]_2\ : out STD_LOGIC;
    \Q_reg[18]_3\ : out STD_LOGIC;
    \Q_reg[18]_4\ : out STD_LOGIC;
    \Q_reg[18]_5\ : out STD_LOGIC;
    \Q_reg[18]_6\ : out STD_LOGIC;
    \Q_reg[18]_7\ : out STD_LOGIC;
    \Q_reg[18]_8\ : out STD_LOGIC;
    \Q_reg[18]_9\ : out STD_LOGIC;
    \Q_reg[18]_10\ : out STD_LOGIC;
    \Q_reg[18]_11\ : out STD_LOGIC;
    \Q_reg[18]_12\ : out STD_LOGIC;
    \Q_reg[18]_13\ : out STD_LOGIC;
    \Q_reg[18]_14\ : out STD_LOGIC;
    \Q_reg[18]_15\ : out STD_LOGIC;
    \Q_reg[18]_16\ : out STD_LOGIC;
    \Q_reg[18]_17\ : out STD_LOGIC;
    \Q_reg[18]_18\ : out STD_LOGIC;
    \Q_reg[18]_19\ : out STD_LOGIC;
    \Q_reg[18]_20\ : out STD_LOGIC;
    \Q_reg[18]_21\ : out STD_LOGIC;
    \Q_reg[18]_22\ : out STD_LOGIC;
    \Q_reg[18]_23\ : out STD_LOGIC;
    \Q_reg[18]_24\ : out STD_LOGIC;
    \Q_reg[18]_25\ : out STD_LOGIC;
    \Q_reg[18]_26\ : out STD_LOGIC;
    \Q_reg[18]_27\ : out STD_LOGIC;
    \Q_reg[18]_28\ : out STD_LOGIC;
    \Q_reg[18]_29\ : out STD_LOGIC;
    \Q_reg[18]_30\ : out STD_LOGIC;
    \Q_reg[18]_31\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \x0_reg[31]_i_1\ : in STD_LOGIC;
    \x1_reg[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_4_0\ : in STD_LOGIC;
    \x1_reg[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[31]_i_4_1\ : in STD_LOGIC;
    \x1_reg[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x0_reg[30]_i_1\ : in STD_LOGIC;
    \x0_reg[29]_i_1\ : in STD_LOGIC;
    \x0_reg[28]_i_1\ : in STD_LOGIC;
    \x0_reg[27]_i_1\ : in STD_LOGIC;
    \x0_reg[26]_i_1\ : in STD_LOGIC;
    \x0_reg[25]_i_1\ : in STD_LOGIC;
    \x0_reg[24]_i_1\ : in STD_LOGIC;
    \x0_reg[23]_i_1\ : in STD_LOGIC;
    \x0_reg[22]_i_1\ : in STD_LOGIC;
    \x0_reg[21]_i_1\ : in STD_LOGIC;
    \x0_reg[20]_i_1\ : in STD_LOGIC;
    \x0_reg[19]_i_1\ : in STD_LOGIC;
    \x0_reg[18]_i_1\ : in STD_LOGIC;
    \x0_reg[17]_i_1\ : in STD_LOGIC;
    \x0_reg[16]_i_1\ : in STD_LOGIC;
    \x0_reg[15]_i_1\ : in STD_LOGIC;
    \x0_reg[14]_i_1\ : in STD_LOGIC;
    \x0_reg[13]_i_1\ : in STD_LOGIC;
    \x0_reg[12]_i_1\ : in STD_LOGIC;
    \x0_reg[11]_i_1\ : in STD_LOGIC;
    \x0_reg[10]_i_1\ : in STD_LOGIC;
    \x0_reg[9]_i_1\ : in STD_LOGIC;
    \x0_reg[8]_i_1\ : in STD_LOGIC;
    \x0_reg[7]_i_1\ : in STD_LOGIC;
    \x0_reg[6]_i_1\ : in STD_LOGIC;
    \x0_reg[5]_i_1\ : in STD_LOGIC;
    \x0_reg[4]_i_1\ : in STD_LOGIC;
    \x0_reg[3]_i_1\ : in STD_LOGIC;
    \x0_reg[2]_i_1\ : in STD_LOGIC;
    \x0_reg[1]_i_1\ : in STD_LOGIC;
    \x0_reg[0]_i_1\ : in STD_LOGIC;
    \x1_reg[31]_i_1\ : in STD_LOGIC;
    \x1_reg[31]_i_3_3\ : in STD_LOGIC;
    \x1_reg[31]_i_3_4\ : in STD_LOGIC;
    \x1_reg[30]_i_1\ : in STD_LOGIC;
    \x1_reg[29]_i_1\ : in STD_LOGIC;
    \x1_reg[28]_i_1\ : in STD_LOGIC;
    \x1_reg[27]_i_1\ : in STD_LOGIC;
    \x1_reg[26]_i_1\ : in STD_LOGIC;
    \x1_reg[25]_i_1\ : in STD_LOGIC;
    \x1_reg[24]_i_1\ : in STD_LOGIC;
    \x1_reg[23]_i_1\ : in STD_LOGIC;
    \x1_reg[22]_i_1\ : in STD_LOGIC;
    \x1_reg[21]_i_1\ : in STD_LOGIC;
    \x1_reg[20]_i_1\ : in STD_LOGIC;
    \x1_reg[20]_i_3_0\ : in STD_LOGIC;
    \x1_reg[20]_i_3_1\ : in STD_LOGIC;
    \x1_reg[19]_i_1\ : in STD_LOGIC;
    \x1_reg[18]_i_1\ : in STD_LOGIC;
    \x1_reg[17]_i_1\ : in STD_LOGIC;
    \x1_reg[16]_i_1\ : in STD_LOGIC;
    \x1_reg[15]_i_1\ : in STD_LOGIC;
    \x1_reg[14]_i_1\ : in STD_LOGIC;
    \x1_reg[13]_i_1\ : in STD_LOGIC;
    \x1_reg[12]_i_1\ : in STD_LOGIC;
    \x1_reg[11]_i_1\ : in STD_LOGIC;
    \x1_reg[10]_i_1\ : in STD_LOGIC;
    \x1_reg[9]_i_1\ : in STD_LOGIC;
    \x1_reg[8]_i_1\ : in STD_LOGIC;
    \x1_reg[7]_i_1\ : in STD_LOGIC;
    \x1_reg[6]_i_1\ : in STD_LOGIC;
    \x1_reg[5]_i_1\ : in STD_LOGIC;
    \x1_reg[4]_i_1\ : in STD_LOGIC;
    \x1_reg[3]_i_1\ : in STD_LOGIC;
    \x1_reg[2]_i_1\ : in STD_LOGIC;
    \x1_reg[1]_i_1\ : in STD_LOGIC;
    \x1_reg[0]_i_1\ : in STD_LOGIC;
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_9 : entity is "reg";
end CPU_TL_CPU_mips_wrapper_0_0_reg_9;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_9 is
  signal \Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \Q_reg_n_0_[9]\ : STD_LOGIC;
  signal \x0_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[22]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \x0_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \x0_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[22]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \x1_reg[9]_i_8_n_0\ : STD_LOGIC;
begin
\Q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(0),
      Q => \Q_reg_n_0_[0]\
    );
\Q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(10),
      Q => \Q_reg_n_0_[10]\
    );
\Q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(11),
      Q => \Q_reg_n_0_[11]\
    );
\Q_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(12),
      Q => \Q_reg_n_0_[12]\
    );
\Q_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(13),
      Q => \Q_reg_n_0_[13]\
    );
\Q_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(14),
      Q => \Q_reg_n_0_[14]\
    );
\Q_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(15),
      Q => \Q_reg_n_0_[15]\
    );
\Q_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(16),
      Q => \Q_reg_n_0_[16]\
    );
\Q_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(17),
      Q => \Q_reg_n_0_[17]\
    );
\Q_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(18),
      Q => \Q_reg_n_0_[18]\
    );
\Q_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(19),
      Q => \Q_reg_n_0_[19]\
    );
\Q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(1),
      Q => \Q_reg_n_0_[1]\
    );
\Q_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(20),
      Q => \Q_reg_n_0_[20]\
    );
\Q_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(21),
      Q => \Q_reg_n_0_[21]\
    );
\Q_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(22),
      Q => \Q_reg_n_0_[22]\
    );
\Q_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(23),
      Q => \Q_reg_n_0_[23]\
    );
\Q_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(24),
      Q => \Q_reg_n_0_[24]\
    );
\Q_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(25),
      Q => \Q_reg_n_0_[25]\
    );
\Q_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(26),
      Q => \Q_reg_n_0_[26]\
    );
\Q_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(27),
      Q => \Q_reg_n_0_[27]\
    );
\Q_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(28),
      Q => \Q_reg_n_0_[28]\
    );
\Q_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(29),
      Q => \Q_reg_n_0_[29]\
    );
\Q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(2),
      Q => \Q_reg_n_0_[2]\
    );
\Q_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(30),
      Q => \Q_reg_n_0_[30]\
    );
\Q_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(31),
      Q => \Q_reg_n_0_[31]\
    );
\Q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(3),
      Q => \Q_reg_n_0_[3]\
    );
\Q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(4),
      Q => \Q_reg_n_0_[4]\
    );
\Q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(5),
      Q => \Q_reg_n_0_[5]\
    );
\Q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(6),
      Q => \Q_reg_n_0_[6]\
    );
\Q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(7),
      Q => \Q_reg_n_0_[7]\
    );
\Q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(8),
      Q => \Q_reg_n_0_[8]\
    );
\Q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Q_reg[31]_0\(0),
      CLR => rst,
      D => D(9),
      Q => \Q_reg_n_0_[9]\
    );
\x0_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[0]_i_8_n_0\,
      I1 => \x0_reg[0]_i_1\,
      O => \Q_reg[23]_31\,
      S => Q(5)
    );
\x0_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => \x1_reg[31]_i_3_0\(0),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(0),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(0),
      O => \x0_reg[0]_i_8_n_0\
    );
\x0_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[10]_i_8_n_0\,
      I1 => \x0_reg[10]_i_1\,
      O => \Q_reg[23]_21\,
      S => Q(5)
    );
\x0_reg[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => \x1_reg[31]_i_3_0\(10),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(10),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(10),
      O => \x0_reg[10]_i_8_n_0\
    );
\x0_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[11]_i_8_n_0\,
      I1 => \x0_reg[11]_i_1\,
      O => \Q_reg[23]_20\,
      S => Q(5)
    );
\x0_reg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => \x1_reg[31]_i_3_0\(11),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(11),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(11),
      O => \x0_reg[11]_i_8_n_0\
    );
\x0_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[12]_i_8_n_0\,
      I1 => \x0_reg[12]_i_1\,
      O => \Q_reg[23]_19\,
      S => Q(5)
    );
\x0_reg[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => \x1_reg[31]_i_3_0\(12),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(12),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(12),
      O => \x0_reg[12]_i_8_n_0\
    );
\x0_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[13]_i_8_n_0\,
      I1 => \x0_reg[13]_i_1\,
      O => \Q_reg[23]_18\,
      S => Q(5)
    );
\x0_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => \x1_reg[31]_i_3_0\(13),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(13),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(13),
      O => \x0_reg[13]_i_8_n_0\
    );
\x0_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[14]_i_8_n_0\,
      I1 => \x0_reg[14]_i_1\,
      O => \Q_reg[23]_17\,
      S => Q(5)
    );
\x0_reg[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => \x1_reg[31]_i_3_0\(14),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(14),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(14),
      O => \x0_reg[14]_i_8_n_0\
    );
\x0_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[15]_i_8_n_0\,
      I1 => \x0_reg[15]_i_1\,
      O => \Q_reg[23]_16\,
      S => Q(5)
    );
\x0_reg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => \x1_reg[31]_i_3_0\(15),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(15),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(15),
      O => \x0_reg[15]_i_8_n_0\
    );
\x0_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[16]_i_8_n_0\,
      I1 => \x0_reg[16]_i_1\,
      O => \Q_reg[23]_15\,
      S => Q(5)
    );
\x0_reg[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => \x1_reg[31]_i_3_0\(16),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(16),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(16),
      O => \x0_reg[16]_i_8_n_0\
    );
\x0_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[17]_i_8_n_0\,
      I1 => \x0_reg[17]_i_1\,
      O => \Q_reg[23]_14\,
      S => Q(5)
    );
\x0_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => \x1_reg[31]_i_3_0\(17),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(17),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(17),
      O => \x0_reg[17]_i_8_n_0\
    );
\x0_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[18]_i_8_n_0\,
      I1 => \x0_reg[18]_i_1\,
      O => \Q_reg[23]_13\,
      S => Q(5)
    );
\x0_reg[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => \x1_reg[31]_i_3_0\(18),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(18),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(18),
      O => \x0_reg[18]_i_8_n_0\
    );
\x0_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[19]_i_8_n_0\,
      I1 => \x0_reg[19]_i_1\,
      O => \Q_reg[23]_12\,
      S => Q(5)
    );
\x0_reg[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => \x1_reg[31]_i_3_0\(19),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(19),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(19),
      O => \x0_reg[19]_i_8_n_0\
    );
\x0_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[1]_i_8_n_0\,
      I1 => \x0_reg[1]_i_1\,
      O => \Q_reg[23]_30\,
      S => Q(5)
    );
\x0_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => \x1_reg[31]_i_3_0\(1),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(1),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(1),
      O => \x0_reg[1]_i_8_n_0\
    );
\x0_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[20]_i_8_n_0\,
      I1 => \x0_reg[20]_i_1\,
      O => \Q_reg[23]_11\,
      S => Q(5)
    );
\x0_reg[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => \x1_reg[31]_i_3_0\(20),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(20),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(20),
      O => \x0_reg[20]_i_8_n_0\
    );
\x0_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[21]_i_8_n_0\,
      I1 => \x0_reg[21]_i_1\,
      O => \Q_reg[23]_10\,
      S => Q(5)
    );
\x0_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => \x1_reg[31]_i_3_0\(21),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(21),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(21),
      O => \x0_reg[21]_i_8_n_0\
    );
\x0_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[22]_i_8_n_0\,
      I1 => \x0_reg[22]_i_1\,
      O => \Q_reg[23]_9\,
      S => Q(5)
    );
\x0_reg[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => \x1_reg[31]_i_3_0\(22),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(22),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(22),
      O => \x0_reg[22]_i_8_n_0\
    );
\x0_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[23]_i_8_n_0\,
      I1 => \x0_reg[23]_i_1\,
      O => \Q_reg[23]_8\,
      S => Q(5)
    );
\x0_reg[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => \x1_reg[31]_i_3_0\(23),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(23),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(23),
      O => \x0_reg[23]_i_8_n_0\
    );
\x0_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[24]_i_8_n_0\,
      I1 => \x0_reg[24]_i_1\,
      O => \Q_reg[23]_7\,
      S => Q(5)
    );
\x0_reg[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => \x1_reg[31]_i_3_0\(24),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(24),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(24),
      O => \x0_reg[24]_i_8_n_0\
    );
\x0_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[25]_i_8_n_0\,
      I1 => \x0_reg[25]_i_1\,
      O => \Q_reg[23]_6\,
      S => Q(5)
    );
\x0_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => \x1_reg[31]_i_3_0\(25),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(25),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(25),
      O => \x0_reg[25]_i_8_n_0\
    );
\x0_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[26]_i_8_n_0\,
      I1 => \x0_reg[26]_i_1\,
      O => \Q_reg[23]_5\,
      S => Q(5)
    );
\x0_reg[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => \x1_reg[31]_i_3_0\(26),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(26),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(26),
      O => \x0_reg[26]_i_8_n_0\
    );
\x0_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[27]_i_8_n_0\,
      I1 => \x0_reg[27]_i_1\,
      O => \Q_reg[23]_4\,
      S => Q(5)
    );
\x0_reg[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => \x1_reg[31]_i_3_0\(27),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(27),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(27),
      O => \x0_reg[27]_i_8_n_0\
    );
\x0_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[28]_i_8_n_0\,
      I1 => \x0_reg[28]_i_1\,
      O => \Q_reg[23]_3\,
      S => Q(5)
    );
\x0_reg[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => \x1_reg[31]_i_3_0\(28),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(28),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(28),
      O => \x0_reg[28]_i_8_n_0\
    );
\x0_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[29]_i_8_n_0\,
      I1 => \x0_reg[29]_i_1\,
      O => \Q_reg[23]_2\,
      S => Q(5)
    );
\x0_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => \x1_reg[31]_i_3_0\(29),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(29),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(29),
      O => \x0_reg[29]_i_8_n_0\
    );
\x0_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[2]_i_8_n_0\,
      I1 => \x0_reg[2]_i_1\,
      O => \Q_reg[23]_29\,
      S => Q(5)
    );
\x0_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => \x1_reg[31]_i_3_0\(2),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(2),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(2),
      O => \x0_reg[2]_i_8_n_0\
    );
\x0_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[30]_i_8_n_0\,
      I1 => \x0_reg[30]_i_1\,
      O => \Q_reg[23]_1\,
      S => Q(5)
    );
\x0_reg[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => \x1_reg[31]_i_3_0\(30),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(30),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(30),
      O => \x0_reg[30]_i_8_n_0\
    );
\x0_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[31]_i_9_n_0\,
      I1 => \x0_reg[31]_i_1\,
      O => \Q_reg[23]_0\,
      S => Q(5)
    );
\x0_reg[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => \x1_reg[31]_i_3_0\(31),
      I2 => \x0_reg[31]_i_4_0\,
      I3 => \x1_reg[31]_i_3_1\(31),
      I4 => \x0_reg[31]_i_4_1\,
      I5 => \x1_reg[31]_i_3_2\(31),
      O => \x0_reg[31]_i_9_n_0\
    );
\x0_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[3]_i_8_n_0\,
      I1 => \x0_reg[3]_i_1\,
      O => \Q_reg[23]_28\,
      S => Q(5)
    );
\x0_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => \x1_reg[31]_i_3_0\(3),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(3),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(3),
      O => \x0_reg[3]_i_8_n_0\
    );
\x0_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[4]_i_8_n_0\,
      I1 => \x0_reg[4]_i_1\,
      O => \Q_reg[23]_27\,
      S => Q(5)
    );
\x0_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => \x1_reg[31]_i_3_0\(4),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(4),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(4),
      O => \x0_reg[4]_i_8_n_0\
    );
\x0_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[5]_i_8_n_0\,
      I1 => \x0_reg[5]_i_1\,
      O => \Q_reg[23]_26\,
      S => Q(5)
    );
\x0_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => \x1_reg[31]_i_3_0\(5),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(5),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(5),
      O => \x0_reg[5]_i_8_n_0\
    );
\x0_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[6]_i_8_n_0\,
      I1 => \x0_reg[6]_i_1\,
      O => \Q_reg[23]_25\,
      S => Q(5)
    );
\x0_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => \x1_reg[31]_i_3_0\(6),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(6),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(6),
      O => \x0_reg[6]_i_8_n_0\
    );
\x0_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[7]_i_8_n_0\,
      I1 => \x0_reg[7]_i_1\,
      O => \Q_reg[23]_24\,
      S => Q(5)
    );
\x0_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => \x1_reg[31]_i_3_0\(7),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(7),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(7),
      O => \x0_reg[7]_i_8_n_0\
    );
\x0_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[8]_i_8_n_0\,
      I1 => \x0_reg[8]_i_1\,
      O => \Q_reg[23]_23\,
      S => Q(5)
    );
\x0_reg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => \x1_reg[31]_i_3_0\(8),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(8),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(8),
      O => \x0_reg[8]_i_8_n_0\
    );
\x0_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x0_reg[9]_i_8_n_0\,
      I1 => \x0_reg[9]_i_1\,
      O => \Q_reg[23]_22\,
      S => Q(5)
    );
\x0_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => \x1_reg[31]_i_3_0\(9),
      I2 => Q(4),
      I3 => \x1_reg[31]_i_3_1\(9),
      I4 => Q(3),
      I5 => \x1_reg[31]_i_3_2\(9),
      O => \x0_reg[9]_i_8_n_0\
    );
\x1_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[0]_i_8_n_0\,
      I1 => \x1_reg[0]_i_1\,
      O => \Q_reg[18]_31\,
      S => Q(2)
    );
\x1_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[0]\,
      I1 => \x1_reg[31]_i_3_0\(0),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_3_1\(0),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_3_2\(0),
      O => \x1_reg[0]_i_8_n_0\
    );
\x1_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[10]_i_8_n_0\,
      I1 => \x1_reg[10]_i_1\,
      O => \Q_reg[18]_21\,
      S => Q(2)
    );
\x1_reg[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => \x1_reg[31]_i_3_0\(10),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(10),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(10),
      O => \x1_reg[10]_i_8_n_0\
    );
\x1_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[11]_i_8_n_0\,
      I1 => \x1_reg[11]_i_1\,
      O => \Q_reg[18]_20\,
      S => Q(2)
    );
\x1_reg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => \x1_reg[31]_i_3_0\(11),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(11),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(11),
      O => \x1_reg[11]_i_8_n_0\
    );
\x1_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[12]_i_8_n_0\,
      I1 => \x1_reg[12]_i_1\,
      O => \Q_reg[18]_19\,
      S => Q(2)
    );
\x1_reg[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => \x1_reg[31]_i_3_0\(12),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(12),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(12),
      O => \x1_reg[12]_i_8_n_0\
    );
\x1_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[13]_i_8_n_0\,
      I1 => \x1_reg[13]_i_1\,
      O => \Q_reg[18]_18\,
      S => Q(2)
    );
\x1_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => \x1_reg[31]_i_3_0\(13),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(13),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(13),
      O => \x1_reg[13]_i_8_n_0\
    );
\x1_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[14]_i_8_n_0\,
      I1 => \x1_reg[14]_i_1\,
      O => \Q_reg[18]_17\,
      S => Q(2)
    );
\x1_reg[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => \x1_reg[31]_i_3_0\(14),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(14),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(14),
      O => \x1_reg[14]_i_8_n_0\
    );
\x1_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[15]_i_8_n_0\,
      I1 => \x1_reg[15]_i_1\,
      O => \Q_reg[18]_16\,
      S => Q(2)
    );
\x1_reg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => \x1_reg[31]_i_3_0\(15),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(15),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(15),
      O => \x1_reg[15]_i_8_n_0\
    );
\x1_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[16]_i_8_n_0\,
      I1 => \x1_reg[16]_i_1\,
      O => \Q_reg[18]_15\,
      S => Q(2)
    );
\x1_reg[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => \x1_reg[31]_i_3_0\(16),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(16),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(16),
      O => \x1_reg[16]_i_8_n_0\
    );
\x1_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[17]_i_8_n_0\,
      I1 => \x1_reg[17]_i_1\,
      O => \Q_reg[18]_14\,
      S => Q(2)
    );
\x1_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => \x1_reg[31]_i_3_0\(17),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(17),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(17),
      O => \x1_reg[17]_i_8_n_0\
    );
\x1_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[18]_i_8_n_0\,
      I1 => \x1_reg[18]_i_1\,
      O => \Q_reg[18]_13\,
      S => Q(2)
    );
\x1_reg[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => \x1_reg[31]_i_3_0\(18),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(18),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(18),
      O => \x1_reg[18]_i_8_n_0\
    );
\x1_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[19]_i_8_n_0\,
      I1 => \x1_reg[19]_i_1\,
      O => \Q_reg[18]_12\,
      S => Q(2)
    );
\x1_reg[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => \x1_reg[31]_i_3_0\(19),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(19),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(19),
      O => \x1_reg[19]_i_8_n_0\
    );
\x1_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[1]_i_8_n_0\,
      I1 => \x1_reg[1]_i_1\,
      O => \Q_reg[18]_30\,
      S => Q(2)
    );
\x1_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => \x1_reg[31]_i_3_0\(1),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_3_1\(1),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_3_2\(1),
      O => \x1_reg[1]_i_8_n_0\
    );
\x1_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[20]_i_8_n_0\,
      I1 => \x1_reg[20]_i_1\,
      O => \Q_reg[18]_11\,
      S => Q(2)
    );
\x1_reg[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => \x1_reg[31]_i_3_0\(20),
      I2 => \x1_reg[20]_i_3_0\,
      I3 => \x1_reg[31]_i_3_1\(20),
      I4 => \x1_reg[20]_i_3_1\,
      I5 => \x1_reg[31]_i_3_2\(20),
      O => \x1_reg[20]_i_8_n_0\
    );
\x1_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[21]_i_8_n_0\,
      I1 => \x1_reg[21]_i_1\,
      O => \Q_reg[18]_10\,
      S => Q(2)
    );
\x1_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => \x1_reg[31]_i_3_0\(21),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(21),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(21),
      O => \x1_reg[21]_i_8_n_0\
    );
\x1_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[22]_i_8_n_0\,
      I1 => \x1_reg[22]_i_1\,
      O => \Q_reg[18]_9\,
      S => Q(2)
    );
\x1_reg[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => \x1_reg[31]_i_3_0\(22),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(22),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(22),
      O => \x1_reg[22]_i_8_n_0\
    );
\x1_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[23]_i_8_n_0\,
      I1 => \x1_reg[23]_i_1\,
      O => \Q_reg[18]_8\,
      S => Q(2)
    );
\x1_reg[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => \x1_reg[31]_i_3_0\(23),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(23),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(23),
      O => \x1_reg[23]_i_8_n_0\
    );
\x1_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[24]_i_8_n_0\,
      I1 => \x1_reg[24]_i_1\,
      O => \Q_reg[18]_7\,
      S => Q(2)
    );
\x1_reg[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => \x1_reg[31]_i_3_0\(24),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(24),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(24),
      O => \x1_reg[24]_i_8_n_0\
    );
\x1_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[25]_i_8_n_0\,
      I1 => \x1_reg[25]_i_1\,
      O => \Q_reg[18]_6\,
      S => Q(2)
    );
\x1_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => \x1_reg[31]_i_3_0\(25),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(25),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(25),
      O => \x1_reg[25]_i_8_n_0\
    );
\x1_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[26]_i_8_n_0\,
      I1 => \x1_reg[26]_i_1\,
      O => \Q_reg[18]_5\,
      S => Q(2)
    );
\x1_reg[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => \x1_reg[31]_i_3_0\(26),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(26),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(26),
      O => \x1_reg[26]_i_8_n_0\
    );
\x1_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[27]_i_8_n_0\,
      I1 => \x1_reg[27]_i_1\,
      O => \Q_reg[18]_4\,
      S => Q(2)
    );
\x1_reg[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => \x1_reg[31]_i_3_0\(27),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(27),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(27),
      O => \x1_reg[27]_i_8_n_0\
    );
\x1_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[28]_i_8_n_0\,
      I1 => \x1_reg[28]_i_1\,
      O => \Q_reg[18]_3\,
      S => Q(2)
    );
\x1_reg[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => \x1_reg[31]_i_3_0\(28),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(28),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(28),
      O => \x1_reg[28]_i_8_n_0\
    );
\x1_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[29]_i_8_n_0\,
      I1 => \x1_reg[29]_i_1\,
      O => \Q_reg[18]_2\,
      S => Q(2)
    );
\x1_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => \x1_reg[31]_i_3_0\(29),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(29),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(29),
      O => \x1_reg[29]_i_8_n_0\
    );
\x1_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[2]_i_8_n_0\,
      I1 => \x1_reg[2]_i_1\,
      O => \Q_reg[18]_29\,
      S => Q(2)
    );
\x1_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => \x1_reg[31]_i_3_0\(2),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_3_1\(2),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_3_2\(2),
      O => \x1_reg[2]_i_8_n_0\
    );
\x1_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[30]_i_8_n_0\,
      I1 => \x1_reg[30]_i_1\,
      O => \Q_reg[18]_1\,
      S => Q(2)
    );
\x1_reg[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => \x1_reg[31]_i_3_0\(30),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(30),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(30),
      O => \x1_reg[30]_i_8_n_0\
    );
\x1_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[31]_i_8_n_0\,
      I1 => \x1_reg[31]_i_1\,
      O => \Q_reg[18]_0\,
      S => Q(2)
    );
\x1_reg[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => \x1_reg[31]_i_3_0\(31),
      I2 => \x1_reg[31]_i_3_3\,
      I3 => \x1_reg[31]_i_3_1\(31),
      I4 => \x1_reg[31]_i_3_4\,
      I5 => \x1_reg[31]_i_3_2\(31),
      O => \x1_reg[31]_i_8_n_0\
    );
\x1_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[3]_i_8_n_0\,
      I1 => \x1_reg[3]_i_1\,
      O => \Q_reg[18]_28\,
      S => Q(2)
    );
\x1_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => \x1_reg[31]_i_3_0\(3),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_3_1\(3),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_3_2\(3),
      O => \x1_reg[3]_i_8_n_0\
    );
\x1_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[4]_i_8_n_0\,
      I1 => \x1_reg[4]_i_1\,
      O => \Q_reg[18]_27\,
      S => Q(2)
    );
\x1_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => \x1_reg[31]_i_3_0\(4),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_3_1\(4),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_3_2\(4),
      O => \x1_reg[4]_i_8_n_0\
    );
\x1_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[5]_i_8_n_0\,
      I1 => \x1_reg[5]_i_1\,
      O => \Q_reg[18]_26\,
      S => Q(2)
    );
\x1_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => \x1_reg[31]_i_3_0\(5),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_3_1\(5),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_3_2\(5),
      O => \x1_reg[5]_i_8_n_0\
    );
\x1_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[6]_i_8_n_0\,
      I1 => \x1_reg[6]_i_1\,
      O => \Q_reg[18]_25\,
      S => Q(2)
    );
\x1_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => \x1_reg[31]_i_3_0\(6),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_3_1\(6),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_3_2\(6),
      O => \x1_reg[6]_i_8_n_0\
    );
\x1_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[7]_i_8_n_0\,
      I1 => \x1_reg[7]_i_1\,
      O => \Q_reg[18]_24\,
      S => Q(2)
    );
\x1_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => \x1_reg[31]_i_3_0\(7),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_3_1\(7),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_3_2\(7),
      O => \x1_reg[7]_i_8_n_0\
    );
\x1_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[8]_i_8_n_0\,
      I1 => \x1_reg[8]_i_1\,
      O => \Q_reg[18]_23\,
      S => Q(2)
    );
\x1_reg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => \x1_reg[31]_i_3_0\(8),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_3_1\(8),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_3_2\(8),
      O => \x1_reg[8]_i_8_n_0\
    );
\x1_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \x1_reg[9]_i_8_n_0\,
      I1 => \x1_reg[9]_i_1\,
      O => \Q_reg[18]_22\,
      S => Q(2)
    );
\x1_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => \x1_reg[31]_i_3_0\(9),
      I2 => Q(1),
      I3 => \x1_reg[31]_i_3_1\(9),
      I4 => Q(0),
      I5 => \x1_reg[31]_i_3_2\(9),
      O => \x1_reg[9]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[39]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[43]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[47]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[51]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[55]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[59]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[62]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[62]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mpl_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[1]_0\ : in STD_LOGIC;
    \Q_reg[1]_1\ : in STD_LOGIC;
    \Q_reg[28]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \Q_reg[4]_0\ : in STD_LOGIC;
    \Q_reg[18]_0\ : in STD_LOGIC;
    \Q_reg[20]_0\ : in STD_LOGIC;
    \Q_reg[24]_0\ : in STD_LOGIC;
    \Q_reg[29]_0\ : in STD_LOGIC;
    \Q_reg[30]_0\ : in STD_LOGIC;
    \Q_reg[31]_1\ : in STD_LOGIC;
    MPL_rslt_64_0 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[63]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized2\ : entity is "reg";
end \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized2\;

architecture STRUCTURE of \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized2\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal D_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q_reg[39]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg[43]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg[47]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg[51]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg[55]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg[59]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg[62]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q[10]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Q[11]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Q[12]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Q[13]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Q[14]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Q[15]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Q[16]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Q[17]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Q[18]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Q[19]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Q[1]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Q[20]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Q[21]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Q[22]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Q[23]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Q[24]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Q[25]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Q[26]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Q[27]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Q[28]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Q[29]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Q[2]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Q[30]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Q[3]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Q[4]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Q[5]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Q[6]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Q[7]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Q[8]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Q[9]_i_1__1\ : label is "soft_lutpair93";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  \Q_reg[39]_1\(3 downto 0) <= \^q_reg[39]_1\(3 downto 0);
  \Q_reg[43]_1\(3 downto 0) <= \^q_reg[43]_1\(3 downto 0);
  \Q_reg[47]_1\(3 downto 0) <= \^q_reg[47]_1\(3 downto 0);
  \Q_reg[51]_1\(3 downto 0) <= \^q_reg[51]_1\(3 downto 0);
  \Q_reg[55]_1\(3 downto 0) <= \^q_reg[55]_1\(3 downto 0);
  \Q_reg[59]_1\(3 downto 0) <= \^q_reg[59]_1\(3 downto 0);
  \Q_reg[62]_1\(2 downto 0) <= \^q_reg[62]_1\(2 downto 0);
\Q[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(7),
      O => D_0(10)
    );
\Q[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(8),
      O => D_0(11)
    );
\Q[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(9),
      O => D_0(12)
    );
\Q[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(10),
      O => D_0(13)
    );
\Q[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(11),
      O => D_0(14)
    );
\Q[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(12),
      O => D_0(15)
    );
\Q[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(13),
      O => D_0(16)
    );
\Q[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(14),
      O => D_0(17)
    );
\Q[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(17),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[18]_0\,
      O => D_0(18)
    );
\Q[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(15),
      O => D_0(19)
    );
\Q[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[1]_1\,
      O => D_0(1)
    );
\Q[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(19),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[20]_0\,
      O => D_0(20)
    );
\Q[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(16),
      O => D_0(21)
    );
\Q[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(17),
      O => D_0(22)
    );
\Q[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(18),
      O => D_0(23)
    );
\Q[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(23),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[24]_0\,
      O => D_0(24)
    );
\Q[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(19),
      O => D_0(25)
    );
\Q[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(20),
      O => D_0(26)
    );
\Q[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(21),
      O => D_0(27)
    );
\Q[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(22),
      O => D_0(28)
    );
\Q[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(28),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[29]_0\,
      O => D_0(29)
    );
\Q[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(0),
      O => D_0(2)
    );
\Q[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(29),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[30]_0\,
      O => D_0(30)
    );
\Q[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(30),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[31]_1\,
      O => D_0(31)
    );
\Q[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(1),
      O => D_0(3)
    );
\Q[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[4]_0\,
      O => D_0(4)
    );
\Q[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(2),
      O => D_0(5)
    );
\Q[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(3),
      O => D_0(6)
    );
\Q[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(4),
      O => D_0(7)
    );
\Q[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(5),
      O => D_0(8)
    );
\Q[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \Q_reg[1]_0\,
      I2 => \Q_reg[28]_0\(6),
      O => D_0(9)
    );
\Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(10),
      Q => \^q\(10),
      R => '0'
    );
\Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(11),
      Q => \^q\(11),
      R => '0'
    );
\Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(12),
      Q => \^q\(12),
      R => '0'
    );
\Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(13),
      Q => \^q\(13),
      R => '0'
    );
\Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(14),
      Q => \^q\(14),
      R => '0'
    );
\Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(15),
      Q => \^q\(15),
      R => '0'
    );
\Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(16),
      Q => \^q\(16),
      R => '0'
    );
\Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(17),
      Q => \^q\(17),
      R => '0'
    );
\Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(18),
      Q => \^q\(18),
      R => '0'
    );
\Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(19),
      Q => \^q\(19),
      R => '0'
    );
\Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(1),
      Q => \^q\(1),
      R => '0'
    );
\Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(20),
      Q => \^q\(20),
      R => '0'
    );
\Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(21),
      Q => \^q\(21),
      R => '0'
    );
\Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(22),
      Q => \^q\(22),
      R => '0'
    );
\Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(23),
      Q => \^q\(23),
      R => '0'
    );
\Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(24),
      Q => \^q\(24),
      R => '0'
    );
\Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(25),
      Q => \^q\(25),
      R => '0'
    );
\Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(26),
      Q => \^q\(26),
      R => '0'
    );
\Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(27),
      Q => \^q\(27),
      R => '0'
    );
\Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(28),
      Q => \^q\(28),
      R => '0'
    );
\Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(29),
      Q => \^q\(29),
      R => '0'
    );
\Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(2),
      Q => \^q\(2),
      R => '0'
    );
\Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(30),
      Q => \^q\(30),
      R => '0'
    );
\Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(31),
      Q => \^q\(31),
      R => '0'
    );
\Q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q\(31),
      Q => \^di\(0),
      R => \Q_reg[63]_0\
    );
\Q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^di\(0),
      Q => \^di\(1),
      R => \Q_reg[63]_0\
    );
\Q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^di\(1),
      Q => \^di\(2),
      R => \Q_reg[63]_0\
    );
\Q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^di\(2),
      Q => \^di\(3),
      R => \Q_reg[63]_0\
    );
\Q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^di\(3),
      Q => \^q_reg[39]_1\(0),
      R => \Q_reg[63]_0\
    );
\Q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[39]_1\(0),
      Q => \^q_reg[39]_1\(1),
      R => \Q_reg[63]_0\
    );
\Q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[39]_1\(1),
      Q => \^q_reg[39]_1\(2),
      R => \Q_reg[63]_0\
    );
\Q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[39]_1\(2),
      Q => \^q_reg[39]_1\(3),
      R => \Q_reg[63]_0\
    );
\Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(3),
      Q => \^q\(3),
      R => '0'
    );
\Q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[39]_1\(3),
      Q => \^q_reg[43]_1\(0),
      R => \Q_reg[63]_0\
    );
\Q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[43]_1\(0),
      Q => \^q_reg[43]_1\(1),
      R => \Q_reg[63]_0\
    );
\Q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[43]_1\(1),
      Q => \^q_reg[43]_1\(2),
      R => \Q_reg[63]_0\
    );
\Q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[43]_1\(2),
      Q => \^q_reg[43]_1\(3),
      R => \Q_reg[63]_0\
    );
\Q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[43]_1\(3),
      Q => \^q_reg[47]_1\(0),
      R => \Q_reg[63]_0\
    );
\Q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[47]_1\(0),
      Q => \^q_reg[47]_1\(1),
      R => \Q_reg[63]_0\
    );
\Q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[47]_1\(1),
      Q => \^q_reg[47]_1\(2),
      R => \Q_reg[63]_0\
    );
\Q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[47]_1\(2),
      Q => \^q_reg[47]_1\(3),
      R => \Q_reg[63]_0\
    );
\Q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[47]_1\(3),
      Q => \^q_reg[51]_1\(0),
      R => \Q_reg[63]_0\
    );
\Q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[51]_1\(0),
      Q => \^q_reg[51]_1\(1),
      R => \Q_reg[63]_0\
    );
\Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(4),
      Q => \^q\(4),
      R => '0'
    );
\Q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[51]_1\(1),
      Q => \^q_reg[51]_1\(2),
      R => \Q_reg[63]_0\
    );
\Q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[51]_1\(2),
      Q => \^q_reg[51]_1\(3),
      R => \Q_reg[63]_0\
    );
\Q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[51]_1\(3),
      Q => \^q_reg[55]_1\(0),
      R => \Q_reg[63]_0\
    );
\Q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[55]_1\(0),
      Q => \^q_reg[55]_1\(1),
      R => \Q_reg[63]_0\
    );
\Q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[55]_1\(1),
      Q => \^q_reg[55]_1\(2),
      R => \Q_reg[63]_0\
    );
\Q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[55]_1\(2),
      Q => \^q_reg[55]_1\(3),
      R => \Q_reg[63]_0\
    );
\Q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[55]_1\(3),
      Q => \^q_reg[59]_1\(0),
      R => \Q_reg[63]_0\
    );
\Q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[59]_1\(0),
      Q => \^q_reg[59]_1\(1),
      R => \Q_reg[63]_0\
    );
\Q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[59]_1\(1),
      Q => \^q_reg[59]_1\(2),
      R => \Q_reg[63]_0\
    );
\Q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[59]_1\(2),
      Q => \^q_reg[59]_1\(3),
      R => \Q_reg[63]_0\
    );
\Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(5),
      Q => \^q\(5),
      R => '0'
    );
\Q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[59]_1\(3),
      Q => \^q_reg[62]_1\(0),
      R => \Q_reg[63]_0\
    );
\Q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[62]_1\(0),
      Q => \^q_reg[62]_1\(1),
      R => \Q_reg[63]_0\
    );
\Q_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[62]_1\(1),
      Q => \^q_reg[62]_1\(2),
      R => \Q_reg[63]_0\
    );
\Q_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q_reg[62]_1\(2),
      Q => mpl_out(0),
      R => \Q_reg[63]_0\
    );
\Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(6),
      Q => \^q\(6),
      R => '0'
    );
\Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(7),
      Q => \^q\(7),
      R => '0'
    );
\Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(8),
      Q => \^q\(8),
      R => '0'
    );
\Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D_0(9),
      Q => \^q\(9),
      R => '0'
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => MPL_rslt_64_0(7),
      O => \Q_reg[7]_0\(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => MPL_rslt_64_0(6),
      O => \Q_reg[7]_0\(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => MPL_rslt_64_0(5),
      O => \Q_reg[7]_0\(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => MPL_rslt_64_0(4),
      O => \Q_reg[7]_0\(0)
    );
\plusOp_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[47]_1\(3),
      I1 => MPL_rslt_64_0(47),
      O => \Q_reg[47]_0\(3)
    );
\plusOp_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[47]_1\(2),
      I1 => MPL_rslt_64_0(46),
      O => \Q_reg[47]_0\(2)
    );
\plusOp_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[47]_1\(1),
      I1 => MPL_rslt_64_0(45),
      O => \Q_reg[47]_0\(1)
    );
\plusOp_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[47]_1\(0),
      I1 => MPL_rslt_64_0(44),
      O => \Q_reg[47]_0\(0)
    );
\plusOp_carry__11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[51]_1\(3),
      I1 => MPL_rslt_64_0(51),
      O => \Q_reg[51]_0\(3)
    );
\plusOp_carry__11_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[51]_1\(2),
      I1 => MPL_rslt_64_0(50),
      O => \Q_reg[51]_0\(2)
    );
\plusOp_carry__11_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[51]_1\(1),
      I1 => MPL_rslt_64_0(49),
      O => \Q_reg[51]_0\(1)
    );
\plusOp_carry__11_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[51]_1\(0),
      I1 => MPL_rslt_64_0(48),
      O => \Q_reg[51]_0\(0)
    );
\plusOp_carry__12_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[55]_1\(3),
      I1 => MPL_rslt_64_0(55),
      O => \Q_reg[55]_0\(3)
    );
\plusOp_carry__12_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[55]_1\(2),
      I1 => MPL_rslt_64_0(54),
      O => \Q_reg[55]_0\(2)
    );
\plusOp_carry__12_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[55]_1\(1),
      I1 => MPL_rslt_64_0(53),
      O => \Q_reg[55]_0\(1)
    );
\plusOp_carry__12_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[55]_1\(0),
      I1 => MPL_rslt_64_0(52),
      O => \Q_reg[55]_0\(0)
    );
\plusOp_carry__13_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[59]_1\(3),
      I1 => MPL_rslt_64_0(59),
      O => \Q_reg[59]_0\(3)
    );
\plusOp_carry__13_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[59]_1\(2),
      I1 => MPL_rslt_64_0(58),
      O => \Q_reg[59]_0\(2)
    );
\plusOp_carry__13_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[59]_1\(1),
      I1 => MPL_rslt_64_0(57),
      O => \Q_reg[59]_0\(1)
    );
\plusOp_carry__13_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[59]_1\(0),
      I1 => MPL_rslt_64_0(56),
      O => \Q_reg[59]_0\(0)
    );
\plusOp_carry__14_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[62]_1\(2),
      I1 => MPL_rslt_64_0(62),
      O => \Q_reg[62]_0\(2)
    );
\plusOp_carry__14_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[62]_1\(1),
      I1 => MPL_rslt_64_0(61),
      O => \Q_reg[62]_0\(1)
    );
\plusOp_carry__14_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[62]_1\(0),
      I1 => MPL_rslt_64_0(60),
      O => \Q_reg[62]_0\(0)
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => MPL_rslt_64_0(11),
      O => \Q_reg[11]_0\(3)
    );
\plusOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => MPL_rslt_64_0(10),
      O => \Q_reg[11]_0\(2)
    );
\plusOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => MPL_rslt_64_0(9),
      O => \Q_reg[11]_0\(1)
    );
\plusOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => MPL_rslt_64_0(8),
      O => \Q_reg[11]_0\(0)
    );
\plusOp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(15),
      I1 => MPL_rslt_64_0(15),
      O => \Q_reg[15]_0\(3)
    );
\plusOp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => MPL_rslt_64_0(14),
      O => \Q_reg[15]_0\(2)
    );
\plusOp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => MPL_rslt_64_0(13),
      O => \Q_reg[15]_0\(1)
    );
\plusOp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => MPL_rslt_64_0(12),
      O => \Q_reg[15]_0\(0)
    );
\plusOp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(19),
      I1 => MPL_rslt_64_0(19),
      O => \Q_reg[19]_0\(3)
    );
\plusOp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(18),
      I1 => MPL_rslt_64_0(18),
      O => \Q_reg[19]_0\(2)
    );
\plusOp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(17),
      I1 => MPL_rslt_64_0(17),
      O => \Q_reg[19]_0\(1)
    );
\plusOp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(16),
      I1 => MPL_rslt_64_0(16),
      O => \Q_reg[19]_0\(0)
    );
\plusOp_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(23),
      I1 => MPL_rslt_64_0(23),
      O => \Q_reg[23]_0\(3)
    );
\plusOp_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(22),
      I1 => MPL_rslt_64_0(22),
      O => \Q_reg[23]_0\(2)
    );
\plusOp_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(21),
      I1 => MPL_rslt_64_0(21),
      O => \Q_reg[23]_0\(1)
    );
\plusOp_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(20),
      I1 => MPL_rslt_64_0(20),
      O => \Q_reg[23]_0\(0)
    );
\plusOp_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(27),
      I1 => MPL_rslt_64_0(27),
      O => \Q_reg[27]_0\(3)
    );
\plusOp_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(26),
      I1 => MPL_rslt_64_0(26),
      O => \Q_reg[27]_0\(2)
    );
\plusOp_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(25),
      I1 => MPL_rslt_64_0(25),
      O => \Q_reg[27]_0\(1)
    );
\plusOp_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(24),
      I1 => MPL_rslt_64_0(24),
      O => \Q_reg[27]_0\(0)
    );
\plusOp_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(31),
      I1 => MPL_rslt_64_0(31),
      O => \Q_reg[31]_0\(3)
    );
\plusOp_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(30),
      I1 => MPL_rslt_64_0(30),
      O => \Q_reg[31]_0\(2)
    );
\plusOp_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(29),
      I1 => MPL_rslt_64_0(29),
      O => \Q_reg[31]_0\(1)
    );
\plusOp_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(28),
      I1 => MPL_rslt_64_0(28),
      O => \Q_reg[31]_0\(0)
    );
\plusOp_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => MPL_rslt_64_0(35),
      O => \Q_reg[35]_0\(3)
    );
\plusOp_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(2),
      I1 => MPL_rslt_64_0(34),
      O => \Q_reg[35]_0\(2)
    );
\plusOp_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => MPL_rslt_64_0(33),
      O => \Q_reg[35]_0\(1)
    );
\plusOp_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => MPL_rslt_64_0(32),
      O => \Q_reg[35]_0\(0)
    );
\plusOp_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[39]_1\(3),
      I1 => MPL_rslt_64_0(39),
      O => \Q_reg[39]_0\(3)
    );
\plusOp_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[39]_1\(2),
      I1 => MPL_rslt_64_0(38),
      O => \Q_reg[39]_0\(2)
    );
\plusOp_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[39]_1\(1),
      I1 => MPL_rslt_64_0(37),
      O => \Q_reg[39]_0\(1)
    );
\plusOp_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[39]_1\(0),
      I1 => MPL_rslt_64_0(36),
      O => \Q_reg[39]_0\(0)
    );
\plusOp_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[43]_1\(3),
      I1 => MPL_rslt_64_0(43),
      O => \Q_reg[43]_0\(3)
    );
\plusOp_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[43]_1\(2),
      I1 => MPL_rslt_64_0(42),
      O => \Q_reg[43]_0\(2)
    );
\plusOp_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[43]_1\(1),
      I1 => MPL_rslt_64_0(41),
      O => \Q_reg[43]_0\(1)
    );
\plusOp_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[43]_1\(0),
      I1 => MPL_rslt_64_0(40),
      O => \Q_reg[43]_0\(0)
    );
plusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => MPL_rslt_64_0(3),
      O => S(3)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => MPL_rslt_64_0(2),
      O => S(2)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => MPL_rslt_64_0(1),
      O => S(1)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => MPL_rslt_64_0(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized2_34\ is
  port (
    \Q_reg[63]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MPL_rslt_64_0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    mpl_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    prd_en : in STD_LOGIC;
    prd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized2_34\ : entity is "reg";
end \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized2_34\;

architecture STRUCTURE of \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized2_34\ is
  signal \^mpl_rslt_64_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  MPL_rslt_64_0(63 downto 0) <= \^mpl_rslt_64_0\(63 downto 0);
\Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(0),
      Q => \^mpl_rslt_64_0\(0),
      R => '0'
    );
\Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(10),
      Q => \^mpl_rslt_64_0\(10),
      R => '0'
    );
\Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(11),
      Q => \^mpl_rslt_64_0\(11),
      R => '0'
    );
\Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(12),
      Q => \^mpl_rslt_64_0\(12),
      R => '0'
    );
\Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(13),
      Q => \^mpl_rslt_64_0\(13),
      R => '0'
    );
\Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(14),
      Q => \^mpl_rslt_64_0\(14),
      R => '0'
    );
\Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(15),
      Q => \^mpl_rslt_64_0\(15),
      R => '0'
    );
\Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(16),
      Q => \^mpl_rslt_64_0\(16),
      R => '0'
    );
\Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(17),
      Q => \^mpl_rslt_64_0\(17),
      R => '0'
    );
\Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(18),
      Q => \^mpl_rslt_64_0\(18),
      R => '0'
    );
\Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(19),
      Q => \^mpl_rslt_64_0\(19),
      R => '0'
    );
\Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(1),
      Q => \^mpl_rslt_64_0\(1),
      R => '0'
    );
\Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(20),
      Q => \^mpl_rslt_64_0\(20),
      R => '0'
    );
\Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(21),
      Q => \^mpl_rslt_64_0\(21),
      R => '0'
    );
\Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(22),
      Q => \^mpl_rslt_64_0\(22),
      R => '0'
    );
\Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(23),
      Q => \^mpl_rslt_64_0\(23),
      R => '0'
    );
\Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(24),
      Q => \^mpl_rslt_64_0\(24),
      R => '0'
    );
\Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(25),
      Q => \^mpl_rslt_64_0\(25),
      R => '0'
    );
\Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(26),
      Q => \^mpl_rslt_64_0\(26),
      R => '0'
    );
\Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(27),
      Q => \^mpl_rslt_64_0\(27),
      R => '0'
    );
\Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(28),
      Q => \^mpl_rslt_64_0\(28),
      R => '0'
    );
\Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(29),
      Q => \^mpl_rslt_64_0\(29),
      R => '0'
    );
\Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(2),
      Q => \^mpl_rslt_64_0\(2),
      R => '0'
    );
\Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(30),
      Q => \^mpl_rslt_64_0\(30),
      R => '0'
    );
\Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(31),
      Q => \^mpl_rslt_64_0\(31),
      R => '0'
    );
\Q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(32),
      Q => \^mpl_rslt_64_0\(32),
      R => '0'
    );
\Q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(33),
      Q => \^mpl_rslt_64_0\(33),
      R => '0'
    );
\Q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(34),
      Q => \^mpl_rslt_64_0\(34),
      R => '0'
    );
\Q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(35),
      Q => \^mpl_rslt_64_0\(35),
      R => '0'
    );
\Q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(36),
      Q => \^mpl_rslt_64_0\(36),
      R => '0'
    );
\Q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(37),
      Q => \^mpl_rslt_64_0\(37),
      R => '0'
    );
\Q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(38),
      Q => \^mpl_rslt_64_0\(38),
      R => '0'
    );
\Q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(39),
      Q => \^mpl_rslt_64_0\(39),
      R => '0'
    );
\Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(3),
      Q => \^mpl_rslt_64_0\(3),
      R => '0'
    );
\Q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(40),
      Q => \^mpl_rslt_64_0\(40),
      R => '0'
    );
\Q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(41),
      Q => \^mpl_rslt_64_0\(41),
      R => '0'
    );
\Q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(42),
      Q => \^mpl_rslt_64_0\(42),
      R => '0'
    );
\Q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(43),
      Q => \^mpl_rslt_64_0\(43),
      R => '0'
    );
\Q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(44),
      Q => \^mpl_rslt_64_0\(44),
      R => '0'
    );
\Q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(45),
      Q => \^mpl_rslt_64_0\(45),
      R => '0'
    );
\Q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(46),
      Q => \^mpl_rslt_64_0\(46),
      R => '0'
    );
\Q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(47),
      Q => \^mpl_rslt_64_0\(47),
      R => '0'
    );
\Q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(48),
      Q => \^mpl_rslt_64_0\(48),
      R => '0'
    );
\Q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(49),
      Q => \^mpl_rslt_64_0\(49),
      R => '0'
    );
\Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(4),
      Q => \^mpl_rslt_64_0\(4),
      R => '0'
    );
\Q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(50),
      Q => \^mpl_rslt_64_0\(50),
      R => '0'
    );
\Q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(51),
      Q => \^mpl_rslt_64_0\(51),
      R => '0'
    );
\Q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(52),
      Q => \^mpl_rslt_64_0\(52),
      R => '0'
    );
\Q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(53),
      Q => \^mpl_rslt_64_0\(53),
      R => '0'
    );
\Q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(54),
      Q => \^mpl_rslt_64_0\(54),
      R => '0'
    );
\Q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(55),
      Q => \^mpl_rslt_64_0\(55),
      R => '0'
    );
\Q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(56),
      Q => \^mpl_rslt_64_0\(56),
      R => '0'
    );
\Q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(57),
      Q => \^mpl_rslt_64_0\(57),
      R => '0'
    );
\Q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(58),
      Q => \^mpl_rslt_64_0\(58),
      R => '0'
    );
\Q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(59),
      Q => \^mpl_rslt_64_0\(59),
      R => '0'
    );
\Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(5),
      Q => \^mpl_rslt_64_0\(5),
      R => '0'
    );
\Q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(60),
      Q => \^mpl_rslt_64_0\(60),
      R => '0'
    );
\Q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(61),
      Q => \^mpl_rslt_64_0\(61),
      R => '0'
    );
\Q_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(62),
      Q => \^mpl_rslt_64_0\(62),
      R => '0'
    );
\Q_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(63),
      Q => \^mpl_rslt_64_0\(63),
      R => '0'
    );
\Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(6),
      Q => \^mpl_rslt_64_0\(6),
      R => '0'
    );
\Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(7),
      Q => \^mpl_rslt_64_0\(7),
      R => '0'
    );
\Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(8),
      Q => \^mpl_rslt_64_0\(8),
      R => '0'
    );
\Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => prd_en,
      D => prd_in(9),
      Q => \^mpl_rslt_64_0\(9),
      R => '0'
    );
\plusOp_carry__14_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mpl_rslt_64_0\(63),
      I1 => mpl_out(0),
      O => \Q_reg[63]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized3\ is
  port (
    \Q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[15]_0\ : in STD_LOGIC;
    \Q_reg[15]_1\ : in STD_LOGIC;
    \Q_reg[16]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[30]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Q_reg[2]_0\ : in STD_LOGIC;
    \Q_reg[3]_0\ : in STD_LOGIC;
    \Q_reg[4]_0\ : in STD_LOGIC;
    \Q_reg[5]_0\ : in STD_LOGIC;
    \Q_reg[6]_0\ : in STD_LOGIC;
    \Q_reg[7]_0\ : in STD_LOGIC;
    \Q_reg[8]_0\ : in STD_LOGIC;
    \Q_reg[9]_0\ : in STD_LOGIC;
    \Q_reg[10]_0\ : in STD_LOGIC;
    \Q_reg[11]_0\ : in STD_LOGIC;
    \Q_reg[12]_0\ : in STD_LOGIC;
    \Q_reg[13]_0\ : in STD_LOGIC;
    \Q_reg[14]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized3\ : entity is "reg";
end \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized3\;

architecture STRUCTURE of \CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized3\ is
  signal \Q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Q[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \Q[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \Q_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q[10]_i_1__2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Q[11]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Q[12]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Q[13]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Q[14]_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Q[15]_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Q[16]_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Q[2]_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Q[3]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Q[4]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Q[5]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Q[6]_i_1__2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Q[7]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Q[9]_i_1__2\ : label is "soft_lutpair110";
begin
\Q[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88B8888888B8"
    )
        port map (
      I0 => \Q_reg_n_0_[1]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[30]_0\(0),
      I3 => \Q_reg[17]_0\(0),
      I4 => \Q_reg[17]_0\(1),
      I5 => Q(0),
      O => \Q[0]_i_1__1_n_0\
    );
\Q[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[11]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[10]_0\,
      O => \Q[10]_i_1__2_n_0\
    );
\Q[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[12]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[11]_0\,
      O => \Q[11]_i_1__2_n_0\
    );
\Q[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[13]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[12]_0\,
      O => \Q[12]_i_1__2_n_0\
    );
\Q[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[14]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[13]_0\,
      O => \Q[13]_i_1__0_n_0\
    );
\Q[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[15]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[14]_0\,
      O => \Q[14]_i_1__2_n_0\
    );
\Q[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[16]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[15]_1\,
      O => \Q[15]_i_1__2_n_0\
    );
\Q[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[17]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[16]_0\,
      O => \Q[16]_i_1__2_n_0\
    );
\Q[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[18]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(2),
      O => \Q[17]_i_1__2_n_0\
    );
\Q[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[19]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(3),
      O => \Q[18]_i_1__2_n_0\
    );
\Q[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[20]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(4),
      O => \Q[19]_i_1__2_n_0\
    );
\Q[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88B8888888B8"
    )
        port map (
      I0 => \Q_reg_n_0_[2]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[30]_0\(1),
      I3 => \Q_reg[17]_0\(0),
      I4 => \Q_reg[17]_0\(1),
      I5 => Q(1),
      O => \Q[1]_i_1__2_n_0\
    );
\Q[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[21]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(5),
      O => \Q[20]_i_1__2_n_0\
    );
\Q[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[22]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(6),
      O => \Q[21]_i_1__2_n_0\
    );
\Q[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[23]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(7),
      O => \Q[22]_i_1__2_n_0\
    );
\Q[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[24]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(8),
      O => \Q[23]_i_1__2_n_0\
    );
\Q[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[25]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(9),
      O => \Q[24]_i_1__2_n_0\
    );
\Q[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[26]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(10),
      O => \Q[25]_i_1__2_n_0\
    );
\Q[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[27]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(11),
      O => \Q[26]_i_1__2_n_0\
    );
\Q[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[28]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(12),
      O => \Q[27]_i_1__2_n_0\
    );
\Q[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[29]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(13),
      O => \Q[28]_i_1__2_n_0\
    );
\Q[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[30]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(14),
      O => \Q[29]_i_1__2_n_0\
    );
\Q[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[3]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[2]_0\,
      O => \Q[2]_i_1__2_n_0\
    );
\Q[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => \Q_reg_n_0_[31]\,
      I1 => \Q_reg[15]_0\,
      I2 => Q(2),
      I3 => \Q_reg[17]_0\(1),
      I4 => \Q_reg[17]_0\(0),
      I5 => \Q_reg[30]_0\(15),
      O => \Q[30]_i_1__2_n_0\
    );
\Q[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[4]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[3]_0\,
      O => \Q[3]_i_1__2_n_0\
    );
\Q[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[5]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[4]_0\,
      O => \Q[4]_i_1__2_n_0\
    );
\Q[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[6]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[5]_0\,
      O => \Q[5]_i_1__2_n_0\
    );
\Q[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[7]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[6]_0\,
      O => \Q[6]_i_1__2_n_0\
    );
\Q[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[8]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[7]_0\,
      O => \Q[7]_i_1__2_n_0\
    );
\Q[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[9]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[8]_0\,
      O => \Q[8]_i_1__2_n_0\
    );
\Q[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Q_reg_n_0_[10]\,
      I1 => \Q_reg[15]_0\,
      I2 => \Q_reg[9]_0\,
      O => \Q[9]_i_1__2_n_0\
    );
\Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[0]_i_1__1_n_0\,
      Q => \Q_reg[0]_0\(0),
      R => '0'
    );
\Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[10]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[10]\,
      R => '0'
    );
\Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[11]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[11]\,
      R => '0'
    );
\Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[12]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[12]\,
      R => '0'
    );
\Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[13]_i_1__0_n_0\,
      Q => \Q_reg_n_0_[13]\,
      R => '0'
    );
\Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[14]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[14]\,
      R => '0'
    );
\Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[15]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[15]\,
      R => '0'
    );
\Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[16]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[16]\,
      R => '0'
    );
\Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[17]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[17]\,
      R => '0'
    );
\Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[18]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[18]\,
      R => '0'
    );
\Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[19]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[19]\,
      R => '0'
    );
\Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[1]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[1]\,
      R => '0'
    );
\Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[20]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[20]\,
      R => '0'
    );
\Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[21]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[21]\,
      R => '0'
    );
\Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[22]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[22]\,
      R => '0'
    );
\Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[23]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[23]\,
      R => '0'
    );
\Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[24]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[24]\,
      R => '0'
    );
\Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[25]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[25]\,
      R => '0'
    );
\Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[26]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[26]\,
      R => '0'
    );
\Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[27]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[27]\,
      R => '0'
    );
\Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[28]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[28]\,
      R => '0'
    );
\Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[29]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[29]\,
      R => '0'
    );
\Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[2]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[2]\,
      R => '0'
    );
\Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[30]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[30]\,
      R => '0'
    );
\Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \Q_reg_n_0_[31]\,
      R => '0'
    );
\Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[3]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[3]\,
      R => '0'
    );
\Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[4]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[4]\,
      R => '0'
    );
\Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[5]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[5]\,
      R => '0'
    );
\Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[6]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[6]\,
      R => '0'
    );
\Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[7]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[7]\,
      R => '0'
    );
\Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[8]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[8]\,
      R => '0'
    );
\Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Q[9]_i_1__2_n_0\,
      Q => \Q_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_ALU is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[27]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srcA_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \Q_reg[4]_i_6\ : in STD_LOGIC;
    ALUOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[4]_i_6_0\ : in STD_LOGIC;
    \Q_reg[11]_i_5\ : in STD_LOGIC;
    \Q_reg[11]_i_5_0\ : in STD_LOGIC;
    \Q_reg[14]_i_8\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg[31]_i_5\ : in STD_LOGIC;
    \Q_reg[31]_i_5_0\ : in STD_LOGIC;
    \Q_reg[31]_i_5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_ALU : entity is "ALU";
end CPU_TL_CPU_mips_wrapper_0_0_ALU;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_ALU is
begin
AU: entity work.CPU_TL_CPU_mips_wrapper_0_0_Arith_Unit
     port map (
      ALUOp(0) => ALUOp(0),
      Q(8 downto 0) => Q(8 downto 0),
      \Q_reg[11]\(1 downto 0) => \Q_reg[11]\(1 downto 0),
      \Q_reg[11]_i_5\ => \Q_reg[11]_i_5\,
      \Q_reg[11]_i_5_0\ => \Q_reg[11]_i_5_0\,
      \Q_reg[14]\(0) => \Q_reg[14]\(0),
      \Q_reg[14]_i_8\ => \Q_reg[14]_i_8\,
      \Q_reg[19]\(1 downto 0) => \Q_reg[19]\(1 downto 0),
      \Q_reg[23]\(2 downto 0) => \Q_reg[23]\(2 downto 0),
      \Q_reg[27]\(2 downto 0) => \Q_reg[27]\(2 downto 0),
      \Q_reg[28]\(0) => \Q_reg[28]\(0),
      \Q_reg[31]_i_5\ => \Q_reg[31]_i_5\,
      \Q_reg[31]_i_5_0\ => \Q_reg[31]_i_5_0\,
      \Q_reg[31]_i_5_1\ => \Q_reg[31]_i_5_1\,
      \Q_reg[4]_i_6\ => \Q_reg[4]_i_6\,
      \Q_reg[4]_i_6_0\ => \Q_reg[4]_i_6_0\,
      S(1 downto 0) => S(1 downto 0),
      srcA_0(13 downto 0) => srcA_0(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_MPL_reg_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_MPL_reg_0 : entity is "CPU_mips_MPL_reg_0";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_MPL_reg_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_MPL_reg_0 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_36
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_instr_reg_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 28 downto 0 );
    mem2reg : in STD_LOGIC;
    \Q_reg[0]\ : in STD_LOGIC;
    \Q_reg[1]\ : in STD_LOGIC;
    \Q_reg[2]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    memoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_instr_reg_0 : entity is "CPU_mips_instr_reg_0";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_instr_reg_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_instr_reg_0 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_35
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      Q(28 downto 0) => Q(28 downto 0),
      \Q_reg[0]_0\ => \Q_reg[0]\,
      \Q_reg[1]_0\ => \Q_reg[1]\,
      \Q_reg[2]_0\ => \Q_reg[2]\,
      clk => clk,
      mem2reg => mem2reg,
      memoryDataIn(31 downto 0) => memoryDataIn(31 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_memdata_reg1_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_memdata_reg1_0 : entity is "CPU_mips_memdata_reg1_0";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_memdata_reg1_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_memdata_reg1_0 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_38
     port map (
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      \Q_reg[31]_0\(31 downto 0) => \Q_reg[31]\(31 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_memdata_reg_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[19]\ : out STD_LOGIC;
    memoryAddress : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[31]\ : out STD_LOGIC;
    \Q_reg[8]\ : out STD_LOGIC;
    \Q_reg[7]\ : out STD_LOGIC;
    \Q_reg[19]_0\ : out STD_LOGIC;
    \Q_reg[19]_1\ : out STD_LOGIC;
    \Q_reg[2]\ : out STD_LOGIC;
    \Q_reg[1]\ : out STD_LOGIC;
    instr_OR_data : in STD_LOGIC;
    \memoryAddress[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    memoryAddress_0_sp_1 : in STD_LOGIC;
    \memoryAddress[0]_0\ : in STD_LOGIC;
    \memoryAddress[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    memoryAddress_1_sp_1 : in STD_LOGIC;
    \memoryAddress[2]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_memdata_reg_0 : entity is "CPU_mips_memdata_reg_0";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_memdata_reg_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_memdata_reg_0 is
  signal memoryAddress_0_sn_1 : STD_LOGIC;
  signal memoryAddress_1_sn_1 : STD_LOGIC;
begin
  memoryAddress_0_sn_1 <= memoryAddress_0_sp_1;
  memoryAddress_1_sn_1 <= memoryAddress_1_sp_1;
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_39
     port map (
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      \Q_reg[19]_0\ => \Q_reg[19]\,
      \Q_reg[19]_1\ => \Q_reg[19]_0\,
      \Q_reg[19]_2\ => \Q_reg[19]_1\,
      \Q_reg[1]_0\ => \Q_reg[1]\,
      \Q_reg[2]_0\ => \Q_reg[2]\,
      \Q_reg[31]_0\ => \Q_reg[31]\,
      \Q_reg[31]_1\(31 downto 0) => \Q_reg[31]_0\(31 downto 0),
      \Q_reg[7]_0\ => \Q_reg[7]\,
      \Q_reg[8]_0\ => \Q_reg[8]\,
      clk => clk,
      instr_OR_data => instr_OR_data,
      memoryAddress(2 downto 0) => memoryAddress(2 downto 0),
      \memoryAddress[0]_0\ => \memoryAddress[0]_0\,
      \memoryAddress[2]\(2 downto 0) => \memoryAddress[2]\(2 downto 0),
      \memoryAddress[2]_0\(1 downto 0) => \memoryAddress[2]_0\(1 downto 0),
      \memoryAddress[2]_1\ => \memoryAddress[2]_1\,
      memoryAddress_0_sp_1 => memoryAddress_0_sn_1,
      memoryAddress_1_sp_1 => memoryAddress_1_sn_1,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_mips_controller_0_0 is
  port (
    memoryWrite : out STD_LOGIC;
    memoryRead : out STD_LOGIC;
    bank_write : out STD_LOGIC;
    mips_controller_0_mplrst : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    IR_write : out STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    instr_OR_data : out STD_LOGIC;
    mem2reg : out STD_LOGIC;
    RegDst : out STD_LOGIC;
    \Q_reg[0]\ : out STD_LOGIC;
    \Q_reg[6]\ : out STD_LOGIC;
    ALUOp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[1]\ : out STD_LOGIC;
    \Q_reg[7]\ : out STD_LOGIC;
    \Q_reg[4]\ : out STD_LOGIC;
    \Q_reg[9]\ : out STD_LOGIC;
    \Q_reg[7]_0\ : out STD_LOGIC;
    \Q_reg[13]\ : out STD_LOGIC;
    \Q_reg[13]_0\ : out STD_LOGIC;
    \Q_reg[18]\ : out STD_LOGIC;
    \ALUsrcB_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[7]\ : out STD_LOGIC;
    \Q_reg[20]\ : out STD_LOGIC;
    \Q_reg[24]\ : out STD_LOGIC;
    \Q_reg[29]\ : out STD_LOGIC;
    \Q_reg[30]\ : out STD_LOGIC;
    \Q_reg[15]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[21]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[8]\ : out STD_LOGIC;
    \Q_reg[29]_0\ : out STD_LOGIC;
    \Q_reg[28]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]_1\ : out STD_LOGIC;
    \Q_reg[8]_0\ : out STD_LOGIC;
    \counter_reg[0]\ : out STD_LOGIC;
    RBwr_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \Q_reg[8]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    \Q_reg[29]_1\ : out STD_LOGIC;
    \Q_reg[6]_0\ : out STD_LOGIC;
    \Q_reg[28]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \Q_reg[8]_2\ : out STD_LOGIC;
    R_AU : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[6]_1\ : out STD_LOGIC;
    \Q_reg[9]_0\ : out STD_LOGIC;
    \Q_reg[1]_0\ : out STD_LOGIC;
    \Q_reg[15]_0\ : out STD_LOGIC;
    \Q_reg[8]_3\ : out STD_LOGIC;
    \Q_reg[8]_4\ : out STD_LOGIC;
    \Q_reg[0]_0\ : out STD_LOGIC;
    \Q_reg[9]_1\ : out STD_LOGIC;
    \Q_reg[7]_1\ : out STD_LOGIC;
    \Q_reg[8]_5\ : out STD_LOGIC;
    \MPL_ALU_reg[1]\ : out STD_LOGIC;
    \Q_reg[9]_2\ : out STD_LOGIC;
    \Q_reg[8]_6\ : out STD_LOGIC;
    \Q_reg[8]_7\ : out STD_LOGIC;
    \Q_reg[0]_1\ : out STD_LOGIC;
    \Q_reg[8]_8\ : out STD_LOGIC;
    \Q_reg[6]_2\ : out STD_LOGIC;
    \Q_reg[9]_3\ : out STD_LOGIC;
    \Q_reg[8]_9\ : out STD_LOGIC;
    \Q_reg[7]_2\ : out STD_LOGIC;
    \Q_reg[8]_10\ : out STD_LOGIC;
    \Q_reg[8]_11\ : out STD_LOGIC;
    \Q_reg[8]_12\ : out STD_LOGIC;
    \Q_reg[8]_13\ : out STD_LOGIC;
    \Q_reg[10]\ : out STD_LOGIC;
    \Q_reg[8]_14\ : out STD_LOGIC;
    \Q_reg[8]_15\ : out STD_LOGIC;
    \Q_reg[10]_0\ : out STD_LOGIC;
    \Q_reg[11]\ : out STD_LOGIC;
    \Q_reg[6]_3\ : out STD_LOGIC;
    \Q_reg[14]\ : out STD_LOGIC;
    \Q_reg[8]_16\ : out STD_LOGIC;
    \Q_reg[8]_17\ : out STD_LOGIC;
    \Q_reg[8]_18\ : out STD_LOGIC;
    \Q_reg[8]_19\ : out STD_LOGIC;
    \Q_reg[8]_20\ : out STD_LOGIC;
    \Q_reg[8]_21\ : out STD_LOGIC;
    \Q_reg[8]_22\ : out STD_LOGIC;
    \Q_reg[15]_1\ : out STD_LOGIC;
    \Q_reg[15]_2\ : out STD_LOGIC;
    \Q_reg[9]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[22]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[22]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[20]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[17]\ : out STD_LOGIC;
    \Q_reg[20]_0\ : out STD_LOGIC;
    \Q_reg[22]\ : out STD_LOGIC;
    \Q_reg[24]_0\ : out STD_LOGIC;
    \Q_reg[0]_2\ : out STD_LOGIC;
    \Q_reg[1]_1\ : out STD_LOGIC;
    \Q_reg[2]\ : out STD_LOGIC;
    memoryAddress : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \Q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[27]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[23]\ : in STD_LOGIC;
    \Q_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[19]_i_6\ : in STD_LOGIC;
    shft : in STD_LOGIC;
    \Q_reg[17]_0\ : in STD_LOGIC;
    \Q_reg[17]_1\ : in STD_LOGIC;
    \Q_reg[10]_1\ : in STD_LOGIC;
    \Q_reg[25]\ : in STD_LOGIC;
    \Q_reg[5]\ : in STD_LOGIC;
    \Q_reg[5]_0\ : in STD_LOGIC;
    \Q_reg[5]_1\ : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC;
    \Q_reg[18]_0\ : in STD_LOGIC;
    \Q_reg[2]_0\ : in STD_LOGIC;
    \Q_reg[2]_1\ : in STD_LOGIC;
    \Q_reg[7]_3\ : in STD_LOGIC;
    \Q_reg[2]_2\ : in STD_LOGIC;
    \Q_reg[10]_2\ : in STD_LOGIC;
    \Q_reg[26]\ : in STD_LOGIC;
    \Q_reg[26]_0\ : in STD_LOGIC;
    \Q_reg[22]_0\ : in STD_LOGIC;
    \Q_reg[22]_1\ : in STD_LOGIC;
    \Q_reg[6]_4\ : in STD_LOGIC;
    \Q_reg[14]_0\ : in STD_LOGIC;
    \Q_reg[14]_1\ : in STD_LOGIC;
    \memoryAddress[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[25]_0\ : in STD_LOGIC;
    \Q_reg[27]_0\ : in STD_LOGIC;
    \Q_reg[30]_0\ : in STD_LOGIC;
    \Q_reg[0]_3\ : in STD_LOGIC;
    \Q_reg[0]_4\ : in STD_LOGIC;
    \Q_reg[11]_0\ : in STD_LOGIC;
    \Q_reg[31]_2\ : in STD_LOGIC;
    \Q_reg[16]\ : in STD_LOGIC;
    \Q_reg[8]_23\ : in STD_LOGIC;
    \Q_reg[8]_24\ : in STD_LOGIC;
    \Q_reg[24]_1\ : in STD_LOGIC;
    \Q_reg[24]_2\ : in STD_LOGIC;
    \Q_reg[12]\ : in STD_LOGIC;
    \Q_reg[12]_0\ : in STD_LOGIC;
    \Q_reg[28]_1\ : in STD_LOGIC;
    \Q[0]_i_2\ : in STD_LOGIC;
    \Q[0]_i_5\ : in STD_LOGIC;
    \Q_reg[1]_2\ : in STD_LOGIC;
    \Q_reg[1]_3\ : in STD_LOGIC;
    \Q_reg[17]_2\ : in STD_LOGIC;
    \Q_reg[17]_3\ : in STD_LOGIC;
    \Q_reg[9]_5\ : in STD_LOGIC;
    \Q_reg[9]_6\ : in STD_LOGIC;
    \Q_reg[9]_7\ : in STD_LOGIC;
    \Q_reg[25]_1\ : in STD_LOGIC;
    \Q_reg[5]_2\ : in STD_LOGIC;
    \Q_reg[21]\ : in STD_LOGIC;
    \Q_reg[5]_3\ : in STD_LOGIC;
    \Q_reg[13]_1\ : in STD_LOGIC;
    \Q_reg[29]_2\ : in STD_LOGIC;
    \Q_reg[3]\ : in STD_LOGIC;
    \Q_reg[3]_0\ : in STD_LOGIC;
    \Q_reg[19]\ : in STD_LOGIC;
    \Q_reg[11]_1\ : in STD_LOGIC;
    \Q_reg[27]_1\ : in STD_LOGIC;
    \Q_reg[15]_3\ : in STD_LOGIC;
    \Q_reg[31]_3\ : in STD_LOGIC;
    \Q_reg[7]_4\ : in STD_LOGIC;
    \Q_reg[23]_0\ : in STD_LOGIC;
    \Q_reg[31]_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC;
    \Q_reg[31]_5\ : in STD_LOGIC;
    \Q_reg[0]_5\ : in STD_LOGIC;
    \Q_reg[0]_6\ : in STD_LOGIC;
    \Q_reg[0]_7\ : in STD_LOGIC;
    \Q_reg[0]_8\ : in STD_LOGIC;
    \FSM_onehot_state_reg[16]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[5]_0\ : in STD_LOGIC;
    \Q_reg[31]_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_8\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[31]_9\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \Q_reg[4]_0\ : in STD_LOGIC;
    \Q_reg[5]_4\ : in STD_LOGIC;
    \Q_reg[5]_5\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q[31]_i_4__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q[31]_i_7__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q[31]_i_3__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q[31]_i_10__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q[31]_i_6__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[31]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \FSM_onehot_state_reg[21]_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_mips_controller_0_0 : entity is "CPU_mips_mips_controller_0_0";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_mips_controller_0_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_mips_controller_0_0 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_mips_controller
     port map (
      \ALUsrcB_reg[0]_0\ => \ALUsrcB_reg[0]\,
      CO(0) => CO(0),
      D(2 downto 0) => D(2 downto 0),
      DI(1 downto 0) => \Q_reg[28]_0\(1 downto 0),
      E(0) => E(0),
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[0]_1\(0) => \FSM_onehot_state_reg[0]_0\(0),
      \FSM_onehot_state_reg[10]_0\(1 downto 0) => \FSM_onehot_state_reg[10]\(1 downto 0),
      \FSM_onehot_state_reg[11]_0\(0) => \FSM_onehot_state_reg[11]\(0),
      \FSM_onehot_state_reg[16]_0\(1 downto 0) => \FSM_onehot_state_reg[16]\(1 downto 0),
      \FSM_onehot_state_reg[16]_1\ => \FSM_onehot_state_reg[16]_0\,
      \FSM_onehot_state_reg[17]_0\(1 downto 0) => \FSM_onehot_state_reg[17]\(1 downto 0),
      \FSM_onehot_state_reg[1]_0\(27 downto 0) => \FSM_onehot_state_reg[1]\(27 downto 0),
      \FSM_onehot_state_reg[1]_1\ => \FSM_onehot_state_reg[1]_0\,
      \FSM_onehot_state_reg[1]_2\ => \FSM_onehot_state_reg[1]_1\,
      \FSM_onehot_state_reg[20]_0\ => \FSM_onehot_state_reg[20]\,
      \FSM_onehot_state_reg[21]_0\(0) => \FSM_onehot_state_reg[21]\(0),
      \FSM_onehot_state_reg[21]_1\ => ALUOp(0),
      \FSM_onehot_state_reg[21]_2\ => \FSM_onehot_state_reg[21]_0\,
      \FSM_onehot_state_reg[21]_3\ => \FSM_onehot_state_reg[21]_1\,
      \FSM_onehot_state_reg[21]_4\ => \FSM_onehot_state_reg[21]_2\,
      \FSM_onehot_state_reg[21]_5\(9 downto 0) => \FSM_onehot_state_reg[21]_3\(9 downto 0),
      \FSM_onehot_state_reg[22]_0\ => \FSM_onehot_state_reg[22]\,
      \FSM_onehot_state_reg[22]_1\(0) => \FSM_onehot_state_reg[22]_0\(0),
      \FSM_onehot_state_reg[2]_0\(0) => \FSM_onehot_state_reg[2]\(0),
      \FSM_onehot_state_reg[2]_1\ => \FSM_onehot_state_reg[2]_0\,
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]\,
      \FSM_onehot_state_reg[5]_0\ => instr_OR_data,
      \FSM_onehot_state_reg[5]_1\ => \FSM_onehot_state_reg[5]\,
      \FSM_onehot_state_reg[5]_2\ => \FSM_onehot_state_reg[5]_0\,
      \FSM_onehot_state_reg[6]_0\ => mem2reg,
      \FSM_onehot_state_reg[7]_0\ => \FSM_onehot_state_reg[7]\,
      IR_write => IR_write,
      \MPL_ALU_reg[1]_0\ => \MPL_ALU_reg[1]\,
      Q(3 downto 0) => Q(3 downto 0),
      \Q[0]_i_2_0\ => \Q[0]_i_2\,
      \Q[0]_i_5_0\ => \Q[0]_i_5\,
      \Q[31]_i_10__0\(2 downto 0) => \Q[31]_i_10__0\(2 downto 0),
      \Q[31]_i_3__0\(1 downto 0) => \Q[31]_i_3__0\(1 downto 0),
      \Q[31]_i_4__0\(1 downto 0) => \Q[31]_i_4__0\(1 downto 0),
      \Q[31]_i_6__0\(2 downto 0) => \Q[31]_i_6__0\(2 downto 0),
      \Q[31]_i_7__0\(0) => \Q[31]_i_7__0\(0),
      \Q_reg[0]\ => \Q_reg[0]\,
      \Q_reg[0]_0\ => \Q_reg[0]_0\,
      \Q_reg[0]_1\ => \Q_reg[0]_1\,
      \Q_reg[0]_2\ => \Q_reg[0]_2\,
      \Q_reg[0]_3\ => \Q_reg[0]_3\,
      \Q_reg[0]_4\ => \Q_reg[0]_4\,
      \Q_reg[0]_5\ => \Q_reg[0]_5\,
      \Q_reg[0]_6\ => \Q_reg[0]_6\,
      \Q_reg[0]_7\ => \Q_reg[0]_7\,
      \Q_reg[0]_8\ => \Q_reg[0]_8\,
      \Q_reg[10]\ => \Q_reg[10]\,
      \Q_reg[10]_0\ => \Q_reg[10]_0\,
      \Q_reg[10]_1\ => \Q_reg[10]_1\,
      \Q_reg[10]_2\ => \Q_reg[10]_2\,
      \Q_reg[11]\(3 downto 0) => \Q_reg[28]_0\(8 downto 5),
      \Q_reg[11]_0\ => \Q_reg[11]\,
      \Q_reg[11]_1\ => \Q_reg[11]_0\,
      \Q_reg[11]_2\ => \Q_reg[11]_1\,
      \Q_reg[12]\ => \Q_reg[12]\,
      \Q_reg[12]_0\ => \Q_reg[12]_0\,
      \Q_reg[13]\ => \Q_reg[13]\,
      \Q_reg[13]_0\ => \Q_reg[13]_0\,
      \Q_reg[13]_1\ => \Q_reg[13]_1\,
      \Q_reg[14]\ => \Q_reg[14]\,
      \Q_reg[14]_0\ => \Q_reg[14]_0\,
      \Q_reg[14]_1\ => \Q_reg[14]_1\,
      \Q_reg[15]\ => \Q_reg[15]\,
      \Q_reg[15]_0\ => \Q_reg[15]_0\,
      \Q_reg[15]_1\(3 downto 0) => \Q_reg[28]_0\(12 downto 9),
      \Q_reg[15]_2\ => \Q_reg[15]_1\,
      \Q_reg[15]_3\ => \Q_reg[15]_2\,
      \Q_reg[15]_4\ => \Q_reg[15]_3\,
      \Q_reg[16]\ => \Q_reg[16]\,
      \Q_reg[17]\ => \Q_reg[17]\,
      \Q_reg[17]_0\ => \Q_reg[17]_0\,
      \Q_reg[17]_1\ => \Q_reg[17]_1\,
      \Q_reg[17]_2\ => \Q_reg[17]_2\,
      \Q_reg[17]_3\ => \Q_reg[17]_3\,
      \Q_reg[18]\ => \Q_reg[18]\,
      \Q_reg[18]_0\ => \Q_reg[18]_0\,
      \Q_reg[19]\(2 downto 0) => \Q_reg[28]_0\(15 downto 13),
      \Q_reg[19]_0\ => \Q_reg[19]\,
      \Q_reg[19]_i_6_0\ => \Q_reg[19]_i_6\,
      \Q_reg[1]\ => \Q_reg[1]\,
      \Q_reg[1]_0\ => \Q_reg[1]_0\,
      \Q_reg[1]_1\ => \Q_reg[1]_1\,
      \Q_reg[1]_2\ => \Q_reg[1]_2\,
      \Q_reg[1]_3\ => \Q_reg[1]_3\,
      \Q_reg[20]\ => \Q_reg[20]\,
      \Q_reg[20]_0\ => \Q_reg[20]_0\,
      \Q_reg[21]\ => \Q_reg[21]\,
      \Q_reg[22]\ => \Q_reg[22]\,
      \Q_reg[22]_0\ => \Q_reg[22]_0\,
      \Q_reg[22]_1\ => \Q_reg[22]_1\,
      \Q_reg[23]\(2 downto 0) => \Q_reg[28]_0\(18 downto 16),
      \Q_reg[23]_0\ => \Q_reg[23]\,
      \Q_reg[23]_1\ => \Q_reg[23]_0\,
      \Q_reg[24]\ => \Q_reg[24]\,
      \Q_reg[24]_0\ => \Q_reg[24]_0\,
      \Q_reg[24]_1\ => \Q_reg[24]_1\,
      \Q_reg[24]_2\ => \Q_reg[24]_2\,
      \Q_reg[25]\ => \Q_reg[25]\,
      \Q_reg[25]_0\ => \Q_reg[25]_0\,
      \Q_reg[25]_1\ => \Q_reg[25]_1\,
      \Q_reg[26]\ => \Q_reg[26]\,
      \Q_reg[26]_0\ => \Q_reg[26]_0\,
      \Q_reg[27]\(2 downto 0) => \Q_reg[28]_0\(21 downto 19),
      \Q_reg[27]_0\(25 downto 0) => \Q_reg[27]\(25 downto 0),
      \Q_reg[27]_1\ => \Q_reg[27]_0\,
      \Q_reg[27]_2\ => \Q_reg[27]_1\,
      \Q_reg[28]\ => \Q_reg[28]\,
      \Q_reg[28]_0\(0) => \Q_reg[28]_0\(22),
      \Q_reg[28]_1\ => \Q_reg[28]_1\,
      \Q_reg[29]\ => \Q_reg[29]\,
      \Q_reg[29]_0\ => \Q_reg[29]_0\,
      \Q_reg[29]_1\ => \Q_reg[29]_1\,
      \Q_reg[29]_2\ => \Q_reg[29]_2\,
      \Q_reg[2]\ => \Q_reg[2]\,
      \Q_reg[2]_0\ => \Q_reg[2]_0\,
      \Q_reg[2]_1\ => \Q_reg[2]_1\,
      \Q_reg[2]_2\ => \Q_reg[2]_2\,
      \Q_reg[30]\ => \Q_reg[30]\,
      \Q_reg[30]_0\ => \Q_reg[30]_0\,
      \Q_reg[31]\(31 downto 0) => \Q_reg[31]\(31 downto 0),
      \Q_reg[31]_0\(28 downto 0) => \Q_reg[31]_0\(28 downto 0),
      \Q_reg[31]_1\(31 downto 0) => \Q_reg[31]_1\(31 downto 0),
      \Q_reg[31]_10\(0) => \Q_reg[31]_10\(0),
      \Q_reg[31]_2\ => \Q_reg[31]_2\,
      \Q_reg[31]_3\ => \Q_reg[31]_3\,
      \Q_reg[31]_4\(31 downto 0) => \Q_reg[31]_4\(31 downto 0),
      \Q_reg[31]_5\ => \Q_reg[31]_5\,
      \Q_reg[31]_6\(31 downto 0) => \Q_reg[31]_6\(31 downto 0),
      \Q_reg[31]_7\(31 downto 0) => \Q_reg[31]_7\(31 downto 0),
      \Q_reg[31]_8\(31 downto 0) => \Q_reg[31]_8\(31 downto 0),
      \Q_reg[31]_9\(28 downto 0) => \Q_reg[31]_9\(28 downto 0),
      \Q_reg[3]\ => \Q_reg[3]\,
      \Q_reg[3]_0\ => \Q_reg[3]_0\,
      \Q_reg[4]\ => \Q_reg[4]\,
      \Q_reg[4]_0\ => \Q_reg[4]_0\,
      \Q_reg[5]\ => \Q_reg[5]\,
      \Q_reg[5]_0\ => \Q_reg[5]_0\,
      \Q_reg[5]_1\ => \Q_reg[5]_1\,
      \Q_reg[5]_2\ => \Q_reg[5]_2\,
      \Q_reg[5]_3\ => \Q_reg[5]_3\,
      \Q_reg[5]_4\ => \Q_reg[5]_4\,
      \Q_reg[5]_5\ => \Q_reg[5]_5\,
      \Q_reg[6]\ => \Q_reg[6]\,
      \Q_reg[6]_0\ => \Q_reg[6]_0\,
      \Q_reg[6]_1\ => \Q_reg[6]_1\,
      \Q_reg[6]_2\ => \Q_reg[6]_2\,
      \Q_reg[6]_3\ => \Q_reg[6]_3\,
      \Q_reg[6]_4\ => \Q_reg[6]_4\,
      \Q_reg[7]\ => \Q_reg[7]\,
      \Q_reg[7]_0\ => \Q_reg[7]_0\,
      \Q_reg[7]_1\ => \Q_reg[7]_1\,
      \Q_reg[7]_2\(2 downto 0) => \Q_reg[28]_0\(4 downto 2),
      \Q_reg[7]_3\ => \Q_reg[7]_2\,
      \Q_reg[7]_4\ => \Q_reg[7]_3\,
      \Q_reg[7]_5\ => \Q_reg[7]_4\,
      \Q_reg[8]\ => \Q_reg[8]\,
      \Q_reg[8]_0\ => \Q_reg[8]_0\,
      \Q_reg[8]_1\ => \Q_reg[8]_1\,
      \Q_reg[8]_10\ => \Q_reg[8]_10\,
      \Q_reg[8]_11\ => \Q_reg[8]_11\,
      \Q_reg[8]_12\ => \Q_reg[8]_12\,
      \Q_reg[8]_13\ => \Q_reg[8]_13\,
      \Q_reg[8]_14\ => \Q_reg[8]_14\,
      \Q_reg[8]_15\ => \Q_reg[8]_15\,
      \Q_reg[8]_16\ => \Q_reg[8]_16\,
      \Q_reg[8]_17\ => \Q_reg[8]_17\,
      \Q_reg[8]_18\ => \Q_reg[8]_18\,
      \Q_reg[8]_19\ => \Q_reg[8]_19\,
      \Q_reg[8]_2\ => \Q_reg[8]_2\,
      \Q_reg[8]_20\ => \Q_reg[8]_20\,
      \Q_reg[8]_21\ => \Q_reg[8]_21\,
      \Q_reg[8]_22\ => \Q_reg[8]_22\,
      \Q_reg[8]_23\ => \Q_reg[8]_23\,
      \Q_reg[8]_24\ => \Q_reg[8]_24\,
      \Q_reg[8]_3\ => \Q_reg[8]_3\,
      \Q_reg[8]_4\ => \Q_reg[8]_4\,
      \Q_reg[8]_5\ => \Q_reg[8]_5\,
      \Q_reg[8]_6\ => \Q_reg[8]_6\,
      \Q_reg[8]_7\ => \Q_reg[8]_7\,
      \Q_reg[8]_8\ => \Q_reg[8]_8\,
      \Q_reg[8]_9\ => \Q_reg[8]_9\,
      \Q_reg[9]\ => \Q_reg[9]\,
      \Q_reg[9]_0\ => \Q_reg[9]_0\,
      \Q_reg[9]_1\ => \Q_reg[9]_1\,
      \Q_reg[9]_2\ => \Q_reg[9]_2\,
      \Q_reg[9]_3\ => \Q_reg[9]_3\,
      \Q_reg[9]_4\ => \Q_reg[9]_4\,
      \Q_reg[9]_5\ => \Q_reg[9]_5\,
      \Q_reg[9]_6\ => \Q_reg[9]_6\,
      \Q_reg[9]_7\ => \Q_reg[9]_7\,
      RBwr_reg_0(0) => RBwr_reg(0),
      R_AU(31 downto 0) => R_AU(31 downto 0),
      RegDst => RegDst,
      S(1 downto 0) => S(1 downto 0),
      bank_write => bank_write,
      clk => clk,
      \counter_reg[0]\ => \counter_reg[0]\,
      \counter_reg[0]_0\ => \counter_reg[0]_0\,
      memoryAddress(28 downto 0) => memoryAddress(28 downto 0),
      \memoryAddress[31]\(31 downto 0) => \memoryAddress[31]\(31 downto 0),
      memoryRead => memoryRead,
      memoryWrite => memoryWrite,
      mips_controller_0_mplrst => mips_controller_0_mplrst,
      rst => rst,
      shft => shft,
      \state_reg[0]\(0) => \state_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_0 is
  port (
    \Q_reg[9]\ : out STD_LOGIC;
    \Q_reg[9]_0\ : out STD_LOGIC;
    \Q_reg[29]\ : out STD_LOGIC;
    \Q_reg[9]_1\ : out STD_LOGIC;
    \Q_reg[9]_2\ : out STD_LOGIC;
    \Q_reg[9]_3\ : out STD_LOGIC;
    \Q_reg[0]\ : out STD_LOGIC;
    \Q_reg[28]\ : out STD_LOGIC;
    \Q_reg[27]\ : out STD_LOGIC;
    \Q_reg[27]_0\ : out STD_LOGIC;
    \Q_reg[10]\ : out STD_LOGIC;
    \Q_reg[10]_0\ : out STD_LOGIC;
    \Q_reg[27]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \Q_reg[8]\ : out STD_LOGIC;
    \Q_reg[8]_0\ : out STD_LOGIC;
    \Q_reg[29]_0\ : out STD_LOGIC;
    \Q_reg[29]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[22]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]\ : out STD_LOGIC;
    \Q_reg[9]_4\ : out STD_LOGIC;
    \Q_reg[10]_1\ : out STD_LOGIC;
    \Q_reg[9]_5\ : out STD_LOGIC;
    \Q_reg[9]_6\ : out STD_LOGIC;
    \Q_reg[9]_7\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[8]_1\ : out STD_LOGIC;
    \Q_reg[10]_2\ : out STD_LOGIC;
    \Q[29]_i_5\ : out STD_LOGIC;
    \Q_reg[9]_8\ : out STD_LOGIC;
    \Q_reg[9]_9\ : out STD_LOGIC;
    \Q_reg[11]\ : out STD_LOGIC;
    \Q_reg[8]_2\ : out STD_LOGIC;
    \Q_reg[8]_3\ : out STD_LOGIC;
    \Q_reg[9]_10\ : out STD_LOGIC;
    \Q_reg[8]_4\ : out STD_LOGIC;
    \Q_reg[29]_2\ : out STD_LOGIC;
    \Q_reg[0]_0\ : out STD_LOGIC;
    \Q_reg[29]_3\ : out STD_LOGIC;
    \Q_reg[29]_4\ : out STD_LOGIC;
    \Q_reg[29]_5\ : out STD_LOGIC;
    \Q_reg[9]_11\ : out STD_LOGIC;
    \Q_reg[9]_12\ : out STD_LOGIC;
    \Q_reg[9]_13\ : out STD_LOGIC;
    \Q_reg[29]_6\ : out STD_LOGIC;
    \Q_reg[27]_2\ : out STD_LOGIC;
    \Q_reg[29]_7\ : out STD_LOGIC;
    \Q_reg[29]_8\ : out STD_LOGIC;
    \Q_reg[27]_3\ : out STD_LOGIC;
    \Q_reg[9]_14\ : out STD_LOGIC;
    \Q_reg[29]_9\ : out STD_LOGIC;
    \Q_reg[27]_4\ : out STD_LOGIC;
    \Q_reg[9]_15\ : out STD_LOGIC;
    \Q_reg[8]_5\ : out STD_LOGIC;
    \Q_reg[9]_16\ : out STD_LOGIC;
    \Q_reg[29]_10\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[27]_5\ : out STD_LOGIC;
    \Q_reg[29]_11\ : out STD_LOGIC;
    \Q_reg[29]_12\ : out STD_LOGIC;
    \Q_reg[31]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \Q_reg[27]_6\ : out STD_LOGIC;
    \Q_reg[26]\ : out STD_LOGIC;
    \Q_reg[29]_13\ : out STD_LOGIC;
    \Q_reg[15]\ : out STD_LOGIC;
    \Q_reg[14]\ : out STD_LOGIC;
    \Q_reg[15]_0\ : out STD_LOGIC;
    \Q_reg[2]\ : out STD_LOGIC;
    \Q_reg[1]\ : out STD_LOGIC;
    \Q_reg[2]_0\ : out STD_LOGIC;
    \Q_reg[5]\ : out STD_LOGIC;
    \Q_reg[4]\ : out STD_LOGIC;
    \Q_reg[7]\ : out STD_LOGIC;
    \Q_reg[8]_6\ : out STD_LOGIC;
    \Q_reg[9]_17\ : out STD_LOGIC;
    \Q_reg[8]_7\ : out STD_LOGIC;
    \Q_reg[9]_18\ : out STD_LOGIC;
    \Q_reg[12]\ : out STD_LOGIC;
    \Q_reg[13]\ : out STD_LOGIC;
    \Q_reg[14]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[12]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[11]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[22]_rep\ : out STD_LOGIC;
    \Q_reg[21]_rep\ : out STD_LOGIC;
    \Q_reg[17]_rep\ : out STD_LOGIC;
    \Q_reg[17]_rep__0\ : out STD_LOGIC;
    \Q_reg[16]_rep\ : out STD_LOGIC;
    \Q_reg[16]_rep__0\ : out STD_LOGIC;
    \Q_reg[26]_0\ : in STD_LOGIC;
    \Q_reg[7]_0\ : in STD_LOGIC;
    \Q_reg[6]\ : in STD_LOGIC;
    \Q_reg[5]_0\ : in STD_LOGIC;
    \Q_reg[23]\ : in STD_LOGIC;
    ALUOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[13]_0\ : in STD_LOGIC;
    \Q_reg[13]_1\ : in STD_LOGIC;
    \Q_reg[9]_19\ : in STD_LOGIC;
    \Q_reg[9]_20\ : in STD_LOGIC;
    \Q_reg[4]_0\ : in STD_LOGIC;
    \Q_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_reg[26]_1\ : in STD_LOGIC;
    \Q[16]_i_4\ : in STD_LOGIC;
    \Q[16]_i_4_0\ : in STD_LOGIC;
    \Q[16]_i_4_1\ : in STD_LOGIC;
    \Q_reg[3]\ : in STD_LOGIC;
    R_AU : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \Q_reg[4]_1\ : in STD_LOGIC;
    \Q_reg[20]\ : in STD_LOGIC;
    \Q_reg[4]_2\ : in STD_LOGIC;
    \Q_reg[20]_0\ : in STD_LOGIC;
    \Q_reg[20]_1\ : in STD_LOGIC;
    \Q_reg[20]_2\ : in STD_LOGIC;
    \Q[0]_i_2\ : in STD_LOGIC;
    \Q[0]_i_2_0\ : in STD_LOGIC;
    \Q_reg[8]_8\ : in STD_LOGIC;
    \Q[17]_i_4\ : in STD_LOGIC;
    \Q_reg[25]\ : in STD_LOGIC;
    \Q_reg[25]_0\ : in STD_LOGIC;
    \Q_reg[13]_2\ : in STD_LOGIC;
    \Q_reg[13]_3\ : in STD_LOGIC;
    \Q[13]_i_4\ : in STD_LOGIC;
    \Q[13]_i_4_0\ : in STD_LOGIC;
    \Q_reg[3]_0\ : in STD_LOGIC;
    \Q_reg[27]_7\ : in STD_LOGIC;
    \Q_reg[27]_8\ : in STD_LOGIC;
    \Q[1]_i_2\ : in STD_LOGIC;
    \Q[1]_i_2_0\ : in STD_LOGIC;
    \Q_reg[9]_21\ : in STD_LOGIC;
    \Q_reg[11]_17\ : in STD_LOGIC;
    \Q_reg[3]_1\ : in STD_LOGIC;
    \Q_reg[3]_2\ : in STD_LOGIC;
    \Q_reg[8]_9\ : in STD_LOGIC;
    \Q_reg[9]_22\ : in STD_LOGIC;
    \Q_reg[9]_23\ : in STD_LOGIC;
    \Q_reg[9]_24\ : in STD_LOGIC;
    \Q_reg[11]_18\ : in STD_LOGIC;
    \Q_reg[12]_6\ : in STD_LOGIC;
    \Q_reg[5]_1\ : in STD_LOGIC;
    \Q[13]_i_4_1\ : in STD_LOGIC;
    \Q_reg[14]_1\ : in STD_LOGIC;
    \Q_reg[14]_2\ : in STD_LOGIC;
    \Q_reg[15]_1\ : in STD_LOGIC;
    \Q_reg[15]_2\ : in STD_LOGIC;
    \Q_reg[17]\ : in STD_LOGIC;
    \Q_reg[20]_3\ : in STD_LOGIC;
    \Q_reg[20]_4\ : in STD_LOGIC;
    \Q_reg[12]_7\ : in STD_LOGIC;
    \Q_reg[22]_0\ : in STD_LOGIC;
    \Q_reg[24]\ : in STD_LOGIC;
    \Q_reg[24]_0\ : in STD_LOGIC;
    \Q_reg[8]_10\ : in STD_LOGIC;
    \Q_reg[26]_2\ : in STD_LOGIC;
    \Q[30]_i_5\ : in STD_LOGIC;
    \Q[15]_i_2\ : in STD_LOGIC;
    \Q_reg[31]_0\ : in STD_LOGIC;
    \Q_reg[31]_1\ : in STD_LOGIC;
    \Q_reg[4]_3\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    \Q[1]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[21]_1\ : in STD_LOGIC;
    \Q_reg[16]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \Q_reg[14]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q[4]_i_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RegDst : in STD_LOGIC;
    bank_write : in STD_LOGIC;
    IR_write : in STD_LOGIC;
    memoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_0 : entity is "CPU_mips_reg_0_0";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_0 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_31
     port map (
      ALUOp(0) => ALUOp(0),
      CO(0) => CO(0),
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \FSM_onehot_state_reg[0]\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]_0\,
      \FSM_onehot_state_reg[21]\ => \FSM_onehot_state_reg[21]\,
      \FSM_onehot_state_reg[21]_0\(0) => \FSM_onehot_state_reg[21]_0\(0),
      \FSM_onehot_state_reg[21]_1\ => \FSM_onehot_state_reg[21]_1\,
      \FSM_onehot_state_reg[22]\ => \FSM_onehot_state_reg[22]\,
      IR_write => IR_write,
      Q(25 downto 0) => Q(25 downto 0),
      \Q[0]_i_2\ => \Q[0]_i_2\,
      \Q[0]_i_2_0\ => \Q[0]_i_2_0\,
      \Q[13]_i_4_0\ => \Q[13]_i_4\,
      \Q[13]_i_4_1\ => \Q[13]_i_4_0\,
      \Q[13]_i_4_2\ => \Q[13]_i_4_1\,
      \Q[15]_i_2_0\ => \Q[15]_i_2\,
      \Q[16]_i_4\ => \Q[16]_i_4\,
      \Q[16]_i_4_0\ => \Q[16]_i_4_0\,
      \Q[16]_i_4_1\ => \Q[16]_i_4_1\,
      \Q[17]_i_4\ => \Q[17]_i_4\,
      \Q[1]_i_2\ => \Q[1]_i_2\,
      \Q[1]_i_2_0\ => \Q[1]_i_2_0\,
      \Q[1]_i_5\(3 downto 0) => \Q[1]_i_5\(3 downto 0),
      \Q[29]_i_5_0\ => \Q[29]_i_5\,
      \Q[30]_i_5\ => \Q[30]_i_5\,
      \Q[4]_i_18\(1 downto 0) => \Q[4]_i_18\(1 downto 0),
      \Q_reg[0]_0\ => \Q_reg[0]\,
      \Q_reg[0]_1\ => \Q_reg[0]_0\,
      \Q_reg[10]_0\ => \Q_reg[10]\,
      \Q_reg[10]_1\ => \Q_reg[10]_0\,
      \Q_reg[10]_2\ => \Q_reg[10]_1\,
      \Q_reg[10]_3\ => \Q_reg[10]_2\,
      \Q_reg[11]_0\ => \Q_reg[11]\,
      \Q_reg[11]_1\(0) => \Q_reg[11]_0\(0),
      \Q_reg[11]_10\(0) => \Q_reg[11]_9\(0),
      \Q_reg[11]_11\(0) => \Q_reg[11]_10\(0),
      \Q_reg[11]_12\(0) => \Q_reg[11]_11\(0),
      \Q_reg[11]_13\(0) => \Q_reg[11]_12\(0),
      \Q_reg[11]_14\(0) => \Q_reg[11]_13\(0),
      \Q_reg[11]_15\(0) => \Q_reg[11]_14\(0),
      \Q_reg[11]_16\(0) => \Q_reg[11]_15\(0),
      \Q_reg[11]_17\(0) => \Q_reg[11]_16\(0),
      \Q_reg[11]_18\ => \Q_reg[11]_17\,
      \Q_reg[11]_19\ => \Q_reg[11]_18\,
      \Q_reg[11]_2\(0) => \Q_reg[11]_1\(0),
      \Q_reg[11]_3\(0) => \Q_reg[11]_2\(0),
      \Q_reg[11]_4\(0) => \Q_reg[11]_3\(0),
      \Q_reg[11]_5\(0) => \Q_reg[11]_4\(0),
      \Q_reg[11]_6\(0) => \Q_reg[11]_5\(0),
      \Q_reg[11]_7\(0) => \Q_reg[11]_6\(0),
      \Q_reg[11]_8\(0) => \Q_reg[11]_7\(0),
      \Q_reg[11]_9\(0) => \Q_reg[11]_8\(0),
      \Q_reg[12]_0\ => \Q_reg[12]\,
      \Q_reg[12]_1\(0) => \Q_reg[12]_0\(0),
      \Q_reg[12]_2\(0) => \Q_reg[12]_1\(0),
      \Q_reg[12]_3\(0) => \Q_reg[12]_2\(0),
      \Q_reg[12]_4\(0) => \Q_reg[12]_3\(0),
      \Q_reg[12]_5\(0) => \Q_reg[12]_4\(0),
      \Q_reg[12]_6\(0) => \Q_reg[12]_5\(0),
      \Q_reg[12]_7\ => \Q_reg[12]_6\,
      \Q_reg[12]_8\ => \Q_reg[12]_7\,
      \Q_reg[13]_0\ => \Q_reg[13]\,
      \Q_reg[13]_1\ => \Q_reg[13]_0\,
      \Q_reg[13]_2\ => \Q_reg[13]_1\,
      \Q_reg[13]_3\ => \Q_reg[13]_2\,
      \Q_reg[13]_4\ => \Q_reg[13]_3\,
      \Q_reg[14]_0\ => \Q_reg[14]\,
      \Q_reg[14]_1\ => \Q_reg[14]_0\,
      \Q_reg[14]_2\ => \Q_reg[14]_1\,
      \Q_reg[14]_3\ => \Q_reg[14]_2\,
      \Q_reg[14]_4\(1 downto 0) => \Q_reg[14]_3\(1 downto 0),
      \Q_reg[15]_0\ => \Q_reg[15]\,
      \Q_reg[15]_1\ => \Q_reg[15]_0\,
      \Q_reg[15]_2\ => \Q_reg[15]_1\,
      \Q_reg[15]_3\ => \Q_reg[15]_2\,
      \Q_reg[16]_0\(14 downto 0) => \Q_reg[16]\(14 downto 0),
      \Q_reg[16]_rep_0\ => \Q_reg[16]_rep\,
      \Q_reg[16]_rep__0_0\ => \Q_reg[16]_rep__0\,
      \Q_reg[17]_0\ => \Q_reg[17]\,
      \Q_reg[17]_rep_0\ => \Q_reg[17]_rep\,
      \Q_reg[17]_rep__0_0\ => \Q_reg[17]_rep__0\,
      \Q_reg[19]_0\(0) => \Q_reg[19]\(0),
      \Q_reg[19]_1\(0) => \Q_reg[19]_0\(0),
      \Q_reg[19]_2\(0) => \Q_reg[19]_1\(0),
      \Q_reg[19]_3\(0) => \Q_reg[19]_2\(0),
      \Q_reg[19]_4\(0) => \Q_reg[19]_3\(0),
      \Q_reg[19]_5\(0) => \Q_reg[19]_4\(0),
      \Q_reg[19]_6\(0) => \Q_reg[19]_5\(0),
      \Q_reg[19]_7\(0) => \Q_reg[19]_6\(0),
      \Q_reg[1]_0\ => \Q_reg[1]\,
      \Q_reg[20]_0\ => \Q_reg[20]\,
      \Q_reg[20]_1\ => \Q_reg[20]_0\,
      \Q_reg[20]_2\ => \Q_reg[20]_1\,
      \Q_reg[20]_3\ => \Q_reg[20]_2\,
      \Q_reg[20]_4\ => \Q_reg[20]_3\,
      \Q_reg[20]_5\ => \Q_reg[20]_4\,
      \Q_reg[21]_rep_0\ => \Q_reg[21]_rep\,
      \Q_reg[22]_0\(3 downto 0) => \Q_reg[22]\(3 downto 0),
      \Q_reg[22]_1\ => \Q_reg[22]_0\,
      \Q_reg[22]_rep_0\ => \Q_reg[22]_rep\,
      \Q_reg[23]_0\ => \Q_reg[23]\,
      \Q_reg[24]_0\ => \Q_reg[24]\,
      \Q_reg[24]_1\ => \Q_reg[24]_0\,
      \Q_reg[25]_0\ => \Q_reg[25]\,
      \Q_reg[25]_1\ => \Q_reg[25]_0\,
      \Q_reg[26]_0\ => \Q_reg[26]\,
      \Q_reg[26]_1\ => \Q_reg[26]_0\,
      \Q_reg[26]_2\ => \Q_reg[26]_1\,
      \Q_reg[26]_3\ => \Q_reg[26]_2\,
      \Q_reg[27]_0\ => \Q_reg[27]\,
      \Q_reg[27]_1\ => \Q_reg[27]_0\,
      \Q_reg[27]_2\ => \Q_reg[27]_1\,
      \Q_reg[27]_3\ => \Q_reg[27]_2\,
      \Q_reg[27]_4\ => \Q_reg[27]_3\,
      \Q_reg[27]_5\ => \Q_reg[27]_4\,
      \Q_reg[27]_6\ => \Q_reg[27]_5\,
      \Q_reg[27]_7\ => \Q_reg[27]_6\,
      \Q_reg[27]_8\ => \Q_reg[27]_7\,
      \Q_reg[27]_9\ => \Q_reg[27]_8\,
      \Q_reg[28]_0\ => \Q_reg[28]\,
      \Q_reg[29]_0\ => \Q_reg[29]\,
      \Q_reg[29]_1\ => \Q_reg[29]_0\,
      \Q_reg[29]_10\ => \Q_reg[29]_9\,
      \Q_reg[29]_11\ => \Q_reg[29]_10\,
      \Q_reg[29]_12\ => \Q_reg[29]_11\,
      \Q_reg[29]_13\ => \Q_reg[29]_12\,
      \Q_reg[29]_14\ => \Q_reg[29]_13\,
      \Q_reg[29]_2\ => \Q_reg[29]_1\,
      \Q_reg[29]_3\ => \Q_reg[29]_2\,
      \Q_reg[29]_4\ => \Q_reg[29]_3\,
      \Q_reg[29]_5\ => \Q_reg[29]_4\,
      \Q_reg[29]_6\ => \Q_reg[29]_5\,
      \Q_reg[29]_7\ => \Q_reg[29]_6\,
      \Q_reg[29]_8\ => \Q_reg[29]_7\,
      \Q_reg[29]_9\ => \Q_reg[29]_8\,
      \Q_reg[2]_0\ => \Q_reg[2]\,
      \Q_reg[2]_1\ => \Q_reg[2]_0\,
      \Q_reg[31]_0\(9 downto 0) => \Q_reg[31]\(9 downto 0),
      \Q_reg[31]_1\ => \Q_reg[31]_0\,
      \Q_reg[31]_2\ => \Q_reg[31]_1\,
      \Q_reg[3]_0\ => \Q_reg[3]\,
      \Q_reg[3]_1\ => \Q_reg[3]_0\,
      \Q_reg[3]_2\ => \Q_reg[3]_1\,
      \Q_reg[3]_3\ => \Q_reg[3]_2\,
      \Q_reg[4]_0\ => \Q_reg[4]\,
      \Q_reg[4]_1\ => \Q_reg[4]_0\,
      \Q_reg[4]_2\ => \Q_reg[4]_1\,
      \Q_reg[4]_3\ => \Q_reg[4]_2\,
      \Q_reg[4]_4\ => \Q_reg[4]_3\,
      \Q_reg[5]_0\ => \Q_reg[5]\,
      \Q_reg[5]_1\ => \Q_reg[5]_0\,
      \Q_reg[5]_2\ => \Q_reg[5]_1\,
      \Q_reg[6]_0\ => \Q_reg[6]\,
      \Q_reg[7]_0\ => \Q_reg[7]\,
      \Q_reg[7]_1\ => \Q_reg[7]_0\,
      \Q_reg[8]_0\ => \Q_reg[8]\,
      \Q_reg[8]_1\ => \Q_reg[8]_0\,
      \Q_reg[8]_10\ => \Q_reg[8]_9\,
      \Q_reg[8]_11\ => \Q_reg[8]_10\,
      \Q_reg[8]_2\ => \Q_reg[8]_1\,
      \Q_reg[8]_3\ => \Q_reg[8]_2\,
      \Q_reg[8]_4\ => \Q_reg[8]_3\,
      \Q_reg[8]_5\ => \Q_reg[8]_4\,
      \Q_reg[8]_6\ => \Q_reg[8]_5\,
      \Q_reg[8]_7\ => \Q_reg[8]_6\,
      \Q_reg[8]_8\ => \Q_reg[8]_7\,
      \Q_reg[8]_9\ => \Q_reg[8]_8\,
      \Q_reg[9]_0\ => \Q_reg[9]\,
      \Q_reg[9]_1\ => \Q_reg[9]_0\,
      \Q_reg[9]_10\ => \Q_reg[9]_9\,
      \Q_reg[9]_11\ => \Q_reg[9]_10\,
      \Q_reg[9]_12\ => \Q_reg[9]_11\,
      \Q_reg[9]_13\ => \Q_reg[9]_12\,
      \Q_reg[9]_14\ => \Q_reg[9]_13\,
      \Q_reg[9]_15\ => \Q_reg[9]_14\,
      \Q_reg[9]_16\ => \Q_reg[9]_15\,
      \Q_reg[9]_17\ => \Q_reg[9]_16\,
      \Q_reg[9]_18\ => \Q_reg[9]_17\,
      \Q_reg[9]_19\ => \Q_reg[9]_18\,
      \Q_reg[9]_2\ => \Q_reg[9]_1\,
      \Q_reg[9]_20\ => \Q_reg[9]_19\,
      \Q_reg[9]_21\ => \Q_reg[9]_20\,
      \Q_reg[9]_22\ => \Q_reg[9]_21\,
      \Q_reg[9]_23\ => \Q_reg[9]_22\,
      \Q_reg[9]_24\ => \Q_reg[9]_23\,
      \Q_reg[9]_25\ => \Q_reg[9]_24\,
      \Q_reg[9]_3\ => \Q_reg[9]_2\,
      \Q_reg[9]_4\ => \Q_reg[9]_3\,
      \Q_reg[9]_5\ => \Q_reg[9]_4\,
      \Q_reg[9]_6\ => \Q_reg[9]_5\,
      \Q_reg[9]_7\ => \Q_reg[9]_6\,
      \Q_reg[9]_8\ => \Q_reg[9]_7\,
      \Q_reg[9]_9\ => \Q_reg[9]_8\,
      R_AU(9 downto 0) => R_AU(9 downto 0),
      RegDst => RegDst,
      bank_write => bank_write,
      clk => clk,
      memoryDataIn(31 downto 0) => memoryDataIn(31 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_1 : entity is "CPU_mips_reg_0_1";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_1;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_1 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_33
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_2 : entity is "CPU_mips_reg_0_2";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_2;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_2 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_37
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_ALU_0 is
  port (
    \Q[31]_i_9__0\ : out STD_LOGIC;
    \Q[31]_i_10__0\ : out STD_LOGIC;
    \Q[31]_i_7__0\ : out STD_LOGIC;
    \Q[31]_i_8__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    R_AU : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_ALU_0 : entity is "CPU_mips_reg_ALU_0";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_ALU_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_ALU_0 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_32
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      \Q[31]_i_10__0_0\ => \Q[31]_i_10__0\,
      \Q[31]_i_7__0_0\ => \Q[31]_i_7__0\,
      \Q[31]_i_8__0_0\ => \Q[31]_i_8__0\,
      \Q[31]_i_9__0_0\ => \Q[31]_i_9__0\,
      R_AU(31 downto 0) => R_AU(31 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_multiplier is
  port (
    \state_reg[0]\ : out STD_LOGIC;
    \counter_reg[0]\ : out STD_LOGIC;
    MPL_rslt_64_0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    \Q_reg[0]\ : in STD_LOGIC;
    mips_controller_0_mplrst : in STD_LOGIC;
    \Q_reg[1]\ : in STD_LOGIC;
    \Q_reg[28]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \Q_reg[4]\ : in STD_LOGIC;
    \Q_reg[18]\ : in STD_LOGIC;
    \Q_reg[20]\ : in STD_LOGIC;
    \Q_reg[24]\ : in STD_LOGIC;
    \Q_reg[29]\ : in STD_LOGIC;
    \Q_reg[30]\ : in STD_LOGIC;
    \Q_reg[31]\ : in STD_LOGIC;
    \Q_reg[15]\ : in STD_LOGIC;
    \Q_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[30]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Q_reg[2]\ : in STD_LOGIC;
    \Q_reg[3]\ : in STD_LOGIC;
    \Q_reg[4]_0\ : in STD_LOGIC;
    \Q_reg[5]\ : in STD_LOGIC;
    \Q_reg[6]\ : in STD_LOGIC;
    \Q_reg[7]\ : in STD_LOGIC;
    \Q_reg[8]\ : in STD_LOGIC;
    \Q_reg[9]\ : in STD_LOGIC;
    \Q_reg[10]\ : in STD_LOGIC;
    \Q_reg[11]\ : in STD_LOGIC;
    \Q_reg[12]\ : in STD_LOGIC;
    \Q_reg[13]\ : in STD_LOGIC;
    \Q_reg[14]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_multiplier : entity is "multiplier";
end CPU_TL_CPU_mips_wrapper_0_0_multiplier;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_multiplier is
  signal CTRL_n_1 : STD_LOGIC;
  signal CTRL_n_4 : STD_LOGIC;
  signal MPL64_n_0 : STD_LOGIC;
  signal MPL64_n_1 : STD_LOGIC;
  signal MPL64_n_10 : STD_LOGIC;
  signal MPL64_n_100 : STD_LOGIC;
  signal MPL64_n_101 : STD_LOGIC;
  signal MPL64_n_102 : STD_LOGIC;
  signal MPL64_n_103 : STD_LOGIC;
  signal MPL64_n_104 : STD_LOGIC;
  signal MPL64_n_105 : STD_LOGIC;
  signal MPL64_n_106 : STD_LOGIC;
  signal MPL64_n_107 : STD_LOGIC;
  signal MPL64_n_108 : STD_LOGIC;
  signal MPL64_n_109 : STD_LOGIC;
  signal MPL64_n_11 : STD_LOGIC;
  signal MPL64_n_110 : STD_LOGIC;
  signal MPL64_n_111 : STD_LOGIC;
  signal MPL64_n_112 : STD_LOGIC;
  signal MPL64_n_113 : STD_LOGIC;
  signal MPL64_n_114 : STD_LOGIC;
  signal MPL64_n_115 : STD_LOGIC;
  signal MPL64_n_116 : STD_LOGIC;
  signal MPL64_n_117 : STD_LOGIC;
  signal MPL64_n_118 : STD_LOGIC;
  signal MPL64_n_119 : STD_LOGIC;
  signal MPL64_n_12 : STD_LOGIC;
  signal MPL64_n_120 : STD_LOGIC;
  signal MPL64_n_121 : STD_LOGIC;
  signal MPL64_n_122 : STD_LOGIC;
  signal MPL64_n_123 : STD_LOGIC;
  signal MPL64_n_124 : STD_LOGIC;
  signal MPL64_n_125 : STD_LOGIC;
  signal MPL64_n_13 : STD_LOGIC;
  signal MPL64_n_14 : STD_LOGIC;
  signal MPL64_n_15 : STD_LOGIC;
  signal MPL64_n_16 : STD_LOGIC;
  signal MPL64_n_17 : STD_LOGIC;
  signal MPL64_n_18 : STD_LOGIC;
  signal MPL64_n_19 : STD_LOGIC;
  signal MPL64_n_2 : STD_LOGIC;
  signal MPL64_n_20 : STD_LOGIC;
  signal MPL64_n_21 : STD_LOGIC;
  signal MPL64_n_22 : STD_LOGIC;
  signal MPL64_n_23 : STD_LOGIC;
  signal MPL64_n_24 : STD_LOGIC;
  signal MPL64_n_25 : STD_LOGIC;
  signal MPL64_n_26 : STD_LOGIC;
  signal MPL64_n_27 : STD_LOGIC;
  signal MPL64_n_28 : STD_LOGIC;
  signal MPL64_n_29 : STD_LOGIC;
  signal MPL64_n_3 : STD_LOGIC;
  signal MPL64_n_30 : STD_LOGIC;
  signal MPL64_n_31 : STD_LOGIC;
  signal MPL64_n_32 : STD_LOGIC;
  signal MPL64_n_33 : STD_LOGIC;
  signal MPL64_n_34 : STD_LOGIC;
  signal MPL64_n_35 : STD_LOGIC;
  signal MPL64_n_36 : STD_LOGIC;
  signal MPL64_n_37 : STD_LOGIC;
  signal MPL64_n_38 : STD_LOGIC;
  signal MPL64_n_39 : STD_LOGIC;
  signal MPL64_n_4 : STD_LOGIC;
  signal MPL64_n_40 : STD_LOGIC;
  signal MPL64_n_41 : STD_LOGIC;
  signal MPL64_n_42 : STD_LOGIC;
  signal MPL64_n_43 : STD_LOGIC;
  signal MPL64_n_44 : STD_LOGIC;
  signal MPL64_n_45 : STD_LOGIC;
  signal MPL64_n_46 : STD_LOGIC;
  signal MPL64_n_47 : STD_LOGIC;
  signal MPL64_n_48 : STD_LOGIC;
  signal MPL64_n_49 : STD_LOGIC;
  signal MPL64_n_5 : STD_LOGIC;
  signal MPL64_n_50 : STD_LOGIC;
  signal MPL64_n_51 : STD_LOGIC;
  signal MPL64_n_52 : STD_LOGIC;
  signal MPL64_n_53 : STD_LOGIC;
  signal MPL64_n_54 : STD_LOGIC;
  signal MPL64_n_55 : STD_LOGIC;
  signal MPL64_n_56 : STD_LOGIC;
  signal MPL64_n_57 : STD_LOGIC;
  signal MPL64_n_58 : STD_LOGIC;
  signal MPL64_n_59 : STD_LOGIC;
  signal MPL64_n_6 : STD_LOGIC;
  signal MPL64_n_60 : STD_LOGIC;
  signal MPL64_n_61 : STD_LOGIC;
  signal MPL64_n_62 : STD_LOGIC;
  signal MPL64_n_63 : STD_LOGIC;
  signal MPL64_n_64 : STD_LOGIC;
  signal MPL64_n_65 : STD_LOGIC;
  signal MPL64_n_66 : STD_LOGIC;
  signal MPL64_n_67 : STD_LOGIC;
  signal MPL64_n_68 : STD_LOGIC;
  signal MPL64_n_69 : STD_LOGIC;
  signal MPL64_n_7 : STD_LOGIC;
  signal MPL64_n_70 : STD_LOGIC;
  signal MPL64_n_71 : STD_LOGIC;
  signal MPL64_n_72 : STD_LOGIC;
  signal MPL64_n_73 : STD_LOGIC;
  signal MPL64_n_74 : STD_LOGIC;
  signal MPL64_n_75 : STD_LOGIC;
  signal MPL64_n_76 : STD_LOGIC;
  signal MPL64_n_77 : STD_LOGIC;
  signal MPL64_n_78 : STD_LOGIC;
  signal MPL64_n_79 : STD_LOGIC;
  signal MPL64_n_8 : STD_LOGIC;
  signal MPL64_n_80 : STD_LOGIC;
  signal MPL64_n_81 : STD_LOGIC;
  signal MPL64_n_82 : STD_LOGIC;
  signal MPL64_n_83 : STD_LOGIC;
  signal MPL64_n_84 : STD_LOGIC;
  signal MPL64_n_85 : STD_LOGIC;
  signal MPL64_n_86 : STD_LOGIC;
  signal MPL64_n_87 : STD_LOGIC;
  signal MPL64_n_88 : STD_LOGIC;
  signal MPL64_n_89 : STD_LOGIC;
  signal MPL64_n_9 : STD_LOGIC;
  signal MPL64_n_90 : STD_LOGIC;
  signal MPL64_n_91 : STD_LOGIC;
  signal MPL64_n_92 : STD_LOGIC;
  signal MPL64_n_93 : STD_LOGIC;
  signal MPL64_n_94 : STD_LOGIC;
  signal MPL64_n_95 : STD_LOGIC;
  signal MPL64_n_96 : STD_LOGIC;
  signal MPL64_n_97 : STD_LOGIC;
  signal MPL64_n_98 : STD_LOGIC;
  signal MPL64_n_99 : STD_LOGIC;
  signal \^mpl_rslt_64_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal PROD64_n_0 : STD_LOGIC;
  signal mpl_out : STD_LOGIC_VECTOR ( 63 to 63 );
  signal mpr_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal prd_en : STD_LOGIC;
  signal prd_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^state_reg[0]\ : STD_LOGIC;
begin
  MPL_rslt_64_0(63 downto 0) <= \^mpl_rslt_64_0\(63 downto 0);
  \state_reg[0]\ <= \^state_reg[0]\;
ADDU: entity work.\CPU_TL_CPU_mips_wrapper_0_0_Arith_Unit__parameterized1\
     port map (
      DI(3) => MPL64_n_68,
      DI(2) => MPL64_n_69,
      DI(1) => MPL64_n_70,
      DI(0) => MPL64_n_71,
      Q(31) => MPL64_n_0,
      Q(30) => MPL64_n_1,
      Q(29) => MPL64_n_2,
      Q(28) => MPL64_n_3,
      Q(27) => MPL64_n_4,
      Q(26) => MPL64_n_5,
      Q(25) => MPL64_n_6,
      Q(24) => MPL64_n_7,
      Q(23) => MPL64_n_8,
      Q(22) => MPL64_n_9,
      Q(21) => MPL64_n_10,
      Q(20) => MPL64_n_11,
      Q(19) => MPL64_n_12,
      Q(18) => MPL64_n_13,
      Q(17) => MPL64_n_14,
      Q(16) => MPL64_n_15,
      Q(15) => MPL64_n_16,
      Q(14) => MPL64_n_17,
      Q(13) => MPL64_n_18,
      Q(12) => MPL64_n_19,
      Q(11) => MPL64_n_20,
      Q(10) => MPL64_n_21,
      Q(9) => MPL64_n_22,
      Q(8) => MPL64_n_23,
      Q(7) => MPL64_n_24,
      Q(6) => MPL64_n_25,
      Q(5) => MPL64_n_26,
      Q(4) => MPL64_n_27,
      Q(3) => MPL64_n_28,
      Q(2) => MPL64_n_29,
      Q(1) => MPL64_n_30,
      Q(0) => MPL64_n_31,
      \Q_reg[11]\(3) => MPL64_n_40,
      \Q_reg[11]\(2) => MPL64_n_41,
      \Q_reg[11]\(1) => MPL64_n_42,
      \Q_reg[11]\(0) => MPL64_n_43,
      \Q_reg[15]\(3) => MPL64_n_44,
      \Q_reg[15]\(2) => MPL64_n_45,
      \Q_reg[15]\(1) => MPL64_n_46,
      \Q_reg[15]\(0) => MPL64_n_47,
      \Q_reg[19]\(3) => MPL64_n_48,
      \Q_reg[19]\(2) => MPL64_n_49,
      \Q_reg[19]\(1) => MPL64_n_50,
      \Q_reg[19]\(0) => MPL64_n_51,
      \Q_reg[23]\(3) => MPL64_n_52,
      \Q_reg[23]\(2) => MPL64_n_53,
      \Q_reg[23]\(1) => MPL64_n_54,
      \Q_reg[23]\(0) => MPL64_n_55,
      \Q_reg[27]\(3) => MPL64_n_56,
      \Q_reg[27]\(2) => MPL64_n_57,
      \Q_reg[27]\(1) => MPL64_n_58,
      \Q_reg[27]\(0) => MPL64_n_59,
      \Q_reg[31]\(3) => MPL64_n_60,
      \Q_reg[31]\(2) => MPL64_n_61,
      \Q_reg[31]\(1) => MPL64_n_62,
      \Q_reg[31]\(0) => MPL64_n_63,
      \Q_reg[35]\(3) => MPL64_n_64,
      \Q_reg[35]\(2) => MPL64_n_65,
      \Q_reg[35]\(1) => MPL64_n_66,
      \Q_reg[35]\(0) => MPL64_n_67,
      \Q_reg[39]\(3) => MPL64_n_76,
      \Q_reg[39]\(2) => MPL64_n_77,
      \Q_reg[39]\(1) => MPL64_n_78,
      \Q_reg[39]\(0) => MPL64_n_79,
      \Q_reg[39]_0\(3) => MPL64_n_72,
      \Q_reg[39]_0\(2) => MPL64_n_73,
      \Q_reg[39]_0\(1) => MPL64_n_74,
      \Q_reg[39]_0\(0) => MPL64_n_75,
      \Q_reg[43]\(3) => MPL64_n_84,
      \Q_reg[43]\(2) => MPL64_n_85,
      \Q_reg[43]\(1) => MPL64_n_86,
      \Q_reg[43]\(0) => MPL64_n_87,
      \Q_reg[43]_0\(3) => MPL64_n_80,
      \Q_reg[43]_0\(2) => MPL64_n_81,
      \Q_reg[43]_0\(1) => MPL64_n_82,
      \Q_reg[43]_0\(0) => MPL64_n_83,
      \Q_reg[47]\(3) => MPL64_n_92,
      \Q_reg[47]\(2) => MPL64_n_93,
      \Q_reg[47]\(1) => MPL64_n_94,
      \Q_reg[47]\(0) => MPL64_n_95,
      \Q_reg[47]_0\(3) => MPL64_n_88,
      \Q_reg[47]_0\(2) => MPL64_n_89,
      \Q_reg[47]_0\(1) => MPL64_n_90,
      \Q_reg[47]_0\(0) => MPL64_n_91,
      \Q_reg[51]\(3) => MPL64_n_100,
      \Q_reg[51]\(2) => MPL64_n_101,
      \Q_reg[51]\(1) => MPL64_n_102,
      \Q_reg[51]\(0) => MPL64_n_103,
      \Q_reg[51]_0\(3) => MPL64_n_96,
      \Q_reg[51]_0\(2) => MPL64_n_97,
      \Q_reg[51]_0\(1) => MPL64_n_98,
      \Q_reg[51]_0\(0) => MPL64_n_99,
      \Q_reg[55]\(3) => MPL64_n_108,
      \Q_reg[55]\(2) => MPL64_n_109,
      \Q_reg[55]\(1) => MPL64_n_110,
      \Q_reg[55]\(0) => MPL64_n_111,
      \Q_reg[55]_0\(3) => MPL64_n_104,
      \Q_reg[55]_0\(2) => MPL64_n_105,
      \Q_reg[55]_0\(1) => MPL64_n_106,
      \Q_reg[55]_0\(0) => MPL64_n_107,
      \Q_reg[59]\(3) => MPL64_n_116,
      \Q_reg[59]\(2) => MPL64_n_117,
      \Q_reg[59]\(1) => MPL64_n_118,
      \Q_reg[59]\(0) => MPL64_n_119,
      \Q_reg[59]_0\(3) => MPL64_n_112,
      \Q_reg[59]_0\(2) => MPL64_n_113,
      \Q_reg[59]_0\(1) => MPL64_n_114,
      \Q_reg[59]_0\(0) => MPL64_n_115,
      \Q_reg[63]\(2) => MPL64_n_123,
      \Q_reg[63]\(1) => MPL64_n_124,
      \Q_reg[63]\(0) => MPL64_n_125,
      \Q_reg[63]_0\(3) => PROD64_n_0,
      \Q_reg[63]_0\(2) => MPL64_n_120,
      \Q_reg[63]_0\(1) => MPL64_n_121,
      \Q_reg[63]_0\(0) => MPL64_n_122,
      \Q_reg[7]\(3) => MPL64_n_36,
      \Q_reg[7]\(2) => MPL64_n_37,
      \Q_reg[7]\(1) => MPL64_n_38,
      \Q_reg[7]\(0) => MPL64_n_39,
      S(3) => MPL64_n_32,
      S(2) => MPL64_n_33,
      S(1) => MPL64_n_34,
      S(0) => MPL64_n_35,
      prd_in(63 downto 0) => prd_in(63 downto 0)
    );
CTRL: entity work.CPU_TL_CPU_mips_wrapper_0_0_control
     port map (
      D(0) => CTRL_n_1,
      Q(0) => mpr_out(0),
      \Q_reg[0]\ => \Q_reg[0]\,
      clk => clk,
      \counter_reg[0]_0\ => \counter_reg[0]\,
      \counter_reg[0]_1\ => \counter_reg[0]_0\,
      mips_controller_0_mplrst => mips_controller_0_mplrst,
      prd_en => prd_en,
      \state_reg[0]_0\ => \^state_reg[0]\,
      \state_reg[0]_1\ => CTRL_n_4
    );
MPL64: entity work.\CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized2\
     port map (
      D(0) => CTRL_n_1,
      DI(3) => MPL64_n_68,
      DI(2) => MPL64_n_69,
      DI(1) => MPL64_n_70,
      DI(0) => MPL64_n_71,
      MPL_rslt_64_0(62 downto 0) => \^mpl_rslt_64_0\(62 downto 0),
      Q(31) => MPL64_n_0,
      Q(30) => MPL64_n_1,
      Q(29) => MPL64_n_2,
      Q(28) => MPL64_n_3,
      Q(27) => MPL64_n_4,
      Q(26) => MPL64_n_5,
      Q(25) => MPL64_n_6,
      Q(24) => MPL64_n_7,
      Q(23) => MPL64_n_8,
      Q(22) => MPL64_n_9,
      Q(21) => MPL64_n_10,
      Q(20) => MPL64_n_11,
      Q(19) => MPL64_n_12,
      Q(18) => MPL64_n_13,
      Q(17) => MPL64_n_14,
      Q(16) => MPL64_n_15,
      Q(15) => MPL64_n_16,
      Q(14) => MPL64_n_17,
      Q(13) => MPL64_n_18,
      Q(12) => MPL64_n_19,
      Q(11) => MPL64_n_20,
      Q(10) => MPL64_n_21,
      Q(9) => MPL64_n_22,
      Q(8) => MPL64_n_23,
      Q(7) => MPL64_n_24,
      Q(6) => MPL64_n_25,
      Q(5) => MPL64_n_26,
      Q(4) => MPL64_n_27,
      Q(3) => MPL64_n_28,
      Q(2) => MPL64_n_29,
      Q(1) => MPL64_n_30,
      Q(0) => MPL64_n_31,
      \Q_reg[11]_0\(3) => MPL64_n_40,
      \Q_reg[11]_0\(2) => MPL64_n_41,
      \Q_reg[11]_0\(1) => MPL64_n_42,
      \Q_reg[11]_0\(0) => MPL64_n_43,
      \Q_reg[15]_0\(3) => MPL64_n_44,
      \Q_reg[15]_0\(2) => MPL64_n_45,
      \Q_reg[15]_0\(1) => MPL64_n_46,
      \Q_reg[15]_0\(0) => MPL64_n_47,
      \Q_reg[18]_0\ => \Q_reg[18]\,
      \Q_reg[19]_0\(3) => MPL64_n_48,
      \Q_reg[19]_0\(2) => MPL64_n_49,
      \Q_reg[19]_0\(1) => MPL64_n_50,
      \Q_reg[19]_0\(0) => MPL64_n_51,
      \Q_reg[1]_0\ => \^state_reg[0]\,
      \Q_reg[1]_1\ => \Q_reg[1]\,
      \Q_reg[20]_0\ => \Q_reg[20]\,
      \Q_reg[23]_0\(3) => MPL64_n_52,
      \Q_reg[23]_0\(2) => MPL64_n_53,
      \Q_reg[23]_0\(1) => MPL64_n_54,
      \Q_reg[23]_0\(0) => MPL64_n_55,
      \Q_reg[24]_0\ => \Q_reg[24]\,
      \Q_reg[27]_0\(3) => MPL64_n_56,
      \Q_reg[27]_0\(2) => MPL64_n_57,
      \Q_reg[27]_0\(1) => MPL64_n_58,
      \Q_reg[27]_0\(0) => MPL64_n_59,
      \Q_reg[28]_0\(22 downto 0) => \Q_reg[28]\(22 downto 0),
      \Q_reg[29]_0\ => \Q_reg[29]\,
      \Q_reg[30]_0\ => \Q_reg[30]\,
      \Q_reg[31]_0\(3) => MPL64_n_60,
      \Q_reg[31]_0\(2) => MPL64_n_61,
      \Q_reg[31]_0\(1) => MPL64_n_62,
      \Q_reg[31]_0\(0) => MPL64_n_63,
      \Q_reg[31]_1\ => \Q_reg[31]\,
      \Q_reg[35]_0\(3) => MPL64_n_64,
      \Q_reg[35]_0\(2) => MPL64_n_65,
      \Q_reg[35]_0\(1) => MPL64_n_66,
      \Q_reg[35]_0\(0) => MPL64_n_67,
      \Q_reg[39]_0\(3) => MPL64_n_72,
      \Q_reg[39]_0\(2) => MPL64_n_73,
      \Q_reg[39]_0\(1) => MPL64_n_74,
      \Q_reg[39]_0\(0) => MPL64_n_75,
      \Q_reg[39]_1\(3) => MPL64_n_76,
      \Q_reg[39]_1\(2) => MPL64_n_77,
      \Q_reg[39]_1\(1) => MPL64_n_78,
      \Q_reg[39]_1\(0) => MPL64_n_79,
      \Q_reg[43]_0\(3) => MPL64_n_80,
      \Q_reg[43]_0\(2) => MPL64_n_81,
      \Q_reg[43]_0\(1) => MPL64_n_82,
      \Q_reg[43]_0\(0) => MPL64_n_83,
      \Q_reg[43]_1\(3) => MPL64_n_84,
      \Q_reg[43]_1\(2) => MPL64_n_85,
      \Q_reg[43]_1\(1) => MPL64_n_86,
      \Q_reg[43]_1\(0) => MPL64_n_87,
      \Q_reg[47]_0\(3) => MPL64_n_88,
      \Q_reg[47]_0\(2) => MPL64_n_89,
      \Q_reg[47]_0\(1) => MPL64_n_90,
      \Q_reg[47]_0\(0) => MPL64_n_91,
      \Q_reg[47]_1\(3) => MPL64_n_92,
      \Q_reg[47]_1\(2) => MPL64_n_93,
      \Q_reg[47]_1\(1) => MPL64_n_94,
      \Q_reg[47]_1\(0) => MPL64_n_95,
      \Q_reg[4]_0\ => \Q_reg[4]\,
      \Q_reg[51]_0\(3) => MPL64_n_96,
      \Q_reg[51]_0\(2) => MPL64_n_97,
      \Q_reg[51]_0\(1) => MPL64_n_98,
      \Q_reg[51]_0\(0) => MPL64_n_99,
      \Q_reg[51]_1\(3) => MPL64_n_100,
      \Q_reg[51]_1\(2) => MPL64_n_101,
      \Q_reg[51]_1\(1) => MPL64_n_102,
      \Q_reg[51]_1\(0) => MPL64_n_103,
      \Q_reg[55]_0\(3) => MPL64_n_104,
      \Q_reg[55]_0\(2) => MPL64_n_105,
      \Q_reg[55]_0\(1) => MPL64_n_106,
      \Q_reg[55]_0\(0) => MPL64_n_107,
      \Q_reg[55]_1\(3) => MPL64_n_108,
      \Q_reg[55]_1\(2) => MPL64_n_109,
      \Q_reg[55]_1\(1) => MPL64_n_110,
      \Q_reg[55]_1\(0) => MPL64_n_111,
      \Q_reg[59]_0\(3) => MPL64_n_112,
      \Q_reg[59]_0\(2) => MPL64_n_113,
      \Q_reg[59]_0\(1) => MPL64_n_114,
      \Q_reg[59]_0\(0) => MPL64_n_115,
      \Q_reg[59]_1\(3) => MPL64_n_116,
      \Q_reg[59]_1\(2) => MPL64_n_117,
      \Q_reg[59]_1\(1) => MPL64_n_118,
      \Q_reg[59]_1\(0) => MPL64_n_119,
      \Q_reg[62]_0\(2) => MPL64_n_120,
      \Q_reg[62]_0\(1) => MPL64_n_121,
      \Q_reg[62]_0\(0) => MPL64_n_122,
      \Q_reg[62]_1\(2) => MPL64_n_123,
      \Q_reg[62]_1\(1) => MPL64_n_124,
      \Q_reg[62]_1\(0) => MPL64_n_125,
      \Q_reg[63]_0\ => CTRL_n_4,
      \Q_reg[7]_0\(3) => MPL64_n_36,
      \Q_reg[7]_0\(2) => MPL64_n_37,
      \Q_reg[7]_0\(1) => MPL64_n_38,
      \Q_reg[7]_0\(0) => MPL64_n_39,
      S(3) => MPL64_n_32,
      S(2) => MPL64_n_33,
      S(1) => MPL64_n_34,
      S(0) => MPL64_n_35,
      clk => clk,
      mpl_out(0) => mpl_out(63)
    );
MPR32: entity work.\CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized3\
     port map (
      D(0) => D(0),
      Q(2 downto 0) => Q(2 downto 0),
      \Q_reg[0]_0\(0) => mpr_out(0),
      \Q_reg[10]_0\ => \Q_reg[10]\,
      \Q_reg[11]_0\ => \Q_reg[11]\,
      \Q_reg[12]_0\ => \Q_reg[12]\,
      \Q_reg[13]_0\ => \Q_reg[13]\,
      \Q_reg[14]_0\ => \Q_reg[14]\,
      \Q_reg[15]_0\ => \^state_reg[0]\,
      \Q_reg[15]_1\ => \Q_reg[15]\,
      \Q_reg[16]_0\ => \Q_reg[16]\,
      \Q_reg[17]_0\(1 downto 0) => \Q_reg[17]\(1 downto 0),
      \Q_reg[2]_0\ => \Q_reg[2]\,
      \Q_reg[30]_0\(15 downto 0) => \Q_reg[30]_0\(15 downto 0),
      \Q_reg[3]_0\ => \Q_reg[3]\,
      \Q_reg[4]_0\ => \Q_reg[4]_0\,
      \Q_reg[5]_0\ => \Q_reg[5]\,
      \Q_reg[6]_0\ => \Q_reg[6]\,
      \Q_reg[7]_0\ => \Q_reg[7]\,
      \Q_reg[8]_0\ => \Q_reg[8]\,
      \Q_reg[9]_0\ => \Q_reg[9]\,
      clk => clk
    );
PROD64: entity work.\CPU_TL_CPU_mips_wrapper_0_0_reg__parameterized2_34\
     port map (
      MPL_rslt_64_0(63 downto 0) => \^mpl_rslt_64_0\(63 downto 0),
      \Q_reg[63]_0\(0) => PROD64_n_0,
      clk => clk,
      mpl_out(0) => mpl_out(63),
      prd_en => prd_en,
      prd_in(63 downto 0) => prd_in(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_reg_bank32x32 is
  port (
    \Q_reg[25]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[20]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \x0_reg[31]_i_5\ : in STD_LOGIC;
    \x0_reg[31]_i_5_0\ : in STD_LOGIC;
    \x1_reg[31]_i_4\ : in STD_LOGIC;
    \x1_reg[31]_i_4_0\ : in STD_LOGIC;
    \x1_reg[20]_i_4\ : in STD_LOGIC;
    \x1_reg[20]_i_4_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_30\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_reg_bank32x32 : entity is "reg_bank32x32";
end CPU_TL_CPU_mips_wrapper_0_0_reg_bank32x32;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_reg_bank32x32 is
  signal Q_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \regs[10].x_n_0\ : STD_LOGIC;
  signal \regs[10].x_n_1\ : STD_LOGIC;
  signal \regs[10].x_n_10\ : STD_LOGIC;
  signal \regs[10].x_n_11\ : STD_LOGIC;
  signal \regs[10].x_n_12\ : STD_LOGIC;
  signal \regs[10].x_n_13\ : STD_LOGIC;
  signal \regs[10].x_n_14\ : STD_LOGIC;
  signal \regs[10].x_n_15\ : STD_LOGIC;
  signal \regs[10].x_n_16\ : STD_LOGIC;
  signal \regs[10].x_n_17\ : STD_LOGIC;
  signal \regs[10].x_n_18\ : STD_LOGIC;
  signal \regs[10].x_n_19\ : STD_LOGIC;
  signal \regs[10].x_n_2\ : STD_LOGIC;
  signal \regs[10].x_n_20\ : STD_LOGIC;
  signal \regs[10].x_n_21\ : STD_LOGIC;
  signal \regs[10].x_n_22\ : STD_LOGIC;
  signal \regs[10].x_n_23\ : STD_LOGIC;
  signal \regs[10].x_n_24\ : STD_LOGIC;
  signal \regs[10].x_n_25\ : STD_LOGIC;
  signal \regs[10].x_n_26\ : STD_LOGIC;
  signal \regs[10].x_n_27\ : STD_LOGIC;
  signal \regs[10].x_n_28\ : STD_LOGIC;
  signal \regs[10].x_n_29\ : STD_LOGIC;
  signal \regs[10].x_n_3\ : STD_LOGIC;
  signal \regs[10].x_n_30\ : STD_LOGIC;
  signal \regs[10].x_n_31\ : STD_LOGIC;
  signal \regs[10].x_n_4\ : STD_LOGIC;
  signal \regs[10].x_n_5\ : STD_LOGIC;
  signal \regs[10].x_n_6\ : STD_LOGIC;
  signal \regs[10].x_n_7\ : STD_LOGIC;
  signal \regs[10].x_n_8\ : STD_LOGIC;
  signal \regs[10].x_n_9\ : STD_LOGIC;
  signal \regs[11].x_n_0\ : STD_LOGIC;
  signal \regs[11].x_n_1\ : STD_LOGIC;
  signal \regs[11].x_n_10\ : STD_LOGIC;
  signal \regs[11].x_n_11\ : STD_LOGIC;
  signal \regs[11].x_n_12\ : STD_LOGIC;
  signal \regs[11].x_n_13\ : STD_LOGIC;
  signal \regs[11].x_n_14\ : STD_LOGIC;
  signal \regs[11].x_n_15\ : STD_LOGIC;
  signal \regs[11].x_n_16\ : STD_LOGIC;
  signal \regs[11].x_n_17\ : STD_LOGIC;
  signal \regs[11].x_n_18\ : STD_LOGIC;
  signal \regs[11].x_n_19\ : STD_LOGIC;
  signal \regs[11].x_n_2\ : STD_LOGIC;
  signal \regs[11].x_n_20\ : STD_LOGIC;
  signal \regs[11].x_n_21\ : STD_LOGIC;
  signal \regs[11].x_n_22\ : STD_LOGIC;
  signal \regs[11].x_n_23\ : STD_LOGIC;
  signal \regs[11].x_n_24\ : STD_LOGIC;
  signal \regs[11].x_n_25\ : STD_LOGIC;
  signal \regs[11].x_n_26\ : STD_LOGIC;
  signal \regs[11].x_n_27\ : STD_LOGIC;
  signal \regs[11].x_n_28\ : STD_LOGIC;
  signal \regs[11].x_n_29\ : STD_LOGIC;
  signal \regs[11].x_n_3\ : STD_LOGIC;
  signal \regs[11].x_n_30\ : STD_LOGIC;
  signal \regs[11].x_n_31\ : STD_LOGIC;
  signal \regs[11].x_n_32\ : STD_LOGIC;
  signal \regs[11].x_n_33\ : STD_LOGIC;
  signal \regs[11].x_n_34\ : STD_LOGIC;
  signal \regs[11].x_n_35\ : STD_LOGIC;
  signal \regs[11].x_n_36\ : STD_LOGIC;
  signal \regs[11].x_n_37\ : STD_LOGIC;
  signal \regs[11].x_n_38\ : STD_LOGIC;
  signal \regs[11].x_n_39\ : STD_LOGIC;
  signal \regs[11].x_n_4\ : STD_LOGIC;
  signal \regs[11].x_n_40\ : STD_LOGIC;
  signal \regs[11].x_n_41\ : STD_LOGIC;
  signal \regs[11].x_n_42\ : STD_LOGIC;
  signal \regs[11].x_n_43\ : STD_LOGIC;
  signal \regs[11].x_n_44\ : STD_LOGIC;
  signal \regs[11].x_n_45\ : STD_LOGIC;
  signal \regs[11].x_n_46\ : STD_LOGIC;
  signal \regs[11].x_n_47\ : STD_LOGIC;
  signal \regs[11].x_n_48\ : STD_LOGIC;
  signal \regs[11].x_n_49\ : STD_LOGIC;
  signal \regs[11].x_n_5\ : STD_LOGIC;
  signal \regs[11].x_n_50\ : STD_LOGIC;
  signal \regs[11].x_n_51\ : STD_LOGIC;
  signal \regs[11].x_n_52\ : STD_LOGIC;
  signal \regs[11].x_n_53\ : STD_LOGIC;
  signal \regs[11].x_n_54\ : STD_LOGIC;
  signal \regs[11].x_n_55\ : STD_LOGIC;
  signal \regs[11].x_n_56\ : STD_LOGIC;
  signal \regs[11].x_n_57\ : STD_LOGIC;
  signal \regs[11].x_n_58\ : STD_LOGIC;
  signal \regs[11].x_n_59\ : STD_LOGIC;
  signal \regs[11].x_n_6\ : STD_LOGIC;
  signal \regs[11].x_n_60\ : STD_LOGIC;
  signal \regs[11].x_n_61\ : STD_LOGIC;
  signal \regs[11].x_n_62\ : STD_LOGIC;
  signal \regs[11].x_n_63\ : STD_LOGIC;
  signal \regs[11].x_n_7\ : STD_LOGIC;
  signal \regs[11].x_n_8\ : STD_LOGIC;
  signal \regs[11].x_n_9\ : STD_LOGIC;
  signal \regs[12].x_n_0\ : STD_LOGIC;
  signal \regs[12].x_n_1\ : STD_LOGIC;
  signal \regs[12].x_n_10\ : STD_LOGIC;
  signal \regs[12].x_n_11\ : STD_LOGIC;
  signal \regs[12].x_n_12\ : STD_LOGIC;
  signal \regs[12].x_n_13\ : STD_LOGIC;
  signal \regs[12].x_n_14\ : STD_LOGIC;
  signal \regs[12].x_n_15\ : STD_LOGIC;
  signal \regs[12].x_n_16\ : STD_LOGIC;
  signal \regs[12].x_n_17\ : STD_LOGIC;
  signal \regs[12].x_n_18\ : STD_LOGIC;
  signal \regs[12].x_n_19\ : STD_LOGIC;
  signal \regs[12].x_n_2\ : STD_LOGIC;
  signal \regs[12].x_n_20\ : STD_LOGIC;
  signal \regs[12].x_n_21\ : STD_LOGIC;
  signal \regs[12].x_n_22\ : STD_LOGIC;
  signal \regs[12].x_n_23\ : STD_LOGIC;
  signal \regs[12].x_n_24\ : STD_LOGIC;
  signal \regs[12].x_n_25\ : STD_LOGIC;
  signal \regs[12].x_n_26\ : STD_LOGIC;
  signal \regs[12].x_n_27\ : STD_LOGIC;
  signal \regs[12].x_n_28\ : STD_LOGIC;
  signal \regs[12].x_n_29\ : STD_LOGIC;
  signal \regs[12].x_n_3\ : STD_LOGIC;
  signal \regs[12].x_n_30\ : STD_LOGIC;
  signal \regs[12].x_n_31\ : STD_LOGIC;
  signal \regs[12].x_n_4\ : STD_LOGIC;
  signal \regs[12].x_n_5\ : STD_LOGIC;
  signal \regs[12].x_n_6\ : STD_LOGIC;
  signal \regs[12].x_n_7\ : STD_LOGIC;
  signal \regs[12].x_n_8\ : STD_LOGIC;
  signal \regs[12].x_n_9\ : STD_LOGIC;
  signal \regs[13].x_n_0\ : STD_LOGIC;
  signal \regs[13].x_n_1\ : STD_LOGIC;
  signal \regs[13].x_n_10\ : STD_LOGIC;
  signal \regs[13].x_n_11\ : STD_LOGIC;
  signal \regs[13].x_n_12\ : STD_LOGIC;
  signal \regs[13].x_n_13\ : STD_LOGIC;
  signal \regs[13].x_n_14\ : STD_LOGIC;
  signal \regs[13].x_n_15\ : STD_LOGIC;
  signal \regs[13].x_n_16\ : STD_LOGIC;
  signal \regs[13].x_n_17\ : STD_LOGIC;
  signal \regs[13].x_n_18\ : STD_LOGIC;
  signal \regs[13].x_n_19\ : STD_LOGIC;
  signal \regs[13].x_n_2\ : STD_LOGIC;
  signal \regs[13].x_n_20\ : STD_LOGIC;
  signal \regs[13].x_n_21\ : STD_LOGIC;
  signal \regs[13].x_n_22\ : STD_LOGIC;
  signal \regs[13].x_n_23\ : STD_LOGIC;
  signal \regs[13].x_n_24\ : STD_LOGIC;
  signal \regs[13].x_n_25\ : STD_LOGIC;
  signal \regs[13].x_n_26\ : STD_LOGIC;
  signal \regs[13].x_n_27\ : STD_LOGIC;
  signal \regs[13].x_n_28\ : STD_LOGIC;
  signal \regs[13].x_n_29\ : STD_LOGIC;
  signal \regs[13].x_n_3\ : STD_LOGIC;
  signal \regs[13].x_n_30\ : STD_LOGIC;
  signal \regs[13].x_n_31\ : STD_LOGIC;
  signal \regs[13].x_n_4\ : STD_LOGIC;
  signal \regs[13].x_n_5\ : STD_LOGIC;
  signal \regs[13].x_n_6\ : STD_LOGIC;
  signal \regs[13].x_n_7\ : STD_LOGIC;
  signal \regs[13].x_n_8\ : STD_LOGIC;
  signal \regs[13].x_n_9\ : STD_LOGIC;
  signal \regs[14].x_n_0\ : STD_LOGIC;
  signal \regs[14].x_n_1\ : STD_LOGIC;
  signal \regs[14].x_n_10\ : STD_LOGIC;
  signal \regs[14].x_n_11\ : STD_LOGIC;
  signal \regs[14].x_n_12\ : STD_LOGIC;
  signal \regs[14].x_n_13\ : STD_LOGIC;
  signal \regs[14].x_n_14\ : STD_LOGIC;
  signal \regs[14].x_n_15\ : STD_LOGIC;
  signal \regs[14].x_n_16\ : STD_LOGIC;
  signal \regs[14].x_n_17\ : STD_LOGIC;
  signal \regs[14].x_n_18\ : STD_LOGIC;
  signal \regs[14].x_n_19\ : STD_LOGIC;
  signal \regs[14].x_n_2\ : STD_LOGIC;
  signal \regs[14].x_n_20\ : STD_LOGIC;
  signal \regs[14].x_n_21\ : STD_LOGIC;
  signal \regs[14].x_n_22\ : STD_LOGIC;
  signal \regs[14].x_n_23\ : STD_LOGIC;
  signal \regs[14].x_n_24\ : STD_LOGIC;
  signal \regs[14].x_n_25\ : STD_LOGIC;
  signal \regs[14].x_n_26\ : STD_LOGIC;
  signal \regs[14].x_n_27\ : STD_LOGIC;
  signal \regs[14].x_n_28\ : STD_LOGIC;
  signal \regs[14].x_n_29\ : STD_LOGIC;
  signal \regs[14].x_n_3\ : STD_LOGIC;
  signal \regs[14].x_n_30\ : STD_LOGIC;
  signal \regs[14].x_n_31\ : STD_LOGIC;
  signal \regs[14].x_n_4\ : STD_LOGIC;
  signal \regs[14].x_n_5\ : STD_LOGIC;
  signal \regs[14].x_n_6\ : STD_LOGIC;
  signal \regs[14].x_n_7\ : STD_LOGIC;
  signal \regs[14].x_n_8\ : STD_LOGIC;
  signal \regs[14].x_n_9\ : STD_LOGIC;
  signal \regs[15].x_n_0\ : STD_LOGIC;
  signal \regs[15].x_n_1\ : STD_LOGIC;
  signal \regs[15].x_n_10\ : STD_LOGIC;
  signal \regs[15].x_n_11\ : STD_LOGIC;
  signal \regs[15].x_n_12\ : STD_LOGIC;
  signal \regs[15].x_n_13\ : STD_LOGIC;
  signal \regs[15].x_n_14\ : STD_LOGIC;
  signal \regs[15].x_n_15\ : STD_LOGIC;
  signal \regs[15].x_n_16\ : STD_LOGIC;
  signal \regs[15].x_n_17\ : STD_LOGIC;
  signal \regs[15].x_n_18\ : STD_LOGIC;
  signal \regs[15].x_n_19\ : STD_LOGIC;
  signal \regs[15].x_n_2\ : STD_LOGIC;
  signal \regs[15].x_n_20\ : STD_LOGIC;
  signal \regs[15].x_n_21\ : STD_LOGIC;
  signal \regs[15].x_n_22\ : STD_LOGIC;
  signal \regs[15].x_n_23\ : STD_LOGIC;
  signal \regs[15].x_n_24\ : STD_LOGIC;
  signal \regs[15].x_n_25\ : STD_LOGIC;
  signal \regs[15].x_n_26\ : STD_LOGIC;
  signal \regs[15].x_n_27\ : STD_LOGIC;
  signal \regs[15].x_n_28\ : STD_LOGIC;
  signal \regs[15].x_n_29\ : STD_LOGIC;
  signal \regs[15].x_n_3\ : STD_LOGIC;
  signal \regs[15].x_n_30\ : STD_LOGIC;
  signal \regs[15].x_n_31\ : STD_LOGIC;
  signal \regs[15].x_n_32\ : STD_LOGIC;
  signal \regs[15].x_n_33\ : STD_LOGIC;
  signal \regs[15].x_n_34\ : STD_LOGIC;
  signal \regs[15].x_n_35\ : STD_LOGIC;
  signal \regs[15].x_n_36\ : STD_LOGIC;
  signal \regs[15].x_n_37\ : STD_LOGIC;
  signal \regs[15].x_n_38\ : STD_LOGIC;
  signal \regs[15].x_n_39\ : STD_LOGIC;
  signal \regs[15].x_n_4\ : STD_LOGIC;
  signal \regs[15].x_n_40\ : STD_LOGIC;
  signal \regs[15].x_n_41\ : STD_LOGIC;
  signal \regs[15].x_n_42\ : STD_LOGIC;
  signal \regs[15].x_n_43\ : STD_LOGIC;
  signal \regs[15].x_n_44\ : STD_LOGIC;
  signal \regs[15].x_n_45\ : STD_LOGIC;
  signal \regs[15].x_n_46\ : STD_LOGIC;
  signal \regs[15].x_n_47\ : STD_LOGIC;
  signal \regs[15].x_n_48\ : STD_LOGIC;
  signal \regs[15].x_n_49\ : STD_LOGIC;
  signal \regs[15].x_n_5\ : STD_LOGIC;
  signal \regs[15].x_n_50\ : STD_LOGIC;
  signal \regs[15].x_n_51\ : STD_LOGIC;
  signal \regs[15].x_n_52\ : STD_LOGIC;
  signal \regs[15].x_n_53\ : STD_LOGIC;
  signal \regs[15].x_n_54\ : STD_LOGIC;
  signal \regs[15].x_n_55\ : STD_LOGIC;
  signal \regs[15].x_n_56\ : STD_LOGIC;
  signal \regs[15].x_n_57\ : STD_LOGIC;
  signal \regs[15].x_n_58\ : STD_LOGIC;
  signal \regs[15].x_n_59\ : STD_LOGIC;
  signal \regs[15].x_n_6\ : STD_LOGIC;
  signal \regs[15].x_n_60\ : STD_LOGIC;
  signal \regs[15].x_n_61\ : STD_LOGIC;
  signal \regs[15].x_n_62\ : STD_LOGIC;
  signal \regs[15].x_n_63\ : STD_LOGIC;
  signal \regs[15].x_n_7\ : STD_LOGIC;
  signal \regs[15].x_n_8\ : STD_LOGIC;
  signal \regs[15].x_n_9\ : STD_LOGIC;
  signal \regs[16].x_n_0\ : STD_LOGIC;
  signal \regs[16].x_n_1\ : STD_LOGIC;
  signal \regs[16].x_n_10\ : STD_LOGIC;
  signal \regs[16].x_n_11\ : STD_LOGIC;
  signal \regs[16].x_n_12\ : STD_LOGIC;
  signal \regs[16].x_n_13\ : STD_LOGIC;
  signal \regs[16].x_n_14\ : STD_LOGIC;
  signal \regs[16].x_n_15\ : STD_LOGIC;
  signal \regs[16].x_n_16\ : STD_LOGIC;
  signal \regs[16].x_n_17\ : STD_LOGIC;
  signal \regs[16].x_n_18\ : STD_LOGIC;
  signal \regs[16].x_n_19\ : STD_LOGIC;
  signal \regs[16].x_n_2\ : STD_LOGIC;
  signal \regs[16].x_n_20\ : STD_LOGIC;
  signal \regs[16].x_n_21\ : STD_LOGIC;
  signal \regs[16].x_n_22\ : STD_LOGIC;
  signal \regs[16].x_n_23\ : STD_LOGIC;
  signal \regs[16].x_n_24\ : STD_LOGIC;
  signal \regs[16].x_n_25\ : STD_LOGIC;
  signal \regs[16].x_n_26\ : STD_LOGIC;
  signal \regs[16].x_n_27\ : STD_LOGIC;
  signal \regs[16].x_n_28\ : STD_LOGIC;
  signal \regs[16].x_n_29\ : STD_LOGIC;
  signal \regs[16].x_n_3\ : STD_LOGIC;
  signal \regs[16].x_n_30\ : STD_LOGIC;
  signal \regs[16].x_n_31\ : STD_LOGIC;
  signal \regs[16].x_n_4\ : STD_LOGIC;
  signal \regs[16].x_n_5\ : STD_LOGIC;
  signal \regs[16].x_n_6\ : STD_LOGIC;
  signal \regs[16].x_n_7\ : STD_LOGIC;
  signal \regs[16].x_n_8\ : STD_LOGIC;
  signal \regs[16].x_n_9\ : STD_LOGIC;
  signal \regs[17].x_n_0\ : STD_LOGIC;
  signal \regs[17].x_n_1\ : STD_LOGIC;
  signal \regs[17].x_n_10\ : STD_LOGIC;
  signal \regs[17].x_n_11\ : STD_LOGIC;
  signal \regs[17].x_n_12\ : STD_LOGIC;
  signal \regs[17].x_n_13\ : STD_LOGIC;
  signal \regs[17].x_n_14\ : STD_LOGIC;
  signal \regs[17].x_n_15\ : STD_LOGIC;
  signal \regs[17].x_n_16\ : STD_LOGIC;
  signal \regs[17].x_n_17\ : STD_LOGIC;
  signal \regs[17].x_n_18\ : STD_LOGIC;
  signal \regs[17].x_n_19\ : STD_LOGIC;
  signal \regs[17].x_n_2\ : STD_LOGIC;
  signal \regs[17].x_n_20\ : STD_LOGIC;
  signal \regs[17].x_n_21\ : STD_LOGIC;
  signal \regs[17].x_n_22\ : STD_LOGIC;
  signal \regs[17].x_n_23\ : STD_LOGIC;
  signal \regs[17].x_n_24\ : STD_LOGIC;
  signal \regs[17].x_n_25\ : STD_LOGIC;
  signal \regs[17].x_n_26\ : STD_LOGIC;
  signal \regs[17].x_n_27\ : STD_LOGIC;
  signal \regs[17].x_n_28\ : STD_LOGIC;
  signal \regs[17].x_n_29\ : STD_LOGIC;
  signal \regs[17].x_n_3\ : STD_LOGIC;
  signal \regs[17].x_n_30\ : STD_LOGIC;
  signal \regs[17].x_n_31\ : STD_LOGIC;
  signal \regs[17].x_n_4\ : STD_LOGIC;
  signal \regs[17].x_n_5\ : STD_LOGIC;
  signal \regs[17].x_n_6\ : STD_LOGIC;
  signal \regs[17].x_n_7\ : STD_LOGIC;
  signal \regs[17].x_n_8\ : STD_LOGIC;
  signal \regs[17].x_n_9\ : STD_LOGIC;
  signal \regs[18].x_n_0\ : STD_LOGIC;
  signal \regs[18].x_n_1\ : STD_LOGIC;
  signal \regs[18].x_n_10\ : STD_LOGIC;
  signal \regs[18].x_n_11\ : STD_LOGIC;
  signal \regs[18].x_n_12\ : STD_LOGIC;
  signal \regs[18].x_n_13\ : STD_LOGIC;
  signal \regs[18].x_n_14\ : STD_LOGIC;
  signal \regs[18].x_n_15\ : STD_LOGIC;
  signal \regs[18].x_n_16\ : STD_LOGIC;
  signal \regs[18].x_n_17\ : STD_LOGIC;
  signal \regs[18].x_n_18\ : STD_LOGIC;
  signal \regs[18].x_n_19\ : STD_LOGIC;
  signal \regs[18].x_n_2\ : STD_LOGIC;
  signal \regs[18].x_n_20\ : STD_LOGIC;
  signal \regs[18].x_n_21\ : STD_LOGIC;
  signal \regs[18].x_n_22\ : STD_LOGIC;
  signal \regs[18].x_n_23\ : STD_LOGIC;
  signal \regs[18].x_n_24\ : STD_LOGIC;
  signal \regs[18].x_n_25\ : STD_LOGIC;
  signal \regs[18].x_n_26\ : STD_LOGIC;
  signal \regs[18].x_n_27\ : STD_LOGIC;
  signal \regs[18].x_n_28\ : STD_LOGIC;
  signal \regs[18].x_n_29\ : STD_LOGIC;
  signal \regs[18].x_n_3\ : STD_LOGIC;
  signal \regs[18].x_n_30\ : STD_LOGIC;
  signal \regs[18].x_n_31\ : STD_LOGIC;
  signal \regs[18].x_n_4\ : STD_LOGIC;
  signal \regs[18].x_n_5\ : STD_LOGIC;
  signal \regs[18].x_n_6\ : STD_LOGIC;
  signal \regs[18].x_n_7\ : STD_LOGIC;
  signal \regs[18].x_n_8\ : STD_LOGIC;
  signal \regs[18].x_n_9\ : STD_LOGIC;
  signal \regs[19].x_n_0\ : STD_LOGIC;
  signal \regs[19].x_n_1\ : STD_LOGIC;
  signal \regs[19].x_n_10\ : STD_LOGIC;
  signal \regs[19].x_n_11\ : STD_LOGIC;
  signal \regs[19].x_n_12\ : STD_LOGIC;
  signal \regs[19].x_n_13\ : STD_LOGIC;
  signal \regs[19].x_n_14\ : STD_LOGIC;
  signal \regs[19].x_n_15\ : STD_LOGIC;
  signal \regs[19].x_n_16\ : STD_LOGIC;
  signal \regs[19].x_n_17\ : STD_LOGIC;
  signal \regs[19].x_n_18\ : STD_LOGIC;
  signal \regs[19].x_n_19\ : STD_LOGIC;
  signal \regs[19].x_n_2\ : STD_LOGIC;
  signal \regs[19].x_n_20\ : STD_LOGIC;
  signal \regs[19].x_n_21\ : STD_LOGIC;
  signal \regs[19].x_n_22\ : STD_LOGIC;
  signal \regs[19].x_n_23\ : STD_LOGIC;
  signal \regs[19].x_n_24\ : STD_LOGIC;
  signal \regs[19].x_n_25\ : STD_LOGIC;
  signal \regs[19].x_n_26\ : STD_LOGIC;
  signal \regs[19].x_n_27\ : STD_LOGIC;
  signal \regs[19].x_n_28\ : STD_LOGIC;
  signal \regs[19].x_n_29\ : STD_LOGIC;
  signal \regs[19].x_n_3\ : STD_LOGIC;
  signal \regs[19].x_n_30\ : STD_LOGIC;
  signal \regs[19].x_n_31\ : STD_LOGIC;
  signal \regs[19].x_n_32\ : STD_LOGIC;
  signal \regs[19].x_n_33\ : STD_LOGIC;
  signal \regs[19].x_n_34\ : STD_LOGIC;
  signal \regs[19].x_n_35\ : STD_LOGIC;
  signal \regs[19].x_n_36\ : STD_LOGIC;
  signal \regs[19].x_n_37\ : STD_LOGIC;
  signal \regs[19].x_n_38\ : STD_LOGIC;
  signal \regs[19].x_n_39\ : STD_LOGIC;
  signal \regs[19].x_n_4\ : STD_LOGIC;
  signal \regs[19].x_n_40\ : STD_LOGIC;
  signal \regs[19].x_n_41\ : STD_LOGIC;
  signal \regs[19].x_n_42\ : STD_LOGIC;
  signal \regs[19].x_n_43\ : STD_LOGIC;
  signal \regs[19].x_n_44\ : STD_LOGIC;
  signal \regs[19].x_n_45\ : STD_LOGIC;
  signal \regs[19].x_n_46\ : STD_LOGIC;
  signal \regs[19].x_n_47\ : STD_LOGIC;
  signal \regs[19].x_n_48\ : STD_LOGIC;
  signal \regs[19].x_n_49\ : STD_LOGIC;
  signal \regs[19].x_n_5\ : STD_LOGIC;
  signal \regs[19].x_n_50\ : STD_LOGIC;
  signal \regs[19].x_n_51\ : STD_LOGIC;
  signal \regs[19].x_n_52\ : STD_LOGIC;
  signal \regs[19].x_n_53\ : STD_LOGIC;
  signal \regs[19].x_n_54\ : STD_LOGIC;
  signal \regs[19].x_n_55\ : STD_LOGIC;
  signal \regs[19].x_n_56\ : STD_LOGIC;
  signal \regs[19].x_n_57\ : STD_LOGIC;
  signal \regs[19].x_n_58\ : STD_LOGIC;
  signal \regs[19].x_n_59\ : STD_LOGIC;
  signal \regs[19].x_n_6\ : STD_LOGIC;
  signal \regs[19].x_n_60\ : STD_LOGIC;
  signal \regs[19].x_n_61\ : STD_LOGIC;
  signal \regs[19].x_n_62\ : STD_LOGIC;
  signal \regs[19].x_n_63\ : STD_LOGIC;
  signal \regs[19].x_n_7\ : STD_LOGIC;
  signal \regs[19].x_n_8\ : STD_LOGIC;
  signal \regs[19].x_n_9\ : STD_LOGIC;
  signal \regs[1].x_n_0\ : STD_LOGIC;
  signal \regs[1].x_n_1\ : STD_LOGIC;
  signal \regs[1].x_n_10\ : STD_LOGIC;
  signal \regs[1].x_n_11\ : STD_LOGIC;
  signal \regs[1].x_n_12\ : STD_LOGIC;
  signal \regs[1].x_n_13\ : STD_LOGIC;
  signal \regs[1].x_n_14\ : STD_LOGIC;
  signal \regs[1].x_n_15\ : STD_LOGIC;
  signal \regs[1].x_n_16\ : STD_LOGIC;
  signal \regs[1].x_n_17\ : STD_LOGIC;
  signal \regs[1].x_n_18\ : STD_LOGIC;
  signal \regs[1].x_n_19\ : STD_LOGIC;
  signal \regs[1].x_n_2\ : STD_LOGIC;
  signal \regs[1].x_n_20\ : STD_LOGIC;
  signal \regs[1].x_n_21\ : STD_LOGIC;
  signal \regs[1].x_n_22\ : STD_LOGIC;
  signal \regs[1].x_n_23\ : STD_LOGIC;
  signal \regs[1].x_n_24\ : STD_LOGIC;
  signal \regs[1].x_n_25\ : STD_LOGIC;
  signal \regs[1].x_n_26\ : STD_LOGIC;
  signal \regs[1].x_n_27\ : STD_LOGIC;
  signal \regs[1].x_n_28\ : STD_LOGIC;
  signal \regs[1].x_n_29\ : STD_LOGIC;
  signal \regs[1].x_n_3\ : STD_LOGIC;
  signal \regs[1].x_n_30\ : STD_LOGIC;
  signal \regs[1].x_n_31\ : STD_LOGIC;
  signal \regs[1].x_n_4\ : STD_LOGIC;
  signal \regs[1].x_n_5\ : STD_LOGIC;
  signal \regs[1].x_n_6\ : STD_LOGIC;
  signal \regs[1].x_n_7\ : STD_LOGIC;
  signal \regs[1].x_n_8\ : STD_LOGIC;
  signal \regs[1].x_n_9\ : STD_LOGIC;
  signal \regs[20].x_n_0\ : STD_LOGIC;
  signal \regs[20].x_n_1\ : STD_LOGIC;
  signal \regs[20].x_n_10\ : STD_LOGIC;
  signal \regs[20].x_n_11\ : STD_LOGIC;
  signal \regs[20].x_n_12\ : STD_LOGIC;
  signal \regs[20].x_n_13\ : STD_LOGIC;
  signal \regs[20].x_n_14\ : STD_LOGIC;
  signal \regs[20].x_n_15\ : STD_LOGIC;
  signal \regs[20].x_n_16\ : STD_LOGIC;
  signal \regs[20].x_n_17\ : STD_LOGIC;
  signal \regs[20].x_n_18\ : STD_LOGIC;
  signal \regs[20].x_n_19\ : STD_LOGIC;
  signal \regs[20].x_n_2\ : STD_LOGIC;
  signal \regs[20].x_n_20\ : STD_LOGIC;
  signal \regs[20].x_n_21\ : STD_LOGIC;
  signal \regs[20].x_n_22\ : STD_LOGIC;
  signal \regs[20].x_n_23\ : STD_LOGIC;
  signal \regs[20].x_n_24\ : STD_LOGIC;
  signal \regs[20].x_n_25\ : STD_LOGIC;
  signal \regs[20].x_n_26\ : STD_LOGIC;
  signal \regs[20].x_n_27\ : STD_LOGIC;
  signal \regs[20].x_n_28\ : STD_LOGIC;
  signal \regs[20].x_n_29\ : STD_LOGIC;
  signal \regs[20].x_n_3\ : STD_LOGIC;
  signal \regs[20].x_n_30\ : STD_LOGIC;
  signal \regs[20].x_n_31\ : STD_LOGIC;
  signal \regs[20].x_n_4\ : STD_LOGIC;
  signal \regs[20].x_n_5\ : STD_LOGIC;
  signal \regs[20].x_n_6\ : STD_LOGIC;
  signal \regs[20].x_n_7\ : STD_LOGIC;
  signal \regs[20].x_n_8\ : STD_LOGIC;
  signal \regs[20].x_n_9\ : STD_LOGIC;
  signal \regs[21].x_n_0\ : STD_LOGIC;
  signal \regs[21].x_n_1\ : STD_LOGIC;
  signal \regs[21].x_n_10\ : STD_LOGIC;
  signal \regs[21].x_n_11\ : STD_LOGIC;
  signal \regs[21].x_n_12\ : STD_LOGIC;
  signal \regs[21].x_n_13\ : STD_LOGIC;
  signal \regs[21].x_n_14\ : STD_LOGIC;
  signal \regs[21].x_n_15\ : STD_LOGIC;
  signal \regs[21].x_n_16\ : STD_LOGIC;
  signal \regs[21].x_n_17\ : STD_LOGIC;
  signal \regs[21].x_n_18\ : STD_LOGIC;
  signal \regs[21].x_n_19\ : STD_LOGIC;
  signal \regs[21].x_n_2\ : STD_LOGIC;
  signal \regs[21].x_n_20\ : STD_LOGIC;
  signal \regs[21].x_n_21\ : STD_LOGIC;
  signal \regs[21].x_n_22\ : STD_LOGIC;
  signal \regs[21].x_n_23\ : STD_LOGIC;
  signal \regs[21].x_n_24\ : STD_LOGIC;
  signal \regs[21].x_n_25\ : STD_LOGIC;
  signal \regs[21].x_n_26\ : STD_LOGIC;
  signal \regs[21].x_n_27\ : STD_LOGIC;
  signal \regs[21].x_n_28\ : STD_LOGIC;
  signal \regs[21].x_n_29\ : STD_LOGIC;
  signal \regs[21].x_n_3\ : STD_LOGIC;
  signal \regs[21].x_n_30\ : STD_LOGIC;
  signal \regs[21].x_n_31\ : STD_LOGIC;
  signal \regs[21].x_n_4\ : STD_LOGIC;
  signal \regs[21].x_n_5\ : STD_LOGIC;
  signal \regs[21].x_n_6\ : STD_LOGIC;
  signal \regs[21].x_n_7\ : STD_LOGIC;
  signal \regs[21].x_n_8\ : STD_LOGIC;
  signal \regs[21].x_n_9\ : STD_LOGIC;
  signal \regs[22].x_n_0\ : STD_LOGIC;
  signal \regs[22].x_n_1\ : STD_LOGIC;
  signal \regs[22].x_n_10\ : STD_LOGIC;
  signal \regs[22].x_n_11\ : STD_LOGIC;
  signal \regs[22].x_n_12\ : STD_LOGIC;
  signal \regs[22].x_n_13\ : STD_LOGIC;
  signal \regs[22].x_n_14\ : STD_LOGIC;
  signal \regs[22].x_n_15\ : STD_LOGIC;
  signal \regs[22].x_n_16\ : STD_LOGIC;
  signal \regs[22].x_n_17\ : STD_LOGIC;
  signal \regs[22].x_n_18\ : STD_LOGIC;
  signal \regs[22].x_n_19\ : STD_LOGIC;
  signal \regs[22].x_n_2\ : STD_LOGIC;
  signal \regs[22].x_n_20\ : STD_LOGIC;
  signal \regs[22].x_n_21\ : STD_LOGIC;
  signal \regs[22].x_n_22\ : STD_LOGIC;
  signal \regs[22].x_n_23\ : STD_LOGIC;
  signal \regs[22].x_n_24\ : STD_LOGIC;
  signal \regs[22].x_n_25\ : STD_LOGIC;
  signal \regs[22].x_n_26\ : STD_LOGIC;
  signal \regs[22].x_n_27\ : STD_LOGIC;
  signal \regs[22].x_n_28\ : STD_LOGIC;
  signal \regs[22].x_n_29\ : STD_LOGIC;
  signal \regs[22].x_n_3\ : STD_LOGIC;
  signal \regs[22].x_n_30\ : STD_LOGIC;
  signal \regs[22].x_n_31\ : STD_LOGIC;
  signal \regs[22].x_n_4\ : STD_LOGIC;
  signal \regs[22].x_n_5\ : STD_LOGIC;
  signal \regs[22].x_n_6\ : STD_LOGIC;
  signal \regs[22].x_n_7\ : STD_LOGIC;
  signal \regs[22].x_n_8\ : STD_LOGIC;
  signal \regs[22].x_n_9\ : STD_LOGIC;
  signal \regs[23].x_n_0\ : STD_LOGIC;
  signal \regs[23].x_n_1\ : STD_LOGIC;
  signal \regs[23].x_n_10\ : STD_LOGIC;
  signal \regs[23].x_n_11\ : STD_LOGIC;
  signal \regs[23].x_n_12\ : STD_LOGIC;
  signal \regs[23].x_n_13\ : STD_LOGIC;
  signal \regs[23].x_n_14\ : STD_LOGIC;
  signal \regs[23].x_n_15\ : STD_LOGIC;
  signal \regs[23].x_n_16\ : STD_LOGIC;
  signal \regs[23].x_n_17\ : STD_LOGIC;
  signal \regs[23].x_n_18\ : STD_LOGIC;
  signal \regs[23].x_n_19\ : STD_LOGIC;
  signal \regs[23].x_n_2\ : STD_LOGIC;
  signal \regs[23].x_n_20\ : STD_LOGIC;
  signal \regs[23].x_n_21\ : STD_LOGIC;
  signal \regs[23].x_n_22\ : STD_LOGIC;
  signal \regs[23].x_n_23\ : STD_LOGIC;
  signal \regs[23].x_n_24\ : STD_LOGIC;
  signal \regs[23].x_n_25\ : STD_LOGIC;
  signal \regs[23].x_n_26\ : STD_LOGIC;
  signal \regs[23].x_n_27\ : STD_LOGIC;
  signal \regs[23].x_n_28\ : STD_LOGIC;
  signal \regs[23].x_n_29\ : STD_LOGIC;
  signal \regs[23].x_n_3\ : STD_LOGIC;
  signal \regs[23].x_n_30\ : STD_LOGIC;
  signal \regs[23].x_n_31\ : STD_LOGIC;
  signal \regs[23].x_n_32\ : STD_LOGIC;
  signal \regs[23].x_n_33\ : STD_LOGIC;
  signal \regs[23].x_n_34\ : STD_LOGIC;
  signal \regs[23].x_n_35\ : STD_LOGIC;
  signal \regs[23].x_n_36\ : STD_LOGIC;
  signal \regs[23].x_n_37\ : STD_LOGIC;
  signal \regs[23].x_n_38\ : STD_LOGIC;
  signal \regs[23].x_n_39\ : STD_LOGIC;
  signal \regs[23].x_n_4\ : STD_LOGIC;
  signal \regs[23].x_n_40\ : STD_LOGIC;
  signal \regs[23].x_n_41\ : STD_LOGIC;
  signal \regs[23].x_n_42\ : STD_LOGIC;
  signal \regs[23].x_n_43\ : STD_LOGIC;
  signal \regs[23].x_n_44\ : STD_LOGIC;
  signal \regs[23].x_n_45\ : STD_LOGIC;
  signal \regs[23].x_n_46\ : STD_LOGIC;
  signal \regs[23].x_n_47\ : STD_LOGIC;
  signal \regs[23].x_n_48\ : STD_LOGIC;
  signal \regs[23].x_n_49\ : STD_LOGIC;
  signal \regs[23].x_n_5\ : STD_LOGIC;
  signal \regs[23].x_n_50\ : STD_LOGIC;
  signal \regs[23].x_n_51\ : STD_LOGIC;
  signal \regs[23].x_n_52\ : STD_LOGIC;
  signal \regs[23].x_n_53\ : STD_LOGIC;
  signal \regs[23].x_n_54\ : STD_LOGIC;
  signal \regs[23].x_n_55\ : STD_LOGIC;
  signal \regs[23].x_n_56\ : STD_LOGIC;
  signal \regs[23].x_n_57\ : STD_LOGIC;
  signal \regs[23].x_n_58\ : STD_LOGIC;
  signal \regs[23].x_n_59\ : STD_LOGIC;
  signal \regs[23].x_n_6\ : STD_LOGIC;
  signal \regs[23].x_n_60\ : STD_LOGIC;
  signal \regs[23].x_n_61\ : STD_LOGIC;
  signal \regs[23].x_n_62\ : STD_LOGIC;
  signal \regs[23].x_n_63\ : STD_LOGIC;
  signal \regs[23].x_n_7\ : STD_LOGIC;
  signal \regs[23].x_n_8\ : STD_LOGIC;
  signal \regs[23].x_n_9\ : STD_LOGIC;
  signal \regs[24].x_n_0\ : STD_LOGIC;
  signal \regs[24].x_n_1\ : STD_LOGIC;
  signal \regs[24].x_n_10\ : STD_LOGIC;
  signal \regs[24].x_n_11\ : STD_LOGIC;
  signal \regs[24].x_n_12\ : STD_LOGIC;
  signal \regs[24].x_n_13\ : STD_LOGIC;
  signal \regs[24].x_n_14\ : STD_LOGIC;
  signal \regs[24].x_n_15\ : STD_LOGIC;
  signal \regs[24].x_n_16\ : STD_LOGIC;
  signal \regs[24].x_n_17\ : STD_LOGIC;
  signal \regs[24].x_n_18\ : STD_LOGIC;
  signal \regs[24].x_n_19\ : STD_LOGIC;
  signal \regs[24].x_n_2\ : STD_LOGIC;
  signal \regs[24].x_n_20\ : STD_LOGIC;
  signal \regs[24].x_n_21\ : STD_LOGIC;
  signal \regs[24].x_n_22\ : STD_LOGIC;
  signal \regs[24].x_n_23\ : STD_LOGIC;
  signal \regs[24].x_n_24\ : STD_LOGIC;
  signal \regs[24].x_n_25\ : STD_LOGIC;
  signal \regs[24].x_n_26\ : STD_LOGIC;
  signal \regs[24].x_n_27\ : STD_LOGIC;
  signal \regs[24].x_n_28\ : STD_LOGIC;
  signal \regs[24].x_n_29\ : STD_LOGIC;
  signal \regs[24].x_n_3\ : STD_LOGIC;
  signal \regs[24].x_n_30\ : STD_LOGIC;
  signal \regs[24].x_n_31\ : STD_LOGIC;
  signal \regs[24].x_n_4\ : STD_LOGIC;
  signal \regs[24].x_n_5\ : STD_LOGIC;
  signal \regs[24].x_n_6\ : STD_LOGIC;
  signal \regs[24].x_n_7\ : STD_LOGIC;
  signal \regs[24].x_n_8\ : STD_LOGIC;
  signal \regs[24].x_n_9\ : STD_LOGIC;
  signal \regs[25].x_n_0\ : STD_LOGIC;
  signal \regs[25].x_n_1\ : STD_LOGIC;
  signal \regs[25].x_n_10\ : STD_LOGIC;
  signal \regs[25].x_n_11\ : STD_LOGIC;
  signal \regs[25].x_n_12\ : STD_LOGIC;
  signal \regs[25].x_n_13\ : STD_LOGIC;
  signal \regs[25].x_n_14\ : STD_LOGIC;
  signal \regs[25].x_n_15\ : STD_LOGIC;
  signal \regs[25].x_n_16\ : STD_LOGIC;
  signal \regs[25].x_n_17\ : STD_LOGIC;
  signal \regs[25].x_n_18\ : STD_LOGIC;
  signal \regs[25].x_n_19\ : STD_LOGIC;
  signal \regs[25].x_n_2\ : STD_LOGIC;
  signal \regs[25].x_n_20\ : STD_LOGIC;
  signal \regs[25].x_n_21\ : STD_LOGIC;
  signal \regs[25].x_n_22\ : STD_LOGIC;
  signal \regs[25].x_n_23\ : STD_LOGIC;
  signal \regs[25].x_n_24\ : STD_LOGIC;
  signal \regs[25].x_n_25\ : STD_LOGIC;
  signal \regs[25].x_n_26\ : STD_LOGIC;
  signal \regs[25].x_n_27\ : STD_LOGIC;
  signal \regs[25].x_n_28\ : STD_LOGIC;
  signal \regs[25].x_n_29\ : STD_LOGIC;
  signal \regs[25].x_n_3\ : STD_LOGIC;
  signal \regs[25].x_n_30\ : STD_LOGIC;
  signal \regs[25].x_n_31\ : STD_LOGIC;
  signal \regs[25].x_n_4\ : STD_LOGIC;
  signal \regs[25].x_n_5\ : STD_LOGIC;
  signal \regs[25].x_n_6\ : STD_LOGIC;
  signal \regs[25].x_n_7\ : STD_LOGIC;
  signal \regs[25].x_n_8\ : STD_LOGIC;
  signal \regs[25].x_n_9\ : STD_LOGIC;
  signal \regs[26].x_n_0\ : STD_LOGIC;
  signal \regs[26].x_n_1\ : STD_LOGIC;
  signal \regs[26].x_n_10\ : STD_LOGIC;
  signal \regs[26].x_n_11\ : STD_LOGIC;
  signal \regs[26].x_n_12\ : STD_LOGIC;
  signal \regs[26].x_n_13\ : STD_LOGIC;
  signal \regs[26].x_n_14\ : STD_LOGIC;
  signal \regs[26].x_n_15\ : STD_LOGIC;
  signal \regs[26].x_n_16\ : STD_LOGIC;
  signal \regs[26].x_n_17\ : STD_LOGIC;
  signal \regs[26].x_n_18\ : STD_LOGIC;
  signal \regs[26].x_n_19\ : STD_LOGIC;
  signal \regs[26].x_n_2\ : STD_LOGIC;
  signal \regs[26].x_n_20\ : STD_LOGIC;
  signal \regs[26].x_n_21\ : STD_LOGIC;
  signal \regs[26].x_n_22\ : STD_LOGIC;
  signal \regs[26].x_n_23\ : STD_LOGIC;
  signal \regs[26].x_n_24\ : STD_LOGIC;
  signal \regs[26].x_n_25\ : STD_LOGIC;
  signal \regs[26].x_n_26\ : STD_LOGIC;
  signal \regs[26].x_n_27\ : STD_LOGIC;
  signal \regs[26].x_n_28\ : STD_LOGIC;
  signal \regs[26].x_n_29\ : STD_LOGIC;
  signal \regs[26].x_n_3\ : STD_LOGIC;
  signal \regs[26].x_n_30\ : STD_LOGIC;
  signal \regs[26].x_n_31\ : STD_LOGIC;
  signal \regs[26].x_n_4\ : STD_LOGIC;
  signal \regs[26].x_n_5\ : STD_LOGIC;
  signal \regs[26].x_n_6\ : STD_LOGIC;
  signal \regs[26].x_n_7\ : STD_LOGIC;
  signal \regs[26].x_n_8\ : STD_LOGIC;
  signal \regs[26].x_n_9\ : STD_LOGIC;
  signal \regs[27].x_n_0\ : STD_LOGIC;
  signal \regs[27].x_n_1\ : STD_LOGIC;
  signal \regs[27].x_n_10\ : STD_LOGIC;
  signal \regs[27].x_n_11\ : STD_LOGIC;
  signal \regs[27].x_n_12\ : STD_LOGIC;
  signal \regs[27].x_n_13\ : STD_LOGIC;
  signal \regs[27].x_n_14\ : STD_LOGIC;
  signal \regs[27].x_n_15\ : STD_LOGIC;
  signal \regs[27].x_n_16\ : STD_LOGIC;
  signal \regs[27].x_n_17\ : STD_LOGIC;
  signal \regs[27].x_n_18\ : STD_LOGIC;
  signal \regs[27].x_n_19\ : STD_LOGIC;
  signal \regs[27].x_n_2\ : STD_LOGIC;
  signal \regs[27].x_n_20\ : STD_LOGIC;
  signal \regs[27].x_n_21\ : STD_LOGIC;
  signal \regs[27].x_n_22\ : STD_LOGIC;
  signal \regs[27].x_n_23\ : STD_LOGIC;
  signal \regs[27].x_n_24\ : STD_LOGIC;
  signal \regs[27].x_n_25\ : STD_LOGIC;
  signal \regs[27].x_n_26\ : STD_LOGIC;
  signal \regs[27].x_n_27\ : STD_LOGIC;
  signal \regs[27].x_n_28\ : STD_LOGIC;
  signal \regs[27].x_n_29\ : STD_LOGIC;
  signal \regs[27].x_n_3\ : STD_LOGIC;
  signal \regs[27].x_n_30\ : STD_LOGIC;
  signal \regs[27].x_n_31\ : STD_LOGIC;
  signal \regs[27].x_n_32\ : STD_LOGIC;
  signal \regs[27].x_n_33\ : STD_LOGIC;
  signal \regs[27].x_n_34\ : STD_LOGIC;
  signal \regs[27].x_n_35\ : STD_LOGIC;
  signal \regs[27].x_n_36\ : STD_LOGIC;
  signal \regs[27].x_n_37\ : STD_LOGIC;
  signal \regs[27].x_n_38\ : STD_LOGIC;
  signal \regs[27].x_n_39\ : STD_LOGIC;
  signal \regs[27].x_n_4\ : STD_LOGIC;
  signal \regs[27].x_n_40\ : STD_LOGIC;
  signal \regs[27].x_n_41\ : STD_LOGIC;
  signal \regs[27].x_n_42\ : STD_LOGIC;
  signal \regs[27].x_n_43\ : STD_LOGIC;
  signal \regs[27].x_n_44\ : STD_LOGIC;
  signal \regs[27].x_n_45\ : STD_LOGIC;
  signal \regs[27].x_n_46\ : STD_LOGIC;
  signal \regs[27].x_n_47\ : STD_LOGIC;
  signal \regs[27].x_n_48\ : STD_LOGIC;
  signal \regs[27].x_n_49\ : STD_LOGIC;
  signal \regs[27].x_n_5\ : STD_LOGIC;
  signal \regs[27].x_n_50\ : STD_LOGIC;
  signal \regs[27].x_n_51\ : STD_LOGIC;
  signal \regs[27].x_n_52\ : STD_LOGIC;
  signal \regs[27].x_n_53\ : STD_LOGIC;
  signal \regs[27].x_n_54\ : STD_LOGIC;
  signal \regs[27].x_n_55\ : STD_LOGIC;
  signal \regs[27].x_n_56\ : STD_LOGIC;
  signal \regs[27].x_n_57\ : STD_LOGIC;
  signal \regs[27].x_n_58\ : STD_LOGIC;
  signal \regs[27].x_n_59\ : STD_LOGIC;
  signal \regs[27].x_n_6\ : STD_LOGIC;
  signal \regs[27].x_n_60\ : STD_LOGIC;
  signal \regs[27].x_n_61\ : STD_LOGIC;
  signal \regs[27].x_n_62\ : STD_LOGIC;
  signal \regs[27].x_n_63\ : STD_LOGIC;
  signal \regs[27].x_n_7\ : STD_LOGIC;
  signal \regs[27].x_n_8\ : STD_LOGIC;
  signal \regs[27].x_n_9\ : STD_LOGIC;
  signal \regs[28].x_n_0\ : STD_LOGIC;
  signal \regs[28].x_n_1\ : STD_LOGIC;
  signal \regs[28].x_n_10\ : STD_LOGIC;
  signal \regs[28].x_n_11\ : STD_LOGIC;
  signal \regs[28].x_n_12\ : STD_LOGIC;
  signal \regs[28].x_n_13\ : STD_LOGIC;
  signal \regs[28].x_n_14\ : STD_LOGIC;
  signal \regs[28].x_n_15\ : STD_LOGIC;
  signal \regs[28].x_n_16\ : STD_LOGIC;
  signal \regs[28].x_n_17\ : STD_LOGIC;
  signal \regs[28].x_n_18\ : STD_LOGIC;
  signal \regs[28].x_n_19\ : STD_LOGIC;
  signal \regs[28].x_n_2\ : STD_LOGIC;
  signal \regs[28].x_n_20\ : STD_LOGIC;
  signal \regs[28].x_n_21\ : STD_LOGIC;
  signal \regs[28].x_n_22\ : STD_LOGIC;
  signal \regs[28].x_n_23\ : STD_LOGIC;
  signal \regs[28].x_n_24\ : STD_LOGIC;
  signal \regs[28].x_n_25\ : STD_LOGIC;
  signal \regs[28].x_n_26\ : STD_LOGIC;
  signal \regs[28].x_n_27\ : STD_LOGIC;
  signal \regs[28].x_n_28\ : STD_LOGIC;
  signal \regs[28].x_n_29\ : STD_LOGIC;
  signal \regs[28].x_n_3\ : STD_LOGIC;
  signal \regs[28].x_n_30\ : STD_LOGIC;
  signal \regs[28].x_n_31\ : STD_LOGIC;
  signal \regs[28].x_n_4\ : STD_LOGIC;
  signal \regs[28].x_n_5\ : STD_LOGIC;
  signal \regs[28].x_n_6\ : STD_LOGIC;
  signal \regs[28].x_n_7\ : STD_LOGIC;
  signal \regs[28].x_n_8\ : STD_LOGIC;
  signal \regs[28].x_n_9\ : STD_LOGIC;
  signal \regs[29].x_n_0\ : STD_LOGIC;
  signal \regs[29].x_n_1\ : STD_LOGIC;
  signal \regs[29].x_n_10\ : STD_LOGIC;
  signal \regs[29].x_n_11\ : STD_LOGIC;
  signal \regs[29].x_n_12\ : STD_LOGIC;
  signal \regs[29].x_n_13\ : STD_LOGIC;
  signal \regs[29].x_n_14\ : STD_LOGIC;
  signal \regs[29].x_n_15\ : STD_LOGIC;
  signal \regs[29].x_n_16\ : STD_LOGIC;
  signal \regs[29].x_n_17\ : STD_LOGIC;
  signal \regs[29].x_n_18\ : STD_LOGIC;
  signal \regs[29].x_n_19\ : STD_LOGIC;
  signal \regs[29].x_n_2\ : STD_LOGIC;
  signal \regs[29].x_n_20\ : STD_LOGIC;
  signal \regs[29].x_n_21\ : STD_LOGIC;
  signal \regs[29].x_n_22\ : STD_LOGIC;
  signal \regs[29].x_n_23\ : STD_LOGIC;
  signal \regs[29].x_n_24\ : STD_LOGIC;
  signal \regs[29].x_n_25\ : STD_LOGIC;
  signal \regs[29].x_n_26\ : STD_LOGIC;
  signal \regs[29].x_n_27\ : STD_LOGIC;
  signal \regs[29].x_n_28\ : STD_LOGIC;
  signal \regs[29].x_n_29\ : STD_LOGIC;
  signal \regs[29].x_n_3\ : STD_LOGIC;
  signal \regs[29].x_n_30\ : STD_LOGIC;
  signal \regs[29].x_n_31\ : STD_LOGIC;
  signal \regs[29].x_n_4\ : STD_LOGIC;
  signal \regs[29].x_n_5\ : STD_LOGIC;
  signal \regs[29].x_n_6\ : STD_LOGIC;
  signal \regs[29].x_n_7\ : STD_LOGIC;
  signal \regs[29].x_n_8\ : STD_LOGIC;
  signal \regs[29].x_n_9\ : STD_LOGIC;
  signal \regs[2].x_n_0\ : STD_LOGIC;
  signal \regs[2].x_n_1\ : STD_LOGIC;
  signal \regs[2].x_n_10\ : STD_LOGIC;
  signal \regs[2].x_n_11\ : STD_LOGIC;
  signal \regs[2].x_n_12\ : STD_LOGIC;
  signal \regs[2].x_n_13\ : STD_LOGIC;
  signal \regs[2].x_n_14\ : STD_LOGIC;
  signal \regs[2].x_n_15\ : STD_LOGIC;
  signal \regs[2].x_n_16\ : STD_LOGIC;
  signal \regs[2].x_n_17\ : STD_LOGIC;
  signal \regs[2].x_n_18\ : STD_LOGIC;
  signal \regs[2].x_n_19\ : STD_LOGIC;
  signal \regs[2].x_n_2\ : STD_LOGIC;
  signal \regs[2].x_n_20\ : STD_LOGIC;
  signal \regs[2].x_n_21\ : STD_LOGIC;
  signal \regs[2].x_n_22\ : STD_LOGIC;
  signal \regs[2].x_n_23\ : STD_LOGIC;
  signal \regs[2].x_n_24\ : STD_LOGIC;
  signal \regs[2].x_n_25\ : STD_LOGIC;
  signal \regs[2].x_n_26\ : STD_LOGIC;
  signal \regs[2].x_n_27\ : STD_LOGIC;
  signal \regs[2].x_n_28\ : STD_LOGIC;
  signal \regs[2].x_n_29\ : STD_LOGIC;
  signal \regs[2].x_n_3\ : STD_LOGIC;
  signal \regs[2].x_n_30\ : STD_LOGIC;
  signal \regs[2].x_n_31\ : STD_LOGIC;
  signal \regs[2].x_n_4\ : STD_LOGIC;
  signal \regs[2].x_n_5\ : STD_LOGIC;
  signal \regs[2].x_n_6\ : STD_LOGIC;
  signal \regs[2].x_n_7\ : STD_LOGIC;
  signal \regs[2].x_n_8\ : STD_LOGIC;
  signal \regs[2].x_n_9\ : STD_LOGIC;
  signal \regs[30].x_n_0\ : STD_LOGIC;
  signal \regs[30].x_n_1\ : STD_LOGIC;
  signal \regs[30].x_n_10\ : STD_LOGIC;
  signal \regs[30].x_n_11\ : STD_LOGIC;
  signal \regs[30].x_n_12\ : STD_LOGIC;
  signal \regs[30].x_n_13\ : STD_LOGIC;
  signal \regs[30].x_n_14\ : STD_LOGIC;
  signal \regs[30].x_n_15\ : STD_LOGIC;
  signal \regs[30].x_n_16\ : STD_LOGIC;
  signal \regs[30].x_n_17\ : STD_LOGIC;
  signal \regs[30].x_n_18\ : STD_LOGIC;
  signal \regs[30].x_n_19\ : STD_LOGIC;
  signal \regs[30].x_n_2\ : STD_LOGIC;
  signal \regs[30].x_n_20\ : STD_LOGIC;
  signal \regs[30].x_n_21\ : STD_LOGIC;
  signal \regs[30].x_n_22\ : STD_LOGIC;
  signal \regs[30].x_n_23\ : STD_LOGIC;
  signal \regs[30].x_n_24\ : STD_LOGIC;
  signal \regs[30].x_n_25\ : STD_LOGIC;
  signal \regs[30].x_n_26\ : STD_LOGIC;
  signal \regs[30].x_n_27\ : STD_LOGIC;
  signal \regs[30].x_n_28\ : STD_LOGIC;
  signal \regs[30].x_n_29\ : STD_LOGIC;
  signal \regs[30].x_n_3\ : STD_LOGIC;
  signal \regs[30].x_n_30\ : STD_LOGIC;
  signal \regs[30].x_n_31\ : STD_LOGIC;
  signal \regs[30].x_n_4\ : STD_LOGIC;
  signal \regs[30].x_n_5\ : STD_LOGIC;
  signal \regs[30].x_n_6\ : STD_LOGIC;
  signal \regs[30].x_n_7\ : STD_LOGIC;
  signal \regs[30].x_n_8\ : STD_LOGIC;
  signal \regs[30].x_n_9\ : STD_LOGIC;
  signal \regs[31].x_n_0\ : STD_LOGIC;
  signal \regs[31].x_n_1\ : STD_LOGIC;
  signal \regs[31].x_n_10\ : STD_LOGIC;
  signal \regs[31].x_n_11\ : STD_LOGIC;
  signal \regs[31].x_n_12\ : STD_LOGIC;
  signal \regs[31].x_n_13\ : STD_LOGIC;
  signal \regs[31].x_n_14\ : STD_LOGIC;
  signal \regs[31].x_n_15\ : STD_LOGIC;
  signal \regs[31].x_n_16\ : STD_LOGIC;
  signal \regs[31].x_n_17\ : STD_LOGIC;
  signal \regs[31].x_n_18\ : STD_LOGIC;
  signal \regs[31].x_n_19\ : STD_LOGIC;
  signal \regs[31].x_n_2\ : STD_LOGIC;
  signal \regs[31].x_n_20\ : STD_LOGIC;
  signal \regs[31].x_n_21\ : STD_LOGIC;
  signal \regs[31].x_n_22\ : STD_LOGIC;
  signal \regs[31].x_n_23\ : STD_LOGIC;
  signal \regs[31].x_n_24\ : STD_LOGIC;
  signal \regs[31].x_n_25\ : STD_LOGIC;
  signal \regs[31].x_n_26\ : STD_LOGIC;
  signal \regs[31].x_n_27\ : STD_LOGIC;
  signal \regs[31].x_n_28\ : STD_LOGIC;
  signal \regs[31].x_n_29\ : STD_LOGIC;
  signal \regs[31].x_n_3\ : STD_LOGIC;
  signal \regs[31].x_n_30\ : STD_LOGIC;
  signal \regs[31].x_n_31\ : STD_LOGIC;
  signal \regs[31].x_n_32\ : STD_LOGIC;
  signal \regs[31].x_n_33\ : STD_LOGIC;
  signal \regs[31].x_n_34\ : STD_LOGIC;
  signal \regs[31].x_n_35\ : STD_LOGIC;
  signal \regs[31].x_n_36\ : STD_LOGIC;
  signal \regs[31].x_n_37\ : STD_LOGIC;
  signal \regs[31].x_n_38\ : STD_LOGIC;
  signal \regs[31].x_n_39\ : STD_LOGIC;
  signal \regs[31].x_n_4\ : STD_LOGIC;
  signal \regs[31].x_n_40\ : STD_LOGIC;
  signal \regs[31].x_n_41\ : STD_LOGIC;
  signal \regs[31].x_n_42\ : STD_LOGIC;
  signal \regs[31].x_n_43\ : STD_LOGIC;
  signal \regs[31].x_n_44\ : STD_LOGIC;
  signal \regs[31].x_n_45\ : STD_LOGIC;
  signal \regs[31].x_n_46\ : STD_LOGIC;
  signal \regs[31].x_n_47\ : STD_LOGIC;
  signal \regs[31].x_n_48\ : STD_LOGIC;
  signal \regs[31].x_n_49\ : STD_LOGIC;
  signal \regs[31].x_n_5\ : STD_LOGIC;
  signal \regs[31].x_n_50\ : STD_LOGIC;
  signal \regs[31].x_n_51\ : STD_LOGIC;
  signal \regs[31].x_n_52\ : STD_LOGIC;
  signal \regs[31].x_n_53\ : STD_LOGIC;
  signal \regs[31].x_n_54\ : STD_LOGIC;
  signal \regs[31].x_n_55\ : STD_LOGIC;
  signal \regs[31].x_n_56\ : STD_LOGIC;
  signal \regs[31].x_n_57\ : STD_LOGIC;
  signal \regs[31].x_n_58\ : STD_LOGIC;
  signal \regs[31].x_n_59\ : STD_LOGIC;
  signal \regs[31].x_n_6\ : STD_LOGIC;
  signal \regs[31].x_n_60\ : STD_LOGIC;
  signal \regs[31].x_n_61\ : STD_LOGIC;
  signal \regs[31].x_n_62\ : STD_LOGIC;
  signal \regs[31].x_n_63\ : STD_LOGIC;
  signal \regs[31].x_n_7\ : STD_LOGIC;
  signal \regs[31].x_n_8\ : STD_LOGIC;
  signal \regs[31].x_n_9\ : STD_LOGIC;
  signal \regs[3].x_n_0\ : STD_LOGIC;
  signal \regs[3].x_n_1\ : STD_LOGIC;
  signal \regs[3].x_n_10\ : STD_LOGIC;
  signal \regs[3].x_n_11\ : STD_LOGIC;
  signal \regs[3].x_n_12\ : STD_LOGIC;
  signal \regs[3].x_n_13\ : STD_LOGIC;
  signal \regs[3].x_n_14\ : STD_LOGIC;
  signal \regs[3].x_n_15\ : STD_LOGIC;
  signal \regs[3].x_n_16\ : STD_LOGIC;
  signal \regs[3].x_n_17\ : STD_LOGIC;
  signal \regs[3].x_n_18\ : STD_LOGIC;
  signal \regs[3].x_n_19\ : STD_LOGIC;
  signal \regs[3].x_n_2\ : STD_LOGIC;
  signal \regs[3].x_n_20\ : STD_LOGIC;
  signal \regs[3].x_n_21\ : STD_LOGIC;
  signal \regs[3].x_n_22\ : STD_LOGIC;
  signal \regs[3].x_n_23\ : STD_LOGIC;
  signal \regs[3].x_n_24\ : STD_LOGIC;
  signal \regs[3].x_n_25\ : STD_LOGIC;
  signal \regs[3].x_n_26\ : STD_LOGIC;
  signal \regs[3].x_n_27\ : STD_LOGIC;
  signal \regs[3].x_n_28\ : STD_LOGIC;
  signal \regs[3].x_n_29\ : STD_LOGIC;
  signal \regs[3].x_n_3\ : STD_LOGIC;
  signal \regs[3].x_n_30\ : STD_LOGIC;
  signal \regs[3].x_n_31\ : STD_LOGIC;
  signal \regs[3].x_n_32\ : STD_LOGIC;
  signal \regs[3].x_n_33\ : STD_LOGIC;
  signal \regs[3].x_n_34\ : STD_LOGIC;
  signal \regs[3].x_n_35\ : STD_LOGIC;
  signal \regs[3].x_n_36\ : STD_LOGIC;
  signal \regs[3].x_n_37\ : STD_LOGIC;
  signal \regs[3].x_n_38\ : STD_LOGIC;
  signal \regs[3].x_n_39\ : STD_LOGIC;
  signal \regs[3].x_n_4\ : STD_LOGIC;
  signal \regs[3].x_n_40\ : STD_LOGIC;
  signal \regs[3].x_n_41\ : STD_LOGIC;
  signal \regs[3].x_n_42\ : STD_LOGIC;
  signal \regs[3].x_n_43\ : STD_LOGIC;
  signal \regs[3].x_n_44\ : STD_LOGIC;
  signal \regs[3].x_n_45\ : STD_LOGIC;
  signal \regs[3].x_n_46\ : STD_LOGIC;
  signal \regs[3].x_n_47\ : STD_LOGIC;
  signal \regs[3].x_n_48\ : STD_LOGIC;
  signal \regs[3].x_n_49\ : STD_LOGIC;
  signal \regs[3].x_n_5\ : STD_LOGIC;
  signal \regs[3].x_n_50\ : STD_LOGIC;
  signal \regs[3].x_n_51\ : STD_LOGIC;
  signal \regs[3].x_n_52\ : STD_LOGIC;
  signal \regs[3].x_n_53\ : STD_LOGIC;
  signal \regs[3].x_n_54\ : STD_LOGIC;
  signal \regs[3].x_n_55\ : STD_LOGIC;
  signal \regs[3].x_n_56\ : STD_LOGIC;
  signal \regs[3].x_n_57\ : STD_LOGIC;
  signal \regs[3].x_n_58\ : STD_LOGIC;
  signal \regs[3].x_n_59\ : STD_LOGIC;
  signal \regs[3].x_n_6\ : STD_LOGIC;
  signal \regs[3].x_n_60\ : STD_LOGIC;
  signal \regs[3].x_n_61\ : STD_LOGIC;
  signal \regs[3].x_n_62\ : STD_LOGIC;
  signal \regs[3].x_n_63\ : STD_LOGIC;
  signal \regs[3].x_n_7\ : STD_LOGIC;
  signal \regs[3].x_n_8\ : STD_LOGIC;
  signal \regs[3].x_n_9\ : STD_LOGIC;
  signal \regs[4].x_n_0\ : STD_LOGIC;
  signal \regs[4].x_n_1\ : STD_LOGIC;
  signal \regs[4].x_n_10\ : STD_LOGIC;
  signal \regs[4].x_n_11\ : STD_LOGIC;
  signal \regs[4].x_n_12\ : STD_LOGIC;
  signal \regs[4].x_n_13\ : STD_LOGIC;
  signal \regs[4].x_n_14\ : STD_LOGIC;
  signal \regs[4].x_n_15\ : STD_LOGIC;
  signal \regs[4].x_n_16\ : STD_LOGIC;
  signal \regs[4].x_n_17\ : STD_LOGIC;
  signal \regs[4].x_n_18\ : STD_LOGIC;
  signal \regs[4].x_n_19\ : STD_LOGIC;
  signal \regs[4].x_n_2\ : STD_LOGIC;
  signal \regs[4].x_n_20\ : STD_LOGIC;
  signal \regs[4].x_n_21\ : STD_LOGIC;
  signal \regs[4].x_n_22\ : STD_LOGIC;
  signal \regs[4].x_n_23\ : STD_LOGIC;
  signal \regs[4].x_n_24\ : STD_LOGIC;
  signal \regs[4].x_n_25\ : STD_LOGIC;
  signal \regs[4].x_n_26\ : STD_LOGIC;
  signal \regs[4].x_n_27\ : STD_LOGIC;
  signal \regs[4].x_n_28\ : STD_LOGIC;
  signal \regs[4].x_n_29\ : STD_LOGIC;
  signal \regs[4].x_n_3\ : STD_LOGIC;
  signal \regs[4].x_n_30\ : STD_LOGIC;
  signal \regs[4].x_n_31\ : STD_LOGIC;
  signal \regs[4].x_n_4\ : STD_LOGIC;
  signal \regs[4].x_n_5\ : STD_LOGIC;
  signal \regs[4].x_n_6\ : STD_LOGIC;
  signal \regs[4].x_n_7\ : STD_LOGIC;
  signal \regs[4].x_n_8\ : STD_LOGIC;
  signal \regs[4].x_n_9\ : STD_LOGIC;
  signal \regs[5].x_n_0\ : STD_LOGIC;
  signal \regs[5].x_n_1\ : STD_LOGIC;
  signal \regs[5].x_n_10\ : STD_LOGIC;
  signal \regs[5].x_n_11\ : STD_LOGIC;
  signal \regs[5].x_n_12\ : STD_LOGIC;
  signal \regs[5].x_n_13\ : STD_LOGIC;
  signal \regs[5].x_n_14\ : STD_LOGIC;
  signal \regs[5].x_n_15\ : STD_LOGIC;
  signal \regs[5].x_n_16\ : STD_LOGIC;
  signal \regs[5].x_n_17\ : STD_LOGIC;
  signal \regs[5].x_n_18\ : STD_LOGIC;
  signal \regs[5].x_n_19\ : STD_LOGIC;
  signal \regs[5].x_n_2\ : STD_LOGIC;
  signal \regs[5].x_n_20\ : STD_LOGIC;
  signal \regs[5].x_n_21\ : STD_LOGIC;
  signal \regs[5].x_n_22\ : STD_LOGIC;
  signal \regs[5].x_n_23\ : STD_LOGIC;
  signal \regs[5].x_n_24\ : STD_LOGIC;
  signal \regs[5].x_n_25\ : STD_LOGIC;
  signal \regs[5].x_n_26\ : STD_LOGIC;
  signal \regs[5].x_n_27\ : STD_LOGIC;
  signal \regs[5].x_n_28\ : STD_LOGIC;
  signal \regs[5].x_n_29\ : STD_LOGIC;
  signal \regs[5].x_n_3\ : STD_LOGIC;
  signal \regs[5].x_n_30\ : STD_LOGIC;
  signal \regs[5].x_n_31\ : STD_LOGIC;
  signal \regs[5].x_n_4\ : STD_LOGIC;
  signal \regs[5].x_n_5\ : STD_LOGIC;
  signal \regs[5].x_n_6\ : STD_LOGIC;
  signal \regs[5].x_n_7\ : STD_LOGIC;
  signal \regs[5].x_n_8\ : STD_LOGIC;
  signal \regs[5].x_n_9\ : STD_LOGIC;
  signal \regs[6].x_n_0\ : STD_LOGIC;
  signal \regs[6].x_n_1\ : STD_LOGIC;
  signal \regs[6].x_n_10\ : STD_LOGIC;
  signal \regs[6].x_n_11\ : STD_LOGIC;
  signal \regs[6].x_n_12\ : STD_LOGIC;
  signal \regs[6].x_n_13\ : STD_LOGIC;
  signal \regs[6].x_n_14\ : STD_LOGIC;
  signal \regs[6].x_n_15\ : STD_LOGIC;
  signal \regs[6].x_n_16\ : STD_LOGIC;
  signal \regs[6].x_n_17\ : STD_LOGIC;
  signal \regs[6].x_n_18\ : STD_LOGIC;
  signal \regs[6].x_n_19\ : STD_LOGIC;
  signal \regs[6].x_n_2\ : STD_LOGIC;
  signal \regs[6].x_n_20\ : STD_LOGIC;
  signal \regs[6].x_n_21\ : STD_LOGIC;
  signal \regs[6].x_n_22\ : STD_LOGIC;
  signal \regs[6].x_n_23\ : STD_LOGIC;
  signal \regs[6].x_n_24\ : STD_LOGIC;
  signal \regs[6].x_n_25\ : STD_LOGIC;
  signal \regs[6].x_n_26\ : STD_LOGIC;
  signal \regs[6].x_n_27\ : STD_LOGIC;
  signal \regs[6].x_n_28\ : STD_LOGIC;
  signal \regs[6].x_n_29\ : STD_LOGIC;
  signal \regs[6].x_n_3\ : STD_LOGIC;
  signal \regs[6].x_n_30\ : STD_LOGIC;
  signal \regs[6].x_n_31\ : STD_LOGIC;
  signal \regs[6].x_n_4\ : STD_LOGIC;
  signal \regs[6].x_n_5\ : STD_LOGIC;
  signal \regs[6].x_n_6\ : STD_LOGIC;
  signal \regs[6].x_n_7\ : STD_LOGIC;
  signal \regs[6].x_n_8\ : STD_LOGIC;
  signal \regs[6].x_n_9\ : STD_LOGIC;
  signal \regs[7].x_n_0\ : STD_LOGIC;
  signal \regs[7].x_n_1\ : STD_LOGIC;
  signal \regs[7].x_n_10\ : STD_LOGIC;
  signal \regs[7].x_n_11\ : STD_LOGIC;
  signal \regs[7].x_n_12\ : STD_LOGIC;
  signal \regs[7].x_n_13\ : STD_LOGIC;
  signal \regs[7].x_n_14\ : STD_LOGIC;
  signal \regs[7].x_n_15\ : STD_LOGIC;
  signal \regs[7].x_n_16\ : STD_LOGIC;
  signal \regs[7].x_n_17\ : STD_LOGIC;
  signal \regs[7].x_n_18\ : STD_LOGIC;
  signal \regs[7].x_n_19\ : STD_LOGIC;
  signal \regs[7].x_n_2\ : STD_LOGIC;
  signal \regs[7].x_n_20\ : STD_LOGIC;
  signal \regs[7].x_n_21\ : STD_LOGIC;
  signal \regs[7].x_n_22\ : STD_LOGIC;
  signal \regs[7].x_n_23\ : STD_LOGIC;
  signal \regs[7].x_n_24\ : STD_LOGIC;
  signal \regs[7].x_n_25\ : STD_LOGIC;
  signal \regs[7].x_n_26\ : STD_LOGIC;
  signal \regs[7].x_n_27\ : STD_LOGIC;
  signal \regs[7].x_n_28\ : STD_LOGIC;
  signal \regs[7].x_n_29\ : STD_LOGIC;
  signal \regs[7].x_n_3\ : STD_LOGIC;
  signal \regs[7].x_n_30\ : STD_LOGIC;
  signal \regs[7].x_n_31\ : STD_LOGIC;
  signal \regs[7].x_n_32\ : STD_LOGIC;
  signal \regs[7].x_n_33\ : STD_LOGIC;
  signal \regs[7].x_n_34\ : STD_LOGIC;
  signal \regs[7].x_n_35\ : STD_LOGIC;
  signal \regs[7].x_n_36\ : STD_LOGIC;
  signal \regs[7].x_n_37\ : STD_LOGIC;
  signal \regs[7].x_n_38\ : STD_LOGIC;
  signal \regs[7].x_n_39\ : STD_LOGIC;
  signal \regs[7].x_n_4\ : STD_LOGIC;
  signal \regs[7].x_n_40\ : STD_LOGIC;
  signal \regs[7].x_n_41\ : STD_LOGIC;
  signal \regs[7].x_n_42\ : STD_LOGIC;
  signal \regs[7].x_n_43\ : STD_LOGIC;
  signal \regs[7].x_n_44\ : STD_LOGIC;
  signal \regs[7].x_n_45\ : STD_LOGIC;
  signal \regs[7].x_n_46\ : STD_LOGIC;
  signal \regs[7].x_n_47\ : STD_LOGIC;
  signal \regs[7].x_n_48\ : STD_LOGIC;
  signal \regs[7].x_n_49\ : STD_LOGIC;
  signal \regs[7].x_n_5\ : STD_LOGIC;
  signal \regs[7].x_n_50\ : STD_LOGIC;
  signal \regs[7].x_n_51\ : STD_LOGIC;
  signal \regs[7].x_n_52\ : STD_LOGIC;
  signal \regs[7].x_n_53\ : STD_LOGIC;
  signal \regs[7].x_n_54\ : STD_LOGIC;
  signal \regs[7].x_n_55\ : STD_LOGIC;
  signal \regs[7].x_n_56\ : STD_LOGIC;
  signal \regs[7].x_n_57\ : STD_LOGIC;
  signal \regs[7].x_n_58\ : STD_LOGIC;
  signal \regs[7].x_n_59\ : STD_LOGIC;
  signal \regs[7].x_n_6\ : STD_LOGIC;
  signal \regs[7].x_n_60\ : STD_LOGIC;
  signal \regs[7].x_n_61\ : STD_LOGIC;
  signal \regs[7].x_n_62\ : STD_LOGIC;
  signal \regs[7].x_n_63\ : STD_LOGIC;
  signal \regs[7].x_n_7\ : STD_LOGIC;
  signal \regs[7].x_n_8\ : STD_LOGIC;
  signal \regs[7].x_n_9\ : STD_LOGIC;
  signal \regs[8].x_n_0\ : STD_LOGIC;
  signal \regs[8].x_n_1\ : STD_LOGIC;
  signal \regs[8].x_n_10\ : STD_LOGIC;
  signal \regs[8].x_n_11\ : STD_LOGIC;
  signal \regs[8].x_n_12\ : STD_LOGIC;
  signal \regs[8].x_n_13\ : STD_LOGIC;
  signal \regs[8].x_n_14\ : STD_LOGIC;
  signal \regs[8].x_n_15\ : STD_LOGIC;
  signal \regs[8].x_n_16\ : STD_LOGIC;
  signal \regs[8].x_n_17\ : STD_LOGIC;
  signal \regs[8].x_n_18\ : STD_LOGIC;
  signal \regs[8].x_n_19\ : STD_LOGIC;
  signal \regs[8].x_n_2\ : STD_LOGIC;
  signal \regs[8].x_n_20\ : STD_LOGIC;
  signal \regs[8].x_n_21\ : STD_LOGIC;
  signal \regs[8].x_n_22\ : STD_LOGIC;
  signal \regs[8].x_n_23\ : STD_LOGIC;
  signal \regs[8].x_n_24\ : STD_LOGIC;
  signal \regs[8].x_n_25\ : STD_LOGIC;
  signal \regs[8].x_n_26\ : STD_LOGIC;
  signal \regs[8].x_n_27\ : STD_LOGIC;
  signal \regs[8].x_n_28\ : STD_LOGIC;
  signal \regs[8].x_n_29\ : STD_LOGIC;
  signal \regs[8].x_n_3\ : STD_LOGIC;
  signal \regs[8].x_n_30\ : STD_LOGIC;
  signal \regs[8].x_n_31\ : STD_LOGIC;
  signal \regs[8].x_n_4\ : STD_LOGIC;
  signal \regs[8].x_n_5\ : STD_LOGIC;
  signal \regs[8].x_n_6\ : STD_LOGIC;
  signal \regs[8].x_n_7\ : STD_LOGIC;
  signal \regs[8].x_n_8\ : STD_LOGIC;
  signal \regs[8].x_n_9\ : STD_LOGIC;
  signal \regs[9].x_n_0\ : STD_LOGIC;
  signal \regs[9].x_n_1\ : STD_LOGIC;
  signal \regs[9].x_n_10\ : STD_LOGIC;
  signal \regs[9].x_n_11\ : STD_LOGIC;
  signal \regs[9].x_n_12\ : STD_LOGIC;
  signal \regs[9].x_n_13\ : STD_LOGIC;
  signal \regs[9].x_n_14\ : STD_LOGIC;
  signal \regs[9].x_n_15\ : STD_LOGIC;
  signal \regs[9].x_n_16\ : STD_LOGIC;
  signal \regs[9].x_n_17\ : STD_LOGIC;
  signal \regs[9].x_n_18\ : STD_LOGIC;
  signal \regs[9].x_n_19\ : STD_LOGIC;
  signal \regs[9].x_n_2\ : STD_LOGIC;
  signal \regs[9].x_n_20\ : STD_LOGIC;
  signal \regs[9].x_n_21\ : STD_LOGIC;
  signal \regs[9].x_n_22\ : STD_LOGIC;
  signal \regs[9].x_n_23\ : STD_LOGIC;
  signal \regs[9].x_n_24\ : STD_LOGIC;
  signal \regs[9].x_n_25\ : STD_LOGIC;
  signal \regs[9].x_n_26\ : STD_LOGIC;
  signal \regs[9].x_n_27\ : STD_LOGIC;
  signal \regs[9].x_n_28\ : STD_LOGIC;
  signal \regs[9].x_n_29\ : STD_LOGIC;
  signal \regs[9].x_n_3\ : STD_LOGIC;
  signal \regs[9].x_n_30\ : STD_LOGIC;
  signal \regs[9].x_n_31\ : STD_LOGIC;
  signal \regs[9].x_n_4\ : STD_LOGIC;
  signal \regs[9].x_n_5\ : STD_LOGIC;
  signal \regs[9].x_n_6\ : STD_LOGIC;
  signal \regs[9].x_n_7\ : STD_LOGIC;
  signal \regs[9].x_n_8\ : STD_LOGIC;
  signal \regs[9].x_n_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \x0_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[18]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[19]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[20]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[21]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[22]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[23]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[24]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[25]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[26]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[27]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[28]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[29]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[30]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[31]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x0_reg[9]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[18]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[19]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[20]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[21]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[22]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[23]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[24]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[25]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[26]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[27]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[28]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[29]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[30]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[31]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \x1_reg[9]\ : label is "LD";
begin
\regs[0].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q_0(31 downto 0),
      \Q_reg[31]_0\(0) => \Q_reg[31]\(0),
      clk => clk,
      rst => rst
    );
\regs[10].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_0
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[10].x_n_0\,
      Q(30) => \regs[10].x_n_1\,
      Q(29) => \regs[10].x_n_2\,
      Q(28) => \regs[10].x_n_3\,
      Q(27) => \regs[10].x_n_4\,
      Q(26) => \regs[10].x_n_5\,
      Q(25) => \regs[10].x_n_6\,
      Q(24) => \regs[10].x_n_7\,
      Q(23) => \regs[10].x_n_8\,
      Q(22) => \regs[10].x_n_9\,
      Q(21) => \regs[10].x_n_10\,
      Q(20) => \regs[10].x_n_11\,
      Q(19) => \regs[10].x_n_12\,
      Q(18) => \regs[10].x_n_13\,
      Q(17) => \regs[10].x_n_14\,
      Q(16) => \regs[10].x_n_15\,
      Q(15) => \regs[10].x_n_16\,
      Q(14) => \regs[10].x_n_17\,
      Q(13) => \regs[10].x_n_18\,
      Q(12) => \regs[10].x_n_19\,
      Q(11) => \regs[10].x_n_20\,
      Q(10) => \regs[10].x_n_21\,
      Q(9) => \regs[10].x_n_22\,
      Q(8) => \regs[10].x_n_23\,
      Q(7) => \regs[10].x_n_24\,
      Q(6) => \regs[10].x_n_25\,
      Q(5) => \regs[10].x_n_26\,
      Q(4) => \regs[10].x_n_27\,
      Q(3) => \regs[10].x_n_28\,
      Q(2) => \regs[10].x_n_29\,
      Q(1) => \regs[10].x_n_30\,
      Q(0) => \regs[10].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_9\(0),
      clk => clk,
      rst => rst
    );
\regs[11].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_1
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(5 downto 3) => Q(7 downto 5),
      Q(2 downto 0) => Q(2 downto 0),
      \Q_reg[18]_0\ => \regs[11].x_n_32\,
      \Q_reg[18]_1\ => \regs[11].x_n_33\,
      \Q_reg[18]_10\ => \regs[11].x_n_42\,
      \Q_reg[18]_11\ => \regs[11].x_n_43\,
      \Q_reg[18]_12\ => \regs[11].x_n_44\,
      \Q_reg[18]_13\ => \regs[11].x_n_45\,
      \Q_reg[18]_14\ => \regs[11].x_n_46\,
      \Q_reg[18]_15\ => \regs[11].x_n_47\,
      \Q_reg[18]_16\ => \regs[11].x_n_48\,
      \Q_reg[18]_17\ => \regs[11].x_n_49\,
      \Q_reg[18]_18\ => \regs[11].x_n_50\,
      \Q_reg[18]_19\ => \regs[11].x_n_51\,
      \Q_reg[18]_2\ => \regs[11].x_n_34\,
      \Q_reg[18]_20\ => \regs[11].x_n_52\,
      \Q_reg[18]_21\ => \regs[11].x_n_53\,
      \Q_reg[18]_22\ => \regs[11].x_n_54\,
      \Q_reg[18]_23\ => \regs[11].x_n_55\,
      \Q_reg[18]_24\ => \regs[11].x_n_56\,
      \Q_reg[18]_25\ => \regs[11].x_n_57\,
      \Q_reg[18]_26\ => \regs[11].x_n_58\,
      \Q_reg[18]_27\ => \regs[11].x_n_59\,
      \Q_reg[18]_28\ => \regs[11].x_n_60\,
      \Q_reg[18]_29\ => \regs[11].x_n_61\,
      \Q_reg[18]_3\ => \regs[11].x_n_35\,
      \Q_reg[18]_30\ => \regs[11].x_n_62\,
      \Q_reg[18]_31\ => \regs[11].x_n_63\,
      \Q_reg[18]_4\ => \regs[11].x_n_36\,
      \Q_reg[18]_5\ => \regs[11].x_n_37\,
      \Q_reg[18]_6\ => \regs[11].x_n_38\,
      \Q_reg[18]_7\ => \regs[11].x_n_39\,
      \Q_reg[18]_8\ => \regs[11].x_n_40\,
      \Q_reg[18]_9\ => \regs[11].x_n_41\,
      \Q_reg[23]_0\ => \regs[11].x_n_0\,
      \Q_reg[23]_1\ => \regs[11].x_n_1\,
      \Q_reg[23]_10\ => \regs[11].x_n_10\,
      \Q_reg[23]_11\ => \regs[11].x_n_11\,
      \Q_reg[23]_12\ => \regs[11].x_n_12\,
      \Q_reg[23]_13\ => \regs[11].x_n_13\,
      \Q_reg[23]_14\ => \regs[11].x_n_14\,
      \Q_reg[23]_15\ => \regs[11].x_n_15\,
      \Q_reg[23]_16\ => \regs[11].x_n_16\,
      \Q_reg[23]_17\ => \regs[11].x_n_17\,
      \Q_reg[23]_18\ => \regs[11].x_n_18\,
      \Q_reg[23]_19\ => \regs[11].x_n_19\,
      \Q_reg[23]_2\ => \regs[11].x_n_2\,
      \Q_reg[23]_20\ => \regs[11].x_n_20\,
      \Q_reg[23]_21\ => \regs[11].x_n_21\,
      \Q_reg[23]_22\ => \regs[11].x_n_22\,
      \Q_reg[23]_23\ => \regs[11].x_n_23\,
      \Q_reg[23]_24\ => \regs[11].x_n_24\,
      \Q_reg[23]_25\ => \regs[11].x_n_25\,
      \Q_reg[23]_26\ => \regs[11].x_n_26\,
      \Q_reg[23]_27\ => \regs[11].x_n_27\,
      \Q_reg[23]_28\ => \regs[11].x_n_28\,
      \Q_reg[23]_29\ => \regs[11].x_n_29\,
      \Q_reg[23]_3\ => \regs[11].x_n_3\,
      \Q_reg[23]_30\ => \regs[11].x_n_30\,
      \Q_reg[23]_31\ => \regs[11].x_n_31\,
      \Q_reg[23]_4\ => \regs[11].x_n_4\,
      \Q_reg[23]_5\ => \regs[11].x_n_5\,
      \Q_reg[23]_6\ => \regs[11].x_n_6\,
      \Q_reg[23]_7\ => \regs[11].x_n_7\,
      \Q_reg[23]_8\ => \regs[11].x_n_8\,
      \Q_reg[23]_9\ => \regs[11].x_n_9\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_10\(0),
      clk => clk,
      rst => rst,
      \x0_reg[0]_i_1\ => \regs[15].x_n_31\,
      \x0_reg[10]_i_1\ => \regs[15].x_n_21\,
      \x0_reg[11]_i_1\ => \regs[15].x_n_20\,
      \x0_reg[12]_i_1\ => \regs[15].x_n_19\,
      \x0_reg[13]_i_1\ => \regs[15].x_n_18\,
      \x0_reg[14]_i_1\ => \regs[15].x_n_17\,
      \x0_reg[15]_i_1\ => \regs[15].x_n_16\,
      \x0_reg[16]_i_1\ => \regs[15].x_n_15\,
      \x0_reg[17]_i_1\ => \regs[15].x_n_14\,
      \x0_reg[18]_i_1\ => \regs[15].x_n_13\,
      \x0_reg[19]_i_1\ => \regs[15].x_n_12\,
      \x0_reg[1]_i_1\ => \regs[15].x_n_30\,
      \x0_reg[20]_i_1\ => \regs[15].x_n_11\,
      \x0_reg[21]_i_1\ => \regs[15].x_n_10\,
      \x0_reg[22]_i_1\ => \regs[15].x_n_9\,
      \x0_reg[23]_i_1\ => \regs[15].x_n_8\,
      \x0_reg[24]_i_1\ => \regs[15].x_n_7\,
      \x0_reg[25]_i_1\ => \regs[15].x_n_6\,
      \x0_reg[26]_i_1\ => \regs[15].x_n_5\,
      \x0_reg[27]_i_1\ => \regs[15].x_n_4\,
      \x0_reg[28]_i_1\ => \regs[15].x_n_3\,
      \x0_reg[29]_i_1\ => \regs[15].x_n_2\,
      \x0_reg[2]_i_1\ => \regs[15].x_n_29\,
      \x0_reg[30]_i_1\ => \regs[15].x_n_1\,
      \x0_reg[31]_i_1\ => \regs[15].x_n_0\,
      \x0_reg[31]_i_5_0\ => \x0_reg[31]_i_5\,
      \x0_reg[31]_i_5_1\ => \x0_reg[31]_i_5_0\,
      \x0_reg[3]_i_1\ => \regs[15].x_n_28\,
      \x0_reg[4]_i_1\ => \regs[15].x_n_27\,
      \x0_reg[5]_i_1\ => \regs[15].x_n_26\,
      \x0_reg[6]_i_1\ => \regs[15].x_n_25\,
      \x0_reg[7]_i_1\ => \regs[15].x_n_24\,
      \x0_reg[8]_i_1\ => \regs[15].x_n_23\,
      \x0_reg[9]_i_1\ => \regs[15].x_n_22\,
      \x1_reg[0]_i_1\ => \regs[15].x_n_63\,
      \x1_reg[10]_i_1\ => \regs[15].x_n_53\,
      \x1_reg[11]_i_1\ => \regs[15].x_n_52\,
      \x1_reg[12]_i_1\ => \regs[15].x_n_51\,
      \x1_reg[13]_i_1\ => \regs[15].x_n_50\,
      \x1_reg[14]_i_1\ => \regs[15].x_n_49\,
      \x1_reg[15]_i_1\ => \regs[15].x_n_48\,
      \x1_reg[16]_i_1\ => \regs[15].x_n_47\,
      \x1_reg[17]_i_1\ => \regs[15].x_n_46\,
      \x1_reg[18]_i_1\ => \regs[15].x_n_45\,
      \x1_reg[19]_i_1\ => \regs[15].x_n_44\,
      \x1_reg[1]_i_1\ => \regs[15].x_n_62\,
      \x1_reg[20]_i_1\ => \regs[15].x_n_43\,
      \x1_reg[20]_i_4_0\ => \x1_reg[20]_i_4\,
      \x1_reg[20]_i_4_1\ => \x1_reg[20]_i_4_0\,
      \x1_reg[21]_i_1\ => \regs[15].x_n_42\,
      \x1_reg[22]_i_1\ => \regs[15].x_n_41\,
      \x1_reg[23]_i_1\ => \regs[15].x_n_40\,
      \x1_reg[24]_i_1\ => \regs[15].x_n_39\,
      \x1_reg[25]_i_1\ => \regs[15].x_n_38\,
      \x1_reg[26]_i_1\ => \regs[15].x_n_37\,
      \x1_reg[27]_i_1\ => \regs[15].x_n_36\,
      \x1_reg[28]_i_1\ => \regs[15].x_n_35\,
      \x1_reg[29]_i_1\ => \regs[15].x_n_34\,
      \x1_reg[2]_i_1\ => \regs[15].x_n_61\,
      \x1_reg[30]_i_1\ => \regs[15].x_n_33\,
      \x1_reg[31]_i_1\ => \regs[15].x_n_32\,
      \x1_reg[31]_i_4_0\(31) => \regs[10].x_n_0\,
      \x1_reg[31]_i_4_0\(30) => \regs[10].x_n_1\,
      \x1_reg[31]_i_4_0\(29) => \regs[10].x_n_2\,
      \x1_reg[31]_i_4_0\(28) => \regs[10].x_n_3\,
      \x1_reg[31]_i_4_0\(27) => \regs[10].x_n_4\,
      \x1_reg[31]_i_4_0\(26) => \regs[10].x_n_5\,
      \x1_reg[31]_i_4_0\(25) => \regs[10].x_n_6\,
      \x1_reg[31]_i_4_0\(24) => \regs[10].x_n_7\,
      \x1_reg[31]_i_4_0\(23) => \regs[10].x_n_8\,
      \x1_reg[31]_i_4_0\(22) => \regs[10].x_n_9\,
      \x1_reg[31]_i_4_0\(21) => \regs[10].x_n_10\,
      \x1_reg[31]_i_4_0\(20) => \regs[10].x_n_11\,
      \x1_reg[31]_i_4_0\(19) => \regs[10].x_n_12\,
      \x1_reg[31]_i_4_0\(18) => \regs[10].x_n_13\,
      \x1_reg[31]_i_4_0\(17) => \regs[10].x_n_14\,
      \x1_reg[31]_i_4_0\(16) => \regs[10].x_n_15\,
      \x1_reg[31]_i_4_0\(15) => \regs[10].x_n_16\,
      \x1_reg[31]_i_4_0\(14) => \regs[10].x_n_17\,
      \x1_reg[31]_i_4_0\(13) => \regs[10].x_n_18\,
      \x1_reg[31]_i_4_0\(12) => \regs[10].x_n_19\,
      \x1_reg[31]_i_4_0\(11) => \regs[10].x_n_20\,
      \x1_reg[31]_i_4_0\(10) => \regs[10].x_n_21\,
      \x1_reg[31]_i_4_0\(9) => \regs[10].x_n_22\,
      \x1_reg[31]_i_4_0\(8) => \regs[10].x_n_23\,
      \x1_reg[31]_i_4_0\(7) => \regs[10].x_n_24\,
      \x1_reg[31]_i_4_0\(6) => \regs[10].x_n_25\,
      \x1_reg[31]_i_4_0\(5) => \regs[10].x_n_26\,
      \x1_reg[31]_i_4_0\(4) => \regs[10].x_n_27\,
      \x1_reg[31]_i_4_0\(3) => \regs[10].x_n_28\,
      \x1_reg[31]_i_4_0\(2) => \regs[10].x_n_29\,
      \x1_reg[31]_i_4_0\(1) => \regs[10].x_n_30\,
      \x1_reg[31]_i_4_0\(0) => \regs[10].x_n_31\,
      \x1_reg[31]_i_4_1\(31) => \regs[9].x_n_0\,
      \x1_reg[31]_i_4_1\(30) => \regs[9].x_n_1\,
      \x1_reg[31]_i_4_1\(29) => \regs[9].x_n_2\,
      \x1_reg[31]_i_4_1\(28) => \regs[9].x_n_3\,
      \x1_reg[31]_i_4_1\(27) => \regs[9].x_n_4\,
      \x1_reg[31]_i_4_1\(26) => \regs[9].x_n_5\,
      \x1_reg[31]_i_4_1\(25) => \regs[9].x_n_6\,
      \x1_reg[31]_i_4_1\(24) => \regs[9].x_n_7\,
      \x1_reg[31]_i_4_1\(23) => \regs[9].x_n_8\,
      \x1_reg[31]_i_4_1\(22) => \regs[9].x_n_9\,
      \x1_reg[31]_i_4_1\(21) => \regs[9].x_n_10\,
      \x1_reg[31]_i_4_1\(20) => \regs[9].x_n_11\,
      \x1_reg[31]_i_4_1\(19) => \regs[9].x_n_12\,
      \x1_reg[31]_i_4_1\(18) => \regs[9].x_n_13\,
      \x1_reg[31]_i_4_1\(17) => \regs[9].x_n_14\,
      \x1_reg[31]_i_4_1\(16) => \regs[9].x_n_15\,
      \x1_reg[31]_i_4_1\(15) => \regs[9].x_n_16\,
      \x1_reg[31]_i_4_1\(14) => \regs[9].x_n_17\,
      \x1_reg[31]_i_4_1\(13) => \regs[9].x_n_18\,
      \x1_reg[31]_i_4_1\(12) => \regs[9].x_n_19\,
      \x1_reg[31]_i_4_1\(11) => \regs[9].x_n_20\,
      \x1_reg[31]_i_4_1\(10) => \regs[9].x_n_21\,
      \x1_reg[31]_i_4_1\(9) => \regs[9].x_n_22\,
      \x1_reg[31]_i_4_1\(8) => \regs[9].x_n_23\,
      \x1_reg[31]_i_4_1\(7) => \regs[9].x_n_24\,
      \x1_reg[31]_i_4_1\(6) => \regs[9].x_n_25\,
      \x1_reg[31]_i_4_1\(5) => \regs[9].x_n_26\,
      \x1_reg[31]_i_4_1\(4) => \regs[9].x_n_27\,
      \x1_reg[31]_i_4_1\(3) => \regs[9].x_n_28\,
      \x1_reg[31]_i_4_1\(2) => \regs[9].x_n_29\,
      \x1_reg[31]_i_4_1\(1) => \regs[9].x_n_30\,
      \x1_reg[31]_i_4_1\(0) => \regs[9].x_n_31\,
      \x1_reg[31]_i_4_2\(31) => \regs[8].x_n_0\,
      \x1_reg[31]_i_4_2\(30) => \regs[8].x_n_1\,
      \x1_reg[31]_i_4_2\(29) => \regs[8].x_n_2\,
      \x1_reg[31]_i_4_2\(28) => \regs[8].x_n_3\,
      \x1_reg[31]_i_4_2\(27) => \regs[8].x_n_4\,
      \x1_reg[31]_i_4_2\(26) => \regs[8].x_n_5\,
      \x1_reg[31]_i_4_2\(25) => \regs[8].x_n_6\,
      \x1_reg[31]_i_4_2\(24) => \regs[8].x_n_7\,
      \x1_reg[31]_i_4_2\(23) => \regs[8].x_n_8\,
      \x1_reg[31]_i_4_2\(22) => \regs[8].x_n_9\,
      \x1_reg[31]_i_4_2\(21) => \regs[8].x_n_10\,
      \x1_reg[31]_i_4_2\(20) => \regs[8].x_n_11\,
      \x1_reg[31]_i_4_2\(19) => \regs[8].x_n_12\,
      \x1_reg[31]_i_4_2\(18) => \regs[8].x_n_13\,
      \x1_reg[31]_i_4_2\(17) => \regs[8].x_n_14\,
      \x1_reg[31]_i_4_2\(16) => \regs[8].x_n_15\,
      \x1_reg[31]_i_4_2\(15) => \regs[8].x_n_16\,
      \x1_reg[31]_i_4_2\(14) => \regs[8].x_n_17\,
      \x1_reg[31]_i_4_2\(13) => \regs[8].x_n_18\,
      \x1_reg[31]_i_4_2\(12) => \regs[8].x_n_19\,
      \x1_reg[31]_i_4_2\(11) => \regs[8].x_n_20\,
      \x1_reg[31]_i_4_2\(10) => \regs[8].x_n_21\,
      \x1_reg[31]_i_4_2\(9) => \regs[8].x_n_22\,
      \x1_reg[31]_i_4_2\(8) => \regs[8].x_n_23\,
      \x1_reg[31]_i_4_2\(7) => \regs[8].x_n_24\,
      \x1_reg[31]_i_4_2\(6) => \regs[8].x_n_25\,
      \x1_reg[31]_i_4_2\(5) => \regs[8].x_n_26\,
      \x1_reg[31]_i_4_2\(4) => \regs[8].x_n_27\,
      \x1_reg[31]_i_4_2\(3) => \regs[8].x_n_28\,
      \x1_reg[31]_i_4_2\(2) => \regs[8].x_n_29\,
      \x1_reg[31]_i_4_2\(1) => \regs[8].x_n_30\,
      \x1_reg[31]_i_4_2\(0) => \regs[8].x_n_31\,
      \x1_reg[31]_i_4_3\ => \x1_reg[31]_i_4\,
      \x1_reg[31]_i_4_4\ => \x1_reg[31]_i_4_0\,
      \x1_reg[3]_i_1\ => \regs[15].x_n_60\,
      \x1_reg[4]_i_1\ => \regs[15].x_n_59\,
      \x1_reg[5]_i_1\ => \regs[15].x_n_58\,
      \x1_reg[6]_i_1\ => \regs[15].x_n_57\,
      \x1_reg[7]_i_1\ => \regs[15].x_n_56\,
      \x1_reg[8]_i_1\ => \regs[15].x_n_55\,
      \x1_reg[9]_i_1\ => \regs[15].x_n_54\
    );
\regs[12].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_2
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[12].x_n_0\,
      Q(30) => \regs[12].x_n_1\,
      Q(29) => \regs[12].x_n_2\,
      Q(28) => \regs[12].x_n_3\,
      Q(27) => \regs[12].x_n_4\,
      Q(26) => \regs[12].x_n_5\,
      Q(25) => \regs[12].x_n_6\,
      Q(24) => \regs[12].x_n_7\,
      Q(23) => \regs[12].x_n_8\,
      Q(22) => \regs[12].x_n_9\,
      Q(21) => \regs[12].x_n_10\,
      Q(20) => \regs[12].x_n_11\,
      Q(19) => \regs[12].x_n_12\,
      Q(18) => \regs[12].x_n_13\,
      Q(17) => \regs[12].x_n_14\,
      Q(16) => \regs[12].x_n_15\,
      Q(15) => \regs[12].x_n_16\,
      Q(14) => \regs[12].x_n_17\,
      Q(13) => \regs[12].x_n_18\,
      Q(12) => \regs[12].x_n_19\,
      Q(11) => \regs[12].x_n_20\,
      Q(10) => \regs[12].x_n_21\,
      Q(9) => \regs[12].x_n_22\,
      Q(8) => \regs[12].x_n_23\,
      Q(7) => \regs[12].x_n_24\,
      Q(6) => \regs[12].x_n_25\,
      Q(5) => \regs[12].x_n_26\,
      Q(4) => \regs[12].x_n_27\,
      Q(3) => \regs[12].x_n_28\,
      Q(2) => \regs[12].x_n_29\,
      Q(1) => \regs[12].x_n_30\,
      Q(0) => \regs[12].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_11\(0),
      clk => clk,
      rst => rst
    );
\regs[13].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_3
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[13].x_n_0\,
      Q(30) => \regs[13].x_n_1\,
      Q(29) => \regs[13].x_n_2\,
      Q(28) => \regs[13].x_n_3\,
      Q(27) => \regs[13].x_n_4\,
      Q(26) => \regs[13].x_n_5\,
      Q(25) => \regs[13].x_n_6\,
      Q(24) => \regs[13].x_n_7\,
      Q(23) => \regs[13].x_n_8\,
      Q(22) => \regs[13].x_n_9\,
      Q(21) => \regs[13].x_n_10\,
      Q(20) => \regs[13].x_n_11\,
      Q(19) => \regs[13].x_n_12\,
      Q(18) => \regs[13].x_n_13\,
      Q(17) => \regs[13].x_n_14\,
      Q(16) => \regs[13].x_n_15\,
      Q(15) => \regs[13].x_n_16\,
      Q(14) => \regs[13].x_n_17\,
      Q(13) => \regs[13].x_n_18\,
      Q(12) => \regs[13].x_n_19\,
      Q(11) => \regs[13].x_n_20\,
      Q(10) => \regs[13].x_n_21\,
      Q(9) => \regs[13].x_n_22\,
      Q(8) => \regs[13].x_n_23\,
      Q(7) => \regs[13].x_n_24\,
      Q(6) => \regs[13].x_n_25\,
      Q(5) => \regs[13].x_n_26\,
      Q(4) => \regs[13].x_n_27\,
      Q(3) => \regs[13].x_n_28\,
      Q(2) => \regs[13].x_n_29\,
      Q(1) => \regs[13].x_n_30\,
      Q(0) => \regs[13].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_12\(0),
      clk => clk,
      rst => rst
    );
\regs[14].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_4
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[14].x_n_0\,
      Q(30) => \regs[14].x_n_1\,
      Q(29) => \regs[14].x_n_2\,
      Q(28) => \regs[14].x_n_3\,
      Q(27) => \regs[14].x_n_4\,
      Q(26) => \regs[14].x_n_5\,
      Q(25) => \regs[14].x_n_6\,
      Q(24) => \regs[14].x_n_7\,
      Q(23) => \regs[14].x_n_8\,
      Q(22) => \regs[14].x_n_9\,
      Q(21) => \regs[14].x_n_10\,
      Q(20) => \regs[14].x_n_11\,
      Q(19) => \regs[14].x_n_12\,
      Q(18) => \regs[14].x_n_13\,
      Q(17) => \regs[14].x_n_14\,
      Q(16) => \regs[14].x_n_15\,
      Q(15) => \regs[14].x_n_16\,
      Q(14) => \regs[14].x_n_17\,
      Q(13) => \regs[14].x_n_18\,
      Q(12) => \regs[14].x_n_19\,
      Q(11) => \regs[14].x_n_20\,
      Q(10) => \regs[14].x_n_21\,
      Q(9) => \regs[14].x_n_22\,
      Q(8) => \regs[14].x_n_23\,
      Q(7) => \regs[14].x_n_24\,
      Q(6) => \regs[14].x_n_25\,
      Q(5) => \regs[14].x_n_26\,
      Q(4) => \regs[14].x_n_27\,
      Q(3) => \regs[14].x_n_28\,
      Q(2) => \regs[14].x_n_29\,
      Q(1) => \regs[14].x_n_30\,
      Q(0) => \regs[14].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_13\(0),
      clk => clk,
      rst => rst
    );
\regs[15].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_5
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[14].x_n_0\,
      Q(30) => \regs[14].x_n_1\,
      Q(29) => \regs[14].x_n_2\,
      Q(28) => \regs[14].x_n_3\,
      Q(27) => \regs[14].x_n_4\,
      Q(26) => \regs[14].x_n_5\,
      Q(25) => \regs[14].x_n_6\,
      Q(24) => \regs[14].x_n_7\,
      Q(23) => \regs[14].x_n_8\,
      Q(22) => \regs[14].x_n_9\,
      Q(21) => \regs[14].x_n_10\,
      Q(20) => \regs[14].x_n_11\,
      Q(19) => \regs[14].x_n_12\,
      Q(18) => \regs[14].x_n_13\,
      Q(17) => \regs[14].x_n_14\,
      Q(16) => \regs[14].x_n_15\,
      Q(15) => \regs[14].x_n_16\,
      Q(14) => \regs[14].x_n_17\,
      Q(13) => \regs[14].x_n_18\,
      Q(12) => \regs[14].x_n_19\,
      Q(11) => \regs[14].x_n_20\,
      Q(10) => \regs[14].x_n_21\,
      Q(9) => \regs[14].x_n_22\,
      Q(8) => \regs[14].x_n_23\,
      Q(7) => \regs[14].x_n_24\,
      Q(6) => \regs[14].x_n_25\,
      Q(5) => \regs[14].x_n_26\,
      Q(4) => \regs[14].x_n_27\,
      Q(3) => \regs[14].x_n_28\,
      Q(2) => \regs[14].x_n_29\,
      Q(1) => \regs[14].x_n_30\,
      Q(0) => \regs[14].x_n_31\,
      \Q_reg[0]_0\ => \regs[15].x_n_31\,
      \Q_reg[0]_1\ => \regs[15].x_n_63\,
      \Q_reg[10]_0\ => \regs[15].x_n_21\,
      \Q_reg[10]_1\ => \regs[15].x_n_53\,
      \Q_reg[11]_0\ => \regs[15].x_n_20\,
      \Q_reg[11]_1\ => \regs[15].x_n_52\,
      \Q_reg[12]_0\ => \regs[15].x_n_19\,
      \Q_reg[12]_1\ => \regs[15].x_n_51\,
      \Q_reg[13]_0\ => \regs[15].x_n_18\,
      \Q_reg[13]_1\ => \regs[15].x_n_50\,
      \Q_reg[14]_0\ => \regs[15].x_n_17\,
      \Q_reg[14]_1\ => \regs[15].x_n_49\,
      \Q_reg[15]_0\ => \regs[15].x_n_16\,
      \Q_reg[15]_1\ => \regs[15].x_n_48\,
      \Q_reg[16]_0\ => \regs[15].x_n_15\,
      \Q_reg[16]_1\ => \regs[15].x_n_47\,
      \Q_reg[17]_0\ => \regs[15].x_n_14\,
      \Q_reg[17]_1\ => \regs[15].x_n_46\,
      \Q_reg[18]_0\ => \regs[15].x_n_13\,
      \Q_reg[18]_1\ => \regs[15].x_n_45\,
      \Q_reg[19]_0\ => \regs[15].x_n_12\,
      \Q_reg[19]_1\ => \regs[15].x_n_44\,
      \Q_reg[1]_0\ => \regs[15].x_n_30\,
      \Q_reg[1]_1\ => \regs[15].x_n_62\,
      \Q_reg[20]_0\ => \regs[15].x_n_11\,
      \Q_reg[20]_1\ => \regs[15].x_n_43\,
      \Q_reg[21]_0\ => \regs[15].x_n_10\,
      \Q_reg[21]_1\ => \regs[15].x_n_42\,
      \Q_reg[22]_0\ => \regs[15].x_n_9\,
      \Q_reg[22]_1\ => \regs[15].x_n_41\,
      \Q_reg[23]_0\ => \regs[15].x_n_8\,
      \Q_reg[23]_1\ => \regs[15].x_n_40\,
      \Q_reg[24]_0\ => \regs[15].x_n_7\,
      \Q_reg[24]_1\ => \regs[15].x_n_39\,
      \Q_reg[25]_0\ => \regs[15].x_n_6\,
      \Q_reg[25]_1\ => \regs[15].x_n_38\,
      \Q_reg[26]_0\ => \regs[15].x_n_5\,
      \Q_reg[26]_1\ => \regs[15].x_n_37\,
      \Q_reg[27]_0\ => \regs[15].x_n_4\,
      \Q_reg[27]_1\ => \regs[15].x_n_36\,
      \Q_reg[28]_0\ => \regs[15].x_n_3\,
      \Q_reg[28]_1\ => \regs[15].x_n_35\,
      \Q_reg[29]_0\ => \regs[15].x_n_2\,
      \Q_reg[29]_1\ => \regs[15].x_n_34\,
      \Q_reg[2]_0\ => \regs[15].x_n_29\,
      \Q_reg[2]_1\ => \regs[15].x_n_61\,
      \Q_reg[30]_0\ => \regs[15].x_n_1\,
      \Q_reg[30]_1\ => \regs[15].x_n_33\,
      \Q_reg[31]_0\ => \regs[15].x_n_0\,
      \Q_reg[31]_1\ => \regs[15].x_n_32\,
      \Q_reg[31]_2\(0) => \Q_reg[31]_14\(0),
      \Q_reg[3]_0\ => \regs[15].x_n_28\,
      \Q_reg[3]_1\ => \regs[15].x_n_60\,
      \Q_reg[4]_0\ => \regs[15].x_n_27\,
      \Q_reg[4]_1\ => \regs[15].x_n_59\,
      \Q_reg[5]_0\ => \regs[15].x_n_26\,
      \Q_reg[5]_1\ => \regs[15].x_n_58\,
      \Q_reg[6]_0\ => \regs[15].x_n_25\,
      \Q_reg[6]_1\ => \regs[15].x_n_57\,
      \Q_reg[7]_0\ => \regs[15].x_n_24\,
      \Q_reg[7]_1\ => \regs[15].x_n_56\,
      \Q_reg[8]_0\ => \regs[15].x_n_23\,
      \Q_reg[8]_1\ => \regs[15].x_n_55\,
      \Q_reg[9]_0\ => \regs[15].x_n_22\,
      \Q_reg[9]_1\ => \regs[15].x_n_54\,
      clk => clk,
      rst => rst,
      \x0_reg[0]_i_4\(3 downto 2) => Q(6 downto 5),
      \x0_reg[0]_i_4\(1 downto 0) => Q(1 downto 0),
      \x0_reg[31]_i_5\ => \x0_reg[31]_i_5\,
      \x0_reg[31]_i_5_0\ => \x0_reg[31]_i_5_0\,
      \x1_reg[20]_i_4\ => \x1_reg[20]_i_4\,
      \x1_reg[20]_i_4_0\ => \x1_reg[20]_i_4_0\,
      \x1_reg[31]_i_4\(31) => \regs[13].x_n_0\,
      \x1_reg[31]_i_4\(30) => \regs[13].x_n_1\,
      \x1_reg[31]_i_4\(29) => \regs[13].x_n_2\,
      \x1_reg[31]_i_4\(28) => \regs[13].x_n_3\,
      \x1_reg[31]_i_4\(27) => \regs[13].x_n_4\,
      \x1_reg[31]_i_4\(26) => \regs[13].x_n_5\,
      \x1_reg[31]_i_4\(25) => \regs[13].x_n_6\,
      \x1_reg[31]_i_4\(24) => \regs[13].x_n_7\,
      \x1_reg[31]_i_4\(23) => \regs[13].x_n_8\,
      \x1_reg[31]_i_4\(22) => \regs[13].x_n_9\,
      \x1_reg[31]_i_4\(21) => \regs[13].x_n_10\,
      \x1_reg[31]_i_4\(20) => \regs[13].x_n_11\,
      \x1_reg[31]_i_4\(19) => \regs[13].x_n_12\,
      \x1_reg[31]_i_4\(18) => \regs[13].x_n_13\,
      \x1_reg[31]_i_4\(17) => \regs[13].x_n_14\,
      \x1_reg[31]_i_4\(16) => \regs[13].x_n_15\,
      \x1_reg[31]_i_4\(15) => \regs[13].x_n_16\,
      \x1_reg[31]_i_4\(14) => \regs[13].x_n_17\,
      \x1_reg[31]_i_4\(13) => \regs[13].x_n_18\,
      \x1_reg[31]_i_4\(12) => \regs[13].x_n_19\,
      \x1_reg[31]_i_4\(11) => \regs[13].x_n_20\,
      \x1_reg[31]_i_4\(10) => \regs[13].x_n_21\,
      \x1_reg[31]_i_4\(9) => \regs[13].x_n_22\,
      \x1_reg[31]_i_4\(8) => \regs[13].x_n_23\,
      \x1_reg[31]_i_4\(7) => \regs[13].x_n_24\,
      \x1_reg[31]_i_4\(6) => \regs[13].x_n_25\,
      \x1_reg[31]_i_4\(5) => \regs[13].x_n_26\,
      \x1_reg[31]_i_4\(4) => \regs[13].x_n_27\,
      \x1_reg[31]_i_4\(3) => \regs[13].x_n_28\,
      \x1_reg[31]_i_4\(2) => \regs[13].x_n_29\,
      \x1_reg[31]_i_4\(1) => \regs[13].x_n_30\,
      \x1_reg[31]_i_4\(0) => \regs[13].x_n_31\,
      \x1_reg[31]_i_4_0\(31) => \regs[12].x_n_0\,
      \x1_reg[31]_i_4_0\(30) => \regs[12].x_n_1\,
      \x1_reg[31]_i_4_0\(29) => \regs[12].x_n_2\,
      \x1_reg[31]_i_4_0\(28) => \regs[12].x_n_3\,
      \x1_reg[31]_i_4_0\(27) => \regs[12].x_n_4\,
      \x1_reg[31]_i_4_0\(26) => \regs[12].x_n_5\,
      \x1_reg[31]_i_4_0\(25) => \regs[12].x_n_6\,
      \x1_reg[31]_i_4_0\(24) => \regs[12].x_n_7\,
      \x1_reg[31]_i_4_0\(23) => \regs[12].x_n_8\,
      \x1_reg[31]_i_4_0\(22) => \regs[12].x_n_9\,
      \x1_reg[31]_i_4_0\(21) => \regs[12].x_n_10\,
      \x1_reg[31]_i_4_0\(20) => \regs[12].x_n_11\,
      \x1_reg[31]_i_4_0\(19) => \regs[12].x_n_12\,
      \x1_reg[31]_i_4_0\(18) => \regs[12].x_n_13\,
      \x1_reg[31]_i_4_0\(17) => \regs[12].x_n_14\,
      \x1_reg[31]_i_4_0\(16) => \regs[12].x_n_15\,
      \x1_reg[31]_i_4_0\(15) => \regs[12].x_n_16\,
      \x1_reg[31]_i_4_0\(14) => \regs[12].x_n_17\,
      \x1_reg[31]_i_4_0\(13) => \regs[12].x_n_18\,
      \x1_reg[31]_i_4_0\(12) => \regs[12].x_n_19\,
      \x1_reg[31]_i_4_0\(11) => \regs[12].x_n_20\,
      \x1_reg[31]_i_4_0\(10) => \regs[12].x_n_21\,
      \x1_reg[31]_i_4_0\(9) => \regs[12].x_n_22\,
      \x1_reg[31]_i_4_0\(8) => \regs[12].x_n_23\,
      \x1_reg[31]_i_4_0\(7) => \regs[12].x_n_24\,
      \x1_reg[31]_i_4_0\(6) => \regs[12].x_n_25\,
      \x1_reg[31]_i_4_0\(5) => \regs[12].x_n_26\,
      \x1_reg[31]_i_4_0\(4) => \regs[12].x_n_27\,
      \x1_reg[31]_i_4_0\(3) => \regs[12].x_n_28\,
      \x1_reg[31]_i_4_0\(2) => \regs[12].x_n_29\,
      \x1_reg[31]_i_4_0\(1) => \regs[12].x_n_30\,
      \x1_reg[31]_i_4_0\(0) => \regs[12].x_n_31\,
      \x1_reg[31]_i_4_1\ => \x1_reg[31]_i_4\,
      \x1_reg[31]_i_4_2\ => \x1_reg[31]_i_4_0\
    );
\regs[16].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_6
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[16].x_n_0\,
      Q(30) => \regs[16].x_n_1\,
      Q(29) => \regs[16].x_n_2\,
      Q(28) => \regs[16].x_n_3\,
      Q(27) => \regs[16].x_n_4\,
      Q(26) => \regs[16].x_n_5\,
      Q(25) => \regs[16].x_n_6\,
      Q(24) => \regs[16].x_n_7\,
      Q(23) => \regs[16].x_n_8\,
      Q(22) => \regs[16].x_n_9\,
      Q(21) => \regs[16].x_n_10\,
      Q(20) => \regs[16].x_n_11\,
      Q(19) => \regs[16].x_n_12\,
      Q(18) => \regs[16].x_n_13\,
      Q(17) => \regs[16].x_n_14\,
      Q(16) => \regs[16].x_n_15\,
      Q(15) => \regs[16].x_n_16\,
      Q(14) => \regs[16].x_n_17\,
      Q(13) => \regs[16].x_n_18\,
      Q(12) => \regs[16].x_n_19\,
      Q(11) => \regs[16].x_n_20\,
      Q(10) => \regs[16].x_n_21\,
      Q(9) => \regs[16].x_n_22\,
      Q(8) => \regs[16].x_n_23\,
      Q(7) => \regs[16].x_n_24\,
      Q(6) => \regs[16].x_n_25\,
      Q(5) => \regs[16].x_n_26\,
      Q(4) => \regs[16].x_n_27\,
      Q(3) => \regs[16].x_n_28\,
      Q(2) => \regs[16].x_n_29\,
      Q(1) => \regs[16].x_n_30\,
      Q(0) => \regs[16].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_15\(0),
      clk => clk,
      rst => rst
    );
\regs[17].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_7
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[17].x_n_0\,
      Q(30) => \regs[17].x_n_1\,
      Q(29) => \regs[17].x_n_2\,
      Q(28) => \regs[17].x_n_3\,
      Q(27) => \regs[17].x_n_4\,
      Q(26) => \regs[17].x_n_5\,
      Q(25) => \regs[17].x_n_6\,
      Q(24) => \regs[17].x_n_7\,
      Q(23) => \regs[17].x_n_8\,
      Q(22) => \regs[17].x_n_9\,
      Q(21) => \regs[17].x_n_10\,
      Q(20) => \regs[17].x_n_11\,
      Q(19) => \regs[17].x_n_12\,
      Q(18) => \regs[17].x_n_13\,
      Q(17) => \regs[17].x_n_14\,
      Q(16) => \regs[17].x_n_15\,
      Q(15) => \regs[17].x_n_16\,
      Q(14) => \regs[17].x_n_17\,
      Q(13) => \regs[17].x_n_18\,
      Q(12) => \regs[17].x_n_19\,
      Q(11) => \regs[17].x_n_20\,
      Q(10) => \regs[17].x_n_21\,
      Q(9) => \regs[17].x_n_22\,
      Q(8) => \regs[17].x_n_23\,
      Q(7) => \regs[17].x_n_24\,
      Q(6) => \regs[17].x_n_25\,
      Q(5) => \regs[17].x_n_26\,
      Q(4) => \regs[17].x_n_27\,
      Q(3) => \regs[17].x_n_28\,
      Q(2) => \regs[17].x_n_29\,
      Q(1) => \regs[17].x_n_30\,
      Q(0) => \regs[17].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_16\(0),
      clk => clk,
      rst => rst
    );
\regs[18].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_8
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[18].x_n_0\,
      Q(30) => \regs[18].x_n_1\,
      Q(29) => \regs[18].x_n_2\,
      Q(28) => \regs[18].x_n_3\,
      Q(27) => \regs[18].x_n_4\,
      Q(26) => \regs[18].x_n_5\,
      Q(25) => \regs[18].x_n_6\,
      Q(24) => \regs[18].x_n_7\,
      Q(23) => \regs[18].x_n_8\,
      Q(22) => \regs[18].x_n_9\,
      Q(21) => \regs[18].x_n_10\,
      Q(20) => \regs[18].x_n_11\,
      Q(19) => \regs[18].x_n_12\,
      Q(18) => \regs[18].x_n_13\,
      Q(17) => \regs[18].x_n_14\,
      Q(16) => \regs[18].x_n_15\,
      Q(15) => \regs[18].x_n_16\,
      Q(14) => \regs[18].x_n_17\,
      Q(13) => \regs[18].x_n_18\,
      Q(12) => \regs[18].x_n_19\,
      Q(11) => \regs[18].x_n_20\,
      Q(10) => \regs[18].x_n_21\,
      Q(9) => \regs[18].x_n_22\,
      Q(8) => \regs[18].x_n_23\,
      Q(7) => \regs[18].x_n_24\,
      Q(6) => \regs[18].x_n_25\,
      Q(5) => \regs[18].x_n_26\,
      Q(4) => \regs[18].x_n_27\,
      Q(3) => \regs[18].x_n_28\,
      Q(2) => \regs[18].x_n_29\,
      Q(1) => \regs[18].x_n_30\,
      Q(0) => \regs[18].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_17\(0),
      clk => clk,
      rst => rst
    );
\regs[19].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_9
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(5 downto 3) => Q(7 downto 5),
      Q(2 downto 0) => Q(2 downto 0),
      \Q_reg[18]_0\ => \regs[19].x_n_32\,
      \Q_reg[18]_1\ => \regs[19].x_n_33\,
      \Q_reg[18]_10\ => \regs[19].x_n_42\,
      \Q_reg[18]_11\ => \regs[19].x_n_43\,
      \Q_reg[18]_12\ => \regs[19].x_n_44\,
      \Q_reg[18]_13\ => \regs[19].x_n_45\,
      \Q_reg[18]_14\ => \regs[19].x_n_46\,
      \Q_reg[18]_15\ => \regs[19].x_n_47\,
      \Q_reg[18]_16\ => \regs[19].x_n_48\,
      \Q_reg[18]_17\ => \regs[19].x_n_49\,
      \Q_reg[18]_18\ => \regs[19].x_n_50\,
      \Q_reg[18]_19\ => \regs[19].x_n_51\,
      \Q_reg[18]_2\ => \regs[19].x_n_34\,
      \Q_reg[18]_20\ => \regs[19].x_n_52\,
      \Q_reg[18]_21\ => \regs[19].x_n_53\,
      \Q_reg[18]_22\ => \regs[19].x_n_54\,
      \Q_reg[18]_23\ => \regs[19].x_n_55\,
      \Q_reg[18]_24\ => \regs[19].x_n_56\,
      \Q_reg[18]_25\ => \regs[19].x_n_57\,
      \Q_reg[18]_26\ => \regs[19].x_n_58\,
      \Q_reg[18]_27\ => \regs[19].x_n_59\,
      \Q_reg[18]_28\ => \regs[19].x_n_60\,
      \Q_reg[18]_29\ => \regs[19].x_n_61\,
      \Q_reg[18]_3\ => \regs[19].x_n_35\,
      \Q_reg[18]_30\ => \regs[19].x_n_62\,
      \Q_reg[18]_31\ => \regs[19].x_n_63\,
      \Q_reg[18]_4\ => \regs[19].x_n_36\,
      \Q_reg[18]_5\ => \regs[19].x_n_37\,
      \Q_reg[18]_6\ => \regs[19].x_n_38\,
      \Q_reg[18]_7\ => \regs[19].x_n_39\,
      \Q_reg[18]_8\ => \regs[19].x_n_40\,
      \Q_reg[18]_9\ => \regs[19].x_n_41\,
      \Q_reg[23]_0\ => \regs[19].x_n_0\,
      \Q_reg[23]_1\ => \regs[19].x_n_1\,
      \Q_reg[23]_10\ => \regs[19].x_n_10\,
      \Q_reg[23]_11\ => \regs[19].x_n_11\,
      \Q_reg[23]_12\ => \regs[19].x_n_12\,
      \Q_reg[23]_13\ => \regs[19].x_n_13\,
      \Q_reg[23]_14\ => \regs[19].x_n_14\,
      \Q_reg[23]_15\ => \regs[19].x_n_15\,
      \Q_reg[23]_16\ => \regs[19].x_n_16\,
      \Q_reg[23]_17\ => \regs[19].x_n_17\,
      \Q_reg[23]_18\ => \regs[19].x_n_18\,
      \Q_reg[23]_19\ => \regs[19].x_n_19\,
      \Q_reg[23]_2\ => \regs[19].x_n_2\,
      \Q_reg[23]_20\ => \regs[19].x_n_20\,
      \Q_reg[23]_21\ => \regs[19].x_n_21\,
      \Q_reg[23]_22\ => \regs[19].x_n_22\,
      \Q_reg[23]_23\ => \regs[19].x_n_23\,
      \Q_reg[23]_24\ => \regs[19].x_n_24\,
      \Q_reg[23]_25\ => \regs[19].x_n_25\,
      \Q_reg[23]_26\ => \regs[19].x_n_26\,
      \Q_reg[23]_27\ => \regs[19].x_n_27\,
      \Q_reg[23]_28\ => \regs[19].x_n_28\,
      \Q_reg[23]_29\ => \regs[19].x_n_29\,
      \Q_reg[23]_3\ => \regs[19].x_n_3\,
      \Q_reg[23]_30\ => \regs[19].x_n_30\,
      \Q_reg[23]_31\ => \regs[19].x_n_31\,
      \Q_reg[23]_4\ => \regs[19].x_n_4\,
      \Q_reg[23]_5\ => \regs[19].x_n_5\,
      \Q_reg[23]_6\ => \regs[19].x_n_6\,
      \Q_reg[23]_7\ => \regs[19].x_n_7\,
      \Q_reg[23]_8\ => \regs[19].x_n_8\,
      \Q_reg[23]_9\ => \regs[19].x_n_9\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_18\(0),
      clk => clk,
      rst => rst,
      \x0_reg[0]_i_1\ => \regs[23].x_n_31\,
      \x0_reg[10]_i_1\ => \regs[23].x_n_21\,
      \x0_reg[11]_i_1\ => \regs[23].x_n_20\,
      \x0_reg[12]_i_1\ => \regs[23].x_n_19\,
      \x0_reg[13]_i_1\ => \regs[23].x_n_18\,
      \x0_reg[14]_i_1\ => \regs[23].x_n_17\,
      \x0_reg[15]_i_1\ => \regs[23].x_n_16\,
      \x0_reg[16]_i_1\ => \regs[23].x_n_15\,
      \x0_reg[17]_i_1\ => \regs[23].x_n_14\,
      \x0_reg[18]_i_1\ => \regs[23].x_n_13\,
      \x0_reg[19]_i_1\ => \regs[23].x_n_12\,
      \x0_reg[1]_i_1\ => \regs[23].x_n_30\,
      \x0_reg[20]_i_1\ => \regs[23].x_n_11\,
      \x0_reg[21]_i_1\ => \regs[23].x_n_10\,
      \x0_reg[22]_i_1\ => \regs[23].x_n_9\,
      \x0_reg[23]_i_1\ => \regs[23].x_n_8\,
      \x0_reg[24]_i_1\ => \regs[23].x_n_7\,
      \x0_reg[25]_i_1\ => \regs[23].x_n_6\,
      \x0_reg[26]_i_1\ => \regs[23].x_n_5\,
      \x0_reg[27]_i_1\ => \regs[23].x_n_4\,
      \x0_reg[28]_i_1\ => \regs[23].x_n_3\,
      \x0_reg[29]_i_1\ => \regs[23].x_n_2\,
      \x0_reg[2]_i_1\ => \regs[23].x_n_29\,
      \x0_reg[30]_i_1\ => \regs[23].x_n_1\,
      \x0_reg[31]_i_1\ => \regs[23].x_n_0\,
      \x0_reg[31]_i_4_0\ => \x0_reg[31]_i_5\,
      \x0_reg[31]_i_4_1\ => \x0_reg[31]_i_5_0\,
      \x0_reg[3]_i_1\ => \regs[23].x_n_28\,
      \x0_reg[4]_i_1\ => \regs[23].x_n_27\,
      \x0_reg[5]_i_1\ => \regs[23].x_n_26\,
      \x0_reg[6]_i_1\ => \regs[23].x_n_25\,
      \x0_reg[7]_i_1\ => \regs[23].x_n_24\,
      \x0_reg[8]_i_1\ => \regs[23].x_n_23\,
      \x0_reg[9]_i_1\ => \regs[23].x_n_22\,
      \x1_reg[0]_i_1\ => \regs[23].x_n_63\,
      \x1_reg[10]_i_1\ => \regs[23].x_n_53\,
      \x1_reg[11]_i_1\ => \regs[23].x_n_52\,
      \x1_reg[12]_i_1\ => \regs[23].x_n_51\,
      \x1_reg[13]_i_1\ => \regs[23].x_n_50\,
      \x1_reg[14]_i_1\ => \regs[23].x_n_49\,
      \x1_reg[15]_i_1\ => \regs[23].x_n_48\,
      \x1_reg[16]_i_1\ => \regs[23].x_n_47\,
      \x1_reg[17]_i_1\ => \regs[23].x_n_46\,
      \x1_reg[18]_i_1\ => \regs[23].x_n_45\,
      \x1_reg[19]_i_1\ => \regs[23].x_n_44\,
      \x1_reg[1]_i_1\ => \regs[23].x_n_62\,
      \x1_reg[20]_i_1\ => \regs[23].x_n_43\,
      \x1_reg[20]_i_3_0\ => \x1_reg[20]_i_4\,
      \x1_reg[20]_i_3_1\ => \x1_reg[20]_i_4_0\,
      \x1_reg[21]_i_1\ => \regs[23].x_n_42\,
      \x1_reg[22]_i_1\ => \regs[23].x_n_41\,
      \x1_reg[23]_i_1\ => \regs[23].x_n_40\,
      \x1_reg[24]_i_1\ => \regs[23].x_n_39\,
      \x1_reg[25]_i_1\ => \regs[23].x_n_38\,
      \x1_reg[26]_i_1\ => \regs[23].x_n_37\,
      \x1_reg[27]_i_1\ => \regs[23].x_n_36\,
      \x1_reg[28]_i_1\ => \regs[23].x_n_35\,
      \x1_reg[29]_i_1\ => \regs[23].x_n_34\,
      \x1_reg[2]_i_1\ => \regs[23].x_n_61\,
      \x1_reg[30]_i_1\ => \regs[23].x_n_33\,
      \x1_reg[31]_i_1\ => \regs[23].x_n_32\,
      \x1_reg[31]_i_3_0\(31) => \regs[18].x_n_0\,
      \x1_reg[31]_i_3_0\(30) => \regs[18].x_n_1\,
      \x1_reg[31]_i_3_0\(29) => \regs[18].x_n_2\,
      \x1_reg[31]_i_3_0\(28) => \regs[18].x_n_3\,
      \x1_reg[31]_i_3_0\(27) => \regs[18].x_n_4\,
      \x1_reg[31]_i_3_0\(26) => \regs[18].x_n_5\,
      \x1_reg[31]_i_3_0\(25) => \regs[18].x_n_6\,
      \x1_reg[31]_i_3_0\(24) => \regs[18].x_n_7\,
      \x1_reg[31]_i_3_0\(23) => \regs[18].x_n_8\,
      \x1_reg[31]_i_3_0\(22) => \regs[18].x_n_9\,
      \x1_reg[31]_i_3_0\(21) => \regs[18].x_n_10\,
      \x1_reg[31]_i_3_0\(20) => \regs[18].x_n_11\,
      \x1_reg[31]_i_3_0\(19) => \regs[18].x_n_12\,
      \x1_reg[31]_i_3_0\(18) => \regs[18].x_n_13\,
      \x1_reg[31]_i_3_0\(17) => \regs[18].x_n_14\,
      \x1_reg[31]_i_3_0\(16) => \regs[18].x_n_15\,
      \x1_reg[31]_i_3_0\(15) => \regs[18].x_n_16\,
      \x1_reg[31]_i_3_0\(14) => \regs[18].x_n_17\,
      \x1_reg[31]_i_3_0\(13) => \regs[18].x_n_18\,
      \x1_reg[31]_i_3_0\(12) => \regs[18].x_n_19\,
      \x1_reg[31]_i_3_0\(11) => \regs[18].x_n_20\,
      \x1_reg[31]_i_3_0\(10) => \regs[18].x_n_21\,
      \x1_reg[31]_i_3_0\(9) => \regs[18].x_n_22\,
      \x1_reg[31]_i_3_0\(8) => \regs[18].x_n_23\,
      \x1_reg[31]_i_3_0\(7) => \regs[18].x_n_24\,
      \x1_reg[31]_i_3_0\(6) => \regs[18].x_n_25\,
      \x1_reg[31]_i_3_0\(5) => \regs[18].x_n_26\,
      \x1_reg[31]_i_3_0\(4) => \regs[18].x_n_27\,
      \x1_reg[31]_i_3_0\(3) => \regs[18].x_n_28\,
      \x1_reg[31]_i_3_0\(2) => \regs[18].x_n_29\,
      \x1_reg[31]_i_3_0\(1) => \regs[18].x_n_30\,
      \x1_reg[31]_i_3_0\(0) => \regs[18].x_n_31\,
      \x1_reg[31]_i_3_1\(31) => \regs[17].x_n_0\,
      \x1_reg[31]_i_3_1\(30) => \regs[17].x_n_1\,
      \x1_reg[31]_i_3_1\(29) => \regs[17].x_n_2\,
      \x1_reg[31]_i_3_1\(28) => \regs[17].x_n_3\,
      \x1_reg[31]_i_3_1\(27) => \regs[17].x_n_4\,
      \x1_reg[31]_i_3_1\(26) => \regs[17].x_n_5\,
      \x1_reg[31]_i_3_1\(25) => \regs[17].x_n_6\,
      \x1_reg[31]_i_3_1\(24) => \regs[17].x_n_7\,
      \x1_reg[31]_i_3_1\(23) => \regs[17].x_n_8\,
      \x1_reg[31]_i_3_1\(22) => \regs[17].x_n_9\,
      \x1_reg[31]_i_3_1\(21) => \regs[17].x_n_10\,
      \x1_reg[31]_i_3_1\(20) => \regs[17].x_n_11\,
      \x1_reg[31]_i_3_1\(19) => \regs[17].x_n_12\,
      \x1_reg[31]_i_3_1\(18) => \regs[17].x_n_13\,
      \x1_reg[31]_i_3_1\(17) => \regs[17].x_n_14\,
      \x1_reg[31]_i_3_1\(16) => \regs[17].x_n_15\,
      \x1_reg[31]_i_3_1\(15) => \regs[17].x_n_16\,
      \x1_reg[31]_i_3_1\(14) => \regs[17].x_n_17\,
      \x1_reg[31]_i_3_1\(13) => \regs[17].x_n_18\,
      \x1_reg[31]_i_3_1\(12) => \regs[17].x_n_19\,
      \x1_reg[31]_i_3_1\(11) => \regs[17].x_n_20\,
      \x1_reg[31]_i_3_1\(10) => \regs[17].x_n_21\,
      \x1_reg[31]_i_3_1\(9) => \regs[17].x_n_22\,
      \x1_reg[31]_i_3_1\(8) => \regs[17].x_n_23\,
      \x1_reg[31]_i_3_1\(7) => \regs[17].x_n_24\,
      \x1_reg[31]_i_3_1\(6) => \regs[17].x_n_25\,
      \x1_reg[31]_i_3_1\(5) => \regs[17].x_n_26\,
      \x1_reg[31]_i_3_1\(4) => \regs[17].x_n_27\,
      \x1_reg[31]_i_3_1\(3) => \regs[17].x_n_28\,
      \x1_reg[31]_i_3_1\(2) => \regs[17].x_n_29\,
      \x1_reg[31]_i_3_1\(1) => \regs[17].x_n_30\,
      \x1_reg[31]_i_3_1\(0) => \regs[17].x_n_31\,
      \x1_reg[31]_i_3_2\(31) => \regs[16].x_n_0\,
      \x1_reg[31]_i_3_2\(30) => \regs[16].x_n_1\,
      \x1_reg[31]_i_3_2\(29) => \regs[16].x_n_2\,
      \x1_reg[31]_i_3_2\(28) => \regs[16].x_n_3\,
      \x1_reg[31]_i_3_2\(27) => \regs[16].x_n_4\,
      \x1_reg[31]_i_3_2\(26) => \regs[16].x_n_5\,
      \x1_reg[31]_i_3_2\(25) => \regs[16].x_n_6\,
      \x1_reg[31]_i_3_2\(24) => \regs[16].x_n_7\,
      \x1_reg[31]_i_3_2\(23) => \regs[16].x_n_8\,
      \x1_reg[31]_i_3_2\(22) => \regs[16].x_n_9\,
      \x1_reg[31]_i_3_2\(21) => \regs[16].x_n_10\,
      \x1_reg[31]_i_3_2\(20) => \regs[16].x_n_11\,
      \x1_reg[31]_i_3_2\(19) => \regs[16].x_n_12\,
      \x1_reg[31]_i_3_2\(18) => \regs[16].x_n_13\,
      \x1_reg[31]_i_3_2\(17) => \regs[16].x_n_14\,
      \x1_reg[31]_i_3_2\(16) => \regs[16].x_n_15\,
      \x1_reg[31]_i_3_2\(15) => \regs[16].x_n_16\,
      \x1_reg[31]_i_3_2\(14) => \regs[16].x_n_17\,
      \x1_reg[31]_i_3_2\(13) => \regs[16].x_n_18\,
      \x1_reg[31]_i_3_2\(12) => \regs[16].x_n_19\,
      \x1_reg[31]_i_3_2\(11) => \regs[16].x_n_20\,
      \x1_reg[31]_i_3_2\(10) => \regs[16].x_n_21\,
      \x1_reg[31]_i_3_2\(9) => \regs[16].x_n_22\,
      \x1_reg[31]_i_3_2\(8) => \regs[16].x_n_23\,
      \x1_reg[31]_i_3_2\(7) => \regs[16].x_n_24\,
      \x1_reg[31]_i_3_2\(6) => \regs[16].x_n_25\,
      \x1_reg[31]_i_3_2\(5) => \regs[16].x_n_26\,
      \x1_reg[31]_i_3_2\(4) => \regs[16].x_n_27\,
      \x1_reg[31]_i_3_2\(3) => \regs[16].x_n_28\,
      \x1_reg[31]_i_3_2\(2) => \regs[16].x_n_29\,
      \x1_reg[31]_i_3_2\(1) => \regs[16].x_n_30\,
      \x1_reg[31]_i_3_2\(0) => \regs[16].x_n_31\,
      \x1_reg[31]_i_3_3\ => \x1_reg[31]_i_4\,
      \x1_reg[31]_i_3_4\ => \x1_reg[31]_i_4_0\,
      \x1_reg[3]_i_1\ => \regs[23].x_n_60\,
      \x1_reg[4]_i_1\ => \regs[23].x_n_59\,
      \x1_reg[5]_i_1\ => \regs[23].x_n_58\,
      \x1_reg[6]_i_1\ => \regs[23].x_n_57\,
      \x1_reg[7]_i_1\ => \regs[23].x_n_56\,
      \x1_reg[8]_i_1\ => \regs[23].x_n_55\,
      \x1_reg[9]_i_1\ => \regs[23].x_n_54\
    );
\regs[1].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_10
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[1].x_n_0\,
      Q(30) => \regs[1].x_n_1\,
      Q(29) => \regs[1].x_n_2\,
      Q(28) => \regs[1].x_n_3\,
      Q(27) => \regs[1].x_n_4\,
      Q(26) => \regs[1].x_n_5\,
      Q(25) => \regs[1].x_n_6\,
      Q(24) => \regs[1].x_n_7\,
      Q(23) => \regs[1].x_n_8\,
      Q(22) => \regs[1].x_n_9\,
      Q(21) => \regs[1].x_n_10\,
      Q(20) => \regs[1].x_n_11\,
      Q(19) => \regs[1].x_n_12\,
      Q(18) => \regs[1].x_n_13\,
      Q(17) => \regs[1].x_n_14\,
      Q(16) => \regs[1].x_n_15\,
      Q(15) => \regs[1].x_n_16\,
      Q(14) => \regs[1].x_n_17\,
      Q(13) => \regs[1].x_n_18\,
      Q(12) => \regs[1].x_n_19\,
      Q(11) => \regs[1].x_n_20\,
      Q(10) => \regs[1].x_n_21\,
      Q(9) => \regs[1].x_n_22\,
      Q(8) => \regs[1].x_n_23\,
      Q(7) => \regs[1].x_n_24\,
      Q(6) => \regs[1].x_n_25\,
      Q(5) => \regs[1].x_n_26\,
      Q(4) => \regs[1].x_n_27\,
      Q(3) => \regs[1].x_n_28\,
      Q(2) => \regs[1].x_n_29\,
      Q(1) => \regs[1].x_n_30\,
      Q(0) => \regs[1].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_0\(0),
      clk => clk,
      rst => rst
    );
\regs[20].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_11
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[20].x_n_0\,
      Q(30) => \regs[20].x_n_1\,
      Q(29) => \regs[20].x_n_2\,
      Q(28) => \regs[20].x_n_3\,
      Q(27) => \regs[20].x_n_4\,
      Q(26) => \regs[20].x_n_5\,
      Q(25) => \regs[20].x_n_6\,
      Q(24) => \regs[20].x_n_7\,
      Q(23) => \regs[20].x_n_8\,
      Q(22) => \regs[20].x_n_9\,
      Q(21) => \regs[20].x_n_10\,
      Q(20) => \regs[20].x_n_11\,
      Q(19) => \regs[20].x_n_12\,
      Q(18) => \regs[20].x_n_13\,
      Q(17) => \regs[20].x_n_14\,
      Q(16) => \regs[20].x_n_15\,
      Q(15) => \regs[20].x_n_16\,
      Q(14) => \regs[20].x_n_17\,
      Q(13) => \regs[20].x_n_18\,
      Q(12) => \regs[20].x_n_19\,
      Q(11) => \regs[20].x_n_20\,
      Q(10) => \regs[20].x_n_21\,
      Q(9) => \regs[20].x_n_22\,
      Q(8) => \regs[20].x_n_23\,
      Q(7) => \regs[20].x_n_24\,
      Q(6) => \regs[20].x_n_25\,
      Q(5) => \regs[20].x_n_26\,
      Q(4) => \regs[20].x_n_27\,
      Q(3) => \regs[20].x_n_28\,
      Q(2) => \regs[20].x_n_29\,
      Q(1) => \regs[20].x_n_30\,
      Q(0) => \regs[20].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_19\(0),
      clk => clk,
      rst => rst
    );
\regs[21].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_12
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[21].x_n_0\,
      Q(30) => \regs[21].x_n_1\,
      Q(29) => \regs[21].x_n_2\,
      Q(28) => \regs[21].x_n_3\,
      Q(27) => \regs[21].x_n_4\,
      Q(26) => \regs[21].x_n_5\,
      Q(25) => \regs[21].x_n_6\,
      Q(24) => \regs[21].x_n_7\,
      Q(23) => \regs[21].x_n_8\,
      Q(22) => \regs[21].x_n_9\,
      Q(21) => \regs[21].x_n_10\,
      Q(20) => \regs[21].x_n_11\,
      Q(19) => \regs[21].x_n_12\,
      Q(18) => \regs[21].x_n_13\,
      Q(17) => \regs[21].x_n_14\,
      Q(16) => \regs[21].x_n_15\,
      Q(15) => \regs[21].x_n_16\,
      Q(14) => \regs[21].x_n_17\,
      Q(13) => \regs[21].x_n_18\,
      Q(12) => \regs[21].x_n_19\,
      Q(11) => \regs[21].x_n_20\,
      Q(10) => \regs[21].x_n_21\,
      Q(9) => \regs[21].x_n_22\,
      Q(8) => \regs[21].x_n_23\,
      Q(7) => \regs[21].x_n_24\,
      Q(6) => \regs[21].x_n_25\,
      Q(5) => \regs[21].x_n_26\,
      Q(4) => \regs[21].x_n_27\,
      Q(3) => \regs[21].x_n_28\,
      Q(2) => \regs[21].x_n_29\,
      Q(1) => \regs[21].x_n_30\,
      Q(0) => \regs[21].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_20\(0),
      clk => clk,
      rst => rst
    );
\regs[22].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_13
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[22].x_n_0\,
      Q(30) => \regs[22].x_n_1\,
      Q(29) => \regs[22].x_n_2\,
      Q(28) => \regs[22].x_n_3\,
      Q(27) => \regs[22].x_n_4\,
      Q(26) => \regs[22].x_n_5\,
      Q(25) => \regs[22].x_n_6\,
      Q(24) => \regs[22].x_n_7\,
      Q(23) => \regs[22].x_n_8\,
      Q(22) => \regs[22].x_n_9\,
      Q(21) => \regs[22].x_n_10\,
      Q(20) => \regs[22].x_n_11\,
      Q(19) => \regs[22].x_n_12\,
      Q(18) => \regs[22].x_n_13\,
      Q(17) => \regs[22].x_n_14\,
      Q(16) => \regs[22].x_n_15\,
      Q(15) => \regs[22].x_n_16\,
      Q(14) => \regs[22].x_n_17\,
      Q(13) => \regs[22].x_n_18\,
      Q(12) => \regs[22].x_n_19\,
      Q(11) => \regs[22].x_n_20\,
      Q(10) => \regs[22].x_n_21\,
      Q(9) => \regs[22].x_n_22\,
      Q(8) => \regs[22].x_n_23\,
      Q(7) => \regs[22].x_n_24\,
      Q(6) => \regs[22].x_n_25\,
      Q(5) => \regs[22].x_n_26\,
      Q(4) => \regs[22].x_n_27\,
      Q(3) => \regs[22].x_n_28\,
      Q(2) => \regs[22].x_n_29\,
      Q(1) => \regs[22].x_n_30\,
      Q(0) => \regs[22].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_21\(0),
      clk => clk,
      rst => rst
    );
\regs[23].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_14
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[22].x_n_0\,
      Q(30) => \regs[22].x_n_1\,
      Q(29) => \regs[22].x_n_2\,
      Q(28) => \regs[22].x_n_3\,
      Q(27) => \regs[22].x_n_4\,
      Q(26) => \regs[22].x_n_5\,
      Q(25) => \regs[22].x_n_6\,
      Q(24) => \regs[22].x_n_7\,
      Q(23) => \regs[22].x_n_8\,
      Q(22) => \regs[22].x_n_9\,
      Q(21) => \regs[22].x_n_10\,
      Q(20) => \regs[22].x_n_11\,
      Q(19) => \regs[22].x_n_12\,
      Q(18) => \regs[22].x_n_13\,
      Q(17) => \regs[22].x_n_14\,
      Q(16) => \regs[22].x_n_15\,
      Q(15) => \regs[22].x_n_16\,
      Q(14) => \regs[22].x_n_17\,
      Q(13) => \regs[22].x_n_18\,
      Q(12) => \regs[22].x_n_19\,
      Q(11) => \regs[22].x_n_20\,
      Q(10) => \regs[22].x_n_21\,
      Q(9) => \regs[22].x_n_22\,
      Q(8) => \regs[22].x_n_23\,
      Q(7) => \regs[22].x_n_24\,
      Q(6) => \regs[22].x_n_25\,
      Q(5) => \regs[22].x_n_26\,
      Q(4) => \regs[22].x_n_27\,
      Q(3) => \regs[22].x_n_28\,
      Q(2) => \regs[22].x_n_29\,
      Q(1) => \regs[22].x_n_30\,
      Q(0) => \regs[22].x_n_31\,
      \Q_reg[0]_0\ => \regs[23].x_n_31\,
      \Q_reg[0]_1\ => \regs[23].x_n_63\,
      \Q_reg[10]_0\ => \regs[23].x_n_21\,
      \Q_reg[10]_1\ => \regs[23].x_n_53\,
      \Q_reg[11]_0\ => \regs[23].x_n_20\,
      \Q_reg[11]_1\ => \regs[23].x_n_52\,
      \Q_reg[12]_0\ => \regs[23].x_n_19\,
      \Q_reg[12]_1\ => \regs[23].x_n_51\,
      \Q_reg[13]_0\ => \regs[23].x_n_18\,
      \Q_reg[13]_1\ => \regs[23].x_n_50\,
      \Q_reg[14]_0\ => \regs[23].x_n_17\,
      \Q_reg[14]_1\ => \regs[23].x_n_49\,
      \Q_reg[15]_0\ => \regs[23].x_n_16\,
      \Q_reg[15]_1\ => \regs[23].x_n_48\,
      \Q_reg[16]_0\ => \regs[23].x_n_15\,
      \Q_reg[16]_1\ => \regs[23].x_n_47\,
      \Q_reg[17]_0\ => \regs[23].x_n_14\,
      \Q_reg[17]_1\ => \regs[23].x_n_46\,
      \Q_reg[18]_0\ => \regs[23].x_n_13\,
      \Q_reg[18]_1\ => \regs[23].x_n_45\,
      \Q_reg[19]_0\ => \regs[23].x_n_12\,
      \Q_reg[19]_1\ => \regs[23].x_n_44\,
      \Q_reg[1]_0\ => \regs[23].x_n_30\,
      \Q_reg[1]_1\ => \regs[23].x_n_62\,
      \Q_reg[20]_0\ => \regs[23].x_n_11\,
      \Q_reg[20]_1\ => \regs[23].x_n_43\,
      \Q_reg[21]_0\ => \regs[23].x_n_10\,
      \Q_reg[21]_1\ => \regs[23].x_n_42\,
      \Q_reg[22]_0\ => \regs[23].x_n_9\,
      \Q_reg[22]_1\ => \regs[23].x_n_41\,
      \Q_reg[23]_0\ => \regs[23].x_n_8\,
      \Q_reg[23]_1\ => \regs[23].x_n_40\,
      \Q_reg[24]_0\ => \regs[23].x_n_7\,
      \Q_reg[24]_1\ => \regs[23].x_n_39\,
      \Q_reg[25]_0\ => \regs[23].x_n_6\,
      \Q_reg[25]_1\ => \regs[23].x_n_38\,
      \Q_reg[26]_0\ => \regs[23].x_n_5\,
      \Q_reg[26]_1\ => \regs[23].x_n_37\,
      \Q_reg[27]_0\ => \regs[23].x_n_4\,
      \Q_reg[27]_1\ => \regs[23].x_n_36\,
      \Q_reg[28]_0\ => \regs[23].x_n_3\,
      \Q_reg[28]_1\ => \regs[23].x_n_35\,
      \Q_reg[29]_0\ => \regs[23].x_n_2\,
      \Q_reg[29]_1\ => \regs[23].x_n_34\,
      \Q_reg[2]_0\ => \regs[23].x_n_29\,
      \Q_reg[2]_1\ => \regs[23].x_n_61\,
      \Q_reg[30]_0\ => \regs[23].x_n_1\,
      \Q_reg[30]_1\ => \regs[23].x_n_33\,
      \Q_reg[31]_0\ => \regs[23].x_n_0\,
      \Q_reg[31]_1\ => \regs[23].x_n_32\,
      \Q_reg[31]_2\(0) => \Q_reg[31]_22\(0),
      \Q_reg[3]_0\ => \regs[23].x_n_28\,
      \Q_reg[3]_1\ => \regs[23].x_n_60\,
      \Q_reg[4]_0\ => \regs[23].x_n_27\,
      \Q_reg[4]_1\ => \regs[23].x_n_59\,
      \Q_reg[5]_0\ => \regs[23].x_n_26\,
      \Q_reg[5]_1\ => \regs[23].x_n_58\,
      \Q_reg[6]_0\ => \regs[23].x_n_25\,
      \Q_reg[6]_1\ => \regs[23].x_n_57\,
      \Q_reg[7]_0\ => \regs[23].x_n_24\,
      \Q_reg[7]_1\ => \regs[23].x_n_56\,
      \Q_reg[8]_0\ => \regs[23].x_n_23\,
      \Q_reg[8]_1\ => \regs[23].x_n_55\,
      \Q_reg[9]_0\ => \regs[23].x_n_22\,
      \Q_reg[9]_1\ => \regs[23].x_n_54\,
      clk => clk,
      rst => rst,
      \x0_reg[0]_i_3\(3 downto 2) => Q(6 downto 5),
      \x0_reg[0]_i_3\(1 downto 0) => Q(1 downto 0),
      \x0_reg[31]_i_4\ => \x0_reg[31]_i_5\,
      \x0_reg[31]_i_4_0\ => \x0_reg[31]_i_5_0\,
      \x1_reg[20]_i_3\ => \x1_reg[20]_i_4\,
      \x1_reg[20]_i_3_0\ => \x1_reg[20]_i_4_0\,
      \x1_reg[31]_i_3\(31) => \regs[21].x_n_0\,
      \x1_reg[31]_i_3\(30) => \regs[21].x_n_1\,
      \x1_reg[31]_i_3\(29) => \regs[21].x_n_2\,
      \x1_reg[31]_i_3\(28) => \regs[21].x_n_3\,
      \x1_reg[31]_i_3\(27) => \regs[21].x_n_4\,
      \x1_reg[31]_i_3\(26) => \regs[21].x_n_5\,
      \x1_reg[31]_i_3\(25) => \regs[21].x_n_6\,
      \x1_reg[31]_i_3\(24) => \regs[21].x_n_7\,
      \x1_reg[31]_i_3\(23) => \regs[21].x_n_8\,
      \x1_reg[31]_i_3\(22) => \regs[21].x_n_9\,
      \x1_reg[31]_i_3\(21) => \regs[21].x_n_10\,
      \x1_reg[31]_i_3\(20) => \regs[21].x_n_11\,
      \x1_reg[31]_i_3\(19) => \regs[21].x_n_12\,
      \x1_reg[31]_i_3\(18) => \regs[21].x_n_13\,
      \x1_reg[31]_i_3\(17) => \regs[21].x_n_14\,
      \x1_reg[31]_i_3\(16) => \regs[21].x_n_15\,
      \x1_reg[31]_i_3\(15) => \regs[21].x_n_16\,
      \x1_reg[31]_i_3\(14) => \regs[21].x_n_17\,
      \x1_reg[31]_i_3\(13) => \regs[21].x_n_18\,
      \x1_reg[31]_i_3\(12) => \regs[21].x_n_19\,
      \x1_reg[31]_i_3\(11) => \regs[21].x_n_20\,
      \x1_reg[31]_i_3\(10) => \regs[21].x_n_21\,
      \x1_reg[31]_i_3\(9) => \regs[21].x_n_22\,
      \x1_reg[31]_i_3\(8) => \regs[21].x_n_23\,
      \x1_reg[31]_i_3\(7) => \regs[21].x_n_24\,
      \x1_reg[31]_i_3\(6) => \regs[21].x_n_25\,
      \x1_reg[31]_i_3\(5) => \regs[21].x_n_26\,
      \x1_reg[31]_i_3\(4) => \regs[21].x_n_27\,
      \x1_reg[31]_i_3\(3) => \regs[21].x_n_28\,
      \x1_reg[31]_i_3\(2) => \regs[21].x_n_29\,
      \x1_reg[31]_i_3\(1) => \regs[21].x_n_30\,
      \x1_reg[31]_i_3\(0) => \regs[21].x_n_31\,
      \x1_reg[31]_i_3_0\(31) => \regs[20].x_n_0\,
      \x1_reg[31]_i_3_0\(30) => \regs[20].x_n_1\,
      \x1_reg[31]_i_3_0\(29) => \regs[20].x_n_2\,
      \x1_reg[31]_i_3_0\(28) => \regs[20].x_n_3\,
      \x1_reg[31]_i_3_0\(27) => \regs[20].x_n_4\,
      \x1_reg[31]_i_3_0\(26) => \regs[20].x_n_5\,
      \x1_reg[31]_i_3_0\(25) => \regs[20].x_n_6\,
      \x1_reg[31]_i_3_0\(24) => \regs[20].x_n_7\,
      \x1_reg[31]_i_3_0\(23) => \regs[20].x_n_8\,
      \x1_reg[31]_i_3_0\(22) => \regs[20].x_n_9\,
      \x1_reg[31]_i_3_0\(21) => \regs[20].x_n_10\,
      \x1_reg[31]_i_3_0\(20) => \regs[20].x_n_11\,
      \x1_reg[31]_i_3_0\(19) => \regs[20].x_n_12\,
      \x1_reg[31]_i_3_0\(18) => \regs[20].x_n_13\,
      \x1_reg[31]_i_3_0\(17) => \regs[20].x_n_14\,
      \x1_reg[31]_i_3_0\(16) => \regs[20].x_n_15\,
      \x1_reg[31]_i_3_0\(15) => \regs[20].x_n_16\,
      \x1_reg[31]_i_3_0\(14) => \regs[20].x_n_17\,
      \x1_reg[31]_i_3_0\(13) => \regs[20].x_n_18\,
      \x1_reg[31]_i_3_0\(12) => \regs[20].x_n_19\,
      \x1_reg[31]_i_3_0\(11) => \regs[20].x_n_20\,
      \x1_reg[31]_i_3_0\(10) => \regs[20].x_n_21\,
      \x1_reg[31]_i_3_0\(9) => \regs[20].x_n_22\,
      \x1_reg[31]_i_3_0\(8) => \regs[20].x_n_23\,
      \x1_reg[31]_i_3_0\(7) => \regs[20].x_n_24\,
      \x1_reg[31]_i_3_0\(6) => \regs[20].x_n_25\,
      \x1_reg[31]_i_3_0\(5) => \regs[20].x_n_26\,
      \x1_reg[31]_i_3_0\(4) => \regs[20].x_n_27\,
      \x1_reg[31]_i_3_0\(3) => \regs[20].x_n_28\,
      \x1_reg[31]_i_3_0\(2) => \regs[20].x_n_29\,
      \x1_reg[31]_i_3_0\(1) => \regs[20].x_n_30\,
      \x1_reg[31]_i_3_0\(0) => \regs[20].x_n_31\,
      \x1_reg[31]_i_3_1\ => \x1_reg[31]_i_4\,
      \x1_reg[31]_i_3_2\ => \x1_reg[31]_i_4_0\
    );
\regs[24].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_15
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[24].x_n_0\,
      Q(30) => \regs[24].x_n_1\,
      Q(29) => \regs[24].x_n_2\,
      Q(28) => \regs[24].x_n_3\,
      Q(27) => \regs[24].x_n_4\,
      Q(26) => \regs[24].x_n_5\,
      Q(25) => \regs[24].x_n_6\,
      Q(24) => \regs[24].x_n_7\,
      Q(23) => \regs[24].x_n_8\,
      Q(22) => \regs[24].x_n_9\,
      Q(21) => \regs[24].x_n_10\,
      Q(20) => \regs[24].x_n_11\,
      Q(19) => \regs[24].x_n_12\,
      Q(18) => \regs[24].x_n_13\,
      Q(17) => \regs[24].x_n_14\,
      Q(16) => \regs[24].x_n_15\,
      Q(15) => \regs[24].x_n_16\,
      Q(14) => \regs[24].x_n_17\,
      Q(13) => \regs[24].x_n_18\,
      Q(12) => \regs[24].x_n_19\,
      Q(11) => \regs[24].x_n_20\,
      Q(10) => \regs[24].x_n_21\,
      Q(9) => \regs[24].x_n_22\,
      Q(8) => \regs[24].x_n_23\,
      Q(7) => \regs[24].x_n_24\,
      Q(6) => \regs[24].x_n_25\,
      Q(5) => \regs[24].x_n_26\,
      Q(4) => \regs[24].x_n_27\,
      Q(3) => \regs[24].x_n_28\,
      Q(2) => \regs[24].x_n_29\,
      Q(1) => \regs[24].x_n_30\,
      Q(0) => \regs[24].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_23\(0),
      clk => clk,
      rst => rst
    );
\regs[25].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_16
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[25].x_n_0\,
      Q(30) => \regs[25].x_n_1\,
      Q(29) => \regs[25].x_n_2\,
      Q(28) => \regs[25].x_n_3\,
      Q(27) => \regs[25].x_n_4\,
      Q(26) => \regs[25].x_n_5\,
      Q(25) => \regs[25].x_n_6\,
      Q(24) => \regs[25].x_n_7\,
      Q(23) => \regs[25].x_n_8\,
      Q(22) => \regs[25].x_n_9\,
      Q(21) => \regs[25].x_n_10\,
      Q(20) => \regs[25].x_n_11\,
      Q(19) => \regs[25].x_n_12\,
      Q(18) => \regs[25].x_n_13\,
      Q(17) => \regs[25].x_n_14\,
      Q(16) => \regs[25].x_n_15\,
      Q(15) => \regs[25].x_n_16\,
      Q(14) => \regs[25].x_n_17\,
      Q(13) => \regs[25].x_n_18\,
      Q(12) => \regs[25].x_n_19\,
      Q(11) => \regs[25].x_n_20\,
      Q(10) => \regs[25].x_n_21\,
      Q(9) => \regs[25].x_n_22\,
      Q(8) => \regs[25].x_n_23\,
      Q(7) => \regs[25].x_n_24\,
      Q(6) => \regs[25].x_n_25\,
      Q(5) => \regs[25].x_n_26\,
      Q(4) => \regs[25].x_n_27\,
      Q(3) => \regs[25].x_n_28\,
      Q(2) => \regs[25].x_n_29\,
      Q(1) => \regs[25].x_n_30\,
      Q(0) => \regs[25].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_24\(0),
      clk => clk,
      rst => rst
    );
\regs[26].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_17
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[26].x_n_0\,
      Q(30) => \regs[26].x_n_1\,
      Q(29) => \regs[26].x_n_2\,
      Q(28) => \regs[26].x_n_3\,
      Q(27) => \regs[26].x_n_4\,
      Q(26) => \regs[26].x_n_5\,
      Q(25) => \regs[26].x_n_6\,
      Q(24) => \regs[26].x_n_7\,
      Q(23) => \regs[26].x_n_8\,
      Q(22) => \regs[26].x_n_9\,
      Q(21) => \regs[26].x_n_10\,
      Q(20) => \regs[26].x_n_11\,
      Q(19) => \regs[26].x_n_12\,
      Q(18) => \regs[26].x_n_13\,
      Q(17) => \regs[26].x_n_14\,
      Q(16) => \regs[26].x_n_15\,
      Q(15) => \regs[26].x_n_16\,
      Q(14) => \regs[26].x_n_17\,
      Q(13) => \regs[26].x_n_18\,
      Q(12) => \regs[26].x_n_19\,
      Q(11) => \regs[26].x_n_20\,
      Q(10) => \regs[26].x_n_21\,
      Q(9) => \regs[26].x_n_22\,
      Q(8) => \regs[26].x_n_23\,
      Q(7) => \regs[26].x_n_24\,
      Q(6) => \regs[26].x_n_25\,
      Q(5) => \regs[26].x_n_26\,
      Q(4) => \regs[26].x_n_27\,
      Q(3) => \regs[26].x_n_28\,
      Q(2) => \regs[26].x_n_29\,
      Q(1) => \regs[26].x_n_30\,
      Q(0) => \regs[26].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_25\(0),
      clk => clk,
      rst => rst
    );
\regs[27].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_18
     port map (
      D(31) => \regs[27].x_n_0\,
      D(30) => \regs[27].x_n_1\,
      D(29) => \regs[27].x_n_2\,
      D(28) => \regs[27].x_n_3\,
      D(27) => \regs[27].x_n_4\,
      D(26) => \regs[27].x_n_5\,
      D(25) => \regs[27].x_n_6\,
      D(24) => \regs[27].x_n_7\,
      D(23) => \regs[27].x_n_8\,
      D(22) => \regs[27].x_n_9\,
      D(21) => \regs[27].x_n_10\,
      D(20) => \regs[27].x_n_11\,
      D(19) => \regs[27].x_n_12\,
      D(18) => \regs[27].x_n_13\,
      D(17) => \regs[27].x_n_14\,
      D(16) => \regs[27].x_n_15\,
      D(15) => \regs[27].x_n_16\,
      D(14) => \regs[27].x_n_17\,
      D(13) => \regs[27].x_n_18\,
      D(12) => \regs[27].x_n_19\,
      D(11) => \regs[27].x_n_20\,
      D(10) => \regs[27].x_n_21\,
      D(9) => \regs[27].x_n_22\,
      D(8) => \regs[27].x_n_23\,
      D(7) => \regs[27].x_n_24\,
      D(6) => \regs[27].x_n_25\,
      D(5) => \regs[27].x_n_26\,
      D(4) => \regs[27].x_n_27\,
      D(3) => \regs[27].x_n_28\,
      D(2) => \regs[27].x_n_29\,
      D(1) => \regs[27].x_n_30\,
      D(0) => \regs[27].x_n_31\,
      Q(9 downto 0) => Q(9 downto 0),
      \Q_reg[0]_0\ => \regs[19].x_n_31\,
      \Q_reg[0]_1\ => \regs[11].x_n_31\,
      \Q_reg[0]_2\ => \regs[3].x_n_31\,
      \Q_reg[0]_3\ => \regs[19].x_n_63\,
      \Q_reg[0]_4\ => \regs[11].x_n_63\,
      \Q_reg[0]_5\ => \regs[3].x_n_63\,
      \Q_reg[10]_0\ => \regs[19].x_n_21\,
      \Q_reg[10]_1\ => \regs[11].x_n_21\,
      \Q_reg[10]_2\ => \regs[3].x_n_21\,
      \Q_reg[10]_3\ => \regs[19].x_n_53\,
      \Q_reg[10]_4\ => \regs[11].x_n_53\,
      \Q_reg[10]_5\ => \regs[3].x_n_53\,
      \Q_reg[11]_0\ => \regs[19].x_n_20\,
      \Q_reg[11]_1\ => \regs[11].x_n_20\,
      \Q_reg[11]_2\ => \regs[3].x_n_20\,
      \Q_reg[11]_3\ => \regs[19].x_n_52\,
      \Q_reg[11]_4\ => \regs[11].x_n_52\,
      \Q_reg[11]_5\ => \regs[3].x_n_52\,
      \Q_reg[12]_0\ => \regs[19].x_n_19\,
      \Q_reg[12]_1\ => \regs[11].x_n_19\,
      \Q_reg[12]_2\ => \regs[3].x_n_19\,
      \Q_reg[12]_3\ => \regs[19].x_n_51\,
      \Q_reg[12]_4\ => \regs[11].x_n_51\,
      \Q_reg[12]_5\ => \regs[3].x_n_51\,
      \Q_reg[13]_0\ => \regs[19].x_n_18\,
      \Q_reg[13]_1\ => \regs[11].x_n_18\,
      \Q_reg[13]_2\ => \regs[3].x_n_18\,
      \Q_reg[13]_3\ => \regs[19].x_n_50\,
      \Q_reg[13]_4\ => \regs[11].x_n_50\,
      \Q_reg[13]_5\ => \regs[3].x_n_50\,
      \Q_reg[14]_0\ => \regs[19].x_n_17\,
      \Q_reg[14]_1\ => \regs[11].x_n_17\,
      \Q_reg[14]_2\ => \regs[3].x_n_17\,
      \Q_reg[14]_3\ => \regs[19].x_n_49\,
      \Q_reg[14]_4\ => \regs[11].x_n_49\,
      \Q_reg[14]_5\ => \regs[3].x_n_49\,
      \Q_reg[15]_0\ => \regs[19].x_n_16\,
      \Q_reg[15]_1\ => \regs[11].x_n_16\,
      \Q_reg[15]_2\ => \regs[3].x_n_16\,
      \Q_reg[15]_3\ => \regs[19].x_n_48\,
      \Q_reg[15]_4\ => \regs[11].x_n_48\,
      \Q_reg[15]_5\ => \regs[3].x_n_48\,
      \Q_reg[16]_0\ => \regs[19].x_n_15\,
      \Q_reg[16]_1\ => \regs[11].x_n_15\,
      \Q_reg[16]_2\ => \regs[3].x_n_15\,
      \Q_reg[16]_3\ => \regs[19].x_n_47\,
      \Q_reg[16]_4\ => \regs[11].x_n_47\,
      \Q_reg[16]_5\ => \regs[3].x_n_47\,
      \Q_reg[17]_0\ => \regs[19].x_n_14\,
      \Q_reg[17]_1\ => \regs[11].x_n_14\,
      \Q_reg[17]_2\ => \regs[3].x_n_14\,
      \Q_reg[17]_3\ => \regs[19].x_n_46\,
      \Q_reg[17]_4\ => \regs[11].x_n_46\,
      \Q_reg[17]_5\ => \regs[3].x_n_46\,
      \Q_reg[18]_0\ => \regs[19].x_n_13\,
      \Q_reg[18]_1\ => \regs[11].x_n_13\,
      \Q_reg[18]_2\ => \regs[3].x_n_13\,
      \Q_reg[18]_3\ => \regs[19].x_n_45\,
      \Q_reg[18]_4\ => \regs[11].x_n_45\,
      \Q_reg[18]_5\ => \regs[3].x_n_45\,
      \Q_reg[19]_0\ => \regs[19].x_n_12\,
      \Q_reg[19]_1\ => \regs[11].x_n_12\,
      \Q_reg[19]_2\ => \regs[3].x_n_12\,
      \Q_reg[19]_3\ => \regs[19].x_n_44\,
      \Q_reg[19]_4\ => \regs[11].x_n_44\,
      \Q_reg[19]_5\ => \regs[3].x_n_44\,
      \Q_reg[1]_0\ => \regs[19].x_n_30\,
      \Q_reg[1]_1\ => \regs[11].x_n_30\,
      \Q_reg[1]_2\ => \regs[3].x_n_30\,
      \Q_reg[1]_3\ => \regs[19].x_n_62\,
      \Q_reg[1]_4\ => \regs[11].x_n_62\,
      \Q_reg[1]_5\ => \regs[3].x_n_62\,
      \Q_reg[20]_0\(31) => \regs[27].x_n_32\,
      \Q_reg[20]_0\(30) => \regs[27].x_n_33\,
      \Q_reg[20]_0\(29) => \regs[27].x_n_34\,
      \Q_reg[20]_0\(28) => \regs[27].x_n_35\,
      \Q_reg[20]_0\(27) => \regs[27].x_n_36\,
      \Q_reg[20]_0\(26) => \regs[27].x_n_37\,
      \Q_reg[20]_0\(25) => \regs[27].x_n_38\,
      \Q_reg[20]_0\(24) => \regs[27].x_n_39\,
      \Q_reg[20]_0\(23) => \regs[27].x_n_40\,
      \Q_reg[20]_0\(22) => \regs[27].x_n_41\,
      \Q_reg[20]_0\(21) => \regs[27].x_n_42\,
      \Q_reg[20]_0\(20) => \regs[27].x_n_43\,
      \Q_reg[20]_0\(19) => \regs[27].x_n_44\,
      \Q_reg[20]_0\(18) => \regs[27].x_n_45\,
      \Q_reg[20]_0\(17) => \regs[27].x_n_46\,
      \Q_reg[20]_0\(16) => \regs[27].x_n_47\,
      \Q_reg[20]_0\(15) => \regs[27].x_n_48\,
      \Q_reg[20]_0\(14) => \regs[27].x_n_49\,
      \Q_reg[20]_0\(13) => \regs[27].x_n_50\,
      \Q_reg[20]_0\(12) => \regs[27].x_n_51\,
      \Q_reg[20]_0\(11) => \regs[27].x_n_52\,
      \Q_reg[20]_0\(10) => \regs[27].x_n_53\,
      \Q_reg[20]_0\(9) => \regs[27].x_n_54\,
      \Q_reg[20]_0\(8) => \regs[27].x_n_55\,
      \Q_reg[20]_0\(7) => \regs[27].x_n_56\,
      \Q_reg[20]_0\(6) => \regs[27].x_n_57\,
      \Q_reg[20]_0\(5) => \regs[27].x_n_58\,
      \Q_reg[20]_0\(4) => \regs[27].x_n_59\,
      \Q_reg[20]_0\(3) => \regs[27].x_n_60\,
      \Q_reg[20]_0\(2) => \regs[27].x_n_61\,
      \Q_reg[20]_0\(1) => \regs[27].x_n_62\,
      \Q_reg[20]_0\(0) => \regs[27].x_n_63\,
      \Q_reg[20]_1\ => \regs[19].x_n_11\,
      \Q_reg[20]_2\ => \regs[11].x_n_11\,
      \Q_reg[20]_3\ => \regs[3].x_n_11\,
      \Q_reg[20]_4\ => \regs[19].x_n_43\,
      \Q_reg[20]_5\ => \regs[11].x_n_43\,
      \Q_reg[20]_6\ => \regs[3].x_n_43\,
      \Q_reg[21]_0\ => \regs[19].x_n_10\,
      \Q_reg[21]_1\ => \regs[11].x_n_10\,
      \Q_reg[21]_2\ => \regs[3].x_n_10\,
      \Q_reg[21]_3\ => \regs[19].x_n_42\,
      \Q_reg[21]_4\ => \regs[11].x_n_42\,
      \Q_reg[21]_5\ => \regs[3].x_n_42\,
      \Q_reg[22]_0\ => \regs[19].x_n_9\,
      \Q_reg[22]_1\ => \regs[11].x_n_9\,
      \Q_reg[22]_2\ => \regs[3].x_n_9\,
      \Q_reg[22]_3\ => \regs[19].x_n_41\,
      \Q_reg[22]_4\ => \regs[11].x_n_41\,
      \Q_reg[22]_5\ => \regs[3].x_n_41\,
      \Q_reg[23]_0\ => \regs[19].x_n_8\,
      \Q_reg[23]_1\ => \regs[11].x_n_8\,
      \Q_reg[23]_2\ => \regs[3].x_n_8\,
      \Q_reg[23]_3\ => \regs[19].x_n_40\,
      \Q_reg[23]_4\ => \regs[11].x_n_40\,
      \Q_reg[23]_5\ => \regs[3].x_n_40\,
      \Q_reg[24]_0\ => \regs[19].x_n_7\,
      \Q_reg[24]_1\ => \regs[11].x_n_7\,
      \Q_reg[24]_2\ => \regs[3].x_n_7\,
      \Q_reg[24]_3\ => \regs[19].x_n_39\,
      \Q_reg[24]_4\ => \regs[11].x_n_39\,
      \Q_reg[24]_5\ => \regs[3].x_n_39\,
      \Q_reg[25]_0\ => \regs[19].x_n_6\,
      \Q_reg[25]_1\ => \regs[11].x_n_6\,
      \Q_reg[25]_2\ => \regs[3].x_n_6\,
      \Q_reg[25]_3\ => \regs[19].x_n_38\,
      \Q_reg[25]_4\ => \regs[11].x_n_38\,
      \Q_reg[25]_5\ => \regs[3].x_n_38\,
      \Q_reg[26]_0\ => \regs[19].x_n_5\,
      \Q_reg[26]_1\ => \regs[11].x_n_5\,
      \Q_reg[26]_2\ => \regs[3].x_n_5\,
      \Q_reg[26]_3\ => \regs[19].x_n_37\,
      \Q_reg[26]_4\ => \regs[11].x_n_37\,
      \Q_reg[26]_5\ => \regs[3].x_n_37\,
      \Q_reg[27]_0\ => \regs[19].x_n_4\,
      \Q_reg[27]_1\ => \regs[11].x_n_4\,
      \Q_reg[27]_2\ => \regs[3].x_n_4\,
      \Q_reg[27]_3\ => \regs[19].x_n_36\,
      \Q_reg[27]_4\ => \regs[11].x_n_36\,
      \Q_reg[27]_5\ => \regs[3].x_n_36\,
      \Q_reg[28]_0\ => \regs[19].x_n_3\,
      \Q_reg[28]_1\ => \regs[11].x_n_3\,
      \Q_reg[28]_2\ => \regs[3].x_n_3\,
      \Q_reg[28]_3\ => \regs[19].x_n_35\,
      \Q_reg[28]_4\ => \regs[11].x_n_35\,
      \Q_reg[28]_5\ => \regs[3].x_n_35\,
      \Q_reg[29]_0\ => \regs[19].x_n_2\,
      \Q_reg[29]_1\ => \regs[11].x_n_2\,
      \Q_reg[29]_2\ => \regs[3].x_n_2\,
      \Q_reg[29]_3\ => \regs[19].x_n_34\,
      \Q_reg[29]_4\ => \regs[11].x_n_34\,
      \Q_reg[29]_5\ => \regs[3].x_n_34\,
      \Q_reg[2]_0\ => \regs[19].x_n_29\,
      \Q_reg[2]_1\ => \regs[11].x_n_29\,
      \Q_reg[2]_2\ => \regs[3].x_n_29\,
      \Q_reg[2]_3\ => \regs[19].x_n_61\,
      \Q_reg[2]_4\ => \regs[11].x_n_61\,
      \Q_reg[2]_5\ => \regs[3].x_n_61\,
      \Q_reg[30]_0\ => \regs[19].x_n_1\,
      \Q_reg[30]_1\ => \regs[11].x_n_1\,
      \Q_reg[30]_2\ => \regs[3].x_n_1\,
      \Q_reg[30]_3\ => \regs[19].x_n_33\,
      \Q_reg[30]_4\ => \regs[11].x_n_33\,
      \Q_reg[30]_5\ => \regs[3].x_n_33\,
      \Q_reg[31]_0\ => \regs[19].x_n_0\,
      \Q_reg[31]_1\ => \regs[11].x_n_0\,
      \Q_reg[31]_2\ => \regs[3].x_n_0\,
      \Q_reg[31]_3\ => \regs[19].x_n_32\,
      \Q_reg[31]_4\ => \regs[11].x_n_32\,
      \Q_reg[31]_5\ => \regs[3].x_n_32\,
      \Q_reg[31]_6\(0) => \Q_reg[31]_26\(0),
      \Q_reg[31]_7\(31 downto 0) => D(31 downto 0),
      \Q_reg[3]_0\ => \regs[19].x_n_28\,
      \Q_reg[3]_1\ => \regs[11].x_n_28\,
      \Q_reg[3]_2\ => \regs[3].x_n_28\,
      \Q_reg[3]_3\ => \regs[19].x_n_60\,
      \Q_reg[3]_4\ => \regs[11].x_n_60\,
      \Q_reg[3]_5\ => \regs[3].x_n_60\,
      \Q_reg[4]_0\ => \regs[19].x_n_27\,
      \Q_reg[4]_1\ => \regs[11].x_n_27\,
      \Q_reg[4]_2\ => \regs[3].x_n_27\,
      \Q_reg[4]_3\ => \regs[19].x_n_59\,
      \Q_reg[4]_4\ => \regs[11].x_n_59\,
      \Q_reg[4]_5\ => \regs[3].x_n_59\,
      \Q_reg[5]_0\ => \regs[19].x_n_26\,
      \Q_reg[5]_1\ => \regs[11].x_n_26\,
      \Q_reg[5]_2\ => \regs[3].x_n_26\,
      \Q_reg[5]_3\ => \regs[19].x_n_58\,
      \Q_reg[5]_4\ => \regs[11].x_n_58\,
      \Q_reg[5]_5\ => \regs[3].x_n_58\,
      \Q_reg[6]_0\ => \regs[19].x_n_25\,
      \Q_reg[6]_1\ => \regs[11].x_n_25\,
      \Q_reg[6]_2\ => \regs[3].x_n_25\,
      \Q_reg[6]_3\ => \regs[19].x_n_57\,
      \Q_reg[6]_4\ => \regs[11].x_n_57\,
      \Q_reg[6]_5\ => \regs[3].x_n_57\,
      \Q_reg[7]_0\ => \regs[19].x_n_24\,
      \Q_reg[7]_1\ => \regs[11].x_n_24\,
      \Q_reg[7]_2\ => \regs[3].x_n_24\,
      \Q_reg[7]_3\ => \regs[19].x_n_56\,
      \Q_reg[7]_4\ => \regs[11].x_n_56\,
      \Q_reg[7]_5\ => \regs[3].x_n_56\,
      \Q_reg[8]_0\ => \regs[19].x_n_23\,
      \Q_reg[8]_1\ => \regs[11].x_n_23\,
      \Q_reg[8]_2\ => \regs[3].x_n_23\,
      \Q_reg[8]_3\ => \regs[19].x_n_55\,
      \Q_reg[8]_4\ => \regs[11].x_n_55\,
      \Q_reg[8]_5\ => \regs[3].x_n_55\,
      \Q_reg[9]_0\ => \regs[19].x_n_22\,
      \Q_reg[9]_1\ => \regs[11].x_n_22\,
      \Q_reg[9]_2\ => \regs[3].x_n_22\,
      \Q_reg[9]_3\ => \regs[19].x_n_54\,
      \Q_reg[9]_4\ => \regs[11].x_n_54\,
      \Q_reg[9]_5\ => \regs[3].x_n_54\,
      clk => clk,
      rst => rst,
      \x0_reg[0]_i_1_0\ => \regs[31].x_n_31\,
      \x0_reg[10]_i_1_0\ => \regs[31].x_n_21\,
      \x0_reg[11]_i_1_0\ => \regs[31].x_n_20\,
      \x0_reg[12]_i_1_0\ => \regs[31].x_n_19\,
      \x0_reg[13]_i_1_0\ => \regs[31].x_n_18\,
      \x0_reg[14]_i_1_0\ => \regs[31].x_n_17\,
      \x0_reg[15]_i_1_0\ => \regs[31].x_n_16\,
      \x0_reg[16]_i_1_0\ => \regs[31].x_n_15\,
      \x0_reg[17]_i_1_0\ => \regs[31].x_n_14\,
      \x0_reg[18]_i_1_0\ => \regs[31].x_n_13\,
      \x0_reg[19]_i_1_0\ => \regs[31].x_n_12\,
      \x0_reg[1]_i_1_0\ => \regs[31].x_n_30\,
      \x0_reg[20]_i_1_0\ => \regs[31].x_n_11\,
      \x0_reg[21]_i_1_0\ => \regs[31].x_n_10\,
      \x0_reg[22]_i_1_0\ => \regs[31].x_n_9\,
      \x0_reg[23]_i_1_0\ => \regs[31].x_n_8\,
      \x0_reg[24]_i_1_0\ => \regs[31].x_n_7\,
      \x0_reg[25]_i_1_0\ => \regs[31].x_n_6\,
      \x0_reg[26]_i_1_0\ => \regs[31].x_n_5\,
      \x0_reg[27]_i_1_0\ => \regs[31].x_n_4\,
      \x0_reg[28]_i_1_0\ => \regs[31].x_n_3\,
      \x0_reg[29]_i_1_0\ => \regs[31].x_n_2\,
      \x0_reg[2]_i_1_0\ => \regs[31].x_n_29\,
      \x0_reg[30]_i_1_0\ => \regs[31].x_n_1\,
      \x0_reg[31]_i_1_0\ => \regs[31].x_n_0\,
      \x0_reg[31]_i_3_0\ => \x0_reg[31]_i_5\,
      \x0_reg[31]_i_3_1\ => \x0_reg[31]_i_5_0\,
      \x0_reg[3]_i_1_0\ => \regs[31].x_n_28\,
      \x0_reg[4]_i_1_0\ => \regs[31].x_n_27\,
      \x0_reg[5]_i_1_0\ => \regs[31].x_n_26\,
      \x0_reg[6]_i_1_0\ => \regs[31].x_n_25\,
      \x0_reg[7]_i_1_0\ => \regs[31].x_n_24\,
      \x0_reg[8]_i_1_0\ => \regs[31].x_n_23\,
      \x0_reg[9]_i_1_0\ => \regs[31].x_n_22\,
      \x1_reg[0]_i_1_0\ => \regs[31].x_n_63\,
      \x1_reg[10]_i_1_0\ => \regs[31].x_n_53\,
      \x1_reg[11]_i_1_0\ => \regs[31].x_n_52\,
      \x1_reg[12]_i_1_0\ => \regs[31].x_n_51\,
      \x1_reg[13]_i_1_0\ => \regs[31].x_n_50\,
      \x1_reg[14]_i_1_0\ => \regs[31].x_n_49\,
      \x1_reg[15]_i_1_0\ => \regs[31].x_n_48\,
      \x1_reg[16]_i_1_0\ => \regs[31].x_n_47\,
      \x1_reg[17]_i_1_0\ => \regs[31].x_n_46\,
      \x1_reg[18]_i_1_0\ => \regs[31].x_n_45\,
      \x1_reg[19]_i_1_0\ => \regs[31].x_n_44\,
      \x1_reg[1]_i_1_0\ => \regs[31].x_n_62\,
      \x1_reg[20]_i_1_0\ => \regs[31].x_n_43\,
      \x1_reg[20]_i_2_0\ => \x1_reg[20]_i_4\,
      \x1_reg[20]_i_2_1\ => \x1_reg[20]_i_4_0\,
      \x1_reg[21]_i_1_0\ => \regs[31].x_n_42\,
      \x1_reg[22]_i_1_0\ => \regs[31].x_n_41\,
      \x1_reg[23]_i_1_0\ => \regs[31].x_n_40\,
      \x1_reg[24]_i_1_0\ => \regs[31].x_n_39\,
      \x1_reg[25]_i_1_0\ => \regs[31].x_n_38\,
      \x1_reg[26]_i_1_0\ => \regs[31].x_n_37\,
      \x1_reg[27]_i_1_0\ => \regs[31].x_n_36\,
      \x1_reg[28]_i_1_0\ => \regs[31].x_n_35\,
      \x1_reg[29]_i_1_0\ => \regs[31].x_n_34\,
      \x1_reg[2]_i_1_0\ => \regs[31].x_n_61\,
      \x1_reg[30]_i_1_0\ => \regs[31].x_n_33\,
      \x1_reg[31]_i_1_0\ => \regs[31].x_n_32\,
      \x1_reg[31]_i_2_0\(31) => \regs[26].x_n_0\,
      \x1_reg[31]_i_2_0\(30) => \regs[26].x_n_1\,
      \x1_reg[31]_i_2_0\(29) => \regs[26].x_n_2\,
      \x1_reg[31]_i_2_0\(28) => \regs[26].x_n_3\,
      \x1_reg[31]_i_2_0\(27) => \regs[26].x_n_4\,
      \x1_reg[31]_i_2_0\(26) => \regs[26].x_n_5\,
      \x1_reg[31]_i_2_0\(25) => \regs[26].x_n_6\,
      \x1_reg[31]_i_2_0\(24) => \regs[26].x_n_7\,
      \x1_reg[31]_i_2_0\(23) => \regs[26].x_n_8\,
      \x1_reg[31]_i_2_0\(22) => \regs[26].x_n_9\,
      \x1_reg[31]_i_2_0\(21) => \regs[26].x_n_10\,
      \x1_reg[31]_i_2_0\(20) => \regs[26].x_n_11\,
      \x1_reg[31]_i_2_0\(19) => \regs[26].x_n_12\,
      \x1_reg[31]_i_2_0\(18) => \regs[26].x_n_13\,
      \x1_reg[31]_i_2_0\(17) => \regs[26].x_n_14\,
      \x1_reg[31]_i_2_0\(16) => \regs[26].x_n_15\,
      \x1_reg[31]_i_2_0\(15) => \regs[26].x_n_16\,
      \x1_reg[31]_i_2_0\(14) => \regs[26].x_n_17\,
      \x1_reg[31]_i_2_0\(13) => \regs[26].x_n_18\,
      \x1_reg[31]_i_2_0\(12) => \regs[26].x_n_19\,
      \x1_reg[31]_i_2_0\(11) => \regs[26].x_n_20\,
      \x1_reg[31]_i_2_0\(10) => \regs[26].x_n_21\,
      \x1_reg[31]_i_2_0\(9) => \regs[26].x_n_22\,
      \x1_reg[31]_i_2_0\(8) => \regs[26].x_n_23\,
      \x1_reg[31]_i_2_0\(7) => \regs[26].x_n_24\,
      \x1_reg[31]_i_2_0\(6) => \regs[26].x_n_25\,
      \x1_reg[31]_i_2_0\(5) => \regs[26].x_n_26\,
      \x1_reg[31]_i_2_0\(4) => \regs[26].x_n_27\,
      \x1_reg[31]_i_2_0\(3) => \regs[26].x_n_28\,
      \x1_reg[31]_i_2_0\(2) => \regs[26].x_n_29\,
      \x1_reg[31]_i_2_0\(1) => \regs[26].x_n_30\,
      \x1_reg[31]_i_2_0\(0) => \regs[26].x_n_31\,
      \x1_reg[31]_i_2_1\(31) => \regs[25].x_n_0\,
      \x1_reg[31]_i_2_1\(30) => \regs[25].x_n_1\,
      \x1_reg[31]_i_2_1\(29) => \regs[25].x_n_2\,
      \x1_reg[31]_i_2_1\(28) => \regs[25].x_n_3\,
      \x1_reg[31]_i_2_1\(27) => \regs[25].x_n_4\,
      \x1_reg[31]_i_2_1\(26) => \regs[25].x_n_5\,
      \x1_reg[31]_i_2_1\(25) => \regs[25].x_n_6\,
      \x1_reg[31]_i_2_1\(24) => \regs[25].x_n_7\,
      \x1_reg[31]_i_2_1\(23) => \regs[25].x_n_8\,
      \x1_reg[31]_i_2_1\(22) => \regs[25].x_n_9\,
      \x1_reg[31]_i_2_1\(21) => \regs[25].x_n_10\,
      \x1_reg[31]_i_2_1\(20) => \regs[25].x_n_11\,
      \x1_reg[31]_i_2_1\(19) => \regs[25].x_n_12\,
      \x1_reg[31]_i_2_1\(18) => \regs[25].x_n_13\,
      \x1_reg[31]_i_2_1\(17) => \regs[25].x_n_14\,
      \x1_reg[31]_i_2_1\(16) => \regs[25].x_n_15\,
      \x1_reg[31]_i_2_1\(15) => \regs[25].x_n_16\,
      \x1_reg[31]_i_2_1\(14) => \regs[25].x_n_17\,
      \x1_reg[31]_i_2_1\(13) => \regs[25].x_n_18\,
      \x1_reg[31]_i_2_1\(12) => \regs[25].x_n_19\,
      \x1_reg[31]_i_2_1\(11) => \regs[25].x_n_20\,
      \x1_reg[31]_i_2_1\(10) => \regs[25].x_n_21\,
      \x1_reg[31]_i_2_1\(9) => \regs[25].x_n_22\,
      \x1_reg[31]_i_2_1\(8) => \regs[25].x_n_23\,
      \x1_reg[31]_i_2_1\(7) => \regs[25].x_n_24\,
      \x1_reg[31]_i_2_1\(6) => \regs[25].x_n_25\,
      \x1_reg[31]_i_2_1\(5) => \regs[25].x_n_26\,
      \x1_reg[31]_i_2_1\(4) => \regs[25].x_n_27\,
      \x1_reg[31]_i_2_1\(3) => \regs[25].x_n_28\,
      \x1_reg[31]_i_2_1\(2) => \regs[25].x_n_29\,
      \x1_reg[31]_i_2_1\(1) => \regs[25].x_n_30\,
      \x1_reg[31]_i_2_1\(0) => \regs[25].x_n_31\,
      \x1_reg[31]_i_2_2\(31) => \regs[24].x_n_0\,
      \x1_reg[31]_i_2_2\(30) => \regs[24].x_n_1\,
      \x1_reg[31]_i_2_2\(29) => \regs[24].x_n_2\,
      \x1_reg[31]_i_2_2\(28) => \regs[24].x_n_3\,
      \x1_reg[31]_i_2_2\(27) => \regs[24].x_n_4\,
      \x1_reg[31]_i_2_2\(26) => \regs[24].x_n_5\,
      \x1_reg[31]_i_2_2\(25) => \regs[24].x_n_6\,
      \x1_reg[31]_i_2_2\(24) => \regs[24].x_n_7\,
      \x1_reg[31]_i_2_2\(23) => \regs[24].x_n_8\,
      \x1_reg[31]_i_2_2\(22) => \regs[24].x_n_9\,
      \x1_reg[31]_i_2_2\(21) => \regs[24].x_n_10\,
      \x1_reg[31]_i_2_2\(20) => \regs[24].x_n_11\,
      \x1_reg[31]_i_2_2\(19) => \regs[24].x_n_12\,
      \x1_reg[31]_i_2_2\(18) => \regs[24].x_n_13\,
      \x1_reg[31]_i_2_2\(17) => \regs[24].x_n_14\,
      \x1_reg[31]_i_2_2\(16) => \regs[24].x_n_15\,
      \x1_reg[31]_i_2_2\(15) => \regs[24].x_n_16\,
      \x1_reg[31]_i_2_2\(14) => \regs[24].x_n_17\,
      \x1_reg[31]_i_2_2\(13) => \regs[24].x_n_18\,
      \x1_reg[31]_i_2_2\(12) => \regs[24].x_n_19\,
      \x1_reg[31]_i_2_2\(11) => \regs[24].x_n_20\,
      \x1_reg[31]_i_2_2\(10) => \regs[24].x_n_21\,
      \x1_reg[31]_i_2_2\(9) => \regs[24].x_n_22\,
      \x1_reg[31]_i_2_2\(8) => \regs[24].x_n_23\,
      \x1_reg[31]_i_2_2\(7) => \regs[24].x_n_24\,
      \x1_reg[31]_i_2_2\(6) => \regs[24].x_n_25\,
      \x1_reg[31]_i_2_2\(5) => \regs[24].x_n_26\,
      \x1_reg[31]_i_2_2\(4) => \regs[24].x_n_27\,
      \x1_reg[31]_i_2_2\(3) => \regs[24].x_n_28\,
      \x1_reg[31]_i_2_2\(2) => \regs[24].x_n_29\,
      \x1_reg[31]_i_2_2\(1) => \regs[24].x_n_30\,
      \x1_reg[31]_i_2_2\(0) => \regs[24].x_n_31\,
      \x1_reg[31]_i_2_3\ => \x1_reg[31]_i_4\,
      \x1_reg[31]_i_2_4\ => \x1_reg[31]_i_4_0\,
      \x1_reg[3]_i_1_0\ => \regs[31].x_n_60\,
      \x1_reg[4]_i_1_0\ => \regs[31].x_n_59\,
      \x1_reg[5]_i_1_0\ => \regs[31].x_n_58\,
      \x1_reg[6]_i_1_0\ => \regs[31].x_n_57\,
      \x1_reg[7]_i_1_0\ => \regs[31].x_n_56\,
      \x1_reg[8]_i_1_0\ => \regs[31].x_n_55\,
      \x1_reg[9]_i_1_0\ => \regs[31].x_n_54\
    );
\regs[28].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_19
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[28].x_n_0\,
      Q(30) => \regs[28].x_n_1\,
      Q(29) => \regs[28].x_n_2\,
      Q(28) => \regs[28].x_n_3\,
      Q(27) => \regs[28].x_n_4\,
      Q(26) => \regs[28].x_n_5\,
      Q(25) => \regs[28].x_n_6\,
      Q(24) => \regs[28].x_n_7\,
      Q(23) => \regs[28].x_n_8\,
      Q(22) => \regs[28].x_n_9\,
      Q(21) => \regs[28].x_n_10\,
      Q(20) => \regs[28].x_n_11\,
      Q(19) => \regs[28].x_n_12\,
      Q(18) => \regs[28].x_n_13\,
      Q(17) => \regs[28].x_n_14\,
      Q(16) => \regs[28].x_n_15\,
      Q(15) => \regs[28].x_n_16\,
      Q(14) => \regs[28].x_n_17\,
      Q(13) => \regs[28].x_n_18\,
      Q(12) => \regs[28].x_n_19\,
      Q(11) => \regs[28].x_n_20\,
      Q(10) => \regs[28].x_n_21\,
      Q(9) => \regs[28].x_n_22\,
      Q(8) => \regs[28].x_n_23\,
      Q(7) => \regs[28].x_n_24\,
      Q(6) => \regs[28].x_n_25\,
      Q(5) => \regs[28].x_n_26\,
      Q(4) => \regs[28].x_n_27\,
      Q(3) => \regs[28].x_n_28\,
      Q(2) => \regs[28].x_n_29\,
      Q(1) => \regs[28].x_n_30\,
      Q(0) => \regs[28].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_27\(0),
      clk => clk,
      rst => rst
    );
\regs[29].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_20
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[29].x_n_0\,
      Q(30) => \regs[29].x_n_1\,
      Q(29) => \regs[29].x_n_2\,
      Q(28) => \regs[29].x_n_3\,
      Q(27) => \regs[29].x_n_4\,
      Q(26) => \regs[29].x_n_5\,
      Q(25) => \regs[29].x_n_6\,
      Q(24) => \regs[29].x_n_7\,
      Q(23) => \regs[29].x_n_8\,
      Q(22) => \regs[29].x_n_9\,
      Q(21) => \regs[29].x_n_10\,
      Q(20) => \regs[29].x_n_11\,
      Q(19) => \regs[29].x_n_12\,
      Q(18) => \regs[29].x_n_13\,
      Q(17) => \regs[29].x_n_14\,
      Q(16) => \regs[29].x_n_15\,
      Q(15) => \regs[29].x_n_16\,
      Q(14) => \regs[29].x_n_17\,
      Q(13) => \regs[29].x_n_18\,
      Q(12) => \regs[29].x_n_19\,
      Q(11) => \regs[29].x_n_20\,
      Q(10) => \regs[29].x_n_21\,
      Q(9) => \regs[29].x_n_22\,
      Q(8) => \regs[29].x_n_23\,
      Q(7) => \regs[29].x_n_24\,
      Q(6) => \regs[29].x_n_25\,
      Q(5) => \regs[29].x_n_26\,
      Q(4) => \regs[29].x_n_27\,
      Q(3) => \regs[29].x_n_28\,
      Q(2) => \regs[29].x_n_29\,
      Q(1) => \regs[29].x_n_30\,
      Q(0) => \regs[29].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_28\(0),
      clk => clk,
      rst => rst
    );
\regs[2].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_21
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[2].x_n_0\,
      Q(30) => \regs[2].x_n_1\,
      Q(29) => \regs[2].x_n_2\,
      Q(28) => \regs[2].x_n_3\,
      Q(27) => \regs[2].x_n_4\,
      Q(26) => \regs[2].x_n_5\,
      Q(25) => \regs[2].x_n_6\,
      Q(24) => \regs[2].x_n_7\,
      Q(23) => \regs[2].x_n_8\,
      Q(22) => \regs[2].x_n_9\,
      Q(21) => \regs[2].x_n_10\,
      Q(20) => \regs[2].x_n_11\,
      Q(19) => \regs[2].x_n_12\,
      Q(18) => \regs[2].x_n_13\,
      Q(17) => \regs[2].x_n_14\,
      Q(16) => \regs[2].x_n_15\,
      Q(15) => \regs[2].x_n_16\,
      Q(14) => \regs[2].x_n_17\,
      Q(13) => \regs[2].x_n_18\,
      Q(12) => \regs[2].x_n_19\,
      Q(11) => \regs[2].x_n_20\,
      Q(10) => \regs[2].x_n_21\,
      Q(9) => \regs[2].x_n_22\,
      Q(8) => \regs[2].x_n_23\,
      Q(7) => \regs[2].x_n_24\,
      Q(6) => \regs[2].x_n_25\,
      Q(5) => \regs[2].x_n_26\,
      Q(4) => \regs[2].x_n_27\,
      Q(3) => \regs[2].x_n_28\,
      Q(2) => \regs[2].x_n_29\,
      Q(1) => \regs[2].x_n_30\,
      Q(0) => \regs[2].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_1\(0),
      clk => clk,
      rst => rst
    );
\regs[30].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_22
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[30].x_n_0\,
      Q(30) => \regs[30].x_n_1\,
      Q(29) => \regs[30].x_n_2\,
      Q(28) => \regs[30].x_n_3\,
      Q(27) => \regs[30].x_n_4\,
      Q(26) => \regs[30].x_n_5\,
      Q(25) => \regs[30].x_n_6\,
      Q(24) => \regs[30].x_n_7\,
      Q(23) => \regs[30].x_n_8\,
      Q(22) => \regs[30].x_n_9\,
      Q(21) => \regs[30].x_n_10\,
      Q(20) => \regs[30].x_n_11\,
      Q(19) => \regs[30].x_n_12\,
      Q(18) => \regs[30].x_n_13\,
      Q(17) => \regs[30].x_n_14\,
      Q(16) => \regs[30].x_n_15\,
      Q(15) => \regs[30].x_n_16\,
      Q(14) => \regs[30].x_n_17\,
      Q(13) => \regs[30].x_n_18\,
      Q(12) => \regs[30].x_n_19\,
      Q(11) => \regs[30].x_n_20\,
      Q(10) => \regs[30].x_n_21\,
      Q(9) => \regs[30].x_n_22\,
      Q(8) => \regs[30].x_n_23\,
      Q(7) => \regs[30].x_n_24\,
      Q(6) => \regs[30].x_n_25\,
      Q(5) => \regs[30].x_n_26\,
      Q(4) => \regs[30].x_n_27\,
      Q(3) => \regs[30].x_n_28\,
      Q(2) => \regs[30].x_n_29\,
      Q(1) => \regs[30].x_n_30\,
      Q(0) => \regs[30].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_29\(0),
      clk => clk,
      rst => rst
    );
\regs[31].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_23
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[30].x_n_0\,
      Q(30) => \regs[30].x_n_1\,
      Q(29) => \regs[30].x_n_2\,
      Q(28) => \regs[30].x_n_3\,
      Q(27) => \regs[30].x_n_4\,
      Q(26) => \regs[30].x_n_5\,
      Q(25) => \regs[30].x_n_6\,
      Q(24) => \regs[30].x_n_7\,
      Q(23) => \regs[30].x_n_8\,
      Q(22) => \regs[30].x_n_9\,
      Q(21) => \regs[30].x_n_10\,
      Q(20) => \regs[30].x_n_11\,
      Q(19) => \regs[30].x_n_12\,
      Q(18) => \regs[30].x_n_13\,
      Q(17) => \regs[30].x_n_14\,
      Q(16) => \regs[30].x_n_15\,
      Q(15) => \regs[30].x_n_16\,
      Q(14) => \regs[30].x_n_17\,
      Q(13) => \regs[30].x_n_18\,
      Q(12) => \regs[30].x_n_19\,
      Q(11) => \regs[30].x_n_20\,
      Q(10) => \regs[30].x_n_21\,
      Q(9) => \regs[30].x_n_22\,
      Q(8) => \regs[30].x_n_23\,
      Q(7) => \regs[30].x_n_24\,
      Q(6) => \regs[30].x_n_25\,
      Q(5) => \regs[30].x_n_26\,
      Q(4) => \regs[30].x_n_27\,
      Q(3) => \regs[30].x_n_28\,
      Q(2) => \regs[30].x_n_29\,
      Q(1) => \regs[30].x_n_30\,
      Q(0) => \regs[30].x_n_31\,
      \Q_reg[0]_0\ => \regs[31].x_n_31\,
      \Q_reg[0]_1\ => \regs[31].x_n_63\,
      \Q_reg[10]_0\ => \regs[31].x_n_21\,
      \Q_reg[10]_1\ => \regs[31].x_n_53\,
      \Q_reg[11]_0\ => \regs[31].x_n_20\,
      \Q_reg[11]_1\ => \regs[31].x_n_52\,
      \Q_reg[12]_0\ => \regs[31].x_n_19\,
      \Q_reg[12]_1\ => \regs[31].x_n_51\,
      \Q_reg[13]_0\ => \regs[31].x_n_18\,
      \Q_reg[13]_1\ => \regs[31].x_n_50\,
      \Q_reg[14]_0\ => \regs[31].x_n_17\,
      \Q_reg[14]_1\ => \regs[31].x_n_49\,
      \Q_reg[15]_0\ => \regs[31].x_n_16\,
      \Q_reg[15]_1\ => \regs[31].x_n_48\,
      \Q_reg[16]_0\ => \regs[31].x_n_15\,
      \Q_reg[16]_1\ => \regs[31].x_n_47\,
      \Q_reg[17]_0\ => \regs[31].x_n_14\,
      \Q_reg[17]_1\ => \regs[31].x_n_46\,
      \Q_reg[18]_0\ => \regs[31].x_n_13\,
      \Q_reg[18]_1\ => \regs[31].x_n_45\,
      \Q_reg[19]_0\ => \regs[31].x_n_12\,
      \Q_reg[19]_1\ => \regs[31].x_n_44\,
      \Q_reg[1]_0\ => \regs[31].x_n_30\,
      \Q_reg[1]_1\ => \regs[31].x_n_62\,
      \Q_reg[20]_0\ => \regs[31].x_n_11\,
      \Q_reg[20]_1\ => \regs[31].x_n_43\,
      \Q_reg[21]_0\ => \regs[31].x_n_10\,
      \Q_reg[21]_1\ => \regs[31].x_n_42\,
      \Q_reg[22]_0\ => \regs[31].x_n_9\,
      \Q_reg[22]_1\ => \regs[31].x_n_41\,
      \Q_reg[23]_0\ => \regs[31].x_n_8\,
      \Q_reg[23]_1\ => \regs[31].x_n_40\,
      \Q_reg[24]_0\ => \regs[31].x_n_7\,
      \Q_reg[24]_1\ => \regs[31].x_n_39\,
      \Q_reg[25]_0\ => \regs[31].x_n_6\,
      \Q_reg[25]_1\ => \regs[31].x_n_38\,
      \Q_reg[26]_0\ => \regs[31].x_n_5\,
      \Q_reg[26]_1\ => \regs[31].x_n_37\,
      \Q_reg[27]_0\ => \regs[31].x_n_4\,
      \Q_reg[27]_1\ => \regs[31].x_n_36\,
      \Q_reg[28]_0\ => \regs[31].x_n_3\,
      \Q_reg[28]_1\ => \regs[31].x_n_35\,
      \Q_reg[29]_0\ => \regs[31].x_n_2\,
      \Q_reg[29]_1\ => \regs[31].x_n_34\,
      \Q_reg[2]_0\ => \regs[31].x_n_29\,
      \Q_reg[2]_1\ => \regs[31].x_n_61\,
      \Q_reg[30]_0\ => \regs[31].x_n_1\,
      \Q_reg[30]_1\ => \regs[31].x_n_33\,
      \Q_reg[31]_0\ => \regs[31].x_n_0\,
      \Q_reg[31]_1\ => \regs[31].x_n_32\,
      \Q_reg[31]_2\(0) => \Q_reg[31]_30\(0),
      \Q_reg[3]_0\ => \regs[31].x_n_28\,
      \Q_reg[3]_1\ => \regs[31].x_n_60\,
      \Q_reg[4]_0\ => \regs[31].x_n_27\,
      \Q_reg[4]_1\ => \regs[31].x_n_59\,
      \Q_reg[5]_0\ => \regs[31].x_n_26\,
      \Q_reg[5]_1\ => \regs[31].x_n_58\,
      \Q_reg[6]_0\ => \regs[31].x_n_25\,
      \Q_reg[6]_1\ => \regs[31].x_n_57\,
      \Q_reg[7]_0\ => \regs[31].x_n_24\,
      \Q_reg[7]_1\ => \regs[31].x_n_56\,
      \Q_reg[8]_0\ => \regs[31].x_n_23\,
      \Q_reg[8]_1\ => \regs[31].x_n_55\,
      \Q_reg[9]_0\ => \regs[31].x_n_22\,
      \Q_reg[9]_1\ => \regs[31].x_n_54\,
      clk => clk,
      rst => rst,
      \x0_reg[0]_i_2\(3 downto 2) => Q(6 downto 5),
      \x0_reg[0]_i_2\(1 downto 0) => Q(1 downto 0),
      \x0_reg[31]_i_3\ => \x0_reg[31]_i_5\,
      \x0_reg[31]_i_3_0\ => \x0_reg[31]_i_5_0\,
      \x1_reg[20]_i_2\ => \x1_reg[20]_i_4\,
      \x1_reg[20]_i_2_0\ => \x1_reg[20]_i_4_0\,
      \x1_reg[31]_i_2\(31) => \regs[29].x_n_0\,
      \x1_reg[31]_i_2\(30) => \regs[29].x_n_1\,
      \x1_reg[31]_i_2\(29) => \regs[29].x_n_2\,
      \x1_reg[31]_i_2\(28) => \regs[29].x_n_3\,
      \x1_reg[31]_i_2\(27) => \regs[29].x_n_4\,
      \x1_reg[31]_i_2\(26) => \regs[29].x_n_5\,
      \x1_reg[31]_i_2\(25) => \regs[29].x_n_6\,
      \x1_reg[31]_i_2\(24) => \regs[29].x_n_7\,
      \x1_reg[31]_i_2\(23) => \regs[29].x_n_8\,
      \x1_reg[31]_i_2\(22) => \regs[29].x_n_9\,
      \x1_reg[31]_i_2\(21) => \regs[29].x_n_10\,
      \x1_reg[31]_i_2\(20) => \regs[29].x_n_11\,
      \x1_reg[31]_i_2\(19) => \regs[29].x_n_12\,
      \x1_reg[31]_i_2\(18) => \regs[29].x_n_13\,
      \x1_reg[31]_i_2\(17) => \regs[29].x_n_14\,
      \x1_reg[31]_i_2\(16) => \regs[29].x_n_15\,
      \x1_reg[31]_i_2\(15) => \regs[29].x_n_16\,
      \x1_reg[31]_i_2\(14) => \regs[29].x_n_17\,
      \x1_reg[31]_i_2\(13) => \regs[29].x_n_18\,
      \x1_reg[31]_i_2\(12) => \regs[29].x_n_19\,
      \x1_reg[31]_i_2\(11) => \regs[29].x_n_20\,
      \x1_reg[31]_i_2\(10) => \regs[29].x_n_21\,
      \x1_reg[31]_i_2\(9) => \regs[29].x_n_22\,
      \x1_reg[31]_i_2\(8) => \regs[29].x_n_23\,
      \x1_reg[31]_i_2\(7) => \regs[29].x_n_24\,
      \x1_reg[31]_i_2\(6) => \regs[29].x_n_25\,
      \x1_reg[31]_i_2\(5) => \regs[29].x_n_26\,
      \x1_reg[31]_i_2\(4) => \regs[29].x_n_27\,
      \x1_reg[31]_i_2\(3) => \regs[29].x_n_28\,
      \x1_reg[31]_i_2\(2) => \regs[29].x_n_29\,
      \x1_reg[31]_i_2\(1) => \regs[29].x_n_30\,
      \x1_reg[31]_i_2\(0) => \regs[29].x_n_31\,
      \x1_reg[31]_i_2_0\(31) => \regs[28].x_n_0\,
      \x1_reg[31]_i_2_0\(30) => \regs[28].x_n_1\,
      \x1_reg[31]_i_2_0\(29) => \regs[28].x_n_2\,
      \x1_reg[31]_i_2_0\(28) => \regs[28].x_n_3\,
      \x1_reg[31]_i_2_0\(27) => \regs[28].x_n_4\,
      \x1_reg[31]_i_2_0\(26) => \regs[28].x_n_5\,
      \x1_reg[31]_i_2_0\(25) => \regs[28].x_n_6\,
      \x1_reg[31]_i_2_0\(24) => \regs[28].x_n_7\,
      \x1_reg[31]_i_2_0\(23) => \regs[28].x_n_8\,
      \x1_reg[31]_i_2_0\(22) => \regs[28].x_n_9\,
      \x1_reg[31]_i_2_0\(21) => \regs[28].x_n_10\,
      \x1_reg[31]_i_2_0\(20) => \regs[28].x_n_11\,
      \x1_reg[31]_i_2_0\(19) => \regs[28].x_n_12\,
      \x1_reg[31]_i_2_0\(18) => \regs[28].x_n_13\,
      \x1_reg[31]_i_2_0\(17) => \regs[28].x_n_14\,
      \x1_reg[31]_i_2_0\(16) => \regs[28].x_n_15\,
      \x1_reg[31]_i_2_0\(15) => \regs[28].x_n_16\,
      \x1_reg[31]_i_2_0\(14) => \regs[28].x_n_17\,
      \x1_reg[31]_i_2_0\(13) => \regs[28].x_n_18\,
      \x1_reg[31]_i_2_0\(12) => \regs[28].x_n_19\,
      \x1_reg[31]_i_2_0\(11) => \regs[28].x_n_20\,
      \x1_reg[31]_i_2_0\(10) => \regs[28].x_n_21\,
      \x1_reg[31]_i_2_0\(9) => \regs[28].x_n_22\,
      \x1_reg[31]_i_2_0\(8) => \regs[28].x_n_23\,
      \x1_reg[31]_i_2_0\(7) => \regs[28].x_n_24\,
      \x1_reg[31]_i_2_0\(6) => \regs[28].x_n_25\,
      \x1_reg[31]_i_2_0\(5) => \regs[28].x_n_26\,
      \x1_reg[31]_i_2_0\(4) => \regs[28].x_n_27\,
      \x1_reg[31]_i_2_0\(3) => \regs[28].x_n_28\,
      \x1_reg[31]_i_2_0\(2) => \regs[28].x_n_29\,
      \x1_reg[31]_i_2_0\(1) => \regs[28].x_n_30\,
      \x1_reg[31]_i_2_0\(0) => \regs[28].x_n_31\,
      \x1_reg[31]_i_2_1\ => \x1_reg[31]_i_4\,
      \x1_reg[31]_i_2_2\ => \x1_reg[31]_i_4_0\
    );
\regs[3].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_24
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(5 downto 3) => Q(7 downto 5),
      Q(2 downto 0) => Q(2 downto 0),
      \Q_reg[18]_0\ => \regs[3].x_n_32\,
      \Q_reg[18]_1\ => \regs[3].x_n_33\,
      \Q_reg[18]_10\ => \regs[3].x_n_42\,
      \Q_reg[18]_11\ => \regs[3].x_n_43\,
      \Q_reg[18]_12\ => \regs[3].x_n_44\,
      \Q_reg[18]_13\ => \regs[3].x_n_45\,
      \Q_reg[18]_14\ => \regs[3].x_n_46\,
      \Q_reg[18]_15\ => \regs[3].x_n_47\,
      \Q_reg[18]_16\ => \regs[3].x_n_48\,
      \Q_reg[18]_17\ => \regs[3].x_n_49\,
      \Q_reg[18]_18\ => \regs[3].x_n_50\,
      \Q_reg[18]_19\ => \regs[3].x_n_51\,
      \Q_reg[18]_2\ => \regs[3].x_n_34\,
      \Q_reg[18]_20\ => \regs[3].x_n_52\,
      \Q_reg[18]_21\ => \regs[3].x_n_53\,
      \Q_reg[18]_22\ => \regs[3].x_n_54\,
      \Q_reg[18]_23\ => \regs[3].x_n_55\,
      \Q_reg[18]_24\ => \regs[3].x_n_56\,
      \Q_reg[18]_25\ => \regs[3].x_n_57\,
      \Q_reg[18]_26\ => \regs[3].x_n_58\,
      \Q_reg[18]_27\ => \regs[3].x_n_59\,
      \Q_reg[18]_28\ => \regs[3].x_n_60\,
      \Q_reg[18]_29\ => \regs[3].x_n_61\,
      \Q_reg[18]_3\ => \regs[3].x_n_35\,
      \Q_reg[18]_30\ => \regs[3].x_n_62\,
      \Q_reg[18]_31\ => \regs[3].x_n_63\,
      \Q_reg[18]_4\ => \regs[3].x_n_36\,
      \Q_reg[18]_5\ => \regs[3].x_n_37\,
      \Q_reg[18]_6\ => \regs[3].x_n_38\,
      \Q_reg[18]_7\ => \regs[3].x_n_39\,
      \Q_reg[18]_8\ => \regs[3].x_n_40\,
      \Q_reg[18]_9\ => \regs[3].x_n_41\,
      \Q_reg[23]_0\ => \regs[3].x_n_0\,
      \Q_reg[23]_1\ => \regs[3].x_n_1\,
      \Q_reg[23]_10\ => \regs[3].x_n_10\,
      \Q_reg[23]_11\ => \regs[3].x_n_11\,
      \Q_reg[23]_12\ => \regs[3].x_n_12\,
      \Q_reg[23]_13\ => \regs[3].x_n_13\,
      \Q_reg[23]_14\ => \regs[3].x_n_14\,
      \Q_reg[23]_15\ => \regs[3].x_n_15\,
      \Q_reg[23]_16\ => \regs[3].x_n_16\,
      \Q_reg[23]_17\ => \regs[3].x_n_17\,
      \Q_reg[23]_18\ => \regs[3].x_n_18\,
      \Q_reg[23]_19\ => \regs[3].x_n_19\,
      \Q_reg[23]_2\ => \regs[3].x_n_2\,
      \Q_reg[23]_20\ => \regs[3].x_n_20\,
      \Q_reg[23]_21\ => \regs[3].x_n_21\,
      \Q_reg[23]_22\ => \regs[3].x_n_22\,
      \Q_reg[23]_23\ => \regs[3].x_n_23\,
      \Q_reg[23]_24\ => \regs[3].x_n_24\,
      \Q_reg[23]_25\ => \regs[3].x_n_25\,
      \Q_reg[23]_26\ => \regs[3].x_n_26\,
      \Q_reg[23]_27\ => \regs[3].x_n_27\,
      \Q_reg[23]_28\ => \regs[3].x_n_28\,
      \Q_reg[23]_29\ => \regs[3].x_n_29\,
      \Q_reg[23]_3\ => \regs[3].x_n_3\,
      \Q_reg[23]_30\ => \regs[3].x_n_30\,
      \Q_reg[23]_31\ => \regs[3].x_n_31\,
      \Q_reg[23]_4\ => \regs[3].x_n_4\,
      \Q_reg[23]_5\ => \regs[3].x_n_5\,
      \Q_reg[23]_6\ => \regs[3].x_n_6\,
      \Q_reg[23]_7\ => \regs[3].x_n_7\,
      \Q_reg[23]_8\ => \regs[3].x_n_8\,
      \Q_reg[23]_9\ => \regs[3].x_n_9\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_2\(0),
      clk => clk,
      rst => rst,
      \x0_reg[0]_i_1\ => \regs[7].x_n_31\,
      \x0_reg[10]_i_1\ => \regs[7].x_n_21\,
      \x0_reg[11]_i_1\ => \regs[7].x_n_20\,
      \x0_reg[12]_i_1\ => \regs[7].x_n_19\,
      \x0_reg[13]_i_1\ => \regs[7].x_n_18\,
      \x0_reg[14]_i_1\ => \regs[7].x_n_17\,
      \x0_reg[15]_i_1\ => \regs[7].x_n_16\,
      \x0_reg[16]_i_1\ => \regs[7].x_n_15\,
      \x0_reg[17]_i_1\ => \regs[7].x_n_14\,
      \x0_reg[18]_i_1\ => \regs[7].x_n_13\,
      \x0_reg[19]_i_1\ => \regs[7].x_n_12\,
      \x0_reg[1]_i_1\ => \regs[7].x_n_30\,
      \x0_reg[20]_i_1\ => \regs[7].x_n_11\,
      \x0_reg[21]_i_1\ => \regs[7].x_n_10\,
      \x0_reg[22]_i_1\ => \regs[7].x_n_9\,
      \x0_reg[23]_i_1\ => \regs[7].x_n_8\,
      \x0_reg[24]_i_1\ => \regs[7].x_n_7\,
      \x0_reg[25]_i_1\ => \regs[7].x_n_6\,
      \x0_reg[26]_i_1\ => \regs[7].x_n_5\,
      \x0_reg[27]_i_1\ => \regs[7].x_n_4\,
      \x0_reg[28]_i_1\ => \regs[7].x_n_3\,
      \x0_reg[29]_i_1\ => \regs[7].x_n_2\,
      \x0_reg[2]_i_1\ => \regs[7].x_n_29\,
      \x0_reg[30]_i_1\ => \regs[7].x_n_1\,
      \x0_reg[31]_i_1\ => \regs[7].x_n_0\,
      \x0_reg[31]_i_6_0\ => \x0_reg[31]_i_5\,
      \x0_reg[31]_i_6_1\ => \x0_reg[31]_i_5_0\,
      \x0_reg[3]_i_1\ => \regs[7].x_n_28\,
      \x0_reg[4]_i_1\ => \regs[7].x_n_27\,
      \x0_reg[5]_i_1\ => \regs[7].x_n_26\,
      \x0_reg[6]_i_1\ => \regs[7].x_n_25\,
      \x0_reg[7]_i_1\ => \regs[7].x_n_24\,
      \x0_reg[8]_i_1\ => \regs[7].x_n_23\,
      \x0_reg[9]_i_1\ => \regs[7].x_n_22\,
      \x1_reg[0]_i_1\ => \regs[7].x_n_63\,
      \x1_reg[10]_i_1\ => \regs[7].x_n_53\,
      \x1_reg[11]_i_1\ => \regs[7].x_n_52\,
      \x1_reg[12]_i_1\ => \regs[7].x_n_51\,
      \x1_reg[13]_i_1\ => \regs[7].x_n_50\,
      \x1_reg[14]_i_1\ => \regs[7].x_n_49\,
      \x1_reg[15]_i_1\ => \regs[7].x_n_48\,
      \x1_reg[16]_i_1\ => \regs[7].x_n_47\,
      \x1_reg[17]_i_1\ => \regs[7].x_n_46\,
      \x1_reg[18]_i_1\ => \regs[7].x_n_45\,
      \x1_reg[19]_i_1\ => \regs[7].x_n_44\,
      \x1_reg[1]_i_1\ => \regs[7].x_n_62\,
      \x1_reg[20]_i_1\ => \regs[7].x_n_43\,
      \x1_reg[20]_i_5_0\ => \x1_reg[20]_i_4\,
      \x1_reg[20]_i_5_1\ => \x1_reg[20]_i_4_0\,
      \x1_reg[21]_i_1\ => \regs[7].x_n_42\,
      \x1_reg[22]_i_1\ => \regs[7].x_n_41\,
      \x1_reg[23]_i_1\ => \regs[7].x_n_40\,
      \x1_reg[24]_i_1\ => \regs[7].x_n_39\,
      \x1_reg[25]_i_1\ => \regs[7].x_n_38\,
      \x1_reg[26]_i_1\ => \regs[7].x_n_37\,
      \x1_reg[27]_i_1\ => \regs[7].x_n_36\,
      \x1_reg[28]_i_1\ => \regs[7].x_n_35\,
      \x1_reg[29]_i_1\ => \regs[7].x_n_34\,
      \x1_reg[2]_i_1\ => \regs[7].x_n_61\,
      \x1_reg[30]_i_1\ => \regs[7].x_n_33\,
      \x1_reg[31]_i_1\ => \regs[7].x_n_32\,
      \x1_reg[31]_i_5_0\(31) => \regs[2].x_n_0\,
      \x1_reg[31]_i_5_0\(30) => \regs[2].x_n_1\,
      \x1_reg[31]_i_5_0\(29) => \regs[2].x_n_2\,
      \x1_reg[31]_i_5_0\(28) => \regs[2].x_n_3\,
      \x1_reg[31]_i_5_0\(27) => \regs[2].x_n_4\,
      \x1_reg[31]_i_5_0\(26) => \regs[2].x_n_5\,
      \x1_reg[31]_i_5_0\(25) => \regs[2].x_n_6\,
      \x1_reg[31]_i_5_0\(24) => \regs[2].x_n_7\,
      \x1_reg[31]_i_5_0\(23) => \regs[2].x_n_8\,
      \x1_reg[31]_i_5_0\(22) => \regs[2].x_n_9\,
      \x1_reg[31]_i_5_0\(21) => \regs[2].x_n_10\,
      \x1_reg[31]_i_5_0\(20) => \regs[2].x_n_11\,
      \x1_reg[31]_i_5_0\(19) => \regs[2].x_n_12\,
      \x1_reg[31]_i_5_0\(18) => \regs[2].x_n_13\,
      \x1_reg[31]_i_5_0\(17) => \regs[2].x_n_14\,
      \x1_reg[31]_i_5_0\(16) => \regs[2].x_n_15\,
      \x1_reg[31]_i_5_0\(15) => \regs[2].x_n_16\,
      \x1_reg[31]_i_5_0\(14) => \regs[2].x_n_17\,
      \x1_reg[31]_i_5_0\(13) => \regs[2].x_n_18\,
      \x1_reg[31]_i_5_0\(12) => \regs[2].x_n_19\,
      \x1_reg[31]_i_5_0\(11) => \regs[2].x_n_20\,
      \x1_reg[31]_i_5_0\(10) => \regs[2].x_n_21\,
      \x1_reg[31]_i_5_0\(9) => \regs[2].x_n_22\,
      \x1_reg[31]_i_5_0\(8) => \regs[2].x_n_23\,
      \x1_reg[31]_i_5_0\(7) => \regs[2].x_n_24\,
      \x1_reg[31]_i_5_0\(6) => \regs[2].x_n_25\,
      \x1_reg[31]_i_5_0\(5) => \regs[2].x_n_26\,
      \x1_reg[31]_i_5_0\(4) => \regs[2].x_n_27\,
      \x1_reg[31]_i_5_0\(3) => \regs[2].x_n_28\,
      \x1_reg[31]_i_5_0\(2) => \regs[2].x_n_29\,
      \x1_reg[31]_i_5_0\(1) => \regs[2].x_n_30\,
      \x1_reg[31]_i_5_0\(0) => \regs[2].x_n_31\,
      \x1_reg[31]_i_5_1\(31) => \regs[1].x_n_0\,
      \x1_reg[31]_i_5_1\(30) => \regs[1].x_n_1\,
      \x1_reg[31]_i_5_1\(29) => \regs[1].x_n_2\,
      \x1_reg[31]_i_5_1\(28) => \regs[1].x_n_3\,
      \x1_reg[31]_i_5_1\(27) => \regs[1].x_n_4\,
      \x1_reg[31]_i_5_1\(26) => \regs[1].x_n_5\,
      \x1_reg[31]_i_5_1\(25) => \regs[1].x_n_6\,
      \x1_reg[31]_i_5_1\(24) => \regs[1].x_n_7\,
      \x1_reg[31]_i_5_1\(23) => \regs[1].x_n_8\,
      \x1_reg[31]_i_5_1\(22) => \regs[1].x_n_9\,
      \x1_reg[31]_i_5_1\(21) => \regs[1].x_n_10\,
      \x1_reg[31]_i_5_1\(20) => \regs[1].x_n_11\,
      \x1_reg[31]_i_5_1\(19) => \regs[1].x_n_12\,
      \x1_reg[31]_i_5_1\(18) => \regs[1].x_n_13\,
      \x1_reg[31]_i_5_1\(17) => \regs[1].x_n_14\,
      \x1_reg[31]_i_5_1\(16) => \regs[1].x_n_15\,
      \x1_reg[31]_i_5_1\(15) => \regs[1].x_n_16\,
      \x1_reg[31]_i_5_1\(14) => \regs[1].x_n_17\,
      \x1_reg[31]_i_5_1\(13) => \regs[1].x_n_18\,
      \x1_reg[31]_i_5_1\(12) => \regs[1].x_n_19\,
      \x1_reg[31]_i_5_1\(11) => \regs[1].x_n_20\,
      \x1_reg[31]_i_5_1\(10) => \regs[1].x_n_21\,
      \x1_reg[31]_i_5_1\(9) => \regs[1].x_n_22\,
      \x1_reg[31]_i_5_1\(8) => \regs[1].x_n_23\,
      \x1_reg[31]_i_5_1\(7) => \regs[1].x_n_24\,
      \x1_reg[31]_i_5_1\(6) => \regs[1].x_n_25\,
      \x1_reg[31]_i_5_1\(5) => \regs[1].x_n_26\,
      \x1_reg[31]_i_5_1\(4) => \regs[1].x_n_27\,
      \x1_reg[31]_i_5_1\(3) => \regs[1].x_n_28\,
      \x1_reg[31]_i_5_1\(2) => \regs[1].x_n_29\,
      \x1_reg[31]_i_5_1\(1) => \regs[1].x_n_30\,
      \x1_reg[31]_i_5_1\(0) => \regs[1].x_n_31\,
      \x1_reg[31]_i_5_2\(31 downto 0) => Q_0(31 downto 0),
      \x1_reg[31]_i_5_3\ => \x1_reg[31]_i_4\,
      \x1_reg[31]_i_5_4\ => \x1_reg[31]_i_4_0\,
      \x1_reg[3]_i_1\ => \regs[7].x_n_60\,
      \x1_reg[4]_i_1\ => \regs[7].x_n_59\,
      \x1_reg[5]_i_1\ => \regs[7].x_n_58\,
      \x1_reg[6]_i_1\ => \regs[7].x_n_57\,
      \x1_reg[7]_i_1\ => \regs[7].x_n_56\,
      \x1_reg[8]_i_1\ => \regs[7].x_n_55\,
      \x1_reg[9]_i_1\ => \regs[7].x_n_54\
    );
\regs[4].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_25
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[4].x_n_0\,
      Q(30) => \regs[4].x_n_1\,
      Q(29) => \regs[4].x_n_2\,
      Q(28) => \regs[4].x_n_3\,
      Q(27) => \regs[4].x_n_4\,
      Q(26) => \regs[4].x_n_5\,
      Q(25) => \regs[4].x_n_6\,
      Q(24) => \regs[4].x_n_7\,
      Q(23) => \regs[4].x_n_8\,
      Q(22) => \regs[4].x_n_9\,
      Q(21) => \regs[4].x_n_10\,
      Q(20) => \regs[4].x_n_11\,
      Q(19) => \regs[4].x_n_12\,
      Q(18) => \regs[4].x_n_13\,
      Q(17) => \regs[4].x_n_14\,
      Q(16) => \regs[4].x_n_15\,
      Q(15) => \regs[4].x_n_16\,
      Q(14) => \regs[4].x_n_17\,
      Q(13) => \regs[4].x_n_18\,
      Q(12) => \regs[4].x_n_19\,
      Q(11) => \regs[4].x_n_20\,
      Q(10) => \regs[4].x_n_21\,
      Q(9) => \regs[4].x_n_22\,
      Q(8) => \regs[4].x_n_23\,
      Q(7) => \regs[4].x_n_24\,
      Q(6) => \regs[4].x_n_25\,
      Q(5) => \regs[4].x_n_26\,
      Q(4) => \regs[4].x_n_27\,
      Q(3) => \regs[4].x_n_28\,
      Q(2) => \regs[4].x_n_29\,
      Q(1) => \regs[4].x_n_30\,
      Q(0) => \regs[4].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_3\(0),
      clk => clk,
      rst => rst
    );
\regs[5].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_26
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[5].x_n_0\,
      Q(30) => \regs[5].x_n_1\,
      Q(29) => \regs[5].x_n_2\,
      Q(28) => \regs[5].x_n_3\,
      Q(27) => \regs[5].x_n_4\,
      Q(26) => \regs[5].x_n_5\,
      Q(25) => \regs[5].x_n_6\,
      Q(24) => \regs[5].x_n_7\,
      Q(23) => \regs[5].x_n_8\,
      Q(22) => \regs[5].x_n_9\,
      Q(21) => \regs[5].x_n_10\,
      Q(20) => \regs[5].x_n_11\,
      Q(19) => \regs[5].x_n_12\,
      Q(18) => \regs[5].x_n_13\,
      Q(17) => \regs[5].x_n_14\,
      Q(16) => \regs[5].x_n_15\,
      Q(15) => \regs[5].x_n_16\,
      Q(14) => \regs[5].x_n_17\,
      Q(13) => \regs[5].x_n_18\,
      Q(12) => \regs[5].x_n_19\,
      Q(11) => \regs[5].x_n_20\,
      Q(10) => \regs[5].x_n_21\,
      Q(9) => \regs[5].x_n_22\,
      Q(8) => \regs[5].x_n_23\,
      Q(7) => \regs[5].x_n_24\,
      Q(6) => \regs[5].x_n_25\,
      Q(5) => \regs[5].x_n_26\,
      Q(4) => \regs[5].x_n_27\,
      Q(3) => \regs[5].x_n_28\,
      Q(2) => \regs[5].x_n_29\,
      Q(1) => \regs[5].x_n_30\,
      Q(0) => \regs[5].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_4\(0),
      clk => clk,
      rst => rst
    );
\regs[6].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_27
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[6].x_n_0\,
      Q(30) => \regs[6].x_n_1\,
      Q(29) => \regs[6].x_n_2\,
      Q(28) => \regs[6].x_n_3\,
      Q(27) => \regs[6].x_n_4\,
      Q(26) => \regs[6].x_n_5\,
      Q(25) => \regs[6].x_n_6\,
      Q(24) => \regs[6].x_n_7\,
      Q(23) => \regs[6].x_n_8\,
      Q(22) => \regs[6].x_n_9\,
      Q(21) => \regs[6].x_n_10\,
      Q(20) => \regs[6].x_n_11\,
      Q(19) => \regs[6].x_n_12\,
      Q(18) => \regs[6].x_n_13\,
      Q(17) => \regs[6].x_n_14\,
      Q(16) => \regs[6].x_n_15\,
      Q(15) => \regs[6].x_n_16\,
      Q(14) => \regs[6].x_n_17\,
      Q(13) => \regs[6].x_n_18\,
      Q(12) => \regs[6].x_n_19\,
      Q(11) => \regs[6].x_n_20\,
      Q(10) => \regs[6].x_n_21\,
      Q(9) => \regs[6].x_n_22\,
      Q(8) => \regs[6].x_n_23\,
      Q(7) => \regs[6].x_n_24\,
      Q(6) => \regs[6].x_n_25\,
      Q(5) => \regs[6].x_n_26\,
      Q(4) => \regs[6].x_n_27\,
      Q(3) => \regs[6].x_n_28\,
      Q(2) => \regs[6].x_n_29\,
      Q(1) => \regs[6].x_n_30\,
      Q(0) => \regs[6].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_5\(0),
      clk => clk,
      rst => rst
    );
\regs[7].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_28
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[6].x_n_0\,
      Q(30) => \regs[6].x_n_1\,
      Q(29) => \regs[6].x_n_2\,
      Q(28) => \regs[6].x_n_3\,
      Q(27) => \regs[6].x_n_4\,
      Q(26) => \regs[6].x_n_5\,
      Q(25) => \regs[6].x_n_6\,
      Q(24) => \regs[6].x_n_7\,
      Q(23) => \regs[6].x_n_8\,
      Q(22) => \regs[6].x_n_9\,
      Q(21) => \regs[6].x_n_10\,
      Q(20) => \regs[6].x_n_11\,
      Q(19) => \regs[6].x_n_12\,
      Q(18) => \regs[6].x_n_13\,
      Q(17) => \regs[6].x_n_14\,
      Q(16) => \regs[6].x_n_15\,
      Q(15) => \regs[6].x_n_16\,
      Q(14) => \regs[6].x_n_17\,
      Q(13) => \regs[6].x_n_18\,
      Q(12) => \regs[6].x_n_19\,
      Q(11) => \regs[6].x_n_20\,
      Q(10) => \regs[6].x_n_21\,
      Q(9) => \regs[6].x_n_22\,
      Q(8) => \regs[6].x_n_23\,
      Q(7) => \regs[6].x_n_24\,
      Q(6) => \regs[6].x_n_25\,
      Q(5) => \regs[6].x_n_26\,
      Q(4) => \regs[6].x_n_27\,
      Q(3) => \regs[6].x_n_28\,
      Q(2) => \regs[6].x_n_29\,
      Q(1) => \regs[6].x_n_30\,
      Q(0) => \regs[6].x_n_31\,
      \Q_reg[0]_0\ => \regs[7].x_n_31\,
      \Q_reg[0]_1\ => \regs[7].x_n_63\,
      \Q_reg[10]_0\ => \regs[7].x_n_21\,
      \Q_reg[10]_1\ => \regs[7].x_n_53\,
      \Q_reg[11]_0\ => \regs[7].x_n_20\,
      \Q_reg[11]_1\ => \regs[7].x_n_52\,
      \Q_reg[12]_0\ => \regs[7].x_n_19\,
      \Q_reg[12]_1\ => \regs[7].x_n_51\,
      \Q_reg[13]_0\ => \regs[7].x_n_18\,
      \Q_reg[13]_1\ => \regs[7].x_n_50\,
      \Q_reg[14]_0\ => \regs[7].x_n_17\,
      \Q_reg[14]_1\ => \regs[7].x_n_49\,
      \Q_reg[15]_0\ => \regs[7].x_n_16\,
      \Q_reg[15]_1\ => \regs[7].x_n_48\,
      \Q_reg[16]_0\ => \regs[7].x_n_15\,
      \Q_reg[16]_1\ => \regs[7].x_n_47\,
      \Q_reg[17]_0\ => \regs[7].x_n_14\,
      \Q_reg[17]_1\ => \regs[7].x_n_46\,
      \Q_reg[18]_0\ => \regs[7].x_n_13\,
      \Q_reg[18]_1\ => \regs[7].x_n_45\,
      \Q_reg[19]_0\ => \regs[7].x_n_12\,
      \Q_reg[19]_1\ => \regs[7].x_n_44\,
      \Q_reg[1]_0\ => \regs[7].x_n_30\,
      \Q_reg[1]_1\ => \regs[7].x_n_62\,
      \Q_reg[20]_0\ => \regs[7].x_n_11\,
      \Q_reg[20]_1\ => \regs[7].x_n_43\,
      \Q_reg[21]_0\ => \regs[7].x_n_10\,
      \Q_reg[21]_1\ => \regs[7].x_n_42\,
      \Q_reg[22]_0\ => \regs[7].x_n_9\,
      \Q_reg[22]_1\ => \regs[7].x_n_41\,
      \Q_reg[23]_0\ => \regs[7].x_n_8\,
      \Q_reg[23]_1\ => \regs[7].x_n_40\,
      \Q_reg[24]_0\ => \regs[7].x_n_7\,
      \Q_reg[24]_1\ => \regs[7].x_n_39\,
      \Q_reg[25]_0\ => \regs[7].x_n_6\,
      \Q_reg[25]_1\ => \regs[7].x_n_38\,
      \Q_reg[26]_0\ => \regs[7].x_n_5\,
      \Q_reg[26]_1\ => \regs[7].x_n_37\,
      \Q_reg[27]_0\ => \regs[7].x_n_4\,
      \Q_reg[27]_1\ => \regs[7].x_n_36\,
      \Q_reg[28]_0\ => \regs[7].x_n_3\,
      \Q_reg[28]_1\ => \regs[7].x_n_35\,
      \Q_reg[29]_0\ => \regs[7].x_n_2\,
      \Q_reg[29]_1\ => \regs[7].x_n_34\,
      \Q_reg[2]_0\ => \regs[7].x_n_29\,
      \Q_reg[2]_1\ => \regs[7].x_n_61\,
      \Q_reg[30]_0\ => \regs[7].x_n_1\,
      \Q_reg[30]_1\ => \regs[7].x_n_33\,
      \Q_reg[31]_0\ => \regs[7].x_n_0\,
      \Q_reg[31]_1\ => \regs[7].x_n_32\,
      \Q_reg[31]_2\(0) => \Q_reg[31]_6\(0),
      \Q_reg[3]_0\ => \regs[7].x_n_28\,
      \Q_reg[3]_1\ => \regs[7].x_n_60\,
      \Q_reg[4]_0\ => \regs[7].x_n_27\,
      \Q_reg[4]_1\ => \regs[7].x_n_59\,
      \Q_reg[5]_0\ => \regs[7].x_n_26\,
      \Q_reg[5]_1\ => \regs[7].x_n_58\,
      \Q_reg[6]_0\ => \regs[7].x_n_25\,
      \Q_reg[6]_1\ => \regs[7].x_n_57\,
      \Q_reg[7]_0\ => \regs[7].x_n_24\,
      \Q_reg[7]_1\ => \regs[7].x_n_56\,
      \Q_reg[8]_0\ => \regs[7].x_n_23\,
      \Q_reg[8]_1\ => \regs[7].x_n_55\,
      \Q_reg[9]_0\ => \regs[7].x_n_22\,
      \Q_reg[9]_1\ => \regs[7].x_n_54\,
      clk => clk,
      rst => rst,
      \x0_reg[0]_i_5\(3 downto 2) => Q(6 downto 5),
      \x0_reg[0]_i_5\(1 downto 0) => Q(1 downto 0),
      \x0_reg[31]_i_6\ => \x0_reg[31]_i_5\,
      \x0_reg[31]_i_6_0\ => \x0_reg[31]_i_5_0\,
      \x1_reg[20]_i_5\ => \x1_reg[20]_i_4\,
      \x1_reg[20]_i_5_0\ => \x1_reg[20]_i_4_0\,
      \x1_reg[31]_i_5\(31) => \regs[5].x_n_0\,
      \x1_reg[31]_i_5\(30) => \regs[5].x_n_1\,
      \x1_reg[31]_i_5\(29) => \regs[5].x_n_2\,
      \x1_reg[31]_i_5\(28) => \regs[5].x_n_3\,
      \x1_reg[31]_i_5\(27) => \regs[5].x_n_4\,
      \x1_reg[31]_i_5\(26) => \regs[5].x_n_5\,
      \x1_reg[31]_i_5\(25) => \regs[5].x_n_6\,
      \x1_reg[31]_i_5\(24) => \regs[5].x_n_7\,
      \x1_reg[31]_i_5\(23) => \regs[5].x_n_8\,
      \x1_reg[31]_i_5\(22) => \regs[5].x_n_9\,
      \x1_reg[31]_i_5\(21) => \regs[5].x_n_10\,
      \x1_reg[31]_i_5\(20) => \regs[5].x_n_11\,
      \x1_reg[31]_i_5\(19) => \regs[5].x_n_12\,
      \x1_reg[31]_i_5\(18) => \regs[5].x_n_13\,
      \x1_reg[31]_i_5\(17) => \regs[5].x_n_14\,
      \x1_reg[31]_i_5\(16) => \regs[5].x_n_15\,
      \x1_reg[31]_i_5\(15) => \regs[5].x_n_16\,
      \x1_reg[31]_i_5\(14) => \regs[5].x_n_17\,
      \x1_reg[31]_i_5\(13) => \regs[5].x_n_18\,
      \x1_reg[31]_i_5\(12) => \regs[5].x_n_19\,
      \x1_reg[31]_i_5\(11) => \regs[5].x_n_20\,
      \x1_reg[31]_i_5\(10) => \regs[5].x_n_21\,
      \x1_reg[31]_i_5\(9) => \regs[5].x_n_22\,
      \x1_reg[31]_i_5\(8) => \regs[5].x_n_23\,
      \x1_reg[31]_i_5\(7) => \regs[5].x_n_24\,
      \x1_reg[31]_i_5\(6) => \regs[5].x_n_25\,
      \x1_reg[31]_i_5\(5) => \regs[5].x_n_26\,
      \x1_reg[31]_i_5\(4) => \regs[5].x_n_27\,
      \x1_reg[31]_i_5\(3) => \regs[5].x_n_28\,
      \x1_reg[31]_i_5\(2) => \regs[5].x_n_29\,
      \x1_reg[31]_i_5\(1) => \regs[5].x_n_30\,
      \x1_reg[31]_i_5\(0) => \regs[5].x_n_31\,
      \x1_reg[31]_i_5_0\(31) => \regs[4].x_n_0\,
      \x1_reg[31]_i_5_0\(30) => \regs[4].x_n_1\,
      \x1_reg[31]_i_5_0\(29) => \regs[4].x_n_2\,
      \x1_reg[31]_i_5_0\(28) => \regs[4].x_n_3\,
      \x1_reg[31]_i_5_0\(27) => \regs[4].x_n_4\,
      \x1_reg[31]_i_5_0\(26) => \regs[4].x_n_5\,
      \x1_reg[31]_i_5_0\(25) => \regs[4].x_n_6\,
      \x1_reg[31]_i_5_0\(24) => \regs[4].x_n_7\,
      \x1_reg[31]_i_5_0\(23) => \regs[4].x_n_8\,
      \x1_reg[31]_i_5_0\(22) => \regs[4].x_n_9\,
      \x1_reg[31]_i_5_0\(21) => \regs[4].x_n_10\,
      \x1_reg[31]_i_5_0\(20) => \regs[4].x_n_11\,
      \x1_reg[31]_i_5_0\(19) => \regs[4].x_n_12\,
      \x1_reg[31]_i_5_0\(18) => \regs[4].x_n_13\,
      \x1_reg[31]_i_5_0\(17) => \regs[4].x_n_14\,
      \x1_reg[31]_i_5_0\(16) => \regs[4].x_n_15\,
      \x1_reg[31]_i_5_0\(15) => \regs[4].x_n_16\,
      \x1_reg[31]_i_5_0\(14) => \regs[4].x_n_17\,
      \x1_reg[31]_i_5_0\(13) => \regs[4].x_n_18\,
      \x1_reg[31]_i_5_0\(12) => \regs[4].x_n_19\,
      \x1_reg[31]_i_5_0\(11) => \regs[4].x_n_20\,
      \x1_reg[31]_i_5_0\(10) => \regs[4].x_n_21\,
      \x1_reg[31]_i_5_0\(9) => \regs[4].x_n_22\,
      \x1_reg[31]_i_5_0\(8) => \regs[4].x_n_23\,
      \x1_reg[31]_i_5_0\(7) => \regs[4].x_n_24\,
      \x1_reg[31]_i_5_0\(6) => \regs[4].x_n_25\,
      \x1_reg[31]_i_5_0\(5) => \regs[4].x_n_26\,
      \x1_reg[31]_i_5_0\(4) => \regs[4].x_n_27\,
      \x1_reg[31]_i_5_0\(3) => \regs[4].x_n_28\,
      \x1_reg[31]_i_5_0\(2) => \regs[4].x_n_29\,
      \x1_reg[31]_i_5_0\(1) => \regs[4].x_n_30\,
      \x1_reg[31]_i_5_0\(0) => \regs[4].x_n_31\,
      \x1_reg[31]_i_5_1\ => \x1_reg[31]_i_4\,
      \x1_reg[31]_i_5_2\ => \x1_reg[31]_i_4_0\
    );
\regs[8].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_29
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[8].x_n_0\,
      Q(30) => \regs[8].x_n_1\,
      Q(29) => \regs[8].x_n_2\,
      Q(28) => \regs[8].x_n_3\,
      Q(27) => \regs[8].x_n_4\,
      Q(26) => \regs[8].x_n_5\,
      Q(25) => \regs[8].x_n_6\,
      Q(24) => \regs[8].x_n_7\,
      Q(23) => \regs[8].x_n_8\,
      Q(22) => \regs[8].x_n_9\,
      Q(21) => \regs[8].x_n_10\,
      Q(20) => \regs[8].x_n_11\,
      Q(19) => \regs[8].x_n_12\,
      Q(18) => \regs[8].x_n_13\,
      Q(17) => \regs[8].x_n_14\,
      Q(16) => \regs[8].x_n_15\,
      Q(15) => \regs[8].x_n_16\,
      Q(14) => \regs[8].x_n_17\,
      Q(13) => \regs[8].x_n_18\,
      Q(12) => \regs[8].x_n_19\,
      Q(11) => \regs[8].x_n_20\,
      Q(10) => \regs[8].x_n_21\,
      Q(9) => \regs[8].x_n_22\,
      Q(8) => \regs[8].x_n_23\,
      Q(7) => \regs[8].x_n_24\,
      Q(6) => \regs[8].x_n_25\,
      Q(5) => \regs[8].x_n_26\,
      Q(4) => \regs[8].x_n_27\,
      Q(3) => \regs[8].x_n_28\,
      Q(2) => \regs[8].x_n_29\,
      Q(1) => \regs[8].x_n_30\,
      Q(0) => \regs[8].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_7\(0),
      clk => clk,
      rst => rst
    );
\regs[9].x\: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_30
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31) => \regs[9].x_n_0\,
      Q(30) => \regs[9].x_n_1\,
      Q(29) => \regs[9].x_n_2\,
      Q(28) => \regs[9].x_n_3\,
      Q(27) => \regs[9].x_n_4\,
      Q(26) => \regs[9].x_n_5\,
      Q(25) => \regs[9].x_n_6\,
      Q(24) => \regs[9].x_n_7\,
      Q(23) => \regs[9].x_n_8\,
      Q(22) => \regs[9].x_n_9\,
      Q(21) => \regs[9].x_n_10\,
      Q(20) => \regs[9].x_n_11\,
      Q(19) => \regs[9].x_n_12\,
      Q(18) => \regs[9].x_n_13\,
      Q(17) => \regs[9].x_n_14\,
      Q(16) => \regs[9].x_n_15\,
      Q(15) => \regs[9].x_n_16\,
      Q(14) => \regs[9].x_n_17\,
      Q(13) => \regs[9].x_n_18\,
      Q(12) => \regs[9].x_n_19\,
      Q(11) => \regs[9].x_n_20\,
      Q(10) => \regs[9].x_n_21\,
      Q(9) => \regs[9].x_n_22\,
      Q(8) => \regs[9].x_n_23\,
      Q(7) => \regs[9].x_n_24\,
      Q(6) => \regs[9].x_n_25\,
      Q(5) => \regs[9].x_n_26\,
      Q(4) => \regs[9].x_n_27\,
      Q(3) => \regs[9].x_n_28\,
      Q(2) => \regs[9].x_n_29\,
      Q(1) => \regs[9].x_n_30\,
      Q(0) => \regs[9].x_n_31\,
      \Q_reg[31]_0\(0) => \Q_reg[31]_8\(0),
      clk => clk,
      rst => rst
    );
\x0_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_31\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(0)
    );
\x0_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_21\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(10)
    );
\x0_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_20\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(11)
    );
\x0_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_19\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(12)
    );
\x0_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_18\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(13)
    );
\x0_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_17\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(14)
    );
\x0_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_16\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(15)
    );
\x0_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_15\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(16)
    );
\x0_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_14\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(17)
    );
\x0_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_13\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(18)
    );
\x0_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_12\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(19)
    );
\x0_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_30\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(1)
    );
\x0_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_11\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(20)
    );
\x0_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_10\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(21)
    );
\x0_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_9\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(22)
    );
\x0_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_8\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(23)
    );
\x0_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_7\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(24)
    );
\x0_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_6\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(25)
    );
\x0_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_5\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(26)
    );
\x0_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_4\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(27)
    );
\x0_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_3\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(28)
    );
\x0_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_2\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(29)
    );
\x0_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_29\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(2)
    );
\x0_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_1\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(30)
    );
\x0_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_0\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(31)
    );
\x0_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_28\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(3)
    );
\x0_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_27\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(4)
    );
\x0_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_26\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(5)
    );
\x0_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_25\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(6)
    );
\x0_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_24\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(7)
    );
\x0_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_23\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(8)
    );
\x0_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_22\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[25]\(9)
    );
\x1_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_63\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(0)
    );
\x1_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_53\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(10)
    );
\x1_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_52\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(11)
    );
\x1_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_51\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(12)
    );
\x1_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_50\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(13)
    );
\x1_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_49\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(14)
    );
\x1_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_48\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(15)
    );
\x1_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_47\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(16)
    );
\x1_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_46\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(17)
    );
\x1_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_45\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(18)
    );
\x1_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_44\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(19)
    );
\x1_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_62\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(1)
    );
\x1_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_43\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(20)
    );
\x1_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_42\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(21)
    );
\x1_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_41\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(22)
    );
\x1_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_40\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(23)
    );
\x1_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_39\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(24)
    );
\x1_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_38\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(25)
    );
\x1_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_37\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(26)
    );
\x1_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_36\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(27)
    );
\x1_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_35\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(28)
    );
\x1_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_34\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(29)
    );
\x1_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_61\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(2)
    );
\x1_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_33\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(30)
    );
\x1_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_32\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(31)
    );
\x1_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_60\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(3)
    );
\x1_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_59\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(4)
    );
\x1_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_58\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(5)
    );
\x1_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_57\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(6)
    );
\x1_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_56\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(7)
    );
\x1_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_55\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(8)
    );
\x1_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \regs[27].x_n_54\,
      G => E(0),
      GE => '1',
      Q => \Q_reg[20]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_ALU_0_0 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[27]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srcA_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \Q_reg[4]_i_6\ : in STD_LOGIC;
    ALUOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[4]_i_6_0\ : in STD_LOGIC;
    \Q_reg[11]_i_5\ : in STD_LOGIC;
    \Q_reg[11]_i_5_0\ : in STD_LOGIC;
    \Q_reg[14]_i_8\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg[31]_i_5\ : in STD_LOGIC;
    \Q_reg[31]_i_5_0\ : in STD_LOGIC;
    \Q_reg[31]_i_5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_ALU_0_0 : entity is "CPU_mips_ALU_0_0";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_ALU_0_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_ALU_0_0 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_ALU
     port map (
      ALUOp(0) => ALUOp(0),
      Q(8 downto 0) => Q(8 downto 0),
      \Q_reg[11]\(1 downto 0) => \Q_reg[11]\(1 downto 0),
      \Q_reg[11]_i_5\ => \Q_reg[11]_i_5\,
      \Q_reg[11]_i_5_0\ => \Q_reg[11]_i_5_0\,
      \Q_reg[14]\(0) => \Q_reg[14]\(0),
      \Q_reg[14]_i_8\ => \Q_reg[14]_i_8\,
      \Q_reg[19]\(1 downto 0) => \Q_reg[19]\(1 downto 0),
      \Q_reg[23]\(2 downto 0) => \Q_reg[23]\(2 downto 0),
      \Q_reg[27]\(2 downto 0) => \Q_reg[27]\(2 downto 0),
      \Q_reg[28]\(0) => \Q_reg[28]\(0),
      \Q_reg[31]_i_5\ => \Q_reg[31]_i_5\,
      \Q_reg[31]_i_5_0\ => \Q_reg[31]_i_5_0\,
      \Q_reg[31]_i_5_1\ => \Q_reg[31]_i_5_1\,
      \Q_reg[4]_i_6\ => \Q_reg[4]_i_6\,
      \Q_reg[4]_i_6_0\ => \Q_reg[4]_i_6_0\,
      S(1 downto 0) => S(1 downto 0),
      srcA_0(13 downto 0) => srcA_0(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_multiplier_0_1 is
  port (
    shft : out STD_LOGIC;
    \counter_reg[0]\ : out STD_LOGIC;
    MPL_rslt_64_0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    \Q_reg[0]\ : in STD_LOGIC;
    mips_controller_0_mplrst : in STD_LOGIC;
    \Q_reg[1]\ : in STD_LOGIC;
    \Q_reg[28]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \Q_reg[4]\ : in STD_LOGIC;
    \Q_reg[18]\ : in STD_LOGIC;
    \Q_reg[20]\ : in STD_LOGIC;
    \Q_reg[24]\ : in STD_LOGIC;
    \Q_reg[29]\ : in STD_LOGIC;
    \Q_reg[30]\ : in STD_LOGIC;
    \Q_reg[31]\ : in STD_LOGIC;
    \Q_reg[15]\ : in STD_LOGIC;
    \Q_reg[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg[30]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Q_reg[2]\ : in STD_LOGIC;
    \Q_reg[3]\ : in STD_LOGIC;
    \Q_reg[4]_0\ : in STD_LOGIC;
    \Q_reg[5]\ : in STD_LOGIC;
    \Q_reg[6]\ : in STD_LOGIC;
    \Q_reg[7]\ : in STD_LOGIC;
    \Q_reg[8]\ : in STD_LOGIC;
    \Q_reg[9]\ : in STD_LOGIC;
    \Q_reg[10]\ : in STD_LOGIC;
    \Q_reg[11]\ : in STD_LOGIC;
    \Q_reg[12]\ : in STD_LOGIC;
    \Q_reg[13]\ : in STD_LOGIC;
    \Q_reg[14]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_multiplier_0_1 : entity is "CPU_mips_multiplier_0_1";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_multiplier_0_1;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_multiplier_0_1 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_multiplier
     port map (
      D(0) => D(0),
      MPL_rslt_64_0(63 downto 0) => MPL_rslt_64_0(63 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \Q_reg[0]\ => \Q_reg[0]\,
      \Q_reg[10]\ => \Q_reg[10]\,
      \Q_reg[11]\ => \Q_reg[11]\,
      \Q_reg[12]\ => \Q_reg[12]\,
      \Q_reg[13]\ => \Q_reg[13]\,
      \Q_reg[14]\ => \Q_reg[14]\,
      \Q_reg[15]\ => \Q_reg[15]\,
      \Q_reg[16]\ => \Q_reg[16]\,
      \Q_reg[17]\(1 downto 0) => \Q_reg[17]\(1 downto 0),
      \Q_reg[18]\ => \Q_reg[18]\,
      \Q_reg[1]\ => \Q_reg[1]\,
      \Q_reg[20]\ => \Q_reg[20]\,
      \Q_reg[24]\ => \Q_reg[24]\,
      \Q_reg[28]\(22 downto 0) => \Q_reg[28]\(22 downto 0),
      \Q_reg[29]\ => \Q_reg[29]\,
      \Q_reg[2]\ => \Q_reg[2]\,
      \Q_reg[30]\ => \Q_reg[30]\,
      \Q_reg[30]_0\(15 downto 0) => \Q_reg[30]_0\(15 downto 0),
      \Q_reg[31]\ => \Q_reg[31]\,
      \Q_reg[3]\ => \Q_reg[3]\,
      \Q_reg[4]\ => \Q_reg[4]\,
      \Q_reg[4]_0\ => \Q_reg[4]_0\,
      \Q_reg[5]\ => \Q_reg[5]\,
      \Q_reg[6]\ => \Q_reg[6]\,
      \Q_reg[7]\ => \Q_reg[7]\,
      \Q_reg[8]\ => \Q_reg[8]\,
      \Q_reg[9]\ => \Q_reg[9]\,
      clk => clk,
      \counter_reg[0]\ => \counter_reg[0]\,
      \counter_reg[0]_0\ => \counter_reg[0]_0\,
      mips_controller_0_mplrst => mips_controller_0_mplrst,
      \state_reg[0]\ => shft
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_bank32x32_0_0 is
  port (
    \Q_reg[25]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_reg[20]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \x0_reg[31]_i_5\ : in STD_LOGIC;
    \x0_reg[31]_i_5_0\ : in STD_LOGIC;
    \x1_reg[31]_i_4\ : in STD_LOGIC;
    \x1_reg[31]_i_4_0\ : in STD_LOGIC;
    \x1_reg[20]_i_4\ : in STD_LOGIC;
    \x1_reg[20]_i_4_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \Q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg[31]_30\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_bank32x32_0_0 : entity is "CPU_mips_reg_bank32x32_0_0";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_bank32x32_0_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_bank32x32_0_0 is
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_reg_bank32x32
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(9 downto 0) => Q(9 downto 0),
      \Q_reg[20]\(31 downto 0) => \Q_reg[20]\(31 downto 0),
      \Q_reg[25]\(31 downto 0) => \Q_reg[25]\(31 downto 0),
      \Q_reg[31]\(0) => \Q_reg[31]\(0),
      \Q_reg[31]_0\(0) => \Q_reg[31]_0\(0),
      \Q_reg[31]_1\(0) => \Q_reg[31]_1\(0),
      \Q_reg[31]_10\(0) => \Q_reg[31]_10\(0),
      \Q_reg[31]_11\(0) => \Q_reg[31]_11\(0),
      \Q_reg[31]_12\(0) => \Q_reg[31]_12\(0),
      \Q_reg[31]_13\(0) => \Q_reg[31]_13\(0),
      \Q_reg[31]_14\(0) => \Q_reg[31]_14\(0),
      \Q_reg[31]_15\(0) => \Q_reg[31]_15\(0),
      \Q_reg[31]_16\(0) => \Q_reg[31]_16\(0),
      \Q_reg[31]_17\(0) => \Q_reg[31]_17\(0),
      \Q_reg[31]_18\(0) => \Q_reg[31]_18\(0),
      \Q_reg[31]_19\(0) => \Q_reg[31]_19\(0),
      \Q_reg[31]_2\(0) => \Q_reg[31]_2\(0),
      \Q_reg[31]_20\(0) => \Q_reg[31]_20\(0),
      \Q_reg[31]_21\(0) => \Q_reg[31]_21\(0),
      \Q_reg[31]_22\(0) => \Q_reg[31]_22\(0),
      \Q_reg[31]_23\(0) => \Q_reg[31]_23\(0),
      \Q_reg[31]_24\(0) => \Q_reg[31]_24\(0),
      \Q_reg[31]_25\(0) => \Q_reg[31]_25\(0),
      \Q_reg[31]_26\(0) => \Q_reg[31]_26\(0),
      \Q_reg[31]_27\(0) => \Q_reg[31]_27\(0),
      \Q_reg[31]_28\(0) => \Q_reg[31]_28\(0),
      \Q_reg[31]_29\(0) => \Q_reg[31]_29\(0),
      \Q_reg[31]_3\(0) => \Q_reg[31]_3\(0),
      \Q_reg[31]_30\(0) => \Q_reg[31]_30\(0),
      \Q_reg[31]_4\(0) => \Q_reg[31]_4\(0),
      \Q_reg[31]_5\(0) => \Q_reg[31]_5\(0),
      \Q_reg[31]_6\(0) => \Q_reg[31]_6\(0),
      \Q_reg[31]_7\(0) => \Q_reg[31]_7\(0),
      \Q_reg[31]_8\(0) => \Q_reg[31]_8\(0),
      \Q_reg[31]_9\(0) => \Q_reg[31]_9\(0),
      clk => clk,
      rst => rst,
      \x0_reg[31]_i_5\ => \x0_reg[31]_i_5\,
      \x0_reg[31]_i_5_0\ => \x0_reg[31]_i_5_0\,
      \x1_reg[20]_i_4\ => \x1_reg[20]_i_4\,
      \x1_reg[20]_i_4_0\ => \x1_reg[20]_i_4_0\,
      \x1_reg[31]_i_4\ => \x1_reg[31]_i_4\,
      \x1_reg[31]_i_4_0\ => \x1_reg[31]_i_4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    memoryWrite : out STD_LOGIC;
    memoryRead : out STD_LOGIC;
    memoryAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    memoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips : entity is "CPU_mips";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips is
  signal ALUOp : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ALUOut_write : STD_LOGIC;
  signal ALU_0_n_0 : STD_LOGIC;
  signal ALU_0_n_1 : STD_LOGIC;
  signal ALU_0_n_10 : STD_LOGIC;
  signal ALU_0_n_11 : STD_LOGIC;
  signal ALU_0_n_12 : STD_LOGIC;
  signal ALU_0_n_13 : STD_LOGIC;
  signal ALU_0_n_2 : STD_LOGIC;
  signal ALU_0_n_3 : STD_LOGIC;
  signal ALU_0_n_4 : STD_LOGIC;
  signal ALU_0_n_5 : STD_LOGIC;
  signal ALU_0_n_6 : STD_LOGIC;
  signal ALU_0_n_7 : STD_LOGIC;
  signal ALU_0_n_8 : STD_LOGIC;
  signal ALU_0_n_9 : STD_LOGIC;
  signal ALU_result_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal A_out_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal A_reg_n_32 : STD_LOGIC;
  signal A_reg_n_36 : STD_LOGIC;
  signal A_reg_n_37 : STD_LOGIC;
  signal A_reg_n_38 : STD_LOGIC;
  signal A_reg_n_39 : STD_LOGIC;
  signal A_reg_n_40 : STD_LOGIC;
  signal A_reg_n_41 : STD_LOGIC;
  signal A_reg_n_42 : STD_LOGIC;
  signal B_write : STD_LOGIC;
  signal D : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IR_out_0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal IR_write : STD_LOGIC;
  signal MPLOut_write : STD_LOGIC;
  signal MPL_rslt_64_0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal PC_out_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PC_write : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RegDst : STD_LOGIC;
  signal \U0/EN\ : STD_LOGIC;
  signal \U0/R_AU\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \U0/shft\ : STD_LOGIC;
  signal bank_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bank_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bank_write : STD_LOGIC;
  signal instr_OR_data : STD_LOGIC;
  signal mem2reg : STD_LOGIC;
  signal memdata_reg_n_10 : STD_LOGIC;
  signal memdata_reg_n_11 : STD_LOGIC;
  signal memdata_reg_n_12 : STD_LOGIC;
  signal memdata_reg_n_13 : STD_LOGIC;
  signal memdata_reg_n_14 : STD_LOGIC;
  signal memdata_reg_n_15 : STD_LOGIC;
  signal memdata_reg_n_16 : STD_LOGIC;
  signal memdata_reg_n_17 : STD_LOGIC;
  signal memdata_reg_n_18 : STD_LOGIC;
  signal memdata_reg_n_19 : STD_LOGIC;
  signal memdata_reg_n_20 : STD_LOGIC;
  signal memdata_reg_n_21 : STD_LOGIC;
  signal memdata_reg_n_22 : STD_LOGIC;
  signal memdata_reg_n_23 : STD_LOGIC;
  signal memdata_reg_n_24 : STD_LOGIC;
  signal memdata_reg_n_25 : STD_LOGIC;
  signal memdata_reg_n_26 : STD_LOGIC;
  signal memdata_reg_n_27 : STD_LOGIC;
  signal memdata_reg_n_28 : STD_LOGIC;
  signal memdata_reg_n_29 : STD_LOGIC;
  signal memdata_reg_n_3 : STD_LOGIC;
  signal memdata_reg_n_30 : STD_LOGIC;
  signal memdata_reg_n_31 : STD_LOGIC;
  signal memdata_reg_n_4 : STD_LOGIC;
  signal memdata_reg_n_5 : STD_LOGIC;
  signal memdata_reg_n_6 : STD_LOGIC;
  signal memdata_reg_n_7 : STD_LOGIC;
  signal memdata_reg_n_8 : STD_LOGIC;
  signal memdata_reg_n_9 : STD_LOGIC;
  signal memdata_write : STD_LOGIC;
  signal mips_controller_0_mplrst : STD_LOGIC;
  signal mips_controller_0_n_107 : STD_LOGIC;
  signal mips_controller_0_n_108 : STD_LOGIC;
  signal mips_controller_0_n_109 : STD_LOGIC;
  signal mips_controller_0_n_110 : STD_LOGIC;
  signal mips_controller_0_n_134 : STD_LOGIC;
  signal mips_controller_0_n_16 : STD_LOGIC;
  signal mips_controller_0_n_167 : STD_LOGIC;
  signal mips_controller_0_n_168 : STD_LOGIC;
  signal mips_controller_0_n_169 : STD_LOGIC;
  signal mips_controller_0_n_17 : STD_LOGIC;
  signal mips_controller_0_n_170 : STD_LOGIC;
  signal mips_controller_0_n_171 : STD_LOGIC;
  signal mips_controller_0_n_172 : STD_LOGIC;
  signal mips_controller_0_n_173 : STD_LOGIC;
  signal mips_controller_0_n_174 : STD_LOGIC;
  signal mips_controller_0_n_175 : STD_LOGIC;
  signal mips_controller_0_n_176 : STD_LOGIC;
  signal mips_controller_0_n_177 : STD_LOGIC;
  signal mips_controller_0_n_178 : STD_LOGIC;
  signal mips_controller_0_n_179 : STD_LOGIC;
  signal mips_controller_0_n_180 : STD_LOGIC;
  signal mips_controller_0_n_181 : STD_LOGIC;
  signal mips_controller_0_n_182 : STD_LOGIC;
  signal mips_controller_0_n_183 : STD_LOGIC;
  signal mips_controller_0_n_184 : STD_LOGIC;
  signal mips_controller_0_n_185 : STD_LOGIC;
  signal mips_controller_0_n_186 : STD_LOGIC;
  signal mips_controller_0_n_187 : STD_LOGIC;
  signal mips_controller_0_n_188 : STD_LOGIC;
  signal mips_controller_0_n_189 : STD_LOGIC;
  signal mips_controller_0_n_19 : STD_LOGIC;
  signal mips_controller_0_n_190 : STD_LOGIC;
  signal mips_controller_0_n_191 : STD_LOGIC;
  signal mips_controller_0_n_192 : STD_LOGIC;
  signal mips_controller_0_n_193 : STD_LOGIC;
  signal mips_controller_0_n_194 : STD_LOGIC;
  signal mips_controller_0_n_195 : STD_LOGIC;
  signal mips_controller_0_n_196 : STD_LOGIC;
  signal mips_controller_0_n_197 : STD_LOGIC;
  signal mips_controller_0_n_198 : STD_LOGIC;
  signal mips_controller_0_n_199 : STD_LOGIC;
  signal mips_controller_0_n_20 : STD_LOGIC;
  signal mips_controller_0_n_200 : STD_LOGIC;
  signal mips_controller_0_n_201 : STD_LOGIC;
  signal mips_controller_0_n_202 : STD_LOGIC;
  signal mips_controller_0_n_203 : STD_LOGIC;
  signal mips_controller_0_n_204 : STD_LOGIC;
  signal mips_controller_0_n_205 : STD_LOGIC;
  signal mips_controller_0_n_206 : STD_LOGIC;
  signal mips_controller_0_n_207 : STD_LOGIC;
  signal mips_controller_0_n_208 : STD_LOGIC;
  signal mips_controller_0_n_209 : STD_LOGIC;
  signal mips_controller_0_n_21 : STD_LOGIC;
  signal mips_controller_0_n_210 : STD_LOGIC;
  signal mips_controller_0_n_212 : STD_LOGIC;
  signal mips_controller_0_n_213 : STD_LOGIC;
  signal mips_controller_0_n_214 : STD_LOGIC;
  signal mips_controller_0_n_215 : STD_LOGIC;
  signal mips_controller_0_n_216 : STD_LOGIC;
  signal mips_controller_0_n_217 : STD_LOGIC;
  signal mips_controller_0_n_218 : STD_LOGIC;
  signal mips_controller_0_n_219 : STD_LOGIC;
  signal mips_controller_0_n_22 : STD_LOGIC;
  signal mips_controller_0_n_220 : STD_LOGIC;
  signal mips_controller_0_n_221 : STD_LOGIC;
  signal mips_controller_0_n_222 : STD_LOGIC;
  signal mips_controller_0_n_223 : STD_LOGIC;
  signal mips_controller_0_n_23 : STD_LOGIC;
  signal mips_controller_0_n_24 : STD_LOGIC;
  signal mips_controller_0_n_25 : STD_LOGIC;
  signal mips_controller_0_n_26 : STD_LOGIC;
  signal mips_controller_0_n_27 : STD_LOGIC;
  signal mips_controller_0_n_28 : STD_LOGIC;
  signal mips_controller_0_n_282 : STD_LOGIC;
  signal mips_controller_0_n_29 : STD_LOGIC;
  signal mips_controller_0_n_30 : STD_LOGIC;
  signal mips_controller_0_n_31 : STD_LOGIC;
  signal mips_controller_0_n_32 : STD_LOGIC;
  signal mips_controller_0_n_33 : STD_LOGIC;
  signal mips_controller_0_n_34 : STD_LOGIC;
  signal mips_controller_0_n_35 : STD_LOGIC;
  signal mips_controller_0_n_36 : STD_LOGIC;
  signal mips_controller_0_n_37 : STD_LOGIC;
  signal mips_controller_0_n_38 : STD_LOGIC;
  signal mips_controller_0_n_39 : STD_LOGIC;
  signal mips_controller_0_n_4 : STD_LOGIC;
  signal mips_controller_0_n_40 : STD_LOGIC;
  signal mips_controller_0_n_41 : STD_LOGIC;
  signal mips_controller_0_n_42 : STD_LOGIC;
  signal mips_controller_0_n_43 : STD_LOGIC;
  signal mips_controller_0_n_44 : STD_LOGIC;
  signal mips_controller_0_n_45 : STD_LOGIC;
  signal mips_controller_0_n_46 : STD_LOGIC;
  signal mips_controller_0_n_5 : STD_LOGIC;
  signal mips_controller_0_n_6 : STD_LOGIC;
  signal mips_controller_0_n_7 : STD_LOGIC;
  signal multiplier_0_n_1 : STD_LOGIC;
  signal mux_in0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_in1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_ALU_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_PC_n_0 : STD_LOGIC;
  signal reg_PC_n_1 : STD_LOGIC;
  signal reg_PC_n_2 : STD_LOGIC;
  signal reg_PC_n_3 : STD_LOGIC;
  signal reg_instr_n_0 : STD_LOGIC;
  signal reg_instr_n_1 : STD_LOGIC;
  signal reg_instr_n_10 : STD_LOGIC;
  signal reg_instr_n_100 : STD_LOGIC;
  signal reg_instr_n_101 : STD_LOGIC;
  signal reg_instr_n_102 : STD_LOGIC;
  signal reg_instr_n_103 : STD_LOGIC;
  signal reg_instr_n_104 : STD_LOGIC;
  signal reg_instr_n_105 : STD_LOGIC;
  signal reg_instr_n_106 : STD_LOGIC;
  signal reg_instr_n_107 : STD_LOGIC;
  signal reg_instr_n_108 : STD_LOGIC;
  signal reg_instr_n_109 : STD_LOGIC;
  signal reg_instr_n_11 : STD_LOGIC;
  signal reg_instr_n_110 : STD_LOGIC;
  signal reg_instr_n_111 : STD_LOGIC;
  signal reg_instr_n_112 : STD_LOGIC;
  signal reg_instr_n_113 : STD_LOGIC;
  signal reg_instr_n_114 : STD_LOGIC;
  signal reg_instr_n_115 : STD_LOGIC;
  signal reg_instr_n_116 : STD_LOGIC;
  signal reg_instr_n_117 : STD_LOGIC;
  signal reg_instr_n_118 : STD_LOGIC;
  signal reg_instr_n_119 : STD_LOGIC;
  signal reg_instr_n_12 : STD_LOGIC;
  signal reg_instr_n_120 : STD_LOGIC;
  signal reg_instr_n_122 : STD_LOGIC;
  signal reg_instr_n_123 : STD_LOGIC;
  signal reg_instr_n_124 : STD_LOGIC;
  signal reg_instr_n_125 : STD_LOGIC;
  signal reg_instr_n_126 : STD_LOGIC;
  signal reg_instr_n_127 : STD_LOGIC;
  signal reg_instr_n_128 : STD_LOGIC;
  signal reg_instr_n_129 : STD_LOGIC;
  signal reg_instr_n_130 : STD_LOGIC;
  signal reg_instr_n_131 : STD_LOGIC;
  signal reg_instr_n_132 : STD_LOGIC;
  signal reg_instr_n_133 : STD_LOGIC;
  signal reg_instr_n_134 : STD_LOGIC;
  signal reg_instr_n_135 : STD_LOGIC;
  signal reg_instr_n_136 : STD_LOGIC;
  signal reg_instr_n_137 : STD_LOGIC;
  signal reg_instr_n_138 : STD_LOGIC;
  signal reg_instr_n_139 : STD_LOGIC;
  signal reg_instr_n_140 : STD_LOGIC;
  signal reg_instr_n_141 : STD_LOGIC;
  signal reg_instr_n_142 : STD_LOGIC;
  signal reg_instr_n_143 : STD_LOGIC;
  signal reg_instr_n_144 : STD_LOGIC;
  signal reg_instr_n_145 : STD_LOGIC;
  signal reg_instr_n_146 : STD_LOGIC;
  signal reg_instr_n_147 : STD_LOGIC;
  signal reg_instr_n_148 : STD_LOGIC;
  signal reg_instr_n_149 : STD_LOGIC;
  signal reg_instr_n_150 : STD_LOGIC;
  signal reg_instr_n_151 : STD_LOGIC;
  signal reg_instr_n_152 : STD_LOGIC;
  signal reg_instr_n_153 : STD_LOGIC;
  signal reg_instr_n_154 : STD_LOGIC;
  signal reg_instr_n_2 : STD_LOGIC;
  signal reg_instr_n_3 : STD_LOGIC;
  signal reg_instr_n_39 : STD_LOGIC;
  signal reg_instr_n_4 : STD_LOGIC;
  signal reg_instr_n_40 : STD_LOGIC;
  signal reg_instr_n_41 : STD_LOGIC;
  signal reg_instr_n_42 : STD_LOGIC;
  signal reg_instr_n_43 : STD_LOGIC;
  signal reg_instr_n_44 : STD_LOGIC;
  signal reg_instr_n_45 : STD_LOGIC;
  signal reg_instr_n_46 : STD_LOGIC;
  signal reg_instr_n_47 : STD_LOGIC;
  signal reg_instr_n_48 : STD_LOGIC;
  signal reg_instr_n_49 : STD_LOGIC;
  signal reg_instr_n_5 : STD_LOGIC;
  signal reg_instr_n_54 : STD_LOGIC;
  signal reg_instr_n_55 : STD_LOGIC;
  signal reg_instr_n_56 : STD_LOGIC;
  signal reg_instr_n_57 : STD_LOGIC;
  signal reg_instr_n_58 : STD_LOGIC;
  signal reg_instr_n_59 : STD_LOGIC;
  signal reg_instr_n_6 : STD_LOGIC;
  signal reg_instr_n_60 : STD_LOGIC;
  signal reg_instr_n_61 : STD_LOGIC;
  signal reg_instr_n_62 : STD_LOGIC;
  signal reg_instr_n_63 : STD_LOGIC;
  signal reg_instr_n_64 : STD_LOGIC;
  signal reg_instr_n_65 : STD_LOGIC;
  signal reg_instr_n_66 : STD_LOGIC;
  signal reg_instr_n_67 : STD_LOGIC;
  signal reg_instr_n_68 : STD_LOGIC;
  signal reg_instr_n_69 : STD_LOGIC;
  signal reg_instr_n_7 : STD_LOGIC;
  signal reg_instr_n_70 : STD_LOGIC;
  signal reg_instr_n_71 : STD_LOGIC;
  signal reg_instr_n_72 : STD_LOGIC;
  signal reg_instr_n_73 : STD_LOGIC;
  signal reg_instr_n_74 : STD_LOGIC;
  signal reg_instr_n_75 : STD_LOGIC;
  signal reg_instr_n_76 : STD_LOGIC;
  signal reg_instr_n_77 : STD_LOGIC;
  signal reg_instr_n_78 : STD_LOGIC;
  signal reg_instr_n_79 : STD_LOGIC;
  signal reg_instr_n_8 : STD_LOGIC;
  signal reg_instr_n_80 : STD_LOGIC;
  signal reg_instr_n_81 : STD_LOGIC;
  signal reg_instr_n_82 : STD_LOGIC;
  signal reg_instr_n_83 : STD_LOGIC;
  signal reg_instr_n_84 : STD_LOGIC;
  signal reg_instr_n_85 : STD_LOGIC;
  signal reg_instr_n_86 : STD_LOGIC;
  signal reg_instr_n_87 : STD_LOGIC;
  signal reg_instr_n_88 : STD_LOGIC;
  signal reg_instr_n_89 : STD_LOGIC;
  signal reg_instr_n_9 : STD_LOGIC;
  signal reg_instr_n_90 : STD_LOGIC;
  signal reg_instr_n_91 : STD_LOGIC;
  signal reg_instr_n_92 : STD_LOGIC;
  signal reg_instr_n_93 : STD_LOGIC;
  signal reg_instr_n_94 : STD_LOGIC;
  signal reg_instr_n_95 : STD_LOGIC;
  signal reg_instr_n_96 : STD_LOGIC;
  signal reg_instr_n_97 : STD_LOGIC;
  signal reg_instr_n_98 : STD_LOGIC;
  signal reg_instr_n_99 : STD_LOGIC;
  signal srcA_0 : STD_LOGIC_VECTOR ( 28 downto 2 );
  signal wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
ALU_0: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_ALU_0_0
     port map (
      ALUOp(0) => ALUOp(1),
      Q(8 downto 5) => \^q\(28 downto 25),
      Q(4 downto 2) => \^q\(23 downto 21),
      Q(1) => \^q\(19),
      Q(0) => \^q\(17),
      \Q_reg[11]\(1) => ALU_0_n_2,
      \Q_reg[11]\(0) => ALU_0_n_3,
      \Q_reg[11]_i_5\ => mips_controller_0_n_194,
      \Q_reg[11]_i_5_0\ => mips_controller_0_n_195,
      \Q_reg[14]\(0) => ALU_0_n_4,
      \Q_reg[14]_i_8\ => mips_controller_0_n_197,
      \Q_reg[19]\(1) => ALU_0_n_5,
      \Q_reg[19]\(0) => ALU_0_n_6,
      \Q_reg[23]\(2) => ALU_0_n_7,
      \Q_reg[23]\(1) => ALU_0_n_8,
      \Q_reg[23]\(0) => ALU_0_n_9,
      \Q_reg[27]\(2) => ALU_0_n_10,
      \Q_reg[27]\(1) => ALU_0_n_11,
      \Q_reg[27]\(0) => ALU_0_n_12,
      \Q_reg[28]\(0) => ALU_0_n_13,
      \Q_reg[31]_i_5\ => mips_controller_0_n_27,
      \Q_reg[31]_i_5_0\ => reg_instr_n_103,
      \Q_reg[31]_i_5_1\ => mips_controller_0_n_28,
      \Q_reg[4]_i_6\ => reg_instr_n_40,
      \Q_reg[4]_i_6_0\ => reg_instr_n_1,
      S(1) => ALU_0_n_0,
      S(0) => ALU_0_n_1,
      srcA_0(13 downto 10) => srcA_0(28 downto 25),
      srcA_0(9 downto 7) => srcA_0(23 downto 21),
      srcA_0(6) => srcA_0(19),
      srcA_0(5) => srcA_0(17),
      srcA_0(4) => srcA_0(14),
      srcA_0(3 downto 2) => srcA_0(11 downto 10),
      srcA_0(1 downto 0) => srcA_0(3 downto 2)
    );
A_reg: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_memdata_reg_0
     port map (
      E(0) => B_write,
      Q(31 downto 0) => A_out_0(31 downto 0),
      \Q_reg[19]\ => A_reg_n_32,
      \Q_reg[19]_0\ => A_reg_n_39,
      \Q_reg[19]_1\ => A_reg_n_40,
      \Q_reg[1]\ => A_reg_n_42,
      \Q_reg[2]\ => A_reg_n_41,
      \Q_reg[31]\ => A_reg_n_36,
      \Q_reg[31]_0\(31 downto 0) => bank_A(31 downto 0),
      \Q_reg[7]\ => A_reg_n_38,
      \Q_reg[8]\ => A_reg_n_37,
      clk => clk,
      instr_OR_data => instr_OR_data,
      memoryAddress(2 downto 0) => memoryAddress(2 downto 0),
      \memoryAddress[0]_0\ => mips_controller_0_n_221,
      \memoryAddress[2]\(2 downto 0) => PC_out_0(2 downto 0),
      \memoryAddress[2]_0\(1) => mips_controller_0_n_215,
      \memoryAddress[2]_0\(0) => mips_controller_0_n_216,
      \memoryAddress[2]_1\ => mips_controller_0_n_223,
      memoryAddress_0_sp_1 => mips_controller_0_n_177,
      memoryAddress_1_sp_1 => mips_controller_0_n_222,
      rst => rst
    );
B_reg: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_memdata_reg1_0
     port map (
      E(0) => B_write,
      Q(31 downto 0) => \^q\(31 downto 0),
      \Q_reg[31]\(31 downto 0) => bank_B(31 downto 0),
      clk => clk,
      rst => rst
    );
MPL_reg_hi: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_2
     port map (
      D(31 downto 0) => MPL_rslt_64_0(63 downto 32),
      E(0) => MPLOut_write,
      Q(31 downto 0) => mux_in0(31 downto 0),
      clk => clk,
      rst => rst
    );
MPL_reg_lo: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_MPL_reg_0
     port map (
      D(31 downto 0) => MPL_rslt_64_0(31 downto 0),
      E(0) => MPLOut_write,
      Q(31 downto 0) => mux_in1(31 downto 0),
      clk => clk,
      rst => rst
    );
memdata_reg: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_instr_reg_0
     port map (
      D(2 downto 0) => wrdata(2 downto 0),
      E(0) => memdata_write,
      Q(28) => memdata_reg_n_3,
      Q(27) => memdata_reg_n_4,
      Q(26) => memdata_reg_n_5,
      Q(25) => memdata_reg_n_6,
      Q(24) => memdata_reg_n_7,
      Q(23) => memdata_reg_n_8,
      Q(22) => memdata_reg_n_9,
      Q(21) => memdata_reg_n_10,
      Q(20) => memdata_reg_n_11,
      Q(19) => memdata_reg_n_12,
      Q(18) => memdata_reg_n_13,
      Q(17) => memdata_reg_n_14,
      Q(16) => memdata_reg_n_15,
      Q(15) => memdata_reg_n_16,
      Q(14) => memdata_reg_n_17,
      Q(13) => memdata_reg_n_18,
      Q(12) => memdata_reg_n_19,
      Q(11) => memdata_reg_n_20,
      Q(10) => memdata_reg_n_21,
      Q(9) => memdata_reg_n_22,
      Q(8) => memdata_reg_n_23,
      Q(7) => memdata_reg_n_24,
      Q(6) => memdata_reg_n_25,
      Q(5) => memdata_reg_n_26,
      Q(4) => memdata_reg_n_27,
      Q(3) => memdata_reg_n_28,
      Q(2) => memdata_reg_n_29,
      Q(1) => memdata_reg_n_30,
      Q(0) => memdata_reg_n_31,
      \Q_reg[0]\ => A_reg_n_36,
      \Q_reg[1]\ => A_reg_n_37,
      \Q_reg[2]\ => A_reg_n_39,
      clk => clk,
      mem2reg => mem2reg,
      memoryDataIn(31 downto 0) => memoryDataIn(31 downto 0),
      rst => rst
    );
mips_controller_0: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_mips_controller_0_0
     port map (
      ALUOp(0) => ALUOp(1),
      \ALUsrcB_reg[0]\ => mips_controller_0_n_27,
      CO(0) => mips_controller_0_n_282,
      D(2) => ALU_result_0(20),
      D(1 downto 0) => ALU_result_0(4 downto 3),
      E(0) => memdata_write,
      \FSM_onehot_state_reg[0]\ => reg_instr_n_12,
      \FSM_onehot_state_reg[0]_0\(0) => reg_instr_n_84,
      \FSM_onehot_state_reg[10]\(1) => mips_controller_0_n_215,
      \FSM_onehot_state_reg[10]\(0) => mips_controller_0_n_216,
      \FSM_onehot_state_reg[11]\(0) => MPLOut_write,
      \FSM_onehot_state_reg[16]\(1) => mips_controller_0_n_38,
      \FSM_onehot_state_reg[16]\(0) => mips_controller_0_n_39,
      \FSM_onehot_state_reg[16]_0\ => reg_instr_n_98,
      \FSM_onehot_state_reg[17]\(1) => mips_controller_0_n_34,
      \FSM_onehot_state_reg[17]\(0) => mips_controller_0_n_35,
      \FSM_onehot_state_reg[1]\(27 downto 17) => ALU_result_0(31 downto 21),
      \FSM_onehot_state_reg[1]\(16 downto 11) => ALU_result_0(19 downto 14),
      \FSM_onehot_state_reg[1]\(10 downto 3) => ALU_result_0(12 downto 5),
      \FSM_onehot_state_reg[1]\(2 downto 0) => ALU_result_0(2 downto 0),
      \FSM_onehot_state_reg[1]_0\ => mips_controller_0_n_108,
      \FSM_onehot_state_reg[1]_1\ => mips_controller_0_n_209,
      \FSM_onehot_state_reg[20]\ => mips_controller_0_n_214,
      \FSM_onehot_state_reg[21]\(0) => ALUOut_write,
      \FSM_onehot_state_reg[21]_0\ => mips_controller_0_n_36,
      \FSM_onehot_state_reg[21]_1\ => mips_controller_0_n_43,
      \FSM_onehot_state_reg[21]_2\ => mips_controller_0_n_208,
      \FSM_onehot_state_reg[21]_3\(9) => reg_instr_n_88,
      \FSM_onehot_state_reg[21]_3\(8) => reg_instr_n_89,
      \FSM_onehot_state_reg[21]_3\(7) => reg_instr_n_90,
      \FSM_onehot_state_reg[21]_3\(6) => reg_instr_n_91,
      \FSM_onehot_state_reg[21]_3\(5) => reg_instr_n_92,
      \FSM_onehot_state_reg[21]_3\(4) => reg_instr_n_93,
      \FSM_onehot_state_reg[21]_3\(3) => reg_instr_n_94,
      \FSM_onehot_state_reg[21]_3\(2) => reg_instr_n_95,
      \FSM_onehot_state_reg[21]_3\(1) => reg_instr_n_96,
      \FSM_onehot_state_reg[21]_3\(0) => reg_instr_n_97,
      \FSM_onehot_state_reg[22]\ => mips_controller_0_n_210,
      \FSM_onehot_state_reg[22]_0\(0) => PC_write,
      \FSM_onehot_state_reg[2]\(0) => B_write,
      \FSM_onehot_state_reg[2]_0\ => mips_controller_0_n_212,
      \FSM_onehot_state_reg[3]\ => reg_instr_n_85,
      \FSM_onehot_state_reg[5]\ => mips_controller_0_n_213,
      \FSM_onehot_state_reg[5]_0\ => reg_instr_n_99,
      \FSM_onehot_state_reg[7]\ => mips_controller_0_n_28,
      IR_write => IR_write,
      \MPL_ALU_reg[1]\ => mips_controller_0_n_177,
      Q(3) => mips_controller_0_n_4,
      Q(2) => mips_controller_0_n_5,
      Q(1) => mips_controller_0_n_6,
      Q(0) => mips_controller_0_n_7,
      \Q[0]_i_2\ => reg_instr_n_86,
      \Q[0]_i_5\ => reg_instr_n_7,
      \Q[31]_i_10__0\(2) => ALU_0_n_7,
      \Q[31]_i_10__0\(1) => ALU_0_n_8,
      \Q[31]_i_10__0\(0) => ALU_0_n_9,
      \Q[31]_i_3__0\(1) => ALU_0_n_5,
      \Q[31]_i_3__0\(0) => ALU_0_n_6,
      \Q[31]_i_4__0\(1) => ALU_0_n_2,
      \Q[31]_i_4__0\(0) => ALU_0_n_3,
      \Q[31]_i_6__0\(2) => ALU_0_n_10,
      \Q[31]_i_6__0\(1) => ALU_0_n_11,
      \Q[31]_i_6__0\(0) => ALU_0_n_12,
      \Q[31]_i_7__0\(0) => ALU_0_n_4,
      \Q_reg[0]\ => mips_controller_0_n_16,
      \Q_reg[0]_0\ => mips_controller_0_n_173,
      \Q_reg[0]_1\ => mips_controller_0_n_181,
      \Q_reg[0]_2\ => mips_controller_0_n_221,
      \Q_reg[0]_3\ => A_reg_n_36,
      \Q_reg[0]_4\ => reg_instr_n_54,
      \Q_reg[0]_5\ => reg_PC_n_2,
      \Q_reg[0]_6\ => reg_PC_n_3,
      \Q_reg[0]_7\ => reg_PC_n_0,
      \Q_reg[0]_8\ => reg_PC_n_1,
      \Q_reg[10]\ => mips_controller_0_n_191,
      \Q_reg[10]_0\ => mips_controller_0_n_194,
      \Q_reg[10]_1\ => reg_instr_n_55,
      \Q_reg[10]_2\ => reg_instr_n_78,
      \Q_reg[11]\ => mips_controller_0_n_195,
      \Q_reg[11]_0\ => reg_instr_n_41,
      \Q_reg[11]_1\ => reg_instr_n_67,
      \Q_reg[12]\ => reg_instr_n_68,
      \Q_reg[12]_0\ => reg_instr_n_81,
      \Q_reg[13]\ => mips_controller_0_n_24,
      \Q_reg[13]_0\ => mips_controller_0_n_25,
      \Q_reg[13]_1\ => reg_instr_n_59,
      \Q_reg[14]\ => mips_controller_0_n_197,
      \Q_reg[14]_0\ => reg_instr_n_69,
      \Q_reg[14]_1\ => reg_instr_n_87,
      \Q_reg[15]\ => mips_controller_0_n_33,
      \Q_reg[15]_0\ => mips_controller_0_n_170,
      \Q_reg[15]_1\ => mips_controller_0_n_205,
      \Q_reg[15]_2\ => mips_controller_0_n_206,
      \Q_reg[15]_3\ => reg_instr_n_71,
      \Q_reg[16]\ => reg_instr_n_49,
      \Q_reg[17]\ => mips_controller_0_n_217,
      \Q_reg[17]_0\ => reg_instr_n_40,
      \Q_reg[17]_1\ => reg_instr_n_1,
      \Q_reg[17]_2\ => reg_instr_n_72,
      \Q_reg[17]_3\ => reg_instr_n_56,
      \Q_reg[18]\ => mips_controller_0_n_26,
      \Q_reg[18]_0\ => reg_instr_n_45,
      \Q_reg[19]\ => reg_instr_n_60,
      \Q_reg[19]_i_6\ => reg_instr_n_103,
      \Q_reg[1]\ => mips_controller_0_n_19,
      \Q_reg[1]_0\ => mips_controller_0_n_169,
      \Q_reg[1]_1\ => mips_controller_0_n_222,
      \Q_reg[1]_2\ => A_reg_n_37,
      \Q_reg[1]_3\ => reg_instr_n_63,
      \Q_reg[20]\ => mips_controller_0_n_29,
      \Q_reg[20]_0\ => mips_controller_0_n_218,
      \Q_reg[21]\ => reg_instr_n_58,
      \Q_reg[22]\ => mips_controller_0_n_219,
      \Q_reg[22]_0\ => reg_instr_n_48,
      \Q_reg[22]_1\ => reg_instr_n_74,
      \Q_reg[23]\ => reg_instr_n_10,
      \Q_reg[23]_0\ => reg_instr_n_62,
      \Q_reg[24]\ => mips_controller_0_n_30,
      \Q_reg[24]_0\ => mips_controller_0_n_220,
      \Q_reg[24]_1\ => reg_instr_n_76,
      \Q_reg[24]_2\ => reg_instr_n_75,
      \Q_reg[25]\ => reg_instr_n_9,
      \Q_reg[25]_0\ => reg_instr_n_8,
      \Q_reg[25]_1\ => reg_instr_n_57,
      \Q_reg[26]\ => reg_instr_n_47,
      \Q_reg[26]_0\ => reg_instr_n_79,
      \Q_reg[27]\(25 downto 0) => IR_out_0(25 downto 0),
      \Q_reg[27]_0\ => reg_instr_n_46,
      \Q_reg[27]_1\ => reg_instr_n_61,
      \Q_reg[28]\ => mips_controller_0_n_42,
      \Q_reg[28]_0\(22 downto 19) => srcA_0(28 downto 25),
      \Q_reg[28]_0\(18 downto 16) => srcA_0(23 downto 21),
      \Q_reg[28]_0\(15) => srcA_0(19),
      \Q_reg[28]_0\(14 downto 2) => srcA_0(17 downto 5),
      \Q_reg[28]_0\(1 downto 0) => srcA_0(3 downto 2),
      \Q_reg[28]_1\ => reg_instr_n_80,
      \Q_reg[29]\ => mips_controller_0_n_31,
      \Q_reg[29]_0\ => mips_controller_0_n_41,
      \Q_reg[29]_1\ => mips_controller_0_n_109,
      \Q_reg[29]_2\ => reg_instr_n_82,
      \Q_reg[2]\ => mips_controller_0_n_223,
      \Q_reg[2]_0\ => A_reg_n_39,
      \Q_reg[2]_1\ => reg_instr_n_0,
      \Q_reg[2]_2\ => reg_instr_n_44,
      \Q_reg[30]\ => mips_controller_0_n_32,
      \Q_reg[30]_0\ => reg_instr_n_70,
      \Q_reg[31]\(31 downto 0) => D(31 downto 0),
      \Q_reg[31]_0\(28 downto 0) => wrdata(31 downto 3),
      \Q_reg[31]_1\(31 downto 0) => \^q\(31 downto 0),
      \Q_reg[31]_10\(0) => ALU_0_n_13,
      \Q_reg[31]_2\ => reg_instr_n_2,
      \Q_reg[31]_3\ => reg_instr_n_83,
      \Q_reg[31]_4\(31 downto 0) => A_out_0(31 downto 0),
      \Q_reg[31]_5\ => reg_instr_n_100,
      \Q_reg[31]_6\(31 downto 0) => mux_in1(31 downto 0),
      \Q_reg[31]_7\(31 downto 0) => reg_ALU_Q(31 downto 0),
      \Q_reg[31]_8\(31 downto 0) => mux_in0(31 downto 0),
      \Q_reg[31]_9\(28) => memdata_reg_n_3,
      \Q_reg[31]_9\(27) => memdata_reg_n_4,
      \Q_reg[31]_9\(26) => memdata_reg_n_5,
      \Q_reg[31]_9\(25) => memdata_reg_n_6,
      \Q_reg[31]_9\(24) => memdata_reg_n_7,
      \Q_reg[31]_9\(23) => memdata_reg_n_8,
      \Q_reg[31]_9\(22) => memdata_reg_n_9,
      \Q_reg[31]_9\(21) => memdata_reg_n_10,
      \Q_reg[31]_9\(20) => memdata_reg_n_11,
      \Q_reg[31]_9\(19) => memdata_reg_n_12,
      \Q_reg[31]_9\(18) => memdata_reg_n_13,
      \Q_reg[31]_9\(17) => memdata_reg_n_14,
      \Q_reg[31]_9\(16) => memdata_reg_n_15,
      \Q_reg[31]_9\(15) => memdata_reg_n_16,
      \Q_reg[31]_9\(14) => memdata_reg_n_17,
      \Q_reg[31]_9\(13) => memdata_reg_n_18,
      \Q_reg[31]_9\(12) => memdata_reg_n_19,
      \Q_reg[31]_9\(11) => memdata_reg_n_20,
      \Q_reg[31]_9\(10) => memdata_reg_n_21,
      \Q_reg[31]_9\(9) => memdata_reg_n_22,
      \Q_reg[31]_9\(8) => memdata_reg_n_23,
      \Q_reg[31]_9\(7) => memdata_reg_n_24,
      \Q_reg[31]_9\(6) => memdata_reg_n_25,
      \Q_reg[31]_9\(5) => memdata_reg_n_26,
      \Q_reg[31]_9\(4) => memdata_reg_n_27,
      \Q_reg[31]_9\(3) => memdata_reg_n_28,
      \Q_reg[31]_9\(2) => memdata_reg_n_29,
      \Q_reg[31]_9\(1) => memdata_reg_n_30,
      \Q_reg[31]_9\(0) => memdata_reg_n_31,
      \Q_reg[3]\ => A_reg_n_40,
      \Q_reg[3]_0\ => A_reg_n_41,
      \Q_reg[4]\ => mips_controller_0_n_21,
      \Q_reg[4]_0\ => A_reg_n_32,
      \Q_reg[5]\ => reg_instr_n_6,
      \Q_reg[5]_0\ => reg_instr_n_42,
      \Q_reg[5]_1\ => reg_instr_n_43,
      \Q_reg[5]_2\ => reg_instr_n_73,
      \Q_reg[5]_3\ => reg_instr_n_4,
      \Q_reg[5]_4\ => A_reg_n_38,
      \Q_reg[5]_5\ => A_reg_n_42,
      \Q_reg[6]\ => mips_controller_0_n_17,
      \Q_reg[6]_0\ => mips_controller_0_n_110,
      \Q_reg[6]_1\ => mips_controller_0_n_167,
      \Q_reg[6]_2\ => mips_controller_0_n_183,
      \Q_reg[6]_3\ => mips_controller_0_n_196,
      \Q_reg[6]_4\ => reg_instr_n_3,
      \Q_reg[7]\ => mips_controller_0_n_20,
      \Q_reg[7]_0\ => mips_controller_0_n_23,
      \Q_reg[7]_1\ => mips_controller_0_n_175,
      \Q_reg[7]_2\ => mips_controller_0_n_186,
      \Q_reg[7]_3\ => reg_instr_n_11,
      \Q_reg[7]_4\ => reg_instr_n_5,
      \Q_reg[8]\ => mips_controller_0_n_40,
      \Q_reg[8]_0\ => mips_controller_0_n_44,
      \Q_reg[8]_1\ => mips_controller_0_n_107,
      \Q_reg[8]_10\ => mips_controller_0_n_187,
      \Q_reg[8]_11\ => mips_controller_0_n_188,
      \Q_reg[8]_12\ => mips_controller_0_n_189,
      \Q_reg[8]_13\ => mips_controller_0_n_190,
      \Q_reg[8]_14\ => mips_controller_0_n_192,
      \Q_reg[8]_15\ => mips_controller_0_n_193,
      \Q_reg[8]_16\ => mips_controller_0_n_198,
      \Q_reg[8]_17\ => mips_controller_0_n_199,
      \Q_reg[8]_18\ => mips_controller_0_n_200,
      \Q_reg[8]_19\ => mips_controller_0_n_201,
      \Q_reg[8]_2\ => mips_controller_0_n_134,
      \Q_reg[8]_20\ => mips_controller_0_n_202,
      \Q_reg[8]_21\ => mips_controller_0_n_203,
      \Q_reg[8]_22\ => mips_controller_0_n_204,
      \Q_reg[8]_23\ => reg_instr_n_64,
      \Q_reg[8]_24\ => reg_instr_n_77,
      \Q_reg[8]_3\ => mips_controller_0_n_171,
      \Q_reg[8]_4\ => mips_controller_0_n_172,
      \Q_reg[8]_5\ => mips_controller_0_n_176,
      \Q_reg[8]_6\ => mips_controller_0_n_179,
      \Q_reg[8]_7\ => mips_controller_0_n_180,
      \Q_reg[8]_8\ => mips_controller_0_n_182,
      \Q_reg[8]_9\ => mips_controller_0_n_185,
      \Q_reg[9]\ => mips_controller_0_n_22,
      \Q_reg[9]_0\ => mips_controller_0_n_168,
      \Q_reg[9]_1\ => mips_controller_0_n_174,
      \Q_reg[9]_2\ => mips_controller_0_n_178,
      \Q_reg[9]_3\ => mips_controller_0_n_184,
      \Q_reg[9]_4\ => mips_controller_0_n_207,
      \Q_reg[9]_5\ => reg_instr_n_39,
      \Q_reg[9]_6\ => reg_instr_n_66,
      \Q_reg[9]_7\ => reg_instr_n_65,
      RBwr_reg(0) => mips_controller_0_n_46,
      R_AU(31 downto 0) => \U0/R_AU\(31 downto 0),
      RegDst => RegDst,
      S(1) => ALU_0_n_0,
      S(0) => ALU_0_n_1,
      bank_write => bank_write,
      clk => clk,
      \counter_reg[0]\ => mips_controller_0_n_45,
      \counter_reg[0]_0\ => multiplier_0_n_1,
      instr_OR_data => instr_OR_data,
      mem2reg => mem2reg,
      memoryAddress(28 downto 0) => memoryAddress(31 downto 3),
      \memoryAddress[31]\(31 downto 0) => PC_out_0(31 downto 0),
      memoryRead => memoryRead,
      memoryWrite => memoryWrite,
      mips_controller_0_mplrst => mips_controller_0_mplrst,
      rst => rst,
      shft => \U0/shft\,
      \state_reg[0]\(0) => mips_controller_0_n_37
    );
multiplier_0: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_multiplier_0_1
     port map (
      D(0) => mips_controller_0_n_37,
      MPL_rslt_64_0(63 downto 0) => MPL_rslt_64_0(63 downto 0),
      Q(2) => IR_out_0(15),
      Q(1 downto 0) => IR_out_0(1 downto 0),
      \Q_reg[0]\ => mips_controller_0_n_16,
      \Q_reg[10]\ => reg_instr_n_112,
      \Q_reg[11]\ => reg_instr_n_113,
      \Q_reg[12]\ => reg_instr_n_114,
      \Q_reg[13]\ => reg_instr_n_115,
      \Q_reg[14]\ => reg_instr_n_116,
      \Q_reg[15]\ => reg_instr_n_101,
      \Q_reg[16]\ => reg_instr_n_102,
      \Q_reg[17]\(1) => mips_controller_0_n_38,
      \Q_reg[17]\(0) => mips_controller_0_n_39,
      \Q_reg[18]\ => mips_controller_0_n_26,
      \Q_reg[1]\ => mips_controller_0_n_19,
      \Q_reg[20]\ => mips_controller_0_n_29,
      \Q_reg[24]\ => mips_controller_0_n_30,
      \Q_reg[28]\(22 downto 19) => srcA_0(28 downto 25),
      \Q_reg[28]\(18 downto 16) => srcA_0(23 downto 21),
      \Q_reg[28]\(15) => srcA_0(19),
      \Q_reg[28]\(14 downto 2) => srcA_0(17 downto 5),
      \Q_reg[28]\(1 downto 0) => srcA_0(3 downto 2),
      \Q_reg[29]\ => mips_controller_0_n_31,
      \Q_reg[2]\ => reg_instr_n_104,
      \Q_reg[30]\ => mips_controller_0_n_32,
      \Q_reg[30]_0\(15 downto 2) => \^q\(30 downto 17),
      \Q_reg[30]_0\(1 downto 0) => \^q\(1 downto 0),
      \Q_reg[31]\ => mips_controller_0_n_33,
      \Q_reg[3]\ => reg_instr_n_105,
      \Q_reg[4]\ => mips_controller_0_n_21,
      \Q_reg[4]_0\ => reg_instr_n_106,
      \Q_reg[5]\ => reg_instr_n_107,
      \Q_reg[6]\ => reg_instr_n_108,
      \Q_reg[7]\ => reg_instr_n_109,
      \Q_reg[8]\ => reg_instr_n_110,
      \Q_reg[9]\ => reg_instr_n_111,
      clk => clk,
      \counter_reg[0]\ => multiplier_0_n_1,
      \counter_reg[0]_0\ => mips_controller_0_n_45,
      mips_controller_0_mplrst => mips_controller_0_mplrst,
      shft => \U0/shft\
    );
reg_ALU: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_1
     port map (
      D(31 downto 0) => ALU_result_0(31 downto 0),
      E(0) => ALUOut_write,
      Q(31 downto 0) => reg_ALU_Q(31 downto 0),
      clk => clk,
      rst => rst
    );
reg_PC: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_ALU_0
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => PC_write,
      Q(31 downto 0) => PC_out_0(31 downto 0),
      \Q[31]_i_10__0\ => reg_PC_n_1,
      \Q[31]_i_7__0\ => reg_PC_n_2,
      \Q[31]_i_8__0\ => reg_PC_n_3,
      \Q[31]_i_9__0\ => reg_PC_n_0,
      R_AU(31 downto 0) => \U0/R_AU\(31 downto 0),
      clk => clk,
      rst => rst
    );
reg_instr: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_0_0
     port map (
      ALUOp(0) => ALUOp(1),
      CO(0) => mips_controller_0_n_282,
      D(3) => ALU_result_0(20),
      D(2) => ALU_result_0(13),
      D(1 downto 0) => ALU_result_0(4 downto 3),
      E(0) => reg_instr_n_117,
      \FSM_onehot_state_reg[0]\ => mips_controller_0_n_208,
      \FSM_onehot_state_reg[0]_0\ => mips_controller_0_n_213,
      \FSM_onehot_state_reg[21]\ => reg_instr_n_44,
      \FSM_onehot_state_reg[21]_0\(0) => reg_instr_n_84,
      \FSM_onehot_state_reg[21]_1\ => mips_controller_0_n_212,
      \FSM_onehot_state_reg[22]\ => reg_instr_n_43,
      IR_write => IR_write,
      Q(25 downto 0) => IR_out_0(25 downto 0),
      \Q[0]_i_2\ => mips_controller_0_n_186,
      \Q[0]_i_2_0\ => mips_controller_0_n_169,
      \Q[13]_i_4\ => mips_controller_0_n_109,
      \Q[13]_i_4_0\ => mips_controller_0_n_176,
      \Q[13]_i_4_1\ => mips_controller_0_n_187,
      \Q[15]_i_2\ => mips_controller_0_n_207,
      \Q[16]_i_4\ => mips_controller_0_n_20,
      \Q[16]_i_4_0\ => mips_controller_0_n_16,
      \Q[16]_i_4_1\ => mips_controller_0_n_17,
      \Q[17]_i_4\ => mips_controller_0_n_171,
      \Q[1]_i_2\ => mips_controller_0_n_188,
      \Q[1]_i_2_0\ => mips_controller_0_n_182,
      \Q[1]_i_5\(3) => mips_controller_0_n_4,
      \Q[1]_i_5\(2) => mips_controller_0_n_5,
      \Q[1]_i_5\(1) => mips_controller_0_n_6,
      \Q[1]_i_5\(0) => mips_controller_0_n_7,
      \Q[29]_i_5\ => reg_instr_n_56,
      \Q[30]_i_5\ => mips_controller_0_n_206,
      \Q[4]_i_18\(1) => mips_controller_0_n_34,
      \Q[4]_i_18\(0) => mips_controller_0_n_35,
      \Q_reg[0]\ => reg_instr_n_6,
      \Q_reg[0]_0\ => reg_instr_n_65,
      \Q_reg[10]\ => reg_instr_n_10,
      \Q_reg[10]_0\ => reg_instr_n_11,
      \Q_reg[10]_1\ => reg_instr_n_46,
      \Q_reg[10]_2\ => reg_instr_n_55,
      \Q_reg[11]\ => reg_instr_n_59,
      \Q_reg[11]_0\(0) => reg_instr_n_118,
      \Q_reg[11]_1\(0) => reg_instr_n_119,
      \Q_reg[11]_10\(0) => reg_instr_n_135,
      \Q_reg[11]_11\(0) => reg_instr_n_141,
      \Q_reg[11]_12\(0) => reg_instr_n_142,
      \Q_reg[11]_13\(0) => reg_instr_n_143,
      \Q_reg[11]_14\(0) => reg_instr_n_145,
      \Q_reg[11]_15\(0) => reg_instr_n_146,
      \Q_reg[11]_16\(0) => reg_instr_n_147,
      \Q_reg[11]_17\ => mips_controller_0_n_196,
      \Q_reg[11]_18\ => mips_controller_0_n_200,
      \Q_reg[11]_2\(0) => reg_instr_n_125,
      \Q_reg[11]_3\(0) => reg_instr_n_126,
      \Q_reg[11]_4\(0) => reg_instr_n_127,
      \Q_reg[11]_5\(0) => reg_instr_n_129,
      \Q_reg[11]_6\(0) => reg_instr_n_130,
      \Q_reg[11]_7\(0) => reg_instr_n_131,
      \Q_reg[11]_8\(0) => reg_instr_n_133,
      \Q_reg[11]_9\(0) => reg_instr_n_134,
      \Q_reg[12]\ => reg_instr_n_114,
      \Q_reg[12]_0\(0) => \U0/EN\,
      \Q_reg[12]_1\(0) => reg_instr_n_122,
      \Q_reg[12]_2\(0) => reg_instr_n_123,
      \Q_reg[12]_3\(0) => reg_instr_n_137,
      \Q_reg[12]_4\(0) => reg_instr_n_138,
      \Q_reg[12]_5\(0) => reg_instr_n_139,
      \Q_reg[12]_6\ => mips_controller_0_n_185,
      \Q_reg[12]_7\ => mips_controller_0_n_205,
      \Q_reg[13]\ => reg_instr_n_115,
      \Q_reg[13]_0\ => mips_controller_0_n_24,
      \Q_reg[13]_1\ => mips_controller_0_n_25,
      \Q_reg[13]_2\ => mips_controller_0_n_214,
      \Q_reg[13]_3\ => mips_controller_0_n_174,
      \Q_reg[14]\ => reg_instr_n_102,
      \Q_reg[14]_0\ => reg_instr_n_116,
      \Q_reg[14]_1\ => mips_controller_0_n_203,
      \Q_reg[14]_2\ => mips_controller_0_n_189,
      \Q_reg[14]_3\(1) => mips_controller_0_n_38,
      \Q_reg[14]_3\(0) => mips_controller_0_n_39,
      \Q_reg[15]\ => reg_instr_n_101,
      \Q_reg[15]_0\ => reg_instr_n_103,
      \Q_reg[15]_1\ => mips_controller_0_n_204,
      \Q_reg[15]_2\ => mips_controller_0_n_190,
      \Q_reg[16]\(14 downto 0) => \^q\(16 downto 2),
      \Q_reg[16]_rep\ => reg_instr_n_153,
      \Q_reg[16]_rep__0\ => reg_instr_n_154,
      \Q_reg[17]\ => mips_controller_0_n_217,
      \Q_reg[17]_rep\ => reg_instr_n_151,
      \Q_reg[17]_rep__0\ => reg_instr_n_152,
      \Q_reg[19]\(0) => reg_instr_n_120,
      \Q_reg[19]_0\(0) => reg_instr_n_124,
      \Q_reg[19]_1\(0) => reg_instr_n_128,
      \Q_reg[19]_2\(0) => reg_instr_n_132,
      \Q_reg[19]_3\(0) => reg_instr_n_136,
      \Q_reg[19]_4\(0) => reg_instr_n_140,
      \Q_reg[19]_5\(0) => reg_instr_n_144,
      \Q_reg[19]_6\(0) => reg_instr_n_148,
      \Q_reg[1]\ => reg_instr_n_105,
      \Q_reg[20]\ => mips_controller_0_n_201,
      \Q_reg[20]_0\ => mips_controller_0_n_209,
      \Q_reg[20]_1\ => mips_controller_0_n_43,
      \Q_reg[20]_2\ => mips_controller_0_n_168,
      \Q_reg[20]_3\ => mips_controller_0_n_29,
      \Q_reg[20]_4\ => mips_controller_0_n_218,
      \Q_reg[21]_rep\ => reg_instr_n_150,
      \Q_reg[22]\(3) => srcA_0(22),
      \Q_reg[22]\(2) => srcA_0(17),
      \Q_reg[22]\(1 downto 0) => srcA_0(3 downto 2),
      \Q_reg[22]_0\ => mips_controller_0_n_219,
      \Q_reg[22]_rep\ => reg_instr_n_149,
      \Q_reg[23]\ => mips_controller_0_n_180,
      \Q_reg[24]\ => mips_controller_0_n_30,
      \Q_reg[24]_0\ => mips_controller_0_n_220,
      \Q_reg[25]\ => mips_controller_0_n_172,
      \Q_reg[25]_0\ => mips_controller_0_n_173,
      \Q_reg[26]\ => reg_instr_n_99,
      \Q_reg[26]_0\ => mips_controller_0_n_110,
      \Q_reg[26]_1\ => mips_controller_0_n_107,
      \Q_reg[26]_2\ => mips_controller_0_n_40,
      \Q_reg[27]\ => reg_instr_n_8,
      \Q_reg[27]_0\ => reg_instr_n_9,
      \Q_reg[27]_1\ => reg_instr_n_12,
      \Q_reg[27]_2\ => reg_instr_n_73,
      \Q_reg[27]_3\ => reg_instr_n_76,
      \Q_reg[27]_4\ => reg_instr_n_79,
      \Q_reg[27]_5\ => reg_instr_n_85,
      \Q_reg[27]_6\ => reg_instr_n_98,
      \Q_reg[27]_7\ => mips_controller_0_n_181,
      \Q_reg[27]_8\ => mips_controller_0_n_179,
      \Q_reg[28]\ => reg_instr_n_7,
      \Q_reg[29]\ => reg_instr_n_2,
      \Q_reg[29]_0\ => reg_instr_n_41,
      \Q_reg[29]_1\ => reg_instr_n_42,
      \Q_reg[29]_10\ => reg_instr_n_83,
      \Q_reg[29]_11\ => reg_instr_n_86,
      \Q_reg[29]_12\ => reg_instr_n_87,
      \Q_reg[29]_13\ => reg_instr_n_100,
      \Q_reg[29]_2\ => reg_instr_n_64,
      \Q_reg[29]_3\ => reg_instr_n_66,
      \Q_reg[29]_4\ => reg_instr_n_67,
      \Q_reg[29]_5\ => reg_instr_n_68,
      \Q_reg[29]_6\ => reg_instr_n_72,
      \Q_reg[29]_7\ => reg_instr_n_74,
      \Q_reg[29]_8\ => reg_instr_n_75,
      \Q_reg[29]_9\ => reg_instr_n_78,
      \Q_reg[2]\ => reg_instr_n_104,
      \Q_reg[2]_0\ => reg_instr_n_106,
      \Q_reg[31]\(9) => reg_instr_n_88,
      \Q_reg[31]\(8) => reg_instr_n_89,
      \Q_reg[31]\(7) => reg_instr_n_90,
      \Q_reg[31]\(6) => reg_instr_n_91,
      \Q_reg[31]\(5) => reg_instr_n_92,
      \Q_reg[31]\(4) => reg_instr_n_93,
      \Q_reg[31]\(3) => reg_instr_n_94,
      \Q_reg[31]\(2) => reg_instr_n_95,
      \Q_reg[31]\(1) => reg_instr_n_96,
      \Q_reg[31]\(0) => reg_instr_n_97,
      \Q_reg[31]_0\ => mips_controller_0_n_170,
      \Q_reg[31]_1\ => mips_controller_0_n_33,
      \Q_reg[3]\ => mips_controller_0_n_108,
      \Q_reg[3]_0\ => mips_controller_0_n_178,
      \Q_reg[3]_1\ => mips_controller_0_n_183,
      \Q_reg[3]_2\ => mips_controller_0_n_191,
      \Q_reg[4]\ => reg_instr_n_108,
      \Q_reg[4]_0\ => mips_controller_0_n_21,
      \Q_reg[4]_1\ => mips_controller_0_n_184,
      \Q_reg[4]_2\ => mips_controller_0_n_167,
      \Q_reg[4]_3\ => mips_controller_0_n_210,
      \Q_reg[5]\ => reg_instr_n_107,
      \Q_reg[5]_0\ => mips_controller_0_n_175,
      \Q_reg[5]_1\ => mips_controller_0_n_202,
      \Q_reg[6]\ => mips_controller_0_n_134,
      \Q_reg[7]\ => reg_instr_n_109,
      \Q_reg[7]_0\ => mips_controller_0_n_36,
      \Q_reg[8]\ => reg_instr_n_39,
      \Q_reg[8]_0\ => reg_instr_n_40,
      \Q_reg[8]_1\ => reg_instr_n_54,
      \Q_reg[8]_10\ => mips_controller_0_n_198,
      \Q_reg[8]_2\ => reg_instr_n_60,
      \Q_reg[8]_3\ => reg_instr_n_61,
      \Q_reg[8]_4\ => reg_instr_n_63,
      \Q_reg[8]_5\ => reg_instr_n_81,
      \Q_reg[8]_6\ => reg_instr_n_110,
      \Q_reg[8]_7\ => reg_instr_n_112,
      \Q_reg[8]_8\ => mips_controller_0_n_192,
      \Q_reg[8]_9\ => mips_controller_0_n_199,
      \Q_reg[9]\ => reg_instr_n_0,
      \Q_reg[9]_0\ => reg_instr_n_1,
      \Q_reg[9]_1\ => reg_instr_n_3,
      \Q_reg[9]_10\ => reg_instr_n_62,
      \Q_reg[9]_11\ => reg_instr_n_69,
      \Q_reg[9]_12\ => reg_instr_n_70,
      \Q_reg[9]_13\ => reg_instr_n_71,
      \Q_reg[9]_14\ => reg_instr_n_77,
      \Q_reg[9]_15\ => reg_instr_n_80,
      \Q_reg[9]_16\ => reg_instr_n_82,
      \Q_reg[9]_17\ => reg_instr_n_111,
      \Q_reg[9]_18\ => reg_instr_n_113,
      \Q_reg[9]_19\ => mips_controller_0_n_41,
      \Q_reg[9]_2\ => reg_instr_n_4,
      \Q_reg[9]_20\ => mips_controller_0_n_42,
      \Q_reg[9]_21\ => mips_controller_0_n_193,
      \Q_reg[9]_22\ => mips_controller_0_n_23,
      \Q_reg[9]_23\ => mips_controller_0_n_22,
      \Q_reg[9]_24\ => mips_controller_0_n_44,
      \Q_reg[9]_3\ => reg_instr_n_5,
      \Q_reg[9]_4\ => reg_instr_n_45,
      \Q_reg[9]_5\ => reg_instr_n_47,
      \Q_reg[9]_6\ => reg_instr_n_48,
      \Q_reg[9]_7\ => reg_instr_n_49,
      \Q_reg[9]_8\ => reg_instr_n_57,
      \Q_reg[9]_9\ => reg_instr_n_58,
      R_AU(9 downto 2) => \U0/R_AU\(15 downto 8),
      R_AU(1 downto 0) => \U0/R_AU\(4 downto 3),
      RegDst => RegDst,
      bank_write => bank_write,
      clk => clk,
      memoryDataIn(31 downto 0) => memoryDataIn(31 downto 0),
      rst => rst
    );
regbank: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_reg_bank32x32_0_0
     port map (
      D(31 downto 0) => wrdata(31 downto 0),
      E(0) => mips_controller_0_n_46,
      Q(9 downto 0) => IR_out_0(25 downto 16),
      \Q_reg[20]\(31 downto 0) => bank_B(31 downto 0),
      \Q_reg[25]\(31 downto 0) => bank_A(31 downto 0),
      \Q_reg[31]\(0) => reg_instr_n_117,
      \Q_reg[31]_0\(0) => \U0/EN\,
      \Q_reg[31]_1\(0) => reg_instr_n_125,
      \Q_reg[31]_10\(0) => reg_instr_n_130,
      \Q_reg[31]_11\(0) => reg_instr_n_134,
      \Q_reg[31]_12\(0) => reg_instr_n_138,
      \Q_reg[31]_13\(0) => reg_instr_n_142,
      \Q_reg[31]_14\(0) => reg_instr_n_146,
      \Q_reg[31]_15\(0) => reg_instr_n_119,
      \Q_reg[31]_16\(0) => reg_instr_n_123,
      \Q_reg[31]_17\(0) => reg_instr_n_127,
      \Q_reg[31]_18\(0) => reg_instr_n_131,
      \Q_reg[31]_19\(0) => reg_instr_n_135,
      \Q_reg[31]_2\(0) => reg_instr_n_129,
      \Q_reg[31]_20\(0) => reg_instr_n_139,
      \Q_reg[31]_21\(0) => reg_instr_n_143,
      \Q_reg[31]_22\(0) => reg_instr_n_147,
      \Q_reg[31]_23\(0) => reg_instr_n_120,
      \Q_reg[31]_24\(0) => reg_instr_n_124,
      \Q_reg[31]_25\(0) => reg_instr_n_128,
      \Q_reg[31]_26\(0) => reg_instr_n_132,
      \Q_reg[31]_27\(0) => reg_instr_n_136,
      \Q_reg[31]_28\(0) => reg_instr_n_140,
      \Q_reg[31]_29\(0) => reg_instr_n_144,
      \Q_reg[31]_3\(0) => reg_instr_n_133,
      \Q_reg[31]_30\(0) => reg_instr_n_148,
      \Q_reg[31]_4\(0) => reg_instr_n_137,
      \Q_reg[31]_5\(0) => reg_instr_n_141,
      \Q_reg[31]_6\(0) => reg_instr_n_145,
      \Q_reg[31]_7\(0) => reg_instr_n_118,
      \Q_reg[31]_8\(0) => reg_instr_n_122,
      \Q_reg[31]_9\(0) => reg_instr_n_126,
      clk => clk,
      rst => rst,
      \x0_reg[31]_i_5\ => reg_instr_n_149,
      \x0_reg[31]_i_5_0\ => reg_instr_n_150,
      \x1_reg[20]_i_4\ => reg_instr_n_151,
      \x1_reg[20]_i_4_0\ => reg_instr_n_153,
      \x1_reg[31]_i_4\ => reg_instr_n_152,
      \x1_reg[31]_i_4_0\ => reg_instr_n_154
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_wrapper is
  port (
    clk : in STD_LOGIC;
    memoryAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    memoryData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    memoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    memoryRead : out STD_LOGIC;
    memoryWrite : out STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_wrapper : entity is "CPU_mips_wrapper";
end CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_wrapper;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_wrapper is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 CLK.CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME CLK.CLK, ASSOCIATED_RESET rst, CLK_DOMAIN CPU_mips_clk, FREQ_HZ 100000000, INSERT_VIP 0, PHASE 0.000";
  attribute x_interface_info of rst : signal is "xilinx.com:signal:reset:1.0 RST.RST RST";
  attribute x_interface_parameter of rst : signal is "XIL_INTERFACENAME RST.RST, INSERT_VIP 0, POLARITY ACTIVE_LOW";
begin
CPU_mips_i: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips
     port map (
      Q(31 downto 0) => memoryData(31 downto 0),
      clk => clk,
      memoryAddress(31 downto 0) => memoryAddress(31 downto 0),
      memoryDataIn(31 downto 0) => memoryDataIn(31 downto 0),
      memoryRead => memoryRead,
      memoryWrite => memoryWrite,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CPU_TL_CPU_mips_wrapper_0_0 is
  port (
    clk : in STD_LOGIC;
    memoryAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    memoryData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    memoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    memoryRead : out STD_LOGIC;
    memoryWrite : out STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of CPU_TL_CPU_mips_wrapper_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of CPU_TL_CPU_mips_wrapper_0_0 : entity is "CPU_TL_CPU_mips_wrapper_0_0,CPU_mips_wrapper,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of CPU_TL_CPU_mips_wrapper_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of CPU_TL_CPU_mips_wrapper_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of CPU_TL_CPU_mips_wrapper_0_0 : entity is "CPU_mips_wrapper,Vivado 2018.3";
end CPU_TL_CPU_mips_wrapper_0_0;

architecture STRUCTURE of CPU_TL_CPU_mips_wrapper_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN CPU_TL_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute x_interface_parameter of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
U0: entity work.CPU_TL_CPU_mips_wrapper_0_0_CPU_mips_wrapper
     port map (
      clk => clk,
      memoryAddress(31 downto 0) => memoryAddress(31 downto 0),
      memoryData(31 downto 0) => memoryData(31 downto 0),
      memoryDataIn(31 downto 0) => memoryDataIn(31 downto 0),
      memoryRead => memoryRead,
      memoryWrite => memoryWrite,
      rst => rst
    );
end STRUCTURE;
