Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan  8 18:10:34 2024
| Host         : spiridus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   27          inf        0.000                      0                   27           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_sel[2]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.766ns  (logic 5.123ns (47.587%)  route 5.643ns (52.413%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  alu_sel[2] (IN)
                         net (fo=0)                   0.000     0.000    alu_sel[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  alu_sel_IBUF[2]_inst/O
                         net (fo=7, routed)           3.788     5.251    display/alu_sel_IBUF[2]
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.375 r  display/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.855     7.231    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.766 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.766    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_sel[3]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.634ns  (logic 5.083ns (47.802%)  route 5.551ns (52.198%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  alu_sel[3] (IN)
                         net (fo=0)                   0.000     0.000    alu_sel[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  alu_sel_IBUF[3]_inst/O
                         net (fo=7, routed)           3.689     5.138    display/alu_sel_IBUF[3]
    SLICE_X64Y18         LUT6 (Prop_lut6_I3_O)        0.124     5.262 r  display/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.861     7.123    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.634 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.634    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_sel[2]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.613ns  (logic 5.123ns (48.268%)  route 5.491ns (51.732%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  alu_sel[2] (IN)
                         net (fo=0)                   0.000     0.000    alu_sel[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  alu_sel_IBUF[2]_inst/O
                         net (fo=7, routed)           3.779     5.242    display/alu_sel_IBUF[2]
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.366 r  display/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     7.078    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.613 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.613    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_sel[2]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.544ns  (logic 5.117ns (48.529%)  route 5.427ns (51.471%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  alu_sel[2] (IN)
                         net (fo=0)                   0.000     0.000    alu_sel[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  alu_sel_IBUF[2]_inst/O
                         net (fo=7, routed)           3.714     5.177    display/alu_sel_IBUF[2]
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.301 r  display/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713     7.015    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.544 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.544    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_sel[2]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.247ns  (logic 5.119ns (49.960%)  route 5.127ns (50.040%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  alu_sel[2] (IN)
                         net (fo=0)                   0.000     0.000    alu_sel[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  alu_sel_IBUF[2]_inst/O
                         net (fo=7, routed)           3.414     4.878    display/alu_sel_IBUF[2]
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.124     5.002 r  display/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.713     6.715    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.247 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.247    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_sel[2]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 5.092ns (50.013%)  route 5.090ns (49.987%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  alu_sel[2] (IN)
                         net (fo=0)                   0.000     0.000    alu_sel[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  alu_sel_IBUF[2]_inst/O
                         net (fo=7, routed)           3.424     4.888    display/alu_sel_IBUF[2]
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.124     5.012 r  display/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.666     6.677    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.182 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.182    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_sel[1]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.130ns  (logic 5.105ns (50.398%)  route 5.025ns (49.602%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  alu_sel[1] (IN)
                         net (fo=0)                   0.000     0.000    alu_sel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  alu_sel_IBUF[1]_inst/O
                         net (fo=7, routed)           3.355     4.816    display/alu_sel_IBUF[1]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     4.940 r  display/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.670     6.610    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.130 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.130    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.256ns  (logic 4.381ns (60.372%)  route 2.876ns (39.628%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  display/cnt_reg[15]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/cnt_reg[15]/Q
                         net (fo=12, routed)          1.018     1.536    display/sel[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.152     1.688 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     3.546    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.256 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.256    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 4.395ns (62.033%)  route 2.690ns (37.967%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  display/cnt_reg[15]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display/cnt_reg[15]/Q
                         net (fo=12, routed)          1.016     1.534    display/sel[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.152     1.686 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.360    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.085 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.085    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.964ns  (logic 4.141ns (59.467%)  route 2.823ns (40.533%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  display/cnt_reg[15]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/cnt_reg[15]/Q
                         net (fo=12, routed)          1.016     1.534    display/sel[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.465    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.964 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.964    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display/cnt_reg[10]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    display/cnt_reg_n_0_[10]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  display/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    display/cnt_reg[8]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  display/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  display/cnt_reg[2]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    display/cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  display/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    display/cnt_reg[0]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  display/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  display/cnt_reg[6]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    display/cnt_reg_n_0_[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  display/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    display/cnt_reg[4]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  display/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.274ns (66.043%)  route 0.141ns (33.957%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  display/cnt_reg[14]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/cnt_reg[14]/Q
                         net (fo=11, routed)          0.141     0.305    display/sel[0]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.415 r  display/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.415    display/cnt_reg[12]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  display/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display/cnt_reg[10]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    display/cnt_reg_n_0_[10]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  display/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    display/cnt_reg[8]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  display/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  display/cnt_reg[2]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    display/cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  display/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    display/cnt_reg[0]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  display/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  display/cnt_reg[6]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    display/cnt_reg_n_0_[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  display/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    display/cnt_reg[4]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  display/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  display/cnt_reg[0]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display/cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     0.327    display/cnt_reg_n_0_[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.372 r  display/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.372    display/cnt[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  display/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    display/cnt_reg[0]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  display/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  display/cnt_reg[12]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/cnt_reg[12]/Q
                         net (fo=1, routed)           0.170     0.334    display/cnt_reg_n_0_[12]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.449 r  display/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.449    display/cnt_reg[12]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  display/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  display/cnt_reg[4]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/cnt_reg[4]/Q
                         net (fo=1, routed)           0.170     0.334    display/cnt_reg_n_0_[4]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.449 r  display/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.449    display/cnt_reg[4]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  display/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





