// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2020 Lothar Wa√ümann <LW@KARO-electronics.de>
 *
 */

#include "imx8mm.dtsi"

/ {
	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0 0x40000000>;
	};

	reg_3v3_etn: regulator-3v3-etn {
		compatible = "regulator-fixed";
		regulator-name = "3v3_etn";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_etnphy_power>;
		gpio = <&gpio1 23 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		power-supply = <&reg_vdd_3v3>;
	};
};

&A53_0 {
	arm-supply = <&reg_vdd_arm>;
};

&A53_1 {
	arm-supply = <&reg_vdd_arm>;
};

&A53_2 {
	arm-supply = <&reg_vdd_arm>;
};

&A53_3 {
	arm-supply = <&reg_vdd_arm>;
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1 &pinctrl_etnphy_rst>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-supply = <&reg_3v3_etn>;
	phy-reset-gpios = <&gpio1 29 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <10>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			smsc,disable-energy-detect;
		};
	};
};

&i2c1 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio5 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio5 15 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	clock-frequency = <400000>;
	status = "okay";

	bd71847: pmic@4b {
		reg = <0x4b>;
		compatible = "rohm,bd71847";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio1>;
		interrupts = <3 IRQ_TYPE_EDGE_FALLING>;

		gpo {
			rohm,drv = <0x0C>;	/* 0b0000_1100 all gpios with CMOS output mode */
		};

		regulators {
			reg_vdd_soc: BUCK1 {
				regulator-name = "VDD_SOC_0V8";
				regulator-min-microvolt = <780000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			reg_vdd_arm: BUCK2 {
				regulator-name = "VDD_ARM_0V9";
				regulator-min-microvolt = <805000>;
				regulator-max-microvolt = <950000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
				rohm,dvs-run-voltage = <950000>;
				rohm,dvs-idle-voltage = <810000>;
			};

			reg_vdd_dram: BUCK3 {
				regulator-name = "VDD_DRAM&PU_0V9";
				regulator-min-microvolt = <805000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			reg_vdd_3v3: BUCK4 {
				regulator-name = "3V3";
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			reg_vdd_1v8: BUCK5 {
				regulator-name = "VDD_1V8";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <1950000>;
				regulator-boot-on;
				regulator-always-on;
			};

			BUCK6 {
				regulator-name = "buck6";
				/*
				 * The default output voltage is 1.1V, bumped
				 * to 1.35V in HW by a 499R/2.2K voltage divider in the
				 * feedback path.
				 */
				regulator-min-microvolt = <1100000>;
				regulator-max-microvolt = <1100000>;
				regulator-boot-on;
				regulator-always-on;
			};

			reg_snvs_1v8: LDO1 {
				regulator-name = "NVCC_SNVS_1V8";
				regulator-min-microvolt = <1620000>;
				regulator-max-microvolt = <1980000>;
				regulator-boot-on;
				regulator-always-on;
			};

			reg_snvs_0v8: LDO2 {
				regulator-name = "VDD_SNVS_0V8";
				regulator-min-microvolt = <760000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			reg_vdda_1v8: LDO3 {
				regulator-name = "VDDA_1V8";
				regulator-min-microvolt = <1710000>;
				regulator-max-microvolt = <1890000>;
				regulator-boot-on;
				regulator-always-on;
			};

			reg_vdd_phy_0v9: LDO4 {
				regulator-name = "VDD_PHY_0V9";
				regulator-min-microvolt = <855000>;
				regulator-max-microvolt = <1000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5_reg: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			reg_vdd_phy_1v2: LDO6 {
				regulator-name = "VDD_PHY_1V2";
				regulator-min-microvolt = <1140000>;
				regulator-max-microvolt = <1260000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
};

&usdhc1 { /* eMMC */
	max-frequency = <200000000>;
	assigned-clocks = <&clk IMX8MM_CLK_USDHC1>;
	assigned-clock-rates = <200000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	vqmmc-supply = <&reg_vdd_1v8>;
	vmmc-supply = <&reg_vdd_3v3>;
	non-removable;
	status = "okay";
};

&wdog1 {
	status = "okay";
};

&iomuxc {
	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001d6
			MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001d6
		>;
	};

	pinctrl_i2c1_gpio: i2c1-gpiogrp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C1_SCL_GPIO5_IO14		0x400001d6
			MX8MM_IOMUXC_I2C1_SDA_GPIO5_IO15		0x400001d6
		>;
	};

	pinctrl_pmic: pmicgrp {
		fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x1c0
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK			0x110
			MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD			0x150
			MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x150
			MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x150
			MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x150
			MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x150
			MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x150
			MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x150
			MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x150
			MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x150
			MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x150
			MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0x150
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
		fsl,pins = <
			MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK			0x114
			MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD			0x154
			MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x154
			MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x154
			MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x154
			MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x154
			MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x154
			MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x154
			MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x154
			MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x154
			MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x154
			MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0x150
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
		fsl,pins = <
			MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK			0x116
			MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD			0x156
			MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x156
			MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x156
			MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x156
			MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x156
			MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x156
			MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x156
			MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x156
			MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x156
			MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x156
			MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0x150
		>;
	};

	pinctrl_etnphy_power: etnphy-powergrp {
		fsl,pins = <
			MX8MM_IOMUXC_ENET_TXC_GPIO1_IO23		0x142
		>;
	};

	pinctrl_etnphy_rst: etnphy-rstgrp {
		fsl,pins = <
			MX8MM_IOMUXC_ENET_RD3_GPIO1_IO29		0x140
		>;
	};

	pinctrl_fec1: fec1grp {
		fsl,pins = <
			MX8MM_IOMUXC_ENET_MDC_ENET1_MDC			0x142
			MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO		0x142
			MX8MM_IOMUXC_ENET_TD2_ENET1_TX_CLK		0x40000016
			MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x16
			MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x16
			MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x90
			MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x90
			MX8MM_IOMUXC_ENET_RXC_ENET1_RX_ER		0x16
			MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x16
			MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x16
		>;
	};

	pinctrl_fec1_sleep: fec1-sleepgrp {
		fsl,pins = <
			MX8MM_IOMUXC_ENET_MDC_ENET1_MDC			0x120
			MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO		0x120
			MX8MM_IOMUXC_ENET_TD2_ENET1_TX_CLK		0x40000120
			MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x120
			MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x120
			MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x120
			MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x120
			MX8MM_IOMUXC_ENET_RXC_ENET1_RX_ER		0x120
			MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x120
			MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x120
		>;
	};
};
