0.6
2018.2
Jun 14 2018
20:41:02
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sim_1/new/HEAD_TB.v,1715141097,verilog,,,,HEAD_TB,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/AC_CONTROL.v,1715142870,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/AC_Design.v,,AC_CONTROL,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/AC_Design.v,1715103608,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/ADDER_AND_LOGIC_UNIT.v,,AC_Design,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/ADDER_AND_LOGIC_UNIT.v,1715103608,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/AR_CONTROL.v,,ADDER_AND_LOGIC_UNIT,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/AR_CONTROL.v,1715142448,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/AR_Design.v,,AR_CONTROL,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/AR_Design.v,1715103608,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/ASIGNMENTAT.v,,AR_Design,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/ASIGNMENTAT.v,1715145326,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/COMMON_BUS_CONTROL.v,,ASIGNMENTAT,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/COMMON_BUS_CONTROL.v,1715143994,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/DECODER.v,,COMMON_BUS_CONTROL,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/DECODER.v,1715142331,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/DR_CONTROL.v,,DECODER,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/DR_CONTROL.v,1715143004,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/DR_Design.v,,DR_CONTROL,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/DR_Design.v,1715103608,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/ENCODER.v,,DR_Design,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/ENCODER.v,1715141500,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/HEAD.v,,ENCODER,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/HEAD.v,1715144798,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/IR_CONTROL.v,,HEAD,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/IR_CONTROL.v,1715143004,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/IR_Design.v,,IR_CONTROL,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/IR_Design.v,1715103608,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/MULTIPLEXER.v,,IR_Design,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/MULTIPLEXER.v,1715142180,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/PC.v,,MULTIPLEXER,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/PC.v,1715103608,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/PC_CONTROL.v,,PC,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/PC_CONTROL.v,1715142760,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/RAM_256_B.v,,PC_CONTROL,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/RAM_256_B.v,1715087846,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/RAM_CONTROL.v,,RAM_256_B,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/RAM_CONTROL.v,1715143243,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/SEQ_COUNTER.v,,RAM_CONTROL,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/SEQ_COUNTER.v,1715103608,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/SEQ_COUNTER_CLR.v,,SEQ_COUNTER,,,,,,,,
D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sources_1/new/SEQ_COUNTER_CLR.v,1715143595,verilog,,D:/mano_basic_computer_using_verilog_by_limit/mano_basic_computer_using_verilog_by_limit.srcs/sim_1/new/HEAD_TB.v,,SEQ_COUNTER_CLR,,,,,,,,
