<dec f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='192' type='void llvm::RegisterOperands::adjustLaneLiveness(const llvm::LiveIntervals &amp; LIS, const llvm::MachineRegisterInfo &amp; MRI, llvm::SlotIndex Pos, llvm::MachineInstr * AddFlagsMI = nullptr)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='188'>/// Use liveness information to find out which uses/defs are partially
  /// undefined/dead and adjust the RegisterMaskPairs accordingly.
  /// If \p AddFlagsMI is given then missing read-undef and dead flags will be
  /// added to the instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1426' u='c' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1460' u='c' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<def f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='601' ll='645' type='void llvm::RegisterOperands::adjustLaneLiveness(const llvm::LiveIntervals &amp; LIS, const llvm::MachineRegisterInfo &amp; MRI, llvm::SlotIndex Pos, llvm::MachineInstr * AddFlagsMI = nullptr)'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='888' u='c' c='_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='954' u='c' c='_ZN4llvm18RegPressureTracker7advanceEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1055' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1295' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='825' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='384' u='c' c='_ZN4llvm21GCNIterativeScheduler14scheduleRegionERNS0_6RegionEOT_RKNS_14GCNRegPressureE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='410' u='c' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
