{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 22:04:22 2019 " "Info: Processing started: Mon Nov 25 22:04:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|resetcounter " "Warning: Node \"maze:fsm\|resetcounter\" is a latch" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[2\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[2\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|z\[2\] " "Warning: Node \"maze:fsm\|z\[2\]\" is a latch" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|z\[1\] " "Warning: Node \"maze:fsm\|z\[1\]\" is a latch" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|z\[4\] " "Warning: Node \"maze:fsm\|z\[4\]\" is a latch" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|z\[0\] " "Warning: Node \"maze:fsm\|z\[0\]\" is a latch" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|z\[3\] " "Warning: Node \"maze:fsm\|z\[3\]\" is a latch" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[3\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[3\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[4\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[4\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[5\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[5\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[6\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[6\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[2\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[2\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[3\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[3\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[6\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[6\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[2\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[2\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[3\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[3\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[4\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[4\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[7\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[7\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "40 " "Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|z\[3\] " "Info: Detected ripple clock \"maze:fsm\|z\[3\]\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|z\[0\] " "Info: Detected ripple clock \"maze:fsm\|z\[0\]\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|z\[4\] " "Info: Detected ripple clock \"maze:fsm\|z\[4\]\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|z\[1\] " "Info: Detected ripple clock \"maze:fsm\|z\[1\]\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|z\[2\] " "Info: Detected ripple clock \"maze:fsm\|z\[2\]\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\]~22 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\]~22\" as buffer" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\]~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~1 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~1\" as buffer" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~2 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~2\" as buffer" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~3 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1657 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~171 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~171\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~66 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~66\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan193~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan193~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan193~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan49~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan49~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan158~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan158~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan158~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan133~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan133~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1583 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan133~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~2 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1657 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~1 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\]~14 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\]~14\" as buffer" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~0\" as buffer" {  } { { "color_rom_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal0~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[8\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[8\]\" as buffer" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[7\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[7\]\" as buffer" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[6\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[6\]\" as buffer" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[5\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[5\]\" as buffer" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[4\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[4\]\" as buffer" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[3\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[3\]\" as buffer" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\]\" as buffer" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\]\" as buffer" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[0\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[0\]\" as buffer" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT " "Info: Detected ripple clock \"counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT\" as buffer" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|state.re_set " "Info: Detected ripple clock \"maze:fsm\|state.re_set\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|state.re_set" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|state.initial " "Info: Detected ripple clock \"maze:fsm\|state.initial\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|state.initial" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|dies\[0\] " "Info: Detected ripple clock \"maze:fsm\|dies\[0\]\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|dies\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|state.start " "Info: Detected ripple clock \"maze:fsm\|state.start\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|state.start" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|dies\[1\] " "Info: Detected ripple clock \"maze:fsm\|dies\[1\]\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|dies\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "maze:fsm\|resetcounter~0 " "Info: Detected gated clock \"maze:fsm\|resetcounter~0\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|resetcounter~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "maze:fsm\|z\[4\]~2 " "Info: Detected gated clock \"maze:fsm\|z\[4\]~2\" as buffer" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[4\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT " "Info: Detected ripple clock \"counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT\" as buffer" {  } { { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz\" as buffer" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register counter:pos_counter\|obs3_row\[0\] register maze:fsm\|state.re_set 97.85 MHz 10.22 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 97.85 MHz between source register \"counter:pos_counter\|obs3_row\[0\]\" and destination register \"maze:fsm\|state.re_set\" (period= 10.22 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.102 ns + Longest register register " "Info: + Longest register to register delay is 8.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:pos_counter\|obs3_row\[0\] 1 REG LCFF_X25_Y20_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N1; Fanout = 9; REG Node = 'counter:pos_counter\|obs3_row\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:pos_counter|obs3_row[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.517 ns) 1.527 ns counter:pos_counter\|Add18~1 2 COMB LCCOMB_X25_Y19_N8 2 " "Info: 2: + IC(1.010 ns) + CELL(0.517 ns) = 1.527 ns; Loc. = LCCOMB_X25_Y19_N8; Fanout = 2; COMB Node = 'counter:pos_counter\|Add18~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { counter:pos_counter|obs3_row[0] counter:pos_counter|Add18~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.607 ns counter:pos_counter\|Add18~3 3 COMB LCCOMB_X25_Y19_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.607 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 2; COMB Node = 'counter:pos_counter\|Add18~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:pos_counter|Add18~1 counter:pos_counter|Add18~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.687 ns counter:pos_counter\|Add18~5 4 COMB LCCOMB_X25_Y19_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.687 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 2; COMB Node = 'counter:pos_counter\|Add18~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:pos_counter|Add18~3 counter:pos_counter|Add18~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.861 ns counter:pos_counter\|Add18~7 5 COMB LCCOMB_X25_Y19_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.861 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 2; COMB Node = 'counter:pos_counter\|Add18~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { counter:pos_counter|Add18~5 counter:pos_counter|Add18~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.941 ns counter:pos_counter\|Add18~9 6 COMB LCCOMB_X25_Y19_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.941 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 2; COMB Node = 'counter:pos_counter\|Add18~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:pos_counter|Add18~7 counter:pos_counter|Add18~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.021 ns counter:pos_counter\|Add18~11 7 COMB LCCOMB_X25_Y19_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.021 ns; Loc. = LCCOMB_X25_Y19_N18; Fanout = 2; COMB Node = 'counter:pos_counter\|Add18~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:pos_counter|Add18~9 counter:pos_counter|Add18~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.101 ns counter:pos_counter\|Add18~13 8 COMB LCCOMB_X25_Y19_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.101 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 2; COMB Node = 'counter:pos_counter\|Add18~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:pos_counter|Add18~11 counter:pos_counter|Add18~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.559 ns counter:pos_counter\|Add18~14 9 COMB LCCOMB_X25_Y19_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 2.559 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 2; COMB Node = 'counter:pos_counter\|Add18~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { counter:pos_counter|Add18~13 counter:pos_counter|Add18~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.495 ns) 3.874 ns counter:pos_counter\|LessThan43~17 10 COMB LCCOMB_X24_Y19_N20 1 " "Info: 10: + IC(0.820 ns) + CELL(0.495 ns) = 3.874 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan43~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { counter:pos_counter|Add18~14 counter:pos_counter|LessThan43~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.332 ns counter:pos_counter\|LessThan43~18 11 COMB LCCOMB_X24_Y19_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 4.332 ns; Loc. = LCCOMB_X24_Y19_N22; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan43~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { counter:pos_counter|LessThan43~17 counter:pos_counter|LessThan43~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.322 ns) 6.093 ns counter:pos_counter\|hit_obstacle~13 12 COMB LCCOMB_X16_Y20_N18 1 " "Info: 12: + IC(1.439 ns) + CELL(0.322 ns) = 6.093 ns; Loc. = LCCOMB_X16_Y20_N18; Fanout = 1; COMB Node = 'counter:pos_counter\|hit_obstacle~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { counter:pos_counter|LessThan43~18 counter:pos_counter|hit_obstacle~13 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 6.565 ns counter:pos_counter\|hit_obstacle~14 13 COMB LCCOMB_X16_Y20_N26 1 " "Info: 13: + IC(0.294 ns) + CELL(0.178 ns) = 6.565 ns; Loc. = LCCOMB_X16_Y20_N26; Fanout = 1; COMB Node = 'counter:pos_counter\|hit_obstacle~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { counter:pos_counter|hit_obstacle~13 counter:pos_counter|hit_obstacle~14 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 7.048 ns counter:pos_counter\|hit_obstacle~25 14 COMB LCCOMB_X16_Y20_N0 1 " "Info: 14: + IC(0.305 ns) + CELL(0.178 ns) = 7.048 ns; Loc. = LCCOMB_X16_Y20_N0; Fanout = 1; COMB Node = 'counter:pos_counter\|hit_obstacle~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { counter:pos_counter|hit_obstacle~14 counter:pos_counter|hit_obstacle~25 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 7.517 ns counter:pos_counter\|hit_obstacle~26 15 COMB LCCOMB_X16_Y20_N30 3 " "Info: 15: + IC(0.291 ns) + CELL(0.178 ns) = 7.517 ns; Loc. = LCCOMB_X16_Y20_N30; Fanout = 3; COMB Node = 'counter:pos_counter\|hit_obstacle~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { counter:pos_counter|hit_obstacle~25 counter:pos_counter|hit_obstacle~26 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 8.006 ns maze:fsm\|state~13 16 COMB LCCOMB_X16_Y20_N4 1 " "Info: 16: + IC(0.311 ns) + CELL(0.178 ns) = 8.006 ns; Loc. = LCCOMB_X16_Y20_N4; Fanout = 1; COMB Node = 'maze:fsm\|state~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { counter:pos_counter|hit_obstacle~26 maze:fsm|state~13 } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.102 ns maze:fsm\|state.re_set 17 REG LCFF_X16_Y20_N5 4 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 8.102 ns; Loc. = LCFF_X16_Y20_N5; Fanout = 4; REG Node = 'maze:fsm\|state.re_set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { maze:fsm|state~13 maze:fsm|state.re_set } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.632 ns ( 44.83 % ) " "Info: Total cell delay = 3.632 ns ( 44.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.470 ns ( 55.17 % ) " "Info: Total interconnect delay = 4.470 ns ( 55.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { counter:pos_counter|obs3_row[0] counter:pos_counter|Add18~1 counter:pos_counter|Add18~3 counter:pos_counter|Add18~5 counter:pos_counter|Add18~7 counter:pos_counter|Add18~9 counter:pos_counter|Add18~11 counter:pos_counter|Add18~13 counter:pos_counter|Add18~14 counter:pos_counter|LessThan43~17 counter:pos_counter|LessThan43~18 counter:pos_counter|hit_obstacle~13 counter:pos_counter|hit_obstacle~14 counter:pos_counter|hit_obstacle~25 counter:pos_counter|hit_obstacle~26 maze:fsm|state~13 maze:fsm|state.re_set } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { counter:pos_counter|obs3_row[0] {} counter:pos_counter|Add18~1 {} counter:pos_counter|Add18~3 {} counter:pos_counter|Add18~5 {} counter:pos_counter|Add18~7 {} counter:pos_counter|Add18~9 {} counter:pos_counter|Add18~11 {} counter:pos_counter|Add18~13 {} counter:pos_counter|Add18~14 {} counter:pos_counter|LessThan43~17 {} counter:pos_counter|LessThan43~18 {} counter:pos_counter|hit_obstacle~13 {} counter:pos_counter|hit_obstacle~14 {} counter:pos_counter|hit_obstacle~25 {} counter:pos_counter|hit_obstacle~26 {} maze:fsm|state~13 {} maze:fsm|state.re_set {} } { 0.000ns 1.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.820ns 0.000ns 1.439ns 0.294ns 0.305ns 0.291ns 0.311ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.879 ns - Smallest " "Info: - Smallest clock skew is -1.879 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.954 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.879 ns) 3.107 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT 2 REG LCFF_X14_Y16_N9 7 " "Info: 2: + IC(1.202 ns) + CELL(0.879 ns) = 3.107 ns; Loc. = LCFF_X14_Y16_N9; Fanout = 7; REG Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.602 ns) 4.954 ns maze:fsm\|state.re_set 3 REG LCFF_X16_Y20_N5 4 " "Info: 3: + IC(1.245 ns) + CELL(0.602 ns) = 4.954 ns; Loc. = LCFF_X16_Y20_N5; Fanout = 4; REG Node = 'maze:fsm\|state.re_set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|state.re_set } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 50.61 % ) " "Info: Total cell delay = 2.507 ns ( 50.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.447 ns ( 49.39 % ) " "Info: Total interconnect delay = 2.447 ns ( 49.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|state.re_set } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|state.re_set {} } { 0.000ns 0.000ns 1.202ns 1.245ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.833 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.879 ns) 3.107 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT 2 REG LCFF_X14_Y16_N9 7 " "Info: 2: + IC(1.202 ns) + CELL(0.879 ns) = 3.107 ns; Loc. = LCFF_X14_Y16_N9; Fanout = 7; REG Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.000 ns) 5.260 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT~clkctrl 3 COMB CLKCTRL_G0 65 " "Info: 3: + IC(2.153 ns) + CELL(0.000 ns) = 5.260 ns; Loc. = CLKCTRL_G0; Fanout = 65; COMB Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 6.833 ns counter:pos_counter\|obs3_row\[0\] 4 REG LCFF_X25_Y20_N1 9 " "Info: 4: + IC(0.971 ns) + CELL(0.602 ns) = 6.833 ns; Loc. = LCFF_X25_Y20_N1; Fanout = 9; REG Node = 'counter:pos_counter\|obs3_row\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl counter:pos_counter|obs3_row[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.69 % ) " "Info: Total cell delay = 2.507 ns ( 36.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.326 ns ( 63.31 % ) " "Info: Total interconnect delay = 4.326 ns ( 63.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.833 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl counter:pos_counter|obs3_row[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.833 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl {} counter:pos_counter|obs3_row[0] {} } { 0.000ns 0.000ns 1.202ns 2.153ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|state.re_set } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|state.re_set {} } { 0.000ns 0.000ns 1.202ns 1.245ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.833 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl counter:pos_counter|obs3_row[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.833 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl {} counter:pos_counter|obs3_row[0] {} } { 0.000ns 0.000ns 1.202ns 2.153ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 123 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { counter:pos_counter|obs3_row[0] counter:pos_counter|Add18~1 counter:pos_counter|Add18~3 counter:pos_counter|Add18~5 counter:pos_counter|Add18~7 counter:pos_counter|Add18~9 counter:pos_counter|Add18~11 counter:pos_counter|Add18~13 counter:pos_counter|Add18~14 counter:pos_counter|LessThan43~17 counter:pos_counter|LessThan43~18 counter:pos_counter|hit_obstacle~13 counter:pos_counter|hit_obstacle~14 counter:pos_counter|hit_obstacle~25 counter:pos_counter|hit_obstacle~26 maze:fsm|state~13 maze:fsm|state.re_set } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { counter:pos_counter|obs3_row[0] {} counter:pos_counter|Add18~1 {} counter:pos_counter|Add18~3 {} counter:pos_counter|Add18~5 {} counter:pos_counter|Add18~7 {} counter:pos_counter|Add18~9 {} counter:pos_counter|Add18~11 {} counter:pos_counter|Add18~13 {} counter:pos_counter|Add18~14 {} counter:pos_counter|LessThan43~17 {} counter:pos_counter|LessThan43~18 {} counter:pos_counter|hit_obstacle~13 {} counter:pos_counter|hit_obstacle~14 {} counter:pos_counter|hit_obstacle~25 {} counter:pos_counter|hit_obstacle~26 {} maze:fsm|state~13 {} maze:fsm|state.re_set {} } { 0.000ns 1.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.820ns 0.000ns 1.439ns 0.294ns 0.305ns 0.291ns 0.311ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|state.re_set } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|state.re_set {} } { 0.000ns 0.000ns 1.202ns 1.245ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.833 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl counter:pos_counter|obs3_row[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.833 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl {} counter:pos_counter|obs3_row[0] {} } { 0.000ns 0.000ns 1.202ns 2.153ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "maze:fsm\|dies\[0\] maze:fsm\|resetcounter CLOCK_50 879 ps " "Info: Found hold time violation between source  pin or register \"maze:fsm\|dies\[0\]\" and destination pin or register \"maze:fsm\|resetcounter\" for clock \"CLOCK_50\" (Hold time is 879 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.546 ns + Largest " "Info: + Largest clock skew is 2.546 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.500 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.879 ns) 3.107 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT 2 REG LCFF_X14_Y16_N9 7 " "Info: 2: + IC(1.202 ns) + CELL(0.879 ns) = 3.107 ns; Loc. = LCFF_X14_Y16_N9; Fanout = 7; REG Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.879 ns) 5.231 ns maze:fsm\|dies\[1\] 3 REG LCFF_X16_Y20_N13 12 " "Info: 3: + IC(1.245 ns) + CELL(0.879 ns) = 5.231 ns; Loc. = LCFF_X16_Y20_N13; Fanout = 12; REG Node = 'maze:fsm\|dies\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[1] } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.542 ns) 6.169 ns maze:fsm\|z\[4\]~2 4 COMB LCCOMB_X16_Y20_N14 8 " "Info: 4: + IC(0.396 ns) + CELL(0.542 ns) = 6.169 ns; Loc. = LCCOMB_X16_Y20_N14; Fanout = 8; COMB Node = 'maze:fsm\|z\[4\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { maze:fsm|dies[1] maze:fsm|z[4]~2 } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.322 ns) 7.017 ns maze:fsm\|resetcounter~0 5 COMB LCCOMB_X15_Y20_N26 1 " "Info: 5: + IC(0.526 ns) + CELL(0.322 ns) = 7.017 ns; Loc. = LCCOMB_X15_Y20_N26; Fanout = 1; COMB Node = 'maze:fsm\|resetcounter~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { maze:fsm|z[4]~2 maze:fsm|resetcounter~0 } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 7.500 ns maze:fsm\|resetcounter 6 REG LCCOMB_X15_Y20_N2 1 " "Info: 6: + IC(0.305 ns) + CELL(0.178 ns) = 7.500 ns; Loc. = LCCOMB_X15_Y20_N2; Fanout = 1; REG Node = 'maze:fsm\|resetcounter'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { maze:fsm|resetcounter~0 maze:fsm|resetcounter } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.826 ns ( 51.01 % ) " "Info: Total cell delay = 3.826 ns ( 51.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.674 ns ( 48.99 % ) " "Info: Total interconnect delay = 3.674 ns ( 48.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[1] maze:fsm|z[4]~2 maze:fsm|resetcounter~0 maze:fsm|resetcounter } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|dies[1] {} maze:fsm|z[4]~2 {} maze:fsm|resetcounter~0 {} maze:fsm|resetcounter {} } { 0.000ns 0.000ns 1.202ns 1.245ns 0.396ns 0.526ns 0.305ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.542ns 0.322ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.954 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 4.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.879 ns) 3.107 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT 2 REG LCFF_X14_Y16_N9 7 " "Info: 2: + IC(1.202 ns) + CELL(0.879 ns) = 3.107 ns; Loc. = LCFF_X14_Y16_N9; Fanout = 7; REG Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.602 ns) 4.954 ns maze:fsm\|dies\[0\] 3 REG LCFF_X16_Y20_N11 8 " "Info: 3: + IC(1.245 ns) + CELL(0.602 ns) = 4.954 ns; Loc. = LCFF_X16_Y20_N11; Fanout = 8; REG Node = 'maze:fsm\|dies\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[0] } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 50.61 % ) " "Info: Total cell delay = 2.507 ns ( 50.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.447 ns ( 49.39 % ) " "Info: Total interconnect delay = 2.447 ns ( 49.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|dies[0] {} } { 0.000ns 0.000ns 1.202ns 1.245ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[1] maze:fsm|z[4]~2 maze:fsm|resetcounter~0 maze:fsm|resetcounter } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|dies[1] {} maze:fsm|z[4]~2 {} maze:fsm|resetcounter~0 {} maze:fsm|resetcounter {} } { 0.000ns 0.000ns 1.202ns 1.245ns 0.396ns 0.526ns 0.305ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.542ns 0.322ns 0.178ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|dies[0] {} } { 0.000ns 0.000ns 1.202ns 1.245ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.390 ns - Shortest register register " "Info: - Shortest register to register delay is 1.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns maze:fsm\|dies\[0\] 1 REG LCFF_X16_Y20_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y20_N11; Fanout = 8; REG Node = 'maze:fsm\|dies\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { maze:fsm|dies[0] } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.178 ns) 0.546 ns maze:fsm\|z\[4\]~2 2 COMB LCCOMB_X16_Y20_N14 8 " "Info: 2: + IC(0.368 ns) + CELL(0.178 ns) = 0.546 ns; Loc. = LCCOMB_X16_Y20_N14; Fanout = 8; COMB Node = 'maze:fsm\|z\[4\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { maze:fsm|dies[0] maze:fsm|z[4]~2 } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.319 ns) 1.390 ns maze:fsm\|resetcounter 3 REG LCCOMB_X15_Y20_N2 1 " "Info: 3: + IC(0.525 ns) + CELL(0.319 ns) = 1.390 ns; Loc. = LCCOMB_X15_Y20_N2; Fanout = 1; REG Node = 'maze:fsm\|resetcounter'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { maze:fsm|z[4]~2 maze:fsm|resetcounter } "NODE_NAME" } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.497 ns ( 35.76 % ) " "Info: Total cell delay = 0.497 ns ( 35.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.893 ns ( 64.24 % ) " "Info: Total interconnect delay = 0.893 ns ( 64.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { maze:fsm|dies[0] maze:fsm|z[4]~2 maze:fsm|resetcounter } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.390 ns" { maze:fsm|dies[0] {} maze:fsm|z[4]~2 {} maze:fsm|resetcounter {} } { 0.000ns 0.368ns 0.525ns } { 0.000ns 0.178ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 26 -1 0 } } { "maze.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/maze.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[1] maze:fsm|z[4]~2 maze:fsm|resetcounter~0 maze:fsm|resetcounter } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|dies[1] {} maze:fsm|z[4]~2 {} maze:fsm|resetcounter~0 {} maze:fsm|resetcounter {} } { 0.000ns 0.000ns 1.202ns 1.245ns 0.396ns 0.526ns 0.305ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.542ns 0.322ns 0.178ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|dies[0] {} } { 0.000ns 0.000ns 1.202ns 1.245ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { maze:fsm|dies[0] maze:fsm|z[4]~2 maze:fsm|resetcounter } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.390 ns" { maze:fsm|dies[0] {} maze:fsm|z[4]~2 {} maze:fsm|resetcounter {} } { 0.000ns 0.368ns 0.525ns } { 0.000ns 0.178ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:pos_counter\|count_row\[9\] i_inc_row CLOCK_50 4.840 ns register " "Info: tsu for register \"counter:pos_counter\|count_row\[9\]\" (data pin = \"i_inc_row\", clock pin = \"CLOCK_50\") is 4.840 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.128 ns + Longest pin register " "Info: + Longest pin to register delay is 10.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns i_inc_row 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'i_inc_row'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_inc_row } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.033 ns) + CELL(0.322 ns) 3.381 ns counter:pos_counter\|player_object~12 2 COMB LCCOMB_X20_Y19_N2 20 " "Info: 2: + IC(2.033 ns) + CELL(0.322 ns) = 3.381 ns; Loc. = LCCOMB_X20_Y19_N2; Fanout = 20; COMB Node = 'counter:pos_counter\|player_object~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { i_inc_row counter:pos_counter|player_object~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.544 ns) 4.837 ns counter:pos_counter\|count_row\[0\]~4 3 COMB LCCOMB_X20_Y22_N26 1 " "Info: 3: + IC(0.912 ns) + CELL(0.544 ns) = 4.837 ns; Loc. = LCCOMB_X20_Y22_N26; Fanout = 1; COMB Node = 'counter:pos_counter\|count_row\[0\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter:pos_counter|player_object~12 counter:pos_counter|count_row[0]~4 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.322 ns) 6.364 ns counter:pos_counter\|count_row\[0\]~7 4 COMB LCCOMB_X16_Y23_N28 1 " "Info: 4: + IC(1.205 ns) + CELL(0.322 ns) = 6.364 ns; Loc. = LCCOMB_X16_Y23_N28; Fanout = 1; COMB Node = 'counter:pos_counter\|count_row\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { counter:pos_counter|count_row[0]~4 counter:pos_counter|count_row[0]~7 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 6.831 ns counter:pos_counter\|count_row\[0\]~12 5 COMB LCCOMB_X16_Y23_N30 1 " "Info: 5: + IC(0.289 ns) + CELL(0.178 ns) = 6.831 ns; Loc. = LCCOMB_X16_Y23_N30; Fanout = 1; COMB Node = 'counter:pos_counter\|count_row\[0\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { counter:pos_counter|count_row[0]~7 counter:pos_counter|count_row[0]~12 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.178 ns) 8.501 ns counter:pos_counter\|count_row\[0\]~13 6 COMB LCCOMB_X20_Y19_N6 10 " "Info: 6: + IC(1.492 ns) + CELL(0.178 ns) = 8.501 ns; Loc. = LCCOMB_X20_Y19_N6; Fanout = 10; COMB Node = 'counter:pos_counter\|count_row\[0\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { counter:pos_counter|count_row[0]~12 counter:pos_counter|count_row[0]~13 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.758 ns) 10.128 ns counter:pos_counter\|count_row\[9\] 7 REG LCFF_X21_Y23_N23 15 " "Info: 7: + IC(0.869 ns) + CELL(0.758 ns) = 10.128 ns; Loc. = LCFF_X21_Y23_N23; Fanout = 15; REG Node = 'counter:pos_counter\|count_row\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { counter:pos_counter|count_row[0]~13 counter:pos_counter|count_row[9] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.328 ns ( 32.86 % ) " "Info: Total cell delay = 3.328 ns ( 32.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 67.14 % ) " "Info: Total interconnect delay = 6.800 ns ( 67.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.128 ns" { i_inc_row counter:pos_counter|player_object~12 counter:pos_counter|count_row[0]~4 counter:pos_counter|count_row[0]~7 counter:pos_counter|count_row[0]~12 counter:pos_counter|count_row[0]~13 counter:pos_counter|count_row[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.128 ns" { i_inc_row {} i_inc_row~combout {} counter:pos_counter|player_object~12 {} counter:pos_counter|count_row[0]~4 {} counter:pos_counter|count_row[0]~7 {} counter:pos_counter|count_row[0]~12 {} counter:pos_counter|count_row[0]~13 {} counter:pos_counter|count_row[9] {} } { 0.000ns 0.000ns 2.033ns 0.912ns 1.205ns 0.289ns 1.492ns 0.869ns } { 0.000ns 1.026ns 0.322ns 0.544ns 0.322ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.250 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 5.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.879 ns) 2.622 ns counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT 2 REG LCFF_X1_Y11_N29 2 " "Info: 2: + IC(0.717 ns) + CELL(0.879 ns) = 2.622 ns; Loc. = LCFF_X1_Y11_N29; Fanout = 2; REG Node = 'counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.000 ns) 3.659 ns counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT~clkctrl 3 COMB CLKCTRL_G3 20 " "Info: 3: + IC(1.037 ns) + CELL(0.000 ns) = 3.659 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 5.250 ns counter:pos_counter\|count_row\[9\] 4 REG LCFF_X21_Y23_N23 15 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 5.250 ns; Loc. = LCFF_X21_Y23_N23; Fanout = 15; REG Node = 'counter:pos_counter\|count_row\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_row[9] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 47.75 % ) " "Info: Total cell delay = 2.507 ns ( 47.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.743 ns ( 52.25 % ) " "Info: Total interconnect delay = 2.743 ns ( 52.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_row[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.250 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl {} counter:pos_counter|count_row[9] {} } { 0.000ns 0.000ns 0.717ns 1.037ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.128 ns" { i_inc_row counter:pos_counter|player_object~12 counter:pos_counter|count_row[0]~4 counter:pos_counter|count_row[0]~7 counter:pos_counter|count_row[0]~12 counter:pos_counter|count_row[0]~13 counter:pos_counter|count_row[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.128 ns" { i_inc_row {} i_inc_row~combout {} counter:pos_counter|player_object~12 {} counter:pos_counter|count_row[0]~4 {} counter:pos_counter|count_row[0]~7 {} counter:pos_counter|count_row[0]~12 {} counter:pos_counter|count_row[0]~13 {} counter:pos_counter|count_row[9] {} } { 0.000ns 0.000ns 2.033ns 0.912ns 1.205ns 0.289ns 1.492ns 0.869ns } { 0.000ns 1.026ns 0.322ns 0.544ns 0.322ns 0.178ns 0.178ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_row[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.250 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl {} counter:pos_counter|count_row[9] {} } { 0.000ns 0.000ns 0.717ns 1.037ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_G\[4\] display_vhd:module_vga\|vga:vga_driver0\|video_on_v 14.331 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_G\[4\]\" through register \"display_vhd:module_vga\|vga:vga_driver0\|video_on_v\" is 14.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.763 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.879 ns) 3.934 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz 2 REG LCFF_X24_Y21_N27 11 " "Info: 2: + IC(2.029 ns) + CELL(0.879 ns) = 3.934 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 11; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.000 ns) 5.183 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl 3 COMB CLKCTRL_G8 34 " "Info: 3: + IC(1.249 ns) + CELL(0.000 ns) = 5.183 ns; Loc. = CLKCTRL_G8; Fanout = 34; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.763 ns display_vhd:module_vga\|vga:vga_driver0\|video_on_v 4 REG LCFF_X23_Y22_N17 16 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.763 ns; Loc. = LCFF_X23_Y22_N17; Fanout = 16; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|video_on_v'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|video_on_v } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.07 % ) " "Info: Total cell delay = 2.507 ns ( 37.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.256 ns ( 62.93 % ) " "Info: Total interconnect delay = 4.256 ns ( 62.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.763 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|video_on_v } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.763 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|video_on_v {} } { 0.000ns 0.000ns 2.029ns 1.249ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.291 ns + Longest register pin " "Info: + Longest register to pin delay is 7.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_vhd:module_vga\|vga:vga_driver0\|video_on_v 1 REG LCFF_X23_Y22_N17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y22_N17; Fanout = 16; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|video_on_v'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|video_on_v } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/vga.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.544 ns) 2.145 ns display_vhd:module_vga\|VGA_G\[4\]~4 2 COMB LCCOMB_X22_Y18_N12 1 " "Info: 2: + IC(1.601 ns) + CELL(0.544 ns) = 2.145 ns; Loc. = LCCOMB_X22_Y18_N12; Fanout = 1; COMB Node = 'display_vhd:module_vga\|VGA_G\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { display_vhd:module_vga|vga:vga_driver0|video_on_v display_vhd:module_vga|VGA_G[4]~4 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/display_vhd.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(2.976 ns) 7.291 ns VGA_G\[4\] 3 PIN PIN_V11 0 " "Info: 3: + IC(2.170 ns) + CELL(2.976 ns) = 7.291 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'VGA_G\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { display_vhd:module_vga|VGA_G[4]~4 VGA_G[4] } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.520 ns ( 48.28 % ) " "Info: Total cell delay = 3.520 ns ( 48.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.771 ns ( 51.72 % ) " "Info: Total interconnect delay = 3.771 ns ( 51.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.291 ns" { display_vhd:module_vga|vga:vga_driver0|video_on_v display_vhd:module_vga|VGA_G[4]~4 VGA_G[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.291 ns" { display_vhd:module_vga|vga:vga_driver0|video_on_v {} display_vhd:module_vga|VGA_G[4]~4 {} VGA_G[4] {} } { 0.000ns 1.601ns 2.170ns } { 0.000ns 0.544ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.763 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|video_on_v } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.763 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|video_on_v {} } { 0.000ns 0.000ns 2.029ns 1.249ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.291 ns" { display_vhd:module_vga|vga:vga_driver0|video_on_v display_vhd:module_vga|VGA_G[4]~4 VGA_G[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.291 ns" { display_vhd:module_vga|vga:vga_driver0|video_on_v {} display_vhd:module_vga|VGA_G[4]~4 {} VGA_G[4] {} } { 0.000ns 1.601ns 2.170ns } { 0.000ns 0.544ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:pos_counter\|count_column\[2\] i_dec_column CLOCK_50 0.992 ns register " "Info: th for register \"counter:pos_counter\|count_column\[2\]\" (data pin = \"i_dec_column\", clock pin = \"CLOCK_50\") is 0.992 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.252 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 5.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.879 ns) 2.622 ns counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT 2 REG LCFF_X1_Y11_N29 2 " "Info: 2: + IC(0.717 ns) + CELL(0.879 ns) = 2.622 ns; Loc. = LCFF_X1_Y11_N29; Fanout = 2; REG Node = 'counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.000 ns) 3.659 ns counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT~clkctrl 3 COMB CLKCTRL_G3 20 " "Info: 3: + IC(1.037 ns) + CELL(0.000 ns) = 3.659 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.252 ns counter:pos_counter\|count_column\[2\] 4 REG LCFF_X19_Y24_N15 16 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.252 ns; Loc. = LCFF_X19_Y24_N15; Fanout = 16; REG Node = 'counter:pos_counter\|count_column\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_column[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 47.73 % ) " "Info: Total cell delay = 2.507 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.745 ns ( 52.27 % ) " "Info: Total interconnect delay = 2.745 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_column[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl {} counter:pos_counter|count_column[2] {} } { 0.000ns 0.000ns 0.717ns 1.037ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.546 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns i_dec_column 1 PIN PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 3; PIN Node = 'i_dec_column'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_dec_column } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/top_level_vhd.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.521 ns) 3.578 ns counter:pos_counter\|player_object~0 2 COMB LCCOMB_X19_Y24_N4 17 " "Info: 2: + IC(2.031 ns) + CELL(0.521 ns) = 3.578 ns; Loc. = LCCOMB_X19_Y24_N4; Fanout = 17; COMB Node = 'counter:pos_counter\|player_object~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { i_dec_column counter:pos_counter|player_object~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.521 ns) 4.450 ns counter:pos_counter\|Add2~5 3 COMB LCCOMB_X19_Y24_N14 1 " "Info: 3: + IC(0.351 ns) + CELL(0.521 ns) = 4.450 ns; Loc. = LCCOMB_X19_Y24_N14; Fanout = 1; COMB Node = 'counter:pos_counter\|Add2~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { counter:pos_counter|player_object~0 counter:pos_counter|Add2~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.546 ns counter:pos_counter\|count_column\[2\] 4 REG LCFF_X19_Y24_N15 16 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.546 ns; Loc. = LCFF_X19_Y24_N15; Fanout = 16; REG Node = 'counter:pos_counter\|count_column\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:pos_counter|Add2~5 counter:pos_counter|count_column[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/ITB/SEMESTER 3/SISDIG/PRAKTIKUM/P6/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.164 ns ( 47.60 % ) " "Info: Total cell delay = 2.164 ns ( 47.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.382 ns ( 52.40 % ) " "Info: Total interconnect delay = 2.382 ns ( 52.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.546 ns" { i_dec_column counter:pos_counter|player_object~0 counter:pos_counter|Add2~5 counter:pos_counter|count_column[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.546 ns" { i_dec_column {} i_dec_column~combout {} counter:pos_counter|player_object~0 {} counter:pos_counter|Add2~5 {} counter:pos_counter|count_column[2] {} } { 0.000ns 0.000ns 2.031ns 0.351ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_column[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl {} counter:pos_counter|count_column[2] {} } { 0.000ns 0.000ns 0.717ns 1.037ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.546 ns" { i_dec_column counter:pos_counter|player_object~0 counter:pos_counter|Add2~5 counter:pos_counter|count_column[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.546 ns" { i_dec_column {} i_dec_column~combout {} counter:pos_counter|player_object~0 {} counter:pos_counter|Add2~5 {} counter:pos_counter|count_column[2] {} } { 0.000ns 0.000ns 2.031ns 0.351ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 22:04:23 2019 " "Info: Processing ended: Mon Nov 25 22:04:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
