\hypertarget{group___s_t_m32_l4xx___system___private___functions}{}\doxysection{STM32\+L4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}
\label{group___s_t_m32_l4xx___system___private___functions}\index{STM32L4xx\_System\_Private\_Functions@{STM32L4xx\_System\_Private\_Functions}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update}} (void)
\begin{DoxyCompactList}\small\item\em Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___s_t_m32_l4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}\label{group___s_t_m32_l4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}} 
\index{STM32L4xx\_System\_Private\_Functions@{STM32L4xx\_System\_Private\_Functions}!SystemCoreClockUpdate@{SystemCoreClockUpdate}}
\index{SystemCoreClockUpdate@{SystemCoreClockUpdate}!STM32L4xx\_System\_Private\_Functions@{STM32L4xx\_System\_Private\_Functions}}
\doxysubsubsection{\texorpdfstring{SystemCoreClockUpdate()}{SystemCoreClockUpdate()}}
{\footnotesize\ttfamily void System\+Core\+Clock\+Update (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. 

\begin{DoxyNote}{Note}
Each time the core clock (HCLK) changes, this function must be called to update System\+Core\+Clock variable value. Otherwise, any configuration based on this variable will be incorrect.

-\/ The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source\+:
\end{DoxyNote}

\begin{DoxyItemize}
\item If SYSCLK source is MSI, System\+Core\+Clock will contain the \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_ga90e2a73d7fe4a7425c6e31fef5ce7263}{MSI\+\_\+\+VALUE($\ast$)}}
\item If SYSCLK source is HSI, System\+Core\+Clock will contain the \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE($\ast$$\ast$)}}
\item If SYSCLK source is HSE, System\+Core\+Clock will contain the \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE($\ast$$\ast$$\ast$)}}
\item If SYSCLK source is PLL, System\+Core\+Clock will contain the \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE($\ast$$\ast$$\ast$)}} or \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE($\ast$)}} or \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_ga90e2a73d7fe4a7425c6e31fef5ce7263}{MSI\+\_\+\+VALUE($\ast$)}} multiplied/divided by the PLL factors.
\end{DoxyItemize}

($\ast$) MSI\+\_\+\+VALUE is a constant defined in stm32l4xx\+\_\+hal.\+h file (default value 4 MHz) but the real value may vary depending on the variations in voltage and temperature.

($\ast$$\ast$) HSI\+\_\+\+VALUE is a constant defined in stm32l4xx\+\_\+hal.\+h file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.

($\ast$$\ast$$\ast$) HSE\+\_\+\+VALUE is a constant defined in stm32l4xx\+\_\+hal.\+h file (default value 8 MHz), user has to ensure that HSE\+\_\+\+VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.


\begin{DoxyItemize}
\item The result of this function could be not correct when using fractional value for HSE crystal.
\end{DoxyItemize}


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{system__stm32l4xx_8c_source_l00251}{251}} of file \mbox{\hyperlink{system__stm32l4xx_8c_source}{system\+\_\+stm32l4xx.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00252 \{}
\DoxyCodeLine{00253   uint32\_t tmp, msirange, pllvco, pllsource, pllm, pllr;}
\DoxyCodeLine{00254 }
\DoxyCodeLine{00255   \textcolor{comment}{/* Get MSI Range frequency-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00256   \textcolor{keywordflow}{if} ((RCC-\/>CR \& RCC\_CR\_MSIRGSEL) == 0U)}
\DoxyCodeLine{00257   \{ \textcolor{comment}{/* MSISRANGE from RCC\_CSR applies */}}
\DoxyCodeLine{00258     msirange = (RCC-\/>CSR \& RCC\_CSR\_MSISRANGE) >> 8U;}
\DoxyCodeLine{00259   \}}
\DoxyCodeLine{00260   \textcolor{keywordflow}{else}}
\DoxyCodeLine{00261   \{ \textcolor{comment}{/* MSIRANGE from RCC\_CR applies */}}
\DoxyCodeLine{00262     msirange = (RCC-\/>CR \& RCC\_CR\_MSIRANGE) >> 4U;}
\DoxyCodeLine{00263   \}}
\DoxyCodeLine{00264   \textcolor{comment}{/*MSI frequency range in HZ*/}}
\DoxyCodeLine{00265   msirange = \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_ga4d9e663c3c5bd4ca3361bf97d48158bf}{MSIRangeTable}}[msirange];}
\DoxyCodeLine{00266 }
\DoxyCodeLine{00267   \textcolor{comment}{/* Get SYSCLK source -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00268   \textcolor{keywordflow}{switch} (RCC-\/>CFGR \& RCC\_CFGR\_SWS)}
\DoxyCodeLine{00269   \{}
\DoxyCodeLine{00270     \textcolor{keywordflow}{case} 0x00:  \textcolor{comment}{/* MSI used as system clock source */}}
\DoxyCodeLine{00271       \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} = msirange;}
\DoxyCodeLine{00272       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00273 }
\DoxyCodeLine{00274     \textcolor{keywordflow}{case} 0x04:  \textcolor{comment}{/* HSI used as system clock source */}}
\DoxyCodeLine{00275       \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} = \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{00276       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00277 }
\DoxyCodeLine{00278     \textcolor{keywordflow}{case} 0x08:  \textcolor{comment}{/* HSE used as system clock source */}}
\DoxyCodeLine{00279       \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} = \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{00280       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00281 }
\DoxyCodeLine{00282     \textcolor{keywordflow}{case} 0x0C:  \textcolor{comment}{/* PLL used as system clock  source */}}
\DoxyCodeLine{00283       \textcolor{comment}{/* PLL\_VCO = (HSE\_VALUE or HSI\_VALUE or MSI\_VALUE/ PLLM) * PLLN }}
\DoxyCodeLine{00284 \textcolor{comment}{         SYSCLK = PLL\_VCO / PLLR }}
\DoxyCodeLine{00285 \textcolor{comment}{         */}}
\DoxyCodeLine{00286       pllsource = (RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLSRC);}
\DoxyCodeLine{00287       pllm = ((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLM) >> 4U) + 1U ;}
\DoxyCodeLine{00288 }
\DoxyCodeLine{00289       \textcolor{keywordflow}{switch} (pllsource)}
\DoxyCodeLine{00290       \{}
\DoxyCodeLine{00291         \textcolor{keywordflow}{case} 0x02:  \textcolor{comment}{/* HSI used as PLL clock source */}}
\DoxyCodeLine{00292           pllvco = (\mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} / pllm);}
\DoxyCodeLine{00293           \textcolor{keywordflow}{break};}
\DoxyCodeLine{00294 }
\DoxyCodeLine{00295         \textcolor{keywordflow}{case} 0x03:  \textcolor{comment}{/* HSE used as PLL clock source */}}
\DoxyCodeLine{00296           pllvco = (\mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}} / pllm);}
\DoxyCodeLine{00297           \textcolor{keywordflow}{break};}
\DoxyCodeLine{00298 }
\DoxyCodeLine{00299         \textcolor{keywordflow}{default}:    \textcolor{comment}{/* MSI used as PLL clock source */}}
\DoxyCodeLine{00300           pllvco = (msirange / pllm);}
\DoxyCodeLine{00301           \textcolor{keywordflow}{break};}
\DoxyCodeLine{00302       \}}
\DoxyCodeLine{00303       pllvco = pllvco * ((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLN) >> 8U);}
\DoxyCodeLine{00304       pllr = (((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLR) >> 25U) + 1U) * 2U;}
\DoxyCodeLine{00305       \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} = pllvco/pllr;}
\DoxyCodeLine{00306       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00307 }
\DoxyCodeLine{00308     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{00309       \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} = msirange;}
\DoxyCodeLine{00310       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00311   \}}
\DoxyCodeLine{00312   \textcolor{comment}{/* Compute HCLK clock frequency -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00313   \textcolor{comment}{/* Get HCLK prescaler */}}
\DoxyCodeLine{00314   tmp = \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_ga6e1d9cd666f0eacbfde31e9932a93466}{AHBPrescTable}}[((RCC-\/>CFGR \& RCC\_CFGR\_HPRE) >> 4U)];}
\DoxyCodeLine{00315   \textcolor{comment}{/* HCLK clock frequency */}}
\DoxyCodeLine{00316   \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} >>= tmp;}
\DoxyCodeLine{00317 \}}

\end{DoxyCode}
\mbox{\Hypertarget{group___s_t_m32_l4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}\label{group___s_t_m32_l4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}} 
\index{STM32L4xx\_System\_Private\_Functions@{STM32L4xx\_System\_Private\_Functions}!SystemInit@{SystemInit}}
\index{SystemInit@{SystemInit}!STM32L4xx\_System\_Private\_Functions@{STM32L4xx\_System\_Private\_Functions}}
\doxysubsubsection{\texorpdfstring{SystemInit()}{SystemInit()}}
{\footnotesize\ttfamily void System\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Setup the microcontroller system. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{system__stm32l4xx_8c_source_l00197}{197}} of file \mbox{\hyperlink{system__stm32l4xx_8c_source}{system\+\_\+stm32l4xx.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00198 \{}
\DoxyCodeLine{00199 \textcolor{preprocessor}{\#if defined(USER\_VECT\_TAB\_ADDRESS) }}
\DoxyCodeLine{00200   \textcolor{comment}{/* Configure the Vector Table location -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00201   SCB-\/>VTOR = VECT\_TAB\_BASE\_ADDRESS | VECT\_TAB\_OFFSET;}
\DoxyCodeLine{00202 \textcolor{preprocessor}{\#endif }}
\DoxyCodeLine{00203 }
\DoxyCodeLine{00204   \textcolor{comment}{/* FPU settings -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00205 \textcolor{preprocessor}{\#if (\_\_FPU\_PRESENT == 1) \&\& (\_\_FPU\_USED == 1) }}
\DoxyCodeLine{00206   SCB-\/>CPACR |= ((3UL << 20U)|(3UL << 22U));  \textcolor{comment}{/* set CP10 and CP11 Full Access */}}
\DoxyCodeLine{00207 \textcolor{preprocessor}{\#endif }}
\DoxyCodeLine{00208 \}}

\end{DoxyCode}
