<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Ports</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part181.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part183.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark220">&zwnj;</a>Ports</h3><p class="s18" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 128: <span class="h4">LRAM Ports</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:20pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">Direction</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:21pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_wrclk</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Write side clock input for LRAM.</p></td></tr><tr style="height:21pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_rdclk</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Read side clock input for LRAM.</p></td></tr><tr style="height:23pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">mlpram_din2mlpdout[143:0]<span class="s63">(1)</span></p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Connects BRAM data input, either BRAM_DIN or BRAM internal din, to LRAM_DIN.</p></td></tr><tr style="height:23pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">mlpram_rdaddr[5:0]<span class="s63">(1)</span></p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Allows BRAM to control LRAM read address.</p></td></tr><tr style="height:23pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">mlpram_wraddr[5:0]<span class="s63">(1)</span></p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Allows BRAM to control LRAM write address.</p></td></tr><tr style="height:23pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">mlpram_rden<span class="s63">(1)</span></p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Allows BRAM to control LRAM read enable.</p></td></tr><tr style="height:23pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">mlpram_wren<span class="s63">(1)</span></p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Allows BRAM to control LRAM write enable.</p></td></tr><tr style="height:23pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">mlpram_sbit_error<span class="s63">(1)</span></p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Allows BRAM to pass through single bit error indication.</p></td></tr><tr style="height:23pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">mlpram_dbit_error<span class="s63">(1)</span></p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Allows BRAM to pass through double bit error indication.</p></td></tr><tr style="height:21pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">sbit_error</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Co-sited BRAM72K dedicated pass through of <span class="s56">mlpram_sbit_error</span>.</p></td></tr><tr style="height:21pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">dbit_error</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Co-sited BRAM72K dedicated pass through of <span class="s56">mlpram_dbit_error</span>.</p></td></tr><tr style="height:21pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">empty</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">LRAM FIFO empty flag.</p></td></tr><tr style="height:21pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">full</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">LRAM FIFO full flag.</p></td></tr><tr style="height:21pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">almost_empty</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">LRAM FIFO almost empty flag.</p></td></tr><tr style="height:21pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">almost_full</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">LRAM FIFO almost full flag.</p></td></tr><tr style="height:21pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">write_error</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted when LRAM in FIFO mode, and write enable is asserted when LRAM FIFO is full.</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:20pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">Direction</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:21pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">read_error</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted when LRAM in FIFO mode, and read enable is asserted when LRAM FIFO is empty.</p></td></tr><tr style="height:75pt"><td style="width:503pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" colspan="3"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="657" height="71" alt="image" src="Image_248.png"/></span></p><p class="s59" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s57" style="padding-top: 2pt;padding-left: 32pt;padding-right: 15pt;text-indent: -9pt;text-align: left;"><span class="s60">1. </span>All inputs prefixed with <span class="s56">mlpram_ </span>are a dedicated path from the co-sited ACX_BRAM72K and are for when the BRAM and LRAM operate as a co- joined pair. The inputs can only be connected to equivalent, same-named outputs on the ACX_BRAM72K and cannot be driven directly by fabric logic. Instantiate a ACX_BRAM72K to use these connections. If used, same site placement constraints must be used for the paired ACX_BRAM72K and ACX_MLP72.</p></td></tr></table><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part181.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part183.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
