var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"VSD_FD_codegen_V2/VSD_FD_6PH_V6","ref":false,"files":[{"name":"VSD_FD_6PH_V6.c","type":"source","group":"model","path":"C:\\ultrazohm_sw\\vitis\\software\\Baremetal\\src\\Codegen\\VSD_FD_6PH_V6_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: VSD_FD_6PH_V6.c\r\n *\r\n * Code generated for Simulink model 'VSD_FD_6PH_V6'.\r\n *\r\n * Model version                  : 3.1\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Tue May 24 08:43:52 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-R\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. Traceability\r\n * Validation result: Passed (11), Warning (1), Error (0)\r\n */\r\n\r\n#include \"VSD_FD_6PH_V6.h\"\r\n\r\n/* Model step function */\r\nvoid VSD_FD_6PH_V6_step(RT_MODEL_VSD_FD_6PH_V6 *const rtM_VSD_FD_6PH_V6)\r\n{\r\n  DW_VSD_FD_6PH_V6 *rtDW_VSD_FD_6PH_V6 = rtM_VSD_FD_6PH_V6->dwork;\r\n  ExtU_VSD_FD_6PH_V6 *rtU_VSD_FD_6PH_V6 = (ExtU_VSD_FD_6PH_V6 *)\r\n    rtM_VSD_FD_6PH_V6->inputs;\r\n  ExtY_VSD_FD_6PH_V6 *rtY_VSD_FD_6PH_V6 = (ExtY_VSD_FD_6PH_V6 *)\r\n    rtM_VSD_FD_6PH_V6->outputs;\r\n  int32_T i;\r\n\r\n  /* MATLAB Function: '<S1>/Fehlerindexe_asym_6Ph' incorporates:\r\n   *  Inport: '<Root>/i_ab_xy_z1z2'\r\n   */\r\n  /*  Phase a */\r\n  /* MATLAB Function 'VSD_FD_6PH_V6/Fehlerindexe_asym_6Ph': '<S2>:1' */\r\n  /* OPF-Fehlerindexe nach Duran: https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7858758&tag=1 */\r\n  /* '<S2>:1:6' R1 = -i_x/(i_a+i_z1); */\r\n  /* '<S2>:1:7' if isinf(R1) | isnan(R1) */\r\n  /*  Phase b */\r\n  /* '<S2>:1:12' R2 = i_x/(-i_a+sqrt(3)*i_b-sqrt(3)*i_y+2*i_z1); */\r\n  /* '<S2>:1:13' if isinf(R2) | isnan(R2) */\r\n  /*  Phase c */\r\n  /* '<S2>:1:18' R3 = i_x/(-i_a-sqrt(3)*i_b+sqrt(3)*i_y+2*i_z1); */\r\n  /* '<S2>:1:19' if isinf(R3) | isnan(R3) */\r\n  /*  Phase d */\r\n  /* '<S2>:1:24' R4 = i_x/(i_a+1/sqrt(3)*i_b + 1/sqrt(3) * i_y+2/sqrt(3) *i_z2); */\r\n  /* '<S2>:1:25' if isinf(R4) | isnan(R4) */\r\n  /*  Phase e */\r\n  /* '<S2>:1:30' R5 = i_x/(i_a-1/sqrt(3)*i_b-1/sqrt(3)*i_y-2/sqrt(3)*i_z2); */\r\n  /* '<S2>:1:31' if isinf(R5) | isnan(R5) */\r\n  /*  Phase f */\r\n  /* '<S2>:1:36' R6 = -i_y/(i_b-i_z2); */\r\n  /* '<S2>:1:37' if isinf(R6) | isnan(R6) */\r\n  /* '<S2>:1:41' R=[R1; R2; R3; R4; R5; R6]; */\r\n  rtDW_VSD_FD_6PH_V6->R[0] = -rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[2] /\r\n    (rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[0] + rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[4]);\r\n  rtDW_VSD_FD_6PH_V6->R[1] = rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[2] /\r\n    (((1.7320508075688772 * rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[1] +\r\n       -rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[0]) - 1.7320508075688772 *\r\n      rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[3]) + 2.0 *\r\n     rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[4]);\r\n  rtDW_VSD_FD_6PH_V6->R[2] = rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[2] /\r\n    (((-rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[0] - 1.7320508075688772 *\r\n       rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[1]) + 1.7320508075688772 *\r\n      rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[3]) + 2.0 *\r\n     rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[4]);\r\n  rtDW_VSD_FD_6PH_V6->R[3] = rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[2] /\r\n    (((0.57735026918962584 * rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[1] +\r\n       rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[0]) + 0.57735026918962584 *\r\n      rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[3]) + 1.1547005383792517 *\r\n     rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[5]);\r\n  rtDW_VSD_FD_6PH_V6->R[4] = rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[2] /\r\n    (((rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[0] - 0.57735026918962584 *\r\n       rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[1]) - 0.57735026918962584 *\r\n      rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[3]) - 1.1547005383792517 *\r\n     rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[5]);\r\n  rtDW_VSD_FD_6PH_V6->R[5] = -rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[3] /\r\n    (rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[1] - rtU_VSD_FD_6PH_V6->i_ab_xy_z1z2[5]);\r\n\r\n  /*  if (1-e <= Ri) & (Ri <= 1+e)      %das funktioniert nicht fÃ¼r einen Vektor */\r\n  /*      Ro = Ri; */\r\n  /*  else */\r\n  /*      Ro = 0; */\r\n  /*  end */\r\n  /* MATLAB Function 'VSD_FD_6PH_V6/HystereseBand': '<S4>:1' */\r\n  /*  Hystereseband, Ausgang Ro ist gleich Ri falls Ri im Bereich von +-e um 1 */\r\n  /*  ist, ansonsten ist Ro = 0 */\r\n  /* '<S4>:1:12' X = ((1-e_u <= Ri) & (Ri <= 1+e_o)); */\r\n  /* '<S4>:1:13' Ro = X.*Ri; */\r\n  for (i = 0; i < 6; i++) {\r\n    real_T rtb_R;\r\n    real_T rtb_Ro;\r\n\r\n    /* MATLAB Function: '<S1>/HystereseBand' incorporates:\r\n     *  Inport: '<Root>/HB_o'\r\n     *  Inport: '<Root>/HB_u'\r\n     */\r\n    rtb_R = rtDW_VSD_FD_6PH_V6->R[i];\r\n    rtb_Ro = (real_T)((1.0 - rtU_VSD_FD_6PH_V6->HB_u <= rtb_R) && (rtb_R <=\r\n      rtU_VSD_FD_6PH_V6->HB_o + 1.0)) * rtb_R;\r\n\r\n    /* Outport: '<Root>/FD_filtered' incorporates:\r\n     *  Gain: '<S5>/C'\r\n     *  Gain: '<S5>/D'\r\n     *  Sum: '<S5>/sum1'\r\n     *  UnitDelay: '<S5>/Delay_x'\r\n     */\r\n    rtY_VSD_FD_6PH_V6->FD_filtered[i] = 0.0099013168773229958 * rtb_Ro +\r\n      9.900986831226771E-5 * rtDW_VSD_FD_6PH_V6->Delay_x_DSTATE[i];\r\n\r\n    /* Outport: '<Root>/FD' */\r\n    rtY_VSD_FD_6PH_V6->FD[i] = rtb_Ro;\r\n\r\n    /* Outport: '<Root>/Output' */\r\n    rtY_VSD_FD_6PH_V6->Output[i] = rtb_R;\r\n\r\n    /* Update for UnitDelay: '<S5>/Delay_x' incorporates:\r\n     *  Gain: '<S5>/A'\r\n     *  Gain: '<S5>/B'\r\n     *  Sum: '<S5>/A*x(k) + B*u(k)'\r\n     */\r\n    rtDW_VSD_FD_6PH_V6->Delay_x_DSTATE[i] = 0.980197366245354 *\r\n      rtDW_VSD_FD_6PH_V6->Delay_x_DSTATE[i] + 198.0263375464599 * rtb_Ro;\r\n  }\r\n}\r\n\r\n/* Model initialize function */\r\nvoid VSD_FD_6PH_V6_initialize(RT_MODEL_VSD_FD_6PH_V6 *const rtM_VSD_FD_6PH_V6)\r\n{\r\n  DW_VSD_FD_6PH_V6 *rtDW_VSD_FD_6PH_V6 = rtM_VSD_FD_6PH_V6->dwork;\r\n  ExtU_VSD_FD_6PH_V6 *rtU_VSD_FD_6PH_V6 = (ExtU_VSD_FD_6PH_V6 *)\r\n    rtM_VSD_FD_6PH_V6->inputs;\r\n  ExtY_VSD_FD_6PH_V6 *rtY_VSD_FD_6PH_V6 = (ExtY_VSD_FD_6PH_V6 *)\r\n    rtM_VSD_FD_6PH_V6->outputs;\r\n\r\n  /* Registration code */\r\n\r\n  /* states (dwork) */\r\n  (void) memset((void *)rtDW_VSD_FD_6PH_V6, 0,\r\n                sizeof(DW_VSD_FD_6PH_V6));\r\n\r\n  /* external inputs */\r\n  (void)memset(rtU_VSD_FD_6PH_V6, 0, sizeof(ExtU_VSD_FD_6PH_V6));\r\n\r\n  /* external outputs */\r\n  (void)memset(rtY_VSD_FD_6PH_V6, 0, sizeof(ExtY_VSD_FD_6PH_V6));\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"VSD_FD_6PH_V6.h","type":"header","group":"model","path":"C:\\ultrazohm_sw\\vitis\\software\\Baremetal\\src\\Codegen\\VSD_FD_6PH_V6_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: VSD_FD_6PH_V6.h\r\n *\r\n * Code generated for Simulink model 'VSD_FD_6PH_V6'.\r\n *\r\n * Model version                  : 3.1\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Tue May 24 08:43:52 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-R\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. Traceability\r\n * Validation result: Passed (11), Warning (1), Error (0)\r\n */\r\n\r\n#ifndef RTW_HEADER_VSD_FD_6PH_V6_h_\r\n#define RTW_HEADER_VSD_FD_6PH_V6_h_\r\n#include <string.h>\r\n#ifndef VSD_FD_6PH_V6_COMMON_INCLUDES_\r\n#define VSD_FD_6PH_V6_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#endif                                 /* VSD_FD_6PH_V6_COMMON_INCLUDES_ */\r\n\r\n/* Model Code Variants */\r\n\r\n/* Macros for accessing real-time model data structure */\r\n#ifndef rtmGetRootDWork\r\n#define rtmGetRootDWork(rtm)           ((rtm)->dwork)\r\n#endif\r\n\r\n#ifndef rtmSetRootDWork\r\n#define rtmSetRootDWork(rtm, val)      ((rtm)->dwork = (val))\r\n#endif\r\n\r\n#ifndef rtmGetU\r\n#define rtmGetU(rtm)                   ((rtm)->inputs)\r\n#endif\r\n\r\n#ifndef rtmSetU\r\n#define rtmSetU(rtm, val)              ((rtm)->inputs = (val))\r\n#endif\r\n\r\n#ifndef rtmGetY\r\n#define rtmGetY(rtm)                   ((rtm)->outputs)\r\n#endif\r\n\r\n#ifndef rtmSetY\r\n#define rtmSetY(rtm, val)              ((rtm)->outputs = (val))\r\n#endif\r\n\r\n#define VSD_FD_6PH_V6_M                (rtM_VSD_FD_6PH_V6)\r\n\r\n/* Forward declaration for rtModel */\r\ntypedef struct tag_RTM_VSD_FD_6PH_V6 RT_MODEL_VSD_FD_6PH_V6;\r\n\r\n/* Block signals and states (default storage) for system '<Root>' */\r\ntypedef struct {\r\n  real_T Delay_x_DSTATE[6];            /* '<S5>/Delay_x' */\r\n  real_T R[6];                         /* '<S1>/Fehlerindexe_asym_6Ph' */\r\n} DW_VSD_FD_6PH_V6;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\ntypedef struct {\r\n  real_T i_ab_xy_z1z2[6];              /* '<Root>/i_ab_xy_z1z2' */\r\n  real_T HB_u;                         /* '<Root>/HB_u' */\r\n  real_T HB_o;                         /* '<Root>/HB_o' */\r\n} ExtU_VSD_FD_6PH_V6;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\ntypedef struct {\r\n  real_T FD_filtered[6];               /* '<Root>/FD_filtered' */\r\n  real_T FD[6];                        /* '<Root>/FD' */\r\n  real_T Output[6];                    /* '<Root>/Output' */\r\n} ExtY_VSD_FD_6PH_V6;\r\n\r\n/* Real-time Model Data Structure */\r\nstruct tag_RTM_VSD_FD_6PH_V6 {\r\n  ExtU_VSD_FD_6PH_V6 *inputs;\r\n  ExtY_VSD_FD_6PH_V6 *outputs;\r\n  DW_VSD_FD_6PH_V6 *dwork;\r\n};\r\n\r\n/* Model entry point functions */\r\nextern void VSD_FD_6PH_V6_initialize(RT_MODEL_VSD_FD_6PH_V6 *const\r\n  rtM_VSD_FD_6PH_V6);\r\nextern void VSD_FD_6PH_V6_step(RT_MODEL_VSD_FD_6PH_V6 *const rtM_VSD_FD_6PH_V6);\r\n\r\n/*-\r\n * These blocks were eliminated from the model due to optimizations:\r\n *\r\n * Block '<S1>/Scope31' : Unused code path elimination\r\n * Block '<S1>/Reshape1' : Reshape block reduction\r\n */\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Note that this particular code originates from a subsystem build,\r\n * and has its own system numbers different from the parent model.\r\n * Refer to the system hierarchy for this subsystem below, and use the\r\n * MATLAB hilite_system command to trace the generated code back\r\n * to the parent model.  For example,\r\n *\r\n * hilite_system('VSD_FD_codegen_V2/VSD_FD_6PH_V6')    - opens subsystem VSD_FD_codegen_V2/VSD_FD_6PH_V6\r\n * hilite_system('VSD_FD_codegen_V2/VSD_FD_6PH_V6/Kp') - opens and selects block Kp\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'VSD_FD_codegen_V2'\r\n * '<S1>'   : 'VSD_FD_codegen_V2/VSD_FD_6PH_V6'\r\n * '<S2>'   : 'VSD_FD_codegen_V2/VSD_FD_6PH_V6/Fehlerindexe_asym_6Ph'\r\n * '<S3>'   : 'VSD_FD_codegen_V2/VSD_FD_6PH_V6/First-Order Filter'\r\n * '<S4>'   : 'VSD_FD_codegen_V2/VSD_FD_6PH_V6/HystereseBand'\r\n * '<S5>'   : 'VSD_FD_codegen_V2/VSD_FD_6PH_V6/First-Order Filter/Model'\r\n */\r\n\r\n/*-\r\n * Requirements for '<Root>': VSD_FD_6PH_V6\r\n */\r\n#endif                                 /* RTW_HEADER_VSD_FD_6PH_V6_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"C:\\ultrazohm_sw\\vitis\\software\\Baremetal\\src\\Codegen\\VSD_FD_6PH_V6_ert_rtw","tag":"","groupDisplay":"Utility files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'VSD_FD_6PH_V6'.\r\n *\r\n * Model version                  : 3.1\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Tue May 24 08:43:52 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-R\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. Traceability\r\n * Validation result: Passed (11), Warning (1), Error (0)\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: ARM Compatible->ARM Cortex-R\r\n *   Number of bits:     char:   8    short:   16    int:  32\r\n *                       long:  32    long long:  64\r\n *                       native word size:  32\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *   real32_T, real64_T           - 32 and 64 bit floating point numbers *\r\n *=======================================================================*/\r\ntypedef signed char int8_T;\r\ntypedef unsigned char uint8_T;\r\ntypedef short int16_T;\r\ntypedef unsigned short uint16_T;\r\ntypedef int int32_T;\r\ntypedef unsigned int uint32_T;\r\ntypedef long long int64_T;\r\ntypedef unsigned long long uint64_T;\r\ntypedef float real32_T;\r\ntypedef double real64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           real_T, time_T, ulong_T, ulonglong_T.           *\r\n *===========================================================================*/\r\ntypedef double real_T;\r\ntypedef double time_T;\r\ntypedef unsigned char boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef unsigned long long ulonglong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*===========================================================================*\r\n * Complex number type definitions                                           *\r\n *===========================================================================*/\r\n#define CREAL_T\r\n\r\ntypedef struct {\r\n  real32_T re;\r\n  real32_T im;\r\n} creal32_T;\r\n\r\ntypedef struct {\r\n  real64_T re;\r\n  real64_T im;\r\n} creal64_T;\r\n\r\ntypedef struct {\r\n  real_T re;\r\n  real_T im;\r\n} creal_T;\r\n\r\n#define CINT8_T\r\n\r\ntypedef struct {\r\n  int8_T re;\r\n  int8_T im;\r\n} cint8_T;\r\n\r\n#define CUINT8_T\r\n\r\ntypedef struct {\r\n  uint8_T re;\r\n  uint8_T im;\r\n} cuint8_T;\r\n\r\n#define CINT16_T\r\n\r\ntypedef struct {\r\n  int16_T re;\r\n  int16_T im;\r\n} cint16_T;\r\n\r\n#define CUINT16_T\r\n\r\ntypedef struct {\r\n  uint16_T re;\r\n  uint16_T im;\r\n} cuint16_T;\r\n\r\n#define CINT32_T\r\n\r\ntypedef struct {\r\n  int32_T re;\r\n  int32_T im;\r\n} cint32_T;\r\n\r\n#define CUINT32_T\r\n\r\ntypedef struct {\r\n  uint32_T re;\r\n  uint32_T im;\r\n} cuint32_T;\r\n\r\n#define CINT64_T\r\n\r\ntypedef struct {\r\n  int64_T re;\r\n  int64_T im;\r\n} cint64_T;\r\n\r\n#define CUINT64_T\r\n\r\ntypedef struct {\r\n  uint64_T re;\r\n  uint64_T im;\r\n} cuint64_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647-1))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFU))\r\n#define MAX_int64_T                    ((int64_T)(9223372036854775807LL))\r\n#define MIN_int64_T                    ((int64_T)(-9223372036854775807LL-1LL))\r\n#define MAX_uint64_T                   ((uint64_T)(0xFFFFFFFFFFFFFFFFULL))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtmodel.h","type":"header","group":"interface","path":"C:\\ultrazohm_sw\\vitis\\software\\Baremetal\\src\\Codegen\\VSD_FD_6PH_V6_ert_rtw","tag":"","groupDisplay":"Interface files","code":"/*\r\n * Academic License - for use in teaching, academic research, and meeting\r\n * course requirements at degree granting institutions only.  Not for\r\n * government, commercial, or other organizational use.\r\n *\r\n * File: rtmodel.h\r\n *\r\n * Code generated for Simulink model 'VSD_FD_6PH_V6'.\r\n *\r\n * Model version                  : 3.1\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Tue May 24 08:43:52 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-R\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. Traceability\r\n * Validation result: Passed (11), Warning (1), Error (0)\r\n */\r\n\r\n#ifndef RTW_HEADER_rtmodel_h_\r\n#define RTW_HEADER_rtmodel_h_\r\n#include \"VSD_FD_6PH_V6.h\"\r\n\r\n/*\r\n * ROOT_IO_FORMAT: 0 (Individual arguments)\r\n * ROOT_IO_FORMAT: 1 (Structure reference)\r\n * ROOT_IO_FORMAT: 2 (Part of model data structure)\r\n */\r\n#define ROOT_IO_FORMAT                 2\r\n\r\n/* Macros generated for backwards compatibility  */\r\n#ifndef rtmGetErrorStatus\r\n#define rtmGetErrorStatus(rtm)         ((void*) 0)\r\n#endif\r\n\r\n#ifndef rtmSetErrorStatus\r\n#define rtmSetErrorStatus(rtm, val)    ((void) 0)\r\n#endif\r\n\r\n#ifndef rtmGetStopRequested\r\n#define rtmGetStopRequested(rtm)       ((void*) 0)\r\n#endif\r\n#endif                                 /* RTW_HEADER_rtmodel_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"}],"trace":"{\"model\":\"VSD_FD_6PH_V6\",\"sources\":[\"VSD_FD_6PH_V6.c\",\"VSD_FD_6PH_V6.h\"],\"categoricalProps\":[\"ModelElemCategory\",\"StorageClass\"],\"categoricalValues\":[\"InternalData\",\"Default\",\"Inports\",\"Outports\"],\"sidPrefixes\":[\"VSD_FD_6PH_V6\"],\"fileRecords\":{\"1\":{\"records\":[{\"tk\":[64,3,64,9],\"els\":[\"1:887:10:101\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[64,10,64,24],\"els\":[\"1:887:10:101\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[64,24,64,25],\"els\":[\"1:887:10:101\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[64,25,64,26],\"els\":[\"1:887:10:101\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[64,26,64,27],\"els\":[\"1:887:10:101\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[64,27,64,28],\"els\":[\"1:887:10:101\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[65,3,65,9],\"els\":[\"1:886\"],\"ct\":{\"1\":1}},{\"tk\":[65,10,65,11],\"els\":[\"1:886\"],\"ct\":{\"1\":1}},{\"tk\":[65,11,65,12],\"els\":[\"1:886\"],\"ct\":{\"1\":1}},{\"tk\":[65,12,65,13],\"els\":[\"1:886\"],\"ct\":{\"1\":1}},{\"tk\":[65,13,65,14],\"els\":[\"1:886\"],\"ct\":{\"1\":1}},{\"tk\":[65,14,65,15],\"els\":[\"1:886\"],\"ct\":{\"1\":1}},{\"tk\":[70,3,70,9],\"els\":[\"1:918\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[70,10,70,22],\"els\":[\"1:918\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[70,22,70,23],\"els\":[\"1:918\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[70,23,70,24],\"els\":[\"1:918\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[70,24,70,25],\"els\":[\"1:918\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[70,25,70,26],\"els\":[\"1:918\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[71,3,71,9],\"els\":[\"1:919\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[71,10,71,14],\"els\":[\"1:919\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[71,14,71,15],\"els\":[\"1:919\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[72,3,72,9],\"els\":[\"1:920\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[72,10,72,14],\"els\":[\"1:920\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[72,14,72,15],\"els\":[\"1:920\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[77,3,77,9],\"els\":[\"1:921\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[77,10,77,21],\"els\":[\"1:921\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[77,21,77,22],\"els\":[\"1:921\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[77,22,77,23],\"els\":[\"1:921\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[77,23,77,24],\"els\":[\"1:921\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[77,24,77,25],\"els\":[\"1:921\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[78,3,78,9],\"els\":[\"1:922\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[78,10,78,12],\"els\":[\"1:922\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[78,12,78,13],\"els\":[\"1:922\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[78,13,78,14],\"els\":[\"1:922\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[78,14,78,15],\"els\":[\"1:922\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[78,15,78,16],\"els\":[\"1:922\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[79,3,79,9],\"els\":[\"1:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[79,10,79,16],\"els\":[\"1:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[79,16,79,17],\"els\":[\"1:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[79,17,79,18],\"els\":[\"1:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[79,18,79,19],\"els\":[\"1:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[79,19,79,20],\"els\":[\"1:923\"],\"ct\":{\"1\":1,\"0\":3}}]},\"0\":{\"records\":[{\"tk\":[58,3,58,21],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[58,23,58,24],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[58,24,58,25],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[58,25,58,26],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[58,28,58,29],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\"]},{\"tk\":[58,30,58,31],\"els\":[\"0:886:167-171\",\"0:886\",\"0:886::19\"]},{\"tk\":[58,31,58,48],\"els\":[\"0:918\"]},{\"tk\":[58,50,58,62],\"els\":[\"0:918\"]},{\"tk\":[58,62,58,63],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[58,63,58,64],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[58,66,58,67],\"els\":[\"0:886:167-182\",\"0:886\",\"0:886::19\"]},{\"tk\":[59,6,59,23],\"els\":[\"0:918\"]},{\"tk\":[59,25,59,37],\"els\":[\"0:918\"]},{\"tk\":[59,37,59,38],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[59,38,59,39],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[59,41,59,42],\"els\":[\"0:886:173-181\",\"0:886\",\"0:886::19\"]},{\"tk\":[59,43,59,60],\"els\":[\"0:918\"]},{\"tk\":[59,62,59,74],\"els\":[\"0:918\"]},{\"tk\":[59,74,59,75],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[59,75,59,76],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[60,3,60,21],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[60,23,60,24],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[60,24,60,25],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[60,25,60,26],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[60,28,60,29],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\"]},{\"tk\":[60,30,60,47],\"els\":[\"0:918\"]},{\"tk\":[60,49,60,61],\"els\":[\"0:918\"]},{\"tk\":[60,61,60,62],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[60,62,60,63],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[60,65,60,66],\"els\":[\"0:886:241-282\",\"0:886\",\"0:886::19\"]},{\"tk\":[61,8,61,26],\"els\":[\"0:886:251-258\",\"0:886\",\"0:886::19\"]},{\"tk\":[61,27,61,28],\"els\":[\"0:886:251-262\",\"0:886\",\"0:886::19\"]},{\"tk\":[61,29,61,46],\"els\":[\"0:918\"]},{\"tk\":[61,48,61,60],\"els\":[\"0:918\"]},{\"tk\":[61,60,61,61],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[61,61,61,62],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[61,64,61,65],\"els\":[\"0:886:246-262\",\"0:886\",\"0:886::19\"]},{\"tk\":[62,8,62,9],\"els\":[\"0:886:246-250\",\"0:886\",\"0:886::19\"]},{\"tk\":[62,9,62,26],\"els\":[\"0:918\"]},{\"tk\":[62,28,62,40],\"els\":[\"0:918\"]},{\"tk\":[62,40,62,41],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[62,41,62,42],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[62,45,62,46],\"els\":[\"0:886:246-274\",\"0:886\",\"0:886::19\"]},{\"tk\":[62,47,62,65],\"els\":[\"0:886:263-270\",\"0:886\",\"0:886::19\"]},{\"tk\":[62,66,62,67],\"els\":[\"0:886:263-274\",\"0:886\",\"0:886::19\"]},{\"tk\":[63,7,63,24],\"els\":[\"0:918\"]},{\"tk\":[63,26,63,38],\"els\":[\"0:918\"]},{\"tk\":[63,38,63,39],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[63,39,63,40],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[63,43,63,44],\"els\":[\"0:886:246-281\",\"0:886\",\"0:886::19\"]},{\"tk\":[63,45,63,48],\"els\":[\"0:886:275-281\",\"0:886\",\"0:886::19\"]},{\"tk\":[63,49,63,50],\"els\":[\"0:886:275-281\",\"0:886\",\"0:886::19\"]},{\"tk\":[64,6,64,23],\"els\":[\"0:918\"]},{\"tk\":[64,25,64,37],\"els\":[\"0:918\"]},{\"tk\":[64,37,64,38],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[64,38,64,39],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[65,3,65,21],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[65,23,65,24],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[65,24,65,25],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[65,25,65,26],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[65,28,65,29],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\"]},{\"tk\":[65,30,65,47],\"els\":[\"0:918\"]},{\"tk\":[65,49,65,61],\"els\":[\"0:918\"]},{\"tk\":[65,61,65,62],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[65,62,65,63],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[65,65,65,66],\"els\":[\"0:886:344-385\",\"0:886\",\"0:886::19\"]},{\"tk\":[66,8,66,9],\"els\":[\"0:886:349-353\",\"0:886\",\"0:886::19\"]},{\"tk\":[66,9,66,26],\"els\":[\"0:918\"]},{\"tk\":[66,28,66,40],\"els\":[\"0:918\"]},{\"tk\":[66,40,66,41],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[66,41,66,42],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[66,44,66,45],\"els\":[\"0:886:349-365\",\"0:886\",\"0:886::19\"]},{\"tk\":[66,46,66,64],\"els\":[\"0:886:354-361\",\"0:886\",\"0:886::19\"]},{\"tk\":[66,65,66,66],\"els\":[\"0:886:354-365\",\"0:886\",\"0:886::19\"]},{\"tk\":[67,8,67,25],\"els\":[\"0:918\"]},{\"tk\":[67,27,67,39],\"els\":[\"0:918\"]},{\"tk\":[67,39,67,40],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[67,40,67,41],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[67,44,67,45],\"els\":[\"0:886:349-377\",\"0:886\",\"0:886::19\"]},{\"tk\":[67,46,67,64],\"els\":[\"0:886:366-373\",\"0:886\",\"0:886::19\"]},{\"tk\":[67,65,67,66],\"els\":[\"0:886:366-377\",\"0:886\",\"0:886::19\"]},{\"tk\":[68,7,68,24],\"els\":[\"0:918\"]},{\"tk\":[68,26,68,38],\"els\":[\"0:918\"]},{\"tk\":[68,38,68,39],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[68,39,68,40],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[68,43,68,44],\"els\":[\"0:886:349-384\",\"0:886\",\"0:886::19\"]},{\"tk\":[68,45,68,48],\"els\":[\"0:886:378-384\",\"0:886\",\"0:886::19\"]},{\"tk\":[68,49,68,50],\"els\":[\"0:886:378-384\",\"0:886\",\"0:886::19\"]},{\"tk\":[69,6,69,23],\"els\":[\"0:918\"]},{\"tk\":[69,25,69,37],\"els\":[\"0:918\"]},{\"tk\":[69,37,69,38],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[69,38,69,39],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[70,3,70,21],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[70,23,70,24],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[70,24,70,25],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[70,25,70,26],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[70,28,70,29],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\"]},{\"tk\":[70,30,70,47],\"els\":[\"0:918\"]},{\"tk\":[70,49,70,61],\"els\":[\"0:918\"]},{\"tk\":[70,61,70,62],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[70,62,70,63],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[70,65,70,66],\"els\":[\"0:886:444-501\",\"0:886\",\"0:886::19\"]},{\"tk\":[71,8,71,27],\"els\":[\"0:886:453-462\",\"0:886\",\"0:886::19\"]},{\"tk\":[71,28,71,29],\"els\":[\"0:886:453-466\",\"0:886\",\"0:886::19\"]},{\"tk\":[71,30,71,47],\"els\":[\"0:918\"]},{\"tk\":[71,49,71,61],\"els\":[\"0:918\"]},{\"tk\":[71,61,71,62],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[71,62,71,63],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[71,65,71,66],\"els\":[\"0:886:449-466\",\"0:886\",\"0:886::19\"]},{\"tk\":[72,8,72,25],\"els\":[\"0:918\"]},{\"tk\":[72,27,72,39],\"els\":[\"0:918\"]},{\"tk\":[72,39,72,40],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[72,40,72,41],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[72,44,72,45],\"els\":[\"0:886:449-484\",\"0:886\",\"0:886::19\"]},{\"tk\":[72,46,72,65],\"els\":[\"0:886:469-478\",\"0:886\",\"0:886::19\"]},{\"tk\":[72,66,72,67],\"els\":[\"0:886:469-484\",\"0:886\",\"0:886::19\"]},{\"tk\":[73,7,73,24],\"els\":[\"0:918\"]},{\"tk\":[73,26,73,38],\"els\":[\"0:918\"]},{\"tk\":[73,38,73,39],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[73,39,73,40],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[73,43,73,44],\"els\":[\"0:886:449-500\",\"0:886\",\"0:886::19\"]},{\"tk\":[73,45,73,63],\"els\":[\"0:886:485-494\",\"0:886\",\"0:886::19\"]},{\"tk\":[73,64,73,65],\"els\":[\"0:886:485-500\",\"0:886\",\"0:886::19\"]},{\"tk\":[74,6,74,23],\"els\":[\"0:918\"]},{\"tk\":[74,25,74,37],\"els\":[\"0:918\"]},{\"tk\":[74,37,74,38],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[74,38,74,39],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[75,3,75,21],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[75,23,75,24],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[75,24,75,25],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[75,25,75,26],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[75,28,75,29],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\"]},{\"tk\":[75,30,75,47],\"els\":[\"0:918\"]},{\"tk\":[75,49,75,61],\"els\":[\"0:918\"]},{\"tk\":[75,61,75,62],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[75,62,75,63],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[75,65,75,66],\"els\":[\"0:886:560-612\",\"0:886\",\"0:886::19\"]},{\"tk\":[76,8,76,25],\"els\":[\"0:918\"]},{\"tk\":[76,27,76,39],\"els\":[\"0:918\"]},{\"tk\":[76,39,76,40],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[76,40,76,41],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[76,43,76,44],\"els\":[\"0:886:565-582\",\"0:886\",\"0:886::19\"]},{\"tk\":[76,45,76,64],\"els\":[\"0:886:569-578\",\"0:886\",\"0:886::19\"]},{\"tk\":[76,65,76,66],\"els\":[\"0:886:569-582\",\"0:886\",\"0:886::19\"]},{\"tk\":[77,8,77,25],\"els\":[\"0:918\"]},{\"tk\":[77,27,77,39],\"els\":[\"0:918\"]},{\"tk\":[77,39,77,40],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[77,40,77,41],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[77,44,77,45],\"els\":[\"0:886:565-596\",\"0:886\",\"0:886::19\"]},{\"tk\":[77,46,77,65],\"els\":[\"0:886:583-592\",\"0:886\",\"0:886::19\"]},{\"tk\":[77,66,77,67],\"els\":[\"0:886:583-596\",\"0:886\",\"0:886::19\"]},{\"tk\":[78,7,78,24],\"els\":[\"0:918\"]},{\"tk\":[78,26,78,38],\"els\":[\"0:918\"]},{\"tk\":[78,38,78,39],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[78,39,78,40],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[78,43,78,44],\"els\":[\"0:886:565-611\",\"0:886\",\"0:886::19\"]},{\"tk\":[78,45,78,63],\"els\":[\"0:886:597-606\",\"0:886\",\"0:886::19\"]},{\"tk\":[78,64,78,65],\"els\":[\"0:886:597-611\",\"0:886\",\"0:886::19\"]},{\"tk\":[79,6,79,23],\"els\":[\"0:918\"]},{\"tk\":[79,25,79,37],\"els\":[\"0:918\"]},{\"tk\":[79,37,79,38],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[79,38,79,39],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[80,3,80,21],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[80,23,80,24],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[80,24,80,25],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[80,25,80,26],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\",\"0:886::19#out:2\"]},{\"tk\":[80,28,80,29],\"els\":[\"0:886:730-756\",\"0:886\",\"0:886::19\"]},{\"tk\":[80,30,80,31],\"els\":[\"0:886:671-675\",\"0:886\",\"0:886::19\"]},{\"tk\":[80,31,80,48],\"els\":[\"0:918\"]},{\"tk\":[80,50,80,62],\"els\":[\"0:918\"]},{\"tk\":[80,62,80,63],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[80,63,80,64],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[80,66,80,67],\"els\":[\"0:886:671-686\",\"0:886\",\"0:886::19\"]},{\"tk\":[81,6,81,23],\"els\":[\"0:918\"]},{\"tk\":[81,25,81,37],\"els\":[\"0:918\"]},{\"tk\":[81,37,81,38],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[81,38,81,39],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[81,41,81,42],\"els\":[\"0:886:677-685\",\"0:886\",\"0:886::19\"]},{\"tk\":[81,43,81,60],\"els\":[\"0:918\"]},{\"tk\":[81,62,81,74],\"els\":[\"0:918\"]},{\"tk\":[81,74,81,75],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[81,75,81,76],\"els\":[\"0:886\",\"0:886::19\"]},{\"tk\":[93,3,93,6],\"els\":[\"0:888:294-304\",\"0:888\",\"0:888::19\",\"0:921\",\"0:922\",\"0:923\",\"0:887:10:101\"]},{\"tk\":[93,8,93,9],\"els\":[\"0:888:294-304\"]},{\"tk\":[93,12,93,13],\"els\":[\"0:888:294-304\",\"0:888\",\"0:888::19\",\"0:921\",\"0:922\",\"0:923\",\"0:887:10:101\"]},{\"tk\":[93,15,93,16],\"els\":[\"0:888:294-304\"]},{\"tk\":[93,19,93,20],\"els\":[\"0:888:294-304\",\"0:888\",\"0:888::19\",\"0:921\",\"0:922\",\"0:923\",\"0:887:10:101\"]},{\"tk\":[93,22,93,23],\"els\":[\"0:888:294-304\"]},{\"tk\":[93,23,93,25],\"els\":[\"0:888:294-304\",\"0:888\",\"0:888::19\",\"0:921\",\"0:922\",\"0:923\",\"0:887:10:101\"]},{\"tk\":[101,13,101,31],\"els\":[\"0:888\",\"0:888::19\",\"0:886::19#out:2\"]},{\"tk\":[101,33,101,34],\"els\":[\"0:888\",\"0:888::19\",\"0:886::19#out:2\"]},{\"tk\":[101,34,101,35],\"els\":[\"0:888\",\"0:888::19\",\"0:886::19#out:2\"]},{\"tk\":[101,35,101,36],\"els\":[\"0:888:294-304\"]},{\"tk\":[102,12,102,13],\"els\":[\"0:888:294-304\",\"0:888\",\"0:888::19\"]},{\"tk\":[102,14,102,15],\"els\":[\"0:888:299-304\",\"0:888\",\"0:888::19\"]},{\"tk\":[102,24,102,27],\"els\":[\"0:888:263-268\",\"0:888\",\"0:888::19\"]},{\"tk\":[102,28,102,29],\"els\":[\"0:888:263-268\",\"0:888\",\"0:888::19\"]},{\"tk\":[102,30,102,47],\"els\":[\"0:919\"]},{\"tk\":[102,49,102,53],\"els\":[\"0:919\"]},{\"tk\":[102,54,102,56],\"els\":[\"0:888:263-274\",\"0:888\",\"0:888::19\"]},{\"tk\":[102,64,102,66],\"els\":[\"0:888:262-291\",\"0:888\",\"0:888::19\"]},{\"tk\":[102,74,102,76],\"els\":[\"0:888:279-290\",\"0:888\",\"0:888::19\"]},{\"tk\":[103,7,103,24],\"els\":[\"0:920\"]},{\"tk\":[103,26,103,30],\"els\":[\"0:920\"]},{\"tk\":[103,31,103,32],\"els\":[\"0:888:285-290\",\"0:888\",\"0:888::19\"]},{\"tk\":[103,33,103,36],\"els\":[\"0:888:285-290\",\"0:888\",\"0:888::19\"]},{\"tk\":[103,39,103,40],\"els\":[\"0:888:299-304\",\"0:888\",\"0:888::19\"]},{\"tk\":[111,5,111,22],\"els\":[\"0:921\"]},{\"tk\":[111,24,111,35],\"els\":[\"0:921\"]},{\"tk\":[111,35,111,36],\"els\":[\"0:921\"]},{\"tk\":[111,36,111,37],\"els\":[\"0:888:294-304\"]},{\"tk\":[111,39,111,40],\"els\":[\"0:921\"]},{\"tk\":[111,41,111,62],\"els\":[\"0:887:10:120\"]},{\"tk\":[111,63,111,64],\"els\":[\"0:887:10:120\"]},{\"tk\":[111,72,111,73],\"els\":[\"0:887:10:119\"]},{\"tk\":[112,7,112,27],\"els\":[\"0:887:10:118\"]},{\"tk\":[112,28,112,29],\"els\":[\"0:887:10:118\"]},{\"tk\":[112,30,112,48],\"els\":[\"0:887:10:101\"]},{\"tk\":[112,50,112,64],\"els\":[\"0:887:10:101\"]},{\"tk\":[112,64,112,65],\"els\":[\"0:887:10:101\"]},{\"tk\":[112,65,112,66],\"els\":[\"0:888:294-304\"]},{\"tk\":[115,5,115,22],\"els\":[\"0:922\"]},{\"tk\":[115,24,115,26],\"els\":[\"0:922\"]},{\"tk\":[115,26,115,27],\"els\":[\"0:922\"]},{\"tk\":[115,27,115,28],\"els\":[\"0:888:294-304\"]},{\"tk\":[115,30,115,31],\"els\":[\"0:922\"]},{\"tk\":[118,5,118,22],\"els\":[\"0:923\"]},{\"tk\":[118,24,118,30],\"els\":[\"0:923\"]},{\"tk\":[118,30,118,31],\"els\":[\"0:923\"]},{\"tk\":[118,31,118,32],\"els\":[\"0:888:294-304\"]},{\"tk\":[118,34,118,35],\"els\":[\"0:923\"]},{\"tk\":[125,5,125,23],\"els\":[\"0:887:10:101\"]},{\"tk\":[125,25,125,39],\"els\":[\"0:887:10:101\"]},{\"tk\":[125,39,125,40],\"els\":[\"0:887:10:101\"]},{\"tk\":[125,40,125,41],\"els\":[\"0:888:294-304\"]},{\"tk\":[125,43,125,44],\"els\":[\"0:887:10:101\"]},{\"tk\":[125,45,125,62],\"els\":[\"0:887:10:116\"]},{\"tk\":[125,63,125,64],\"els\":[\"0:887:10:116\"]},{\"tk\":[126,7,126,25],\"els\":[\"0:887:10:101\"]},{\"tk\":[126,27,126,41],\"els\":[\"0:887:10:101\"]},{\"tk\":[126,41,126,42],\"els\":[\"0:887:10:101\"]},{\"tk\":[126,42,126,43],\"els\":[\"0:888:294-304\"]},{\"tk\":[126,45,126,46],\"els\":[\"0:887:10:95\"]},{\"tk\":[126,47,126,64],\"els\":[\"0:887:10:117\"]},{\"tk\":[126,65,126,66],\"els\":[\"0:887:10:117\"]}]}}}","blocks":[{"RTWName":"<S1>/i_ab_xy_z1z2","SIDString":"VSD_FD_codegen_V2:879"},{"RTWName":"<S1>/HB_u","SIDString":"VSD_FD_codegen_V2:880"},{"RTWName":"<S1>/HB_o","SIDString":"VSD_FD_codegen_V2:881"},{"RTWName":"<S1>/Demux","SIDString":"VSD_FD_codegen_V2:882"},{"RTWName":"<S1>/Demux1","SIDString":"VSD_FD_codegen_V2:883"},{"RTWName":"<S1>/Demux13","SIDString":"VSD_FD_codegen_V2:884"},{"RTWName":"<S1>/Demux4","SIDString":"VSD_FD_codegen_V2:885"},{"RTWName":"<S2>:1","SIDString":"VSD_FD_codegen_V2:886:1"},{"RTWName":"<S3>/In","SIDString":"VSD_FD_codegen_V2:887:1"},{"RTWName":"<S5>/In","SIDString":"VSD_FD_codegen_V2:887:10:7"},{"RTWName":"<S5>/A","SIDString":"VSD_FD_codegen_V2:887:10:116"},{"RTWName":"<S5>/A*x(k) + B*u(k)","SIDString":"VSD_FD_codegen_V2:887:10:95"},{"RTWName":"<S5>/B","SIDString":"VSD_FD_codegen_V2:887:10:117"},{"RTWName":"<S5>/C","SIDString":"VSD_FD_codegen_V2:887:10:118"},{"RTWName":"<S5>/D","SIDString":"VSD_FD_codegen_V2:887:10:120"},{"RTWName":"<S5>/Delay_x","SIDString":"VSD_FD_codegen_V2:887:10:101"},{"RTWName":"<S5>/sum1","SIDString":"VSD_FD_codegen_V2:887:10:119"},{"RTWName":"<S5>/Out","SIDString":"VSD_FD_codegen_V2:887:10:8"},{"RTWName":"<S3>/Out","SIDString":"VSD_FD_codegen_V2:887:3"},{"RTWName":"<S4>:1","SIDString":"VSD_FD_codegen_V2:888:1"},{"RTWName":"<S1>/Reshape1","SIDString":"VSD_FD_codegen_V2:889"},{"RTWName":"<S1>/Scope31","SIDString":"VSD_FD_codegen_V2:890"},{"RTWName":"<S1>/FD_filtered","SIDString":"VSD_FD_codegen_V2:891"},{"RTWName":"<S1>/FD","SIDString":"VSD_FD_codegen_V2:892"},{"RTWName":"<S1>/Output","SIDString":"VSD_FD_codegen_V2:893"},{"RTWName":"<Root>/VSD_FD_6PH_V6","SIDString":"VSD_FD_codegen_V2:878"},{"RTWName":"<S1>/Fehlerindexe_asym_6Ph","SIDString":"VSD_FD_codegen_V2:886"},{"RTWName":"<S1>/First-Order\nFilter","SIDString":"VSD_FD_codegen_V2:887"},{"RTWName":"<S3>/Model","SIDString":"VSD_FD_codegen_V2:887:10"},{"RTWName":"<S1>/HystereseBand","SIDString":"VSD_FD_codegen_V2:888"}],"cm":{"GlobalVarInfo":[],"GlobalConstInfo":[],"FcnInfo":[{"Name":"VSD_FD_6PH_V6_initialize","UniqueKey":"$VSD_FD_6PH_V6_initialize","Idx":1,"NumCommentLines":4,"NumTotalLines":20,"NumCodeLines":9,"Callee":{"Name":"memset","Weight":3},"Caller":[],"Stack":12,"HasDefinition":1,"File":["C:\\ultrazohm_sw\\vitis\\software\\Baremetal\\src\\Codegen\\VSD_FD_6PH_V6_ert_rtw\\VSD_FD_6PH_V6.c"],"IsStatic":0,"Complexity":1,"StackTotal":12,"CalleeIdx":3},{"Name":"VSD_FD_6PH_V6_step","UniqueKey":"$VSD_FD_6PH_V6_step","Idx":2,"NumCommentLines":51,"NumTotalLines":104,"NumCodeLines":43,"Callee":[],"Caller":[],"Stack":32,"HasDefinition":1,"File":["C:\\ultrazohm_sw\\vitis\\software\\Baremetal\\src\\Codegen\\VSD_FD_6PH_V6_ert_rtw\\VSD_FD_6PH_V6.c"],"IsStatic":0,"Complexity":2,"StackTotal":32,"CalleeIdx":[]},{"Name":"memset","UniqueKey":"$memset","Idx":3,"NumCommentLines":0,"NumTotalLines":0,"NumCodeLines":0,"Callee":[],"Caller":{"Name":"VSD_FD_6PH_V6_initialize","Weight":3},"Stack":0,"HasDefinition":0,"File":["C:\\Program Files\\MATLAB\\R2021b\\polyspace\\verifier\\cxx\\include\\include-libc\\string.h"],"IsStatic":0,"Complexity":0,"StackTotal":0,"CalleeIdx":[]}]}};