// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Array2xfMat_HH_
#define _Array2xfMat_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Array2hlsStrm54.h"
#include "hlsStrm2xfMat.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w32_d2_A.h"
#include "start_for_hlsStrmbkb.h"

namespace ap_rtl {

struct Array2xfMat : public sc_module {
    // Port declarations 79
    sc_out< sc_logic > m_axi_srcPtr_V_AWVALID;
    sc_in< sc_logic > m_axi_srcPtr_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_srcPtr_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_srcPtr_V_AWID;
    sc_out< sc_lv<32> > m_axi_srcPtr_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_srcPtr_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_srcPtr_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_srcPtr_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_srcPtr_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_srcPtr_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_srcPtr_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_srcPtr_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_srcPtr_V_AWUSER;
    sc_out< sc_logic > m_axi_srcPtr_V_WVALID;
    sc_in< sc_logic > m_axi_srcPtr_V_WREADY;
    sc_out< sc_lv<8> > m_axi_srcPtr_V_WDATA;
    sc_out< sc_lv<1> > m_axi_srcPtr_V_WSTRB;
    sc_out< sc_logic > m_axi_srcPtr_V_WLAST;
    sc_out< sc_lv<1> > m_axi_srcPtr_V_WID;
    sc_out< sc_lv<1> > m_axi_srcPtr_V_WUSER;
    sc_out< sc_logic > m_axi_srcPtr_V_ARVALID;
    sc_in< sc_logic > m_axi_srcPtr_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_srcPtr_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_srcPtr_V_ARID;
    sc_out< sc_lv<32> > m_axi_srcPtr_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_srcPtr_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_srcPtr_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_srcPtr_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_srcPtr_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_srcPtr_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_srcPtr_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_srcPtr_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_srcPtr_V_ARUSER;
    sc_in< sc_logic > m_axi_srcPtr_V_RVALID;
    sc_out< sc_logic > m_axi_srcPtr_V_RREADY;
    sc_in< sc_lv<8> > m_axi_srcPtr_V_RDATA;
    sc_in< sc_logic > m_axi_srcPtr_V_RLAST;
    sc_in< sc_lv<1> > m_axi_srcPtr_V_RID;
    sc_in< sc_lv<1> > m_axi_srcPtr_V_RUSER;
    sc_in< sc_lv<2> > m_axi_srcPtr_V_RRESP;
    sc_in< sc_logic > m_axi_srcPtr_V_BVALID;
    sc_out< sc_logic > m_axi_srcPtr_V_BREADY;
    sc_in< sc_lv<2> > m_axi_srcPtr_V_BRESP;
    sc_in< sc_lv<1> > m_axi_srcPtr_V_BID;
    sc_in< sc_lv<1> > m_axi_srcPtr_V_BUSER;
    sc_in< sc_lv<32> > srcPtr_V_offset_dout;
    sc_in< sc_logic > srcPtr_V_offset_empty_n;
    sc_out< sc_logic > srcPtr_V_offset_read;
    sc_in< sc_lv<32> > dstMat_rows_dout;
    sc_in< sc_logic > dstMat_rows_empty_n;
    sc_out< sc_logic > dstMat_rows_read;
    sc_in< sc_lv<32> > dstMat_cols_dout;
    sc_in< sc_logic > dstMat_cols_empty_n;
    sc_out< sc_logic > dstMat_cols_read;
    sc_out< sc_lv<20> > dstMat_data_V_address0;
    sc_out< sc_logic > dstMat_data_V_ce0;
    sc_out< sc_lv<8> > dstMat_data_V_d0;
    sc_in< sc_lv<8> > dstMat_data_V_q0;
    sc_out< sc_logic > dstMat_data_V_we0;
    sc_out< sc_lv<20> > dstMat_data_V_address1;
    sc_out< sc_logic > dstMat_data_V_ce1;
    sc_out< sc_lv<8> > dstMat_data_V_d1;
    sc_in< sc_lv<8> > dstMat_data_V_q1;
    sc_out< sc_logic > dstMat_data_V_we1;
    sc_out< sc_lv<32> > dstMat_rows_out_din;
    sc_in< sc_logic > dstMat_rows_out_full_n;
    sc_out< sc_logic > dstMat_rows_out_write;
    sc_out< sc_lv<32> > dstMat_cols_out_din;
    sc_in< sc_logic > dstMat_cols_out_full_n;
    sc_out< sc_logic > dstMat_cols_out_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > dstMat_data_V_full_n;
    sc_out< sc_logic > dstMat_data_V_write;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const2;


    // Module declarations
    Array2xfMat(sc_module_name name);
    SC_HAS_PROCESS(Array2xfMat);

    ~Array2xfMat();

    sc_trace_file* mVcdFile;

    Array2hlsStrm54* Array2hlsStrm54_U0;
    hlsStrm2xfMat* hlsStrm2xfMat_U0;
    fifo_w8_d2_A* strm_V_V_U;
    fifo_w32_d2_A* dstMat_rows_c_i_i_U;
    fifo_w32_d2_A* dstMat_cols_c_i_i_U;
    start_for_hlsStrmbkb* start_for_hlsStrmbkb_U;
    sc_signal< sc_logic > Array2hlsStrm54_U0_ap_start;
    sc_signal< sc_logic > Array2hlsStrm54_U0_ap_done;
    sc_signal< sc_logic > Array2hlsStrm54_U0_ap_continue;
    sc_signal< sc_logic > Array2hlsStrm54_U0_ap_idle;
    sc_signal< sc_logic > Array2hlsStrm54_U0_ap_ready;
    sc_signal< sc_logic > Array2hlsStrm54_U0_start_out;
    sc_signal< sc_logic > Array2hlsStrm54_U0_start_write;
    sc_signal< sc_logic > Array2hlsStrm54_U0_scalar_dstMat_cols_read;
    sc_signal< sc_lv<32> > Array2hlsStrm54_U0_dstMat_cols_out_din;
    sc_signal< sc_logic > Array2hlsStrm54_U0_dstMat_cols_out_write;
    sc_signal< sc_logic > Array2hlsStrm54_U0_scalar_dstMat_rows_read;
    sc_signal< sc_lv<32> > Array2hlsStrm54_U0_dstMat_rows_out_din;
    sc_signal< sc_logic > Array2hlsStrm54_U0_dstMat_rows_out_write;
    sc_signal< sc_logic > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWVALID;
    sc_signal< sc_lv<32> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWADDR;
    sc_signal< sc_lv<1> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWID;
    sc_signal< sc_lv<32> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWLEN;
    sc_signal< sc_lv<3> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWSIZE;
    sc_signal< sc_lv<2> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWBURST;
    sc_signal< sc_lv<2> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWLOCK;
    sc_signal< sc_lv<4> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWCACHE;
    sc_signal< sc_lv<3> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWPROT;
    sc_signal< sc_lv<4> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWQOS;
    sc_signal< sc_lv<4> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWREGION;
    sc_signal< sc_lv<1> > Array2hlsStrm54_U0_m_axi_srcPtr_V_AWUSER;
    sc_signal< sc_logic > Array2hlsStrm54_U0_m_axi_srcPtr_V_WVALID;
    sc_signal< sc_lv<8> > Array2hlsStrm54_U0_m_axi_srcPtr_V_WDATA;
    sc_signal< sc_lv<1> > Array2hlsStrm54_U0_m_axi_srcPtr_V_WSTRB;
    sc_signal< sc_logic > Array2hlsStrm54_U0_m_axi_srcPtr_V_WLAST;
    sc_signal< sc_lv<1> > Array2hlsStrm54_U0_m_axi_srcPtr_V_WID;
    sc_signal< sc_lv<1> > Array2hlsStrm54_U0_m_axi_srcPtr_V_WUSER;
    sc_signal< sc_logic > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARVALID;
    sc_signal< sc_lv<32> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARADDR;
    sc_signal< sc_lv<1> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARID;
    sc_signal< sc_lv<32> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARLEN;
    sc_signal< sc_lv<3> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARSIZE;
    sc_signal< sc_lv<2> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARBURST;
    sc_signal< sc_lv<2> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARLOCK;
    sc_signal< sc_lv<4> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARCACHE;
    sc_signal< sc_lv<3> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARPROT;
    sc_signal< sc_lv<4> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARQOS;
    sc_signal< sc_lv<4> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARREGION;
    sc_signal< sc_lv<1> > Array2hlsStrm54_U0_m_axi_srcPtr_V_ARUSER;
    sc_signal< sc_logic > Array2hlsStrm54_U0_m_axi_srcPtr_V_RREADY;
    sc_signal< sc_logic > Array2hlsStrm54_U0_m_axi_srcPtr_V_BREADY;
    sc_signal< sc_logic > Array2hlsStrm54_U0_srcPtr_V_offset_read;
    sc_signal< sc_lv<8> > Array2hlsStrm54_U0_strm_V_V_i_din;
    sc_signal< sc_logic > Array2hlsStrm54_U0_strm_V_V_i_write;
    sc_signal< sc_lv<32> > Array2hlsStrm54_U0_dstMat_rows_c_i_din;
    sc_signal< sc_logic > Array2hlsStrm54_U0_dstMat_rows_c_i_write;
    sc_signal< sc_lv<32> > Array2hlsStrm54_U0_dstMat_cols_c_i_din;
    sc_signal< sc_logic > Array2hlsStrm54_U0_dstMat_cols_c_i_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_ap_start;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_ap_done;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_ap_continue;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_ap_idle;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_ap_ready;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_srcStrm_V_V_read;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_dstMat_rows_read;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_dstMat_cols_read;
    sc_signal< sc_lv<20> > hlsStrm2xfMat_U0_dstMat_data_V_address0;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_dstMat_data_V_ce0;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_dstMat_data_V_we0;
    sc_signal< sc_lv<8> > hlsStrm2xfMat_U0_dstMat_data_V_d0;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_dstMat_data_V_full_n;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_dstMat_data_V_write;
    sc_signal< sc_logic > strm_V_V_full_n;
    sc_signal< sc_lv<8> > strm_V_V_dout;
    sc_signal< sc_logic > strm_V_V_empty_n;
    sc_signal< sc_logic > dstMat_rows_c_i_i_full_n;
    sc_signal< sc_lv<32> > dstMat_rows_c_i_i_dout;
    sc_signal< sc_logic > dstMat_rows_c_i_i_empty_n;
    sc_signal< sc_logic > dstMat_cols_c_i_i_full_n;
    sc_signal< sc_lv<32> > dstMat_cols_c_i_i_dout;
    sc_signal< sc_logic > dstMat_cols_c_i_i_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_hlsStrm2xfMat_U0_din;
    sc_signal< sc_logic > start_for_hlsStrm2xfMat_U0_full_n;
    sc_signal< sc_lv<1> > start_for_hlsStrm2xfMat_U0_dout;
    sc_signal< sc_logic > start_for_hlsStrm2xfMat_U0_empty_n;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_start_full_n;
    sc_signal< sc_logic > hlsStrm2xfMat_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_Array2hlsStrm54_U0_ap_continue();
    void thread_Array2hlsStrm54_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dstMat_cols_out_din();
    void thread_dstMat_cols_out_write();
    void thread_dstMat_cols_read();
    void thread_dstMat_data_V_address0();
    void thread_dstMat_data_V_address1();
    void thread_dstMat_data_V_ce0();
    void thread_dstMat_data_V_ce1();
    void thread_dstMat_data_V_d0();
    void thread_dstMat_data_V_d1();
    void thread_dstMat_data_V_we0();
    void thread_dstMat_data_V_we1();
    void thread_dstMat_data_V_write();
    void thread_dstMat_rows_out_din();
    void thread_dstMat_rows_out_write();
    void thread_dstMat_rows_read();
    void thread_hlsStrm2xfMat_U0_ap_continue();
    void thread_hlsStrm2xfMat_U0_ap_start();
    void thread_hlsStrm2xfMat_U0_dstMat_data_V_full_n();
    void thread_hlsStrm2xfMat_U0_dstMat_data_V_write();
    void thread_hlsStrm2xfMat_U0_start_full_n();
    void thread_hlsStrm2xfMat_U0_start_write();
    void thread_m_axi_srcPtr_V_ARADDR();
    void thread_m_axi_srcPtr_V_ARBURST();
    void thread_m_axi_srcPtr_V_ARCACHE();
    void thread_m_axi_srcPtr_V_ARID();
    void thread_m_axi_srcPtr_V_ARLEN();
    void thread_m_axi_srcPtr_V_ARLOCK();
    void thread_m_axi_srcPtr_V_ARPROT();
    void thread_m_axi_srcPtr_V_ARQOS();
    void thread_m_axi_srcPtr_V_ARREGION();
    void thread_m_axi_srcPtr_V_ARSIZE();
    void thread_m_axi_srcPtr_V_ARUSER();
    void thread_m_axi_srcPtr_V_ARVALID();
    void thread_m_axi_srcPtr_V_AWADDR();
    void thread_m_axi_srcPtr_V_AWBURST();
    void thread_m_axi_srcPtr_V_AWCACHE();
    void thread_m_axi_srcPtr_V_AWID();
    void thread_m_axi_srcPtr_V_AWLEN();
    void thread_m_axi_srcPtr_V_AWLOCK();
    void thread_m_axi_srcPtr_V_AWPROT();
    void thread_m_axi_srcPtr_V_AWQOS();
    void thread_m_axi_srcPtr_V_AWREGION();
    void thread_m_axi_srcPtr_V_AWSIZE();
    void thread_m_axi_srcPtr_V_AWUSER();
    void thread_m_axi_srcPtr_V_AWVALID();
    void thread_m_axi_srcPtr_V_BREADY();
    void thread_m_axi_srcPtr_V_RREADY();
    void thread_m_axi_srcPtr_V_WDATA();
    void thread_m_axi_srcPtr_V_WID();
    void thread_m_axi_srcPtr_V_WLAST();
    void thread_m_axi_srcPtr_V_WSTRB();
    void thread_m_axi_srcPtr_V_WUSER();
    void thread_m_axi_srcPtr_V_WVALID();
    void thread_srcPtr_V_offset_read();
    void thread_start_for_hlsStrm2xfMat_U0_din();
};

}

using namespace ap_rtl;

#endif
