strict digraph "compose( ,  )" {
	node [label="\N"];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1c52b1050>",
		fillcolor=firebrick,
		label="23:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1c52b1050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_19:AL"	[def_var="['present_state']",
		label="Leaf_19:AL"];
	"23:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"27:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd1c4f18910>",
		fillcolor=linen,
		label="27:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"38:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd1c4f18310>",
		fillcolor=lightcyan,
		label="38:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "38:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd1c53dee50>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"43:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd1c4f18610>",
		fillcolor=lightcyan,
		label="43:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "43:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd1c52bdc50>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"38:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd1c4f18a50>",
		fillcolor=turquoise,
		label="38:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1c4f18810>]",
		style=filled,
		typ=Block];
	"40:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd1c4f18890>",
		fillcolor=springgreen,
		label="40:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"38:BL" -> "40:IF"	[cond="[]",
		lineno=None];
	"35:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd1c4f18b10>",
		fillcolor=springgreen,
		label="35:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"36:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1c4f18d10>",
		fillcolor=cadetblue,
		label="36:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1c4f18d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"35:IF" -> "36:BS"	[cond="['x']",
		label="(x == 0)",
		lineno=35];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1c532ad90>",
		fillcolor=cadetblue,
		label="31:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1c532ad90>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"31:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd1c532a310>",
		fillcolor=turquoise,
		label="33:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1c532ae50>]",
		style=filled,
		typ=Block];
	"33:BL" -> "35:IF"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd1c52a6650>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:BL" -> "27:CS"	[cond="[]",
		lineno=None];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd1c56c1610>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:IF" -> "31:BS"	[cond="['x']",
		label="(x == 1)",
		lineno=30];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd1c52b1450>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "23:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=20];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1c524e4d0>",
		fillcolor=firebrick,
		label="21:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1c524e4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['reset']",
		label=reset,
		lineno=20];
	"48:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fd1c4f18710>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="48:AS
z = present_state == S101;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_19:AL" -> "48:AS";
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd1c52bd6d0>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"Leaf_19:AL" -> "26:AL";
	"43:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd1c4f18a90>",
		fillcolor=turquoise,
		label="43:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1c4f18ad0>]",
		style=filled,
		typ=Block];
	"43:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd1c52a6090>",
		fillcolor=turquoise,
		label="28:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1c52a6d10>]",
		style=filled,
		typ=Block];
	"28:BL" -> "30:IF"	[cond="[]",
		lineno=None];
	"41:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1c4f18fd0>",
		fillcolor=cadetblue,
		label="41:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1c4f18fd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"41:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd1c52a3ed0>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"40:IF" -> "41:BS"	[cond="['x']",
		label="(x == 1)",
		lineno=40];
	"38:CA" -> "38:BL"	[cond="[]",
		lineno=None];
	"36:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL" -> "26:BL"	[cond="[]",
		lineno=None];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd1c52a3210>",
		clk_sens=True,
		fillcolor=gold,
		label="19:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_26:AL" -> "19:AL";
	"33:CA" -> "33:BL"	[cond="[]",
		lineno=None];
	"19:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"43:CA" -> "43:BL"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:BL"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
}
