
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//prlimit_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015d0 <.init>:
  4015d0:	stp	x29, x30, [sp, #-16]!
  4015d4:	mov	x29, sp
  4015d8:	bl	401a40 <ferror@plt+0x60>
  4015dc:	ldp	x29, x30, [sp], #16
  4015e0:	ret

Disassembly of section .plt:

00000000004015f0 <memcpy@plt-0x20>:
  4015f0:	stp	x16, x30, [sp, #-16]!
  4015f4:	adrp	x16, 418000 <ferror@plt+0x16620>
  4015f8:	ldr	x17, [x16, #4088]
  4015fc:	add	x16, x16, #0xff8
  401600:	br	x17
  401604:	nop
  401608:	nop
  40160c:	nop

0000000000401610 <memcpy@plt>:
  401610:	adrp	x16, 419000 <ferror@plt+0x17620>
  401614:	ldr	x17, [x16]
  401618:	add	x16, x16, #0x0
  40161c:	br	x17

0000000000401620 <_exit@plt>:
  401620:	adrp	x16, 419000 <ferror@plt+0x17620>
  401624:	ldr	x17, [x16, #8]
  401628:	add	x16, x16, #0x8
  40162c:	br	x17

0000000000401630 <strtoul@plt>:
  401630:	adrp	x16, 419000 <ferror@plt+0x17620>
  401634:	ldr	x17, [x16, #16]
  401638:	add	x16, x16, #0x10
  40163c:	br	x17

0000000000401640 <strlen@plt>:
  401640:	adrp	x16, 419000 <ferror@plt+0x17620>
  401644:	ldr	x17, [x16, #24]
  401648:	add	x16, x16, #0x18
  40164c:	br	x17

0000000000401650 <fputs@plt>:
  401650:	adrp	x16, 419000 <ferror@plt+0x17620>
  401654:	ldr	x17, [x16, #32]
  401658:	add	x16, x16, #0x20
  40165c:	br	x17

0000000000401660 <exit@plt>:
  401660:	adrp	x16, 419000 <ferror@plt+0x17620>
  401664:	ldr	x17, [x16, #40]
  401668:	add	x16, x16, #0x28
  40166c:	br	x17

0000000000401670 <dup@plt>:
  401670:	adrp	x16, 419000 <ferror@plt+0x17620>
  401674:	ldr	x17, [x16, #48]
  401678:	add	x16, x16, #0x30
  40167c:	br	x17

0000000000401680 <scols_line_refer_data@plt>:
  401680:	adrp	x16, 419000 <ferror@plt+0x17620>
  401684:	ldr	x17, [x16, #56]
  401688:	add	x16, x16, #0x38
  40168c:	br	x17

0000000000401690 <strtoimax@plt>:
  401690:	adrp	x16, 419000 <ferror@plt+0x17620>
  401694:	ldr	x17, [x16, #64]
  401698:	add	x16, x16, #0x40
  40169c:	br	x17

00000000004016a0 <strtod@plt>:
  4016a0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4016a4:	ldr	x17, [x16, #72]
  4016a8:	add	x16, x16, #0x48
  4016ac:	br	x17

00000000004016b0 <scols_table_enable_noheadings@plt>:
  4016b0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4016b4:	ldr	x17, [x16, #80]
  4016b8:	add	x16, x16, #0x50
  4016bc:	br	x17

00000000004016c0 <scols_table_new_column@plt>:
  4016c0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4016c4:	ldr	x17, [x16, #88]
  4016c8:	add	x16, x16, #0x58
  4016cc:	br	x17

00000000004016d0 <__cxa_atexit@plt>:
  4016d0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4016d4:	ldr	x17, [x16, #96]
  4016d8:	add	x16, x16, #0x60
  4016dc:	br	x17

00000000004016e0 <fputc@plt>:
  4016e0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4016e4:	ldr	x17, [x16, #104]
  4016e8:	add	x16, x16, #0x68
  4016ec:	br	x17

00000000004016f0 <scols_table_enable_raw@plt>:
  4016f0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4016f4:	ldr	x17, [x16, #112]
  4016f8:	add	x16, x16, #0x70
  4016fc:	br	x17

0000000000401700 <snprintf@plt>:
  401700:	adrp	x16, 419000 <ferror@plt+0x17620>
  401704:	ldr	x17, [x16, #120]
  401708:	add	x16, x16, #0x78
  40170c:	br	x17

0000000000401710 <localeconv@plt>:
  401710:	adrp	x16, 419000 <ferror@plt+0x17620>
  401714:	ldr	x17, [x16, #128]
  401718:	add	x16, x16, #0x80
  40171c:	br	x17

0000000000401720 <fileno@plt>:
  401720:	adrp	x16, 419000 <ferror@plt+0x17620>
  401724:	ldr	x17, [x16, #136]
  401728:	add	x16, x16, #0x88
  40172c:	br	x17

0000000000401730 <getpid@plt>:
  401730:	adrp	x16, 419000 <ferror@plt+0x17620>
  401734:	ldr	x17, [x16, #144]
  401738:	add	x16, x16, #0x90
  40173c:	br	x17

0000000000401740 <malloc@plt>:
  401740:	adrp	x16, 419000 <ferror@plt+0x17620>
  401744:	ldr	x17, [x16, #152]
  401748:	add	x16, x16, #0x98
  40174c:	br	x17

0000000000401750 <strncmp@plt>:
  401750:	adrp	x16, 419000 <ferror@plt+0x17620>
  401754:	ldr	x17, [x16, #160]
  401758:	add	x16, x16, #0xa0
  40175c:	br	x17

0000000000401760 <bindtextdomain@plt>:
  401760:	adrp	x16, 419000 <ferror@plt+0x17620>
  401764:	ldr	x17, [x16, #168]
  401768:	add	x16, x16, #0xa8
  40176c:	br	x17

0000000000401770 <__libc_start_main@plt>:
  401770:	adrp	x16, 419000 <ferror@plt+0x17620>
  401774:	ldr	x17, [x16, #176]
  401778:	add	x16, x16, #0xb0
  40177c:	br	x17

0000000000401780 <fgetc@plt>:
  401780:	adrp	x16, 419000 <ferror@plt+0x17620>
  401784:	ldr	x17, [x16, #184]
  401788:	add	x16, x16, #0xb8
  40178c:	br	x17

0000000000401790 <scols_new_table@plt>:
  401790:	adrp	x16, 419000 <ferror@plt+0x17620>
  401794:	ldr	x17, [x16, #192]
  401798:	add	x16, x16, #0xc0
  40179c:	br	x17

00000000004017a0 <calloc@plt>:
  4017a0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4017a4:	ldr	x17, [x16, #200]
  4017a8:	add	x16, x16, #0xc8
  4017ac:	br	x17

00000000004017b0 <strdup@plt>:
  4017b0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4017b4:	ldr	x17, [x16, #208]
  4017b8:	add	x16, x16, #0xd0
  4017bc:	br	x17

00000000004017c0 <scols_table_new_line@plt>:
  4017c0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4017c4:	ldr	x17, [x16, #216]
  4017c8:	add	x16, x16, #0xd8
  4017cc:	br	x17

00000000004017d0 <scols_unref_table@plt>:
  4017d0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4017d4:	ldr	x17, [x16, #224]
  4017d8:	add	x16, x16, #0xe0
  4017dc:	br	x17

00000000004017e0 <close@plt>:
  4017e0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4017e4:	ldr	x17, [x16, #232]
  4017e8:	add	x16, x16, #0xe8
  4017ec:	br	x17

00000000004017f0 <__gmon_start__@plt>:
  4017f0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4017f4:	ldr	x17, [x16, #240]
  4017f8:	add	x16, x16, #0xf0
  4017fc:	br	x17

0000000000401800 <strtoumax@plt>:
  401800:	adrp	x16, 419000 <ferror@plt+0x17620>
  401804:	ldr	x17, [x16, #248]
  401808:	add	x16, x16, #0xf8
  40180c:	br	x17

0000000000401810 <abort@plt>:
  401810:	adrp	x16, 419000 <ferror@plt+0x17620>
  401814:	ldr	x17, [x16, #256]
  401818:	add	x16, x16, #0x100
  40181c:	br	x17

0000000000401820 <textdomain@plt>:
  401820:	adrp	x16, 419000 <ferror@plt+0x17620>
  401824:	ldr	x17, [x16, #264]
  401828:	add	x16, x16, #0x108
  40182c:	br	x17

0000000000401830 <getopt_long@plt>:
  401830:	adrp	x16, 419000 <ferror@plt+0x17620>
  401834:	ldr	x17, [x16, #272]
  401838:	add	x16, x16, #0x110
  40183c:	br	x17

0000000000401840 <execvp@plt>:
  401840:	adrp	x16, 419000 <ferror@plt+0x17620>
  401844:	ldr	x17, [x16, #280]
  401848:	add	x16, x16, #0x118
  40184c:	br	x17

0000000000401850 <strcmp@plt>:
  401850:	adrp	x16, 419000 <ferror@plt+0x17620>
  401854:	ldr	x17, [x16, #288]
  401858:	add	x16, x16, #0x120
  40185c:	br	x17

0000000000401860 <warn@plt>:
  401860:	adrp	x16, 419000 <ferror@plt+0x17620>
  401864:	ldr	x17, [x16, #296]
  401868:	add	x16, x16, #0x128
  40186c:	br	x17

0000000000401870 <__ctype_b_loc@plt>:
  401870:	adrp	x16, 419000 <ferror@plt+0x17620>
  401874:	ldr	x17, [x16, #304]
  401878:	add	x16, x16, #0x130
  40187c:	br	x17

0000000000401880 <strtol@plt>:
  401880:	adrp	x16, 419000 <ferror@plt+0x17620>
  401884:	ldr	x17, [x16, #312]
  401888:	add	x16, x16, #0x138
  40188c:	br	x17

0000000000401890 <free@plt>:
  401890:	adrp	x16, 419000 <ferror@plt+0x17620>
  401894:	ldr	x17, [x16, #320]
  401898:	add	x16, x16, #0x140
  40189c:	br	x17

00000000004018a0 <strncasecmp@plt>:
  4018a0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4018a4:	ldr	x17, [x16, #328]
  4018a8:	add	x16, x16, #0x148
  4018ac:	br	x17

00000000004018b0 <vasprintf@plt>:
  4018b0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4018b4:	ldr	x17, [x16, #336]
  4018b8:	add	x16, x16, #0x150
  4018bc:	br	x17

00000000004018c0 <strndup@plt>:
  4018c0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4018c4:	ldr	x17, [x16, #344]
  4018c8:	add	x16, x16, #0x158
  4018cc:	br	x17

00000000004018d0 <strspn@plt>:
  4018d0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4018d4:	ldr	x17, [x16, #352]
  4018d8:	add	x16, x16, #0x160
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4018e4:	ldr	x17, [x16, #360]
  4018e8:	add	x16, x16, #0x168
  4018ec:	br	x17

00000000004018f0 <strtoull@plt>:
  4018f0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4018f4:	ldr	x17, [x16, #368]
  4018f8:	add	x16, x16, #0x170
  4018fc:	br	x17

0000000000401900 <fflush@plt>:
  401900:	adrp	x16, 419000 <ferror@plt+0x17620>
  401904:	ldr	x17, [x16, #376]
  401908:	add	x16, x16, #0x178
  40190c:	br	x17

0000000000401910 <scols_print_table@plt>:
  401910:	adrp	x16, 419000 <ferror@plt+0x17620>
  401914:	ldr	x17, [x16, #384]
  401918:	add	x16, x16, #0x180
  40191c:	br	x17

0000000000401920 <warnx@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x17620>
  401924:	ldr	x17, [x16, #392]
  401928:	add	x16, x16, #0x188
  40192c:	br	x17

0000000000401930 <errx@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x17620>
  401934:	ldr	x17, [x16, #400]
  401938:	add	x16, x16, #0x190
  40193c:	br	x17

0000000000401940 <strcspn@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x17620>
  401944:	ldr	x17, [x16, #408]
  401948:	add	x16, x16, #0x198
  40194c:	br	x17

0000000000401950 <printf@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x17620>
  401954:	ldr	x17, [x16, #416]
  401958:	add	x16, x16, #0x1a0
  40195c:	br	x17

0000000000401960 <__assert_fail@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x17620>
  401964:	ldr	x17, [x16, #424]
  401968:	add	x16, x16, #0x1a8
  40196c:	br	x17

0000000000401970 <__errno_location@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x17620>
  401974:	ldr	x17, [x16, #432]
  401978:	add	x16, x16, #0x1b0
  40197c:	br	x17

0000000000401980 <prlimit@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x17620>
  401984:	ldr	x17, [x16, #440]
  401988:	add	x16, x16, #0x1b8
  40198c:	br	x17

0000000000401990 <gettext@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x17620>
  401994:	ldr	x17, [x16, #448]
  401998:	add	x16, x16, #0x1c0
  40199c:	br	x17

00000000004019a0 <fprintf@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4019a4:	ldr	x17, [x16, #456]
  4019a8:	add	x16, x16, #0x1c8
  4019ac:	br	x17

00000000004019b0 <scols_init_debug@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4019b4:	ldr	x17, [x16, #464]
  4019b8:	add	x16, x16, #0x1d0
  4019bc:	br	x17

00000000004019c0 <err@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4019c4:	ldr	x17, [x16, #472]
  4019c8:	add	x16, x16, #0x1d8
  4019cc:	br	x17

00000000004019d0 <setlocale@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4019d4:	ldr	x17, [x16, #480]
  4019d8:	add	x16, x16, #0x1e0
  4019dc:	br	x17

00000000004019e0 <ferror@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x17620>
  4019e4:	ldr	x17, [x16, #488]
  4019e8:	add	x16, x16, #0x1e8
  4019ec:	br	x17

Disassembly of section .text:

00000000004019f0 <.text>:
  4019f0:	mov	x29, #0x0                   	// #0
  4019f4:	mov	x30, #0x0                   	// #0
  4019f8:	mov	x5, x0
  4019fc:	ldr	x1, [sp]
  401a00:	add	x2, sp, #0x8
  401a04:	mov	x6, sp
  401a08:	movz	x0, #0x0, lsl #48
  401a0c:	movk	x0, #0x0, lsl #32
  401a10:	movk	x0, #0x40, lsl #16
  401a14:	movk	x0, #0x2ee0
  401a18:	movz	x3, #0x0, lsl #48
  401a1c:	movk	x3, #0x0, lsl #32
  401a20:	movk	x3, #0x40, lsl #16
  401a24:	movk	x3, #0x60f8
  401a28:	movz	x4, #0x0, lsl #48
  401a2c:	movk	x4, #0x0, lsl #32
  401a30:	movk	x4, #0x40, lsl #16
  401a34:	movk	x4, #0x6178
  401a38:	bl	401770 <__libc_start_main@plt>
  401a3c:	bl	401810 <abort@plt>
  401a40:	adrp	x0, 418000 <ferror@plt+0x16620>
  401a44:	ldr	x0, [x0, #4064]
  401a48:	cbz	x0, 401a50 <ferror@plt+0x70>
  401a4c:	b	4017f0 <__gmon_start__@plt>
  401a50:	ret
  401a54:	stp	x29, x30, [sp, #-32]!
  401a58:	mov	x29, sp
  401a5c:	adrp	x0, 419000 <ferror@plt+0x17620>
  401a60:	add	x0, x0, #0x4b8
  401a64:	str	x0, [sp, #24]
  401a68:	ldr	x0, [sp, #24]
  401a6c:	str	x0, [sp, #24]
  401a70:	ldr	x1, [sp, #24]
  401a74:	adrp	x0, 419000 <ferror@plt+0x17620>
  401a78:	add	x0, x0, #0x4b8
  401a7c:	cmp	x1, x0
  401a80:	b.eq	401abc <ferror@plt+0xdc>  // b.none
  401a84:	adrp	x0, 406000 <ferror@plt+0x4620>
  401a88:	add	x0, x0, #0x1a8
  401a8c:	ldr	x0, [x0]
  401a90:	str	x0, [sp, #16]
  401a94:	ldr	x0, [sp, #16]
  401a98:	str	x0, [sp, #16]
  401a9c:	ldr	x0, [sp, #16]
  401aa0:	cmp	x0, #0x0
  401aa4:	b.eq	401ac0 <ferror@plt+0xe0>  // b.none
  401aa8:	ldr	x1, [sp, #16]
  401aac:	adrp	x0, 419000 <ferror@plt+0x17620>
  401ab0:	add	x0, x0, #0x4b8
  401ab4:	blr	x1
  401ab8:	b	401ac0 <ferror@plt+0xe0>
  401abc:	nop
  401ac0:	ldp	x29, x30, [sp], #32
  401ac4:	ret
  401ac8:	stp	x29, x30, [sp, #-48]!
  401acc:	mov	x29, sp
  401ad0:	adrp	x0, 419000 <ferror@plt+0x17620>
  401ad4:	add	x0, x0, #0x4b8
  401ad8:	str	x0, [sp, #40]
  401adc:	ldr	x0, [sp, #40]
  401ae0:	str	x0, [sp, #40]
  401ae4:	ldr	x1, [sp, #40]
  401ae8:	adrp	x0, 419000 <ferror@plt+0x17620>
  401aec:	add	x0, x0, #0x4b8
  401af0:	sub	x0, x1, x0
  401af4:	asr	x0, x0, #3
  401af8:	lsr	x1, x0, #63
  401afc:	add	x0, x1, x0
  401b00:	asr	x0, x0, #1
  401b04:	str	x0, [sp, #32]
  401b08:	ldr	x0, [sp, #32]
  401b0c:	cmp	x0, #0x0
  401b10:	b.eq	401b50 <ferror@plt+0x170>  // b.none
  401b14:	adrp	x0, 406000 <ferror@plt+0x4620>
  401b18:	add	x0, x0, #0x1b0
  401b1c:	ldr	x0, [x0]
  401b20:	str	x0, [sp, #24]
  401b24:	ldr	x0, [sp, #24]
  401b28:	str	x0, [sp, #24]
  401b2c:	ldr	x0, [sp, #24]
  401b30:	cmp	x0, #0x0
  401b34:	b.eq	401b54 <ferror@plt+0x174>  // b.none
  401b38:	ldr	x2, [sp, #24]
  401b3c:	ldr	x1, [sp, #32]
  401b40:	adrp	x0, 419000 <ferror@plt+0x17620>
  401b44:	add	x0, x0, #0x4b8
  401b48:	blr	x2
  401b4c:	b	401b54 <ferror@plt+0x174>
  401b50:	nop
  401b54:	ldp	x29, x30, [sp], #48
  401b58:	ret
  401b5c:	stp	x29, x30, [sp, #-16]!
  401b60:	mov	x29, sp
  401b64:	adrp	x0, 419000 <ferror@plt+0x17620>
  401b68:	add	x0, x0, #0x4e0
  401b6c:	ldrb	w0, [x0]
  401b70:	and	x0, x0, #0xff
  401b74:	cmp	x0, #0x0
  401b78:	b.ne	401b94 <ferror@plt+0x1b4>  // b.any
  401b7c:	bl	401a54 <ferror@plt+0x74>
  401b80:	adrp	x0, 419000 <ferror@plt+0x17620>
  401b84:	add	x0, x0, #0x4e0
  401b88:	mov	w1, #0x1                   	// #1
  401b8c:	strb	w1, [x0]
  401b90:	b	401b98 <ferror@plt+0x1b8>
  401b94:	nop
  401b98:	ldp	x29, x30, [sp], #16
  401b9c:	ret
  401ba0:	stp	x29, x30, [sp, #-16]!
  401ba4:	mov	x29, sp
  401ba8:	bl	401ac8 <ferror@plt+0xe8>
  401bac:	nop
  401bb0:	ldp	x29, x30, [sp], #16
  401bb4:	ret
  401bb8:	stp	x29, x30, [sp, #-48]!
  401bbc:	mov	x29, sp
  401bc0:	str	x0, [sp, #24]
  401bc4:	str	x1, [sp, #16]
  401bc8:	ldr	x1, [sp, #16]
  401bcc:	ldr	x0, [sp, #24]
  401bd0:	bl	4017a0 <calloc@plt>
  401bd4:	str	x0, [sp, #40]
  401bd8:	ldr	x0, [sp, #40]
  401bdc:	cmp	x0, #0x0
  401be0:	b.ne	401c10 <ferror@plt+0x230>  // b.any
  401be4:	ldr	x0, [sp, #16]
  401be8:	cmp	x0, #0x0
  401bec:	b.eq	401c10 <ferror@plt+0x230>  // b.none
  401bf0:	ldr	x0, [sp, #24]
  401bf4:	cmp	x0, #0x0
  401bf8:	b.eq	401c10 <ferror@plt+0x230>  // b.none
  401bfc:	ldr	x2, [sp, #16]
  401c00:	adrp	x0, 406000 <ferror@plt+0x4620>
  401c04:	add	x1, x0, #0x1b8
  401c08:	mov	w0, #0x1                   	// #1
  401c0c:	bl	4019c0 <err@plt>
  401c10:	ldr	x0, [sp, #40]
  401c14:	ldp	x29, x30, [sp], #48
  401c18:	ret
  401c1c:	stp	x29, x30, [sp, #-48]!
  401c20:	mov	x29, sp
  401c24:	str	x0, [sp, #24]
  401c28:	ldr	x0, [sp, #24]
  401c2c:	cmp	x0, #0x0
  401c30:	b.ne	401c54 <ferror@plt+0x274>  // b.any
  401c34:	adrp	x0, 406000 <ferror@plt+0x4620>
  401c38:	add	x3, x0, #0xfb8
  401c3c:	mov	w2, #0x4a                  	// #74
  401c40:	adrp	x0, 406000 <ferror@plt+0x4620>
  401c44:	add	x1, x0, #0x1d8
  401c48:	adrp	x0, 406000 <ferror@plt+0x4620>
  401c4c:	add	x0, x0, #0x1f0
  401c50:	bl	401960 <__assert_fail@plt>
  401c54:	ldr	x0, [sp, #24]
  401c58:	bl	4017b0 <strdup@plt>
  401c5c:	str	x0, [sp, #40]
  401c60:	ldr	x0, [sp, #40]
  401c64:	cmp	x0, #0x0
  401c68:	b.ne	401c7c <ferror@plt+0x29c>  // b.any
  401c6c:	adrp	x0, 406000 <ferror@plt+0x4620>
  401c70:	add	x1, x0, #0x1f8
  401c74:	mov	w0, #0x1                   	// #1
  401c78:	bl	4019c0 <err@plt>
  401c7c:	ldr	x0, [sp, #40]
  401c80:	ldp	x29, x30, [sp], #48
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-288]!
  401c8c:	mov	x29, sp
  401c90:	str	x0, [sp, #56]
  401c94:	str	x1, [sp, #48]
  401c98:	str	x2, [sp, #240]
  401c9c:	str	x3, [sp, #248]
  401ca0:	str	x4, [sp, #256]
  401ca4:	str	x5, [sp, #264]
  401ca8:	str	x6, [sp, #272]
  401cac:	str	x7, [sp, #280]
  401cb0:	str	q0, [sp, #112]
  401cb4:	str	q1, [sp, #128]
  401cb8:	str	q2, [sp, #144]
  401cbc:	str	q3, [sp, #160]
  401cc0:	str	q4, [sp, #176]
  401cc4:	str	q5, [sp, #192]
  401cc8:	str	q6, [sp, #208]
  401ccc:	str	q7, [sp, #224]
  401cd0:	add	x0, sp, #0x120
  401cd4:	str	x0, [sp, #72]
  401cd8:	add	x0, sp, #0x120
  401cdc:	str	x0, [sp, #80]
  401ce0:	add	x0, sp, #0xf0
  401ce4:	str	x0, [sp, #88]
  401ce8:	mov	w0, #0xffffffd0            	// #-48
  401cec:	str	w0, [sp, #96]
  401cf0:	mov	w0, #0xffffff80            	// #-128
  401cf4:	str	w0, [sp, #100]
  401cf8:	add	x2, sp, #0x10
  401cfc:	add	x3, sp, #0x48
  401d00:	ldp	x0, x1, [x3]
  401d04:	stp	x0, x1, [x2]
  401d08:	ldp	x0, x1, [x3, #16]
  401d0c:	stp	x0, x1, [x2, #16]
  401d10:	add	x0, sp, #0x10
  401d14:	mov	x2, x0
  401d18:	ldr	x1, [sp, #48]
  401d1c:	ldr	x0, [sp, #56]
  401d20:	bl	4018b0 <vasprintf@plt>
  401d24:	str	w0, [sp, #108]
  401d28:	ldr	w0, [sp, #108]
  401d2c:	cmp	w0, #0x0
  401d30:	b.ge	401d44 <ferror@plt+0x364>  // b.tcont
  401d34:	adrp	x0, 406000 <ferror@plt+0x4620>
  401d38:	add	x1, x0, #0x210
  401d3c:	mov	w0, #0x1                   	// #1
  401d40:	bl	4019c0 <err@plt>
  401d44:	ldr	w0, [sp, #108]
  401d48:	ldp	x29, x30, [sp], #288
  401d4c:	ret
  401d50:	sub	sp, sp, #0x20
  401d54:	str	x0, [sp, #24]
  401d58:	str	x1, [sp, #16]
  401d5c:	str	x2, [sp, #8]
  401d60:	ldr	x0, [sp, #8]
  401d64:	ldr	x1, [sp, #24]
  401d68:	str	x1, [x0, #8]
  401d6c:	ldr	x0, [sp, #24]
  401d70:	ldr	x1, [sp, #8]
  401d74:	str	x1, [x0]
  401d78:	ldr	x0, [sp, #24]
  401d7c:	ldr	x1, [sp, #16]
  401d80:	str	x1, [x0, #8]
  401d84:	ldr	x0, [sp, #16]
  401d88:	ldr	x1, [sp, #24]
  401d8c:	str	x1, [x0]
  401d90:	nop
  401d94:	add	sp, sp, #0x20
  401d98:	ret
  401d9c:	stp	x29, x30, [sp, #-32]!
  401da0:	mov	x29, sp
  401da4:	str	x0, [sp, #24]
  401da8:	str	x1, [sp, #16]
  401dac:	ldr	x0, [sp, #16]
  401db0:	ldr	x0, [x0, #8]
  401db4:	ldr	x2, [sp, #16]
  401db8:	mov	x1, x0
  401dbc:	ldr	x0, [sp, #24]
  401dc0:	bl	401d50 <ferror@plt+0x370>
  401dc4:	nop
  401dc8:	ldp	x29, x30, [sp], #32
  401dcc:	ret
  401dd0:	sub	sp, sp, #0x10
  401dd4:	str	x0, [sp, #8]
  401dd8:	str	x1, [sp]
  401ddc:	ldr	x0, [sp]
  401de0:	ldr	x1, [sp, #8]
  401de4:	str	x1, [x0, #8]
  401de8:	ldr	x0, [sp, #8]
  401dec:	ldr	x1, [sp]
  401df0:	str	x1, [x0]
  401df4:	nop
  401df8:	add	sp, sp, #0x10
  401dfc:	ret
  401e00:	stp	x29, x30, [sp, #-32]!
  401e04:	mov	x29, sp
  401e08:	str	x0, [sp, #24]
  401e0c:	ldr	x0, [sp, #24]
  401e10:	ldr	x2, [x0, #8]
  401e14:	ldr	x0, [sp, #24]
  401e18:	ldr	x0, [x0]
  401e1c:	mov	x1, x0
  401e20:	mov	x0, x2
  401e24:	bl	401dd0 <ferror@plt+0x3f0>
  401e28:	nop
  401e2c:	ldp	x29, x30, [sp], #32
  401e30:	ret
  401e34:	sub	sp, sp, #0x10
  401e38:	str	x0, [sp, #8]
  401e3c:	ldr	x0, [sp, #8]
  401e40:	ldr	x0, [x0]
  401e44:	ldr	x1, [sp, #8]
  401e48:	cmp	x1, x0
  401e4c:	cset	w0, eq  // eq = none
  401e50:	and	w0, w0, #0xff
  401e54:	add	sp, sp, #0x10
  401e58:	ret
  401e5c:	stp	x29, x30, [sp, #-48]!
  401e60:	mov	x29, sp
  401e64:	str	x0, [sp, #24]
  401e68:	bl	401970 <__errno_location@plt>
  401e6c:	str	wzr, [x0]
  401e70:	ldr	x0, [sp, #24]
  401e74:	bl	4019e0 <ferror@plt>
  401e78:	cmp	w0, #0x0
  401e7c:	b.ne	401ed8 <ferror@plt+0x4f8>  // b.any
  401e80:	ldr	x0, [sp, #24]
  401e84:	bl	401900 <fflush@plt>
  401e88:	cmp	w0, #0x0
  401e8c:	b.ne	401ed8 <ferror@plt+0x4f8>  // b.any
  401e90:	ldr	x0, [sp, #24]
  401e94:	bl	401720 <fileno@plt>
  401e98:	str	w0, [sp, #44]
  401e9c:	ldr	w0, [sp, #44]
  401ea0:	cmp	w0, #0x0
  401ea4:	b.lt	401ee0 <ferror@plt+0x500>  // b.tstop
  401ea8:	ldr	w0, [sp, #44]
  401eac:	bl	401670 <dup@plt>
  401eb0:	str	w0, [sp, #44]
  401eb4:	ldr	w0, [sp, #44]
  401eb8:	cmp	w0, #0x0
  401ebc:	b.lt	401ee0 <ferror@plt+0x500>  // b.tstop
  401ec0:	ldr	w0, [sp, #44]
  401ec4:	bl	4017e0 <close@plt>
  401ec8:	cmp	w0, #0x0
  401ecc:	b.ne	401ee0 <ferror@plt+0x500>  // b.any
  401ed0:	mov	w0, #0x0                   	// #0
  401ed4:	b	401f00 <ferror@plt+0x520>
  401ed8:	nop
  401edc:	b	401ee4 <ferror@plt+0x504>
  401ee0:	nop
  401ee4:	bl	401970 <__errno_location@plt>
  401ee8:	ldr	w0, [x0]
  401eec:	cmp	w0, #0x9
  401ef0:	b.ne	401efc <ferror@plt+0x51c>  // b.any
  401ef4:	mov	w0, #0x0                   	// #0
  401ef8:	b	401f00 <ferror@plt+0x520>
  401efc:	mov	w0, #0xffffffff            	// #-1
  401f00:	ldp	x29, x30, [sp], #48
  401f04:	ret
  401f08:	stp	x29, x30, [sp, #-16]!
  401f0c:	mov	x29, sp
  401f10:	adrp	x0, 419000 <ferror@plt+0x17620>
  401f14:	add	x0, x0, #0x4d0
  401f18:	ldr	x0, [x0]
  401f1c:	bl	401e5c <ferror@plt+0x47c>
  401f20:	cmp	w0, #0x0
  401f24:	b.eq	401f74 <ferror@plt+0x594>  // b.none
  401f28:	bl	401970 <__errno_location@plt>
  401f2c:	ldr	w0, [x0]
  401f30:	cmp	w0, #0x20
  401f34:	b.eq	401f74 <ferror@plt+0x594>  // b.none
  401f38:	bl	401970 <__errno_location@plt>
  401f3c:	ldr	w0, [x0]
  401f40:	cmp	w0, #0x0
  401f44:	b.eq	401f5c <ferror@plt+0x57c>  // b.none
  401f48:	adrp	x0, 406000 <ferror@plt+0x4620>
  401f4c:	add	x0, x0, #0x228
  401f50:	bl	401990 <gettext@plt>
  401f54:	bl	401860 <warn@plt>
  401f58:	b	401f6c <ferror@plt+0x58c>
  401f5c:	adrp	x0, 406000 <ferror@plt+0x4620>
  401f60:	add	x0, x0, #0x228
  401f64:	bl	401990 <gettext@plt>
  401f68:	bl	401920 <warnx@plt>
  401f6c:	mov	w0, #0x1                   	// #1
  401f70:	bl	401620 <_exit@plt>
  401f74:	adrp	x0, 419000 <ferror@plt+0x17620>
  401f78:	add	x0, x0, #0x4b8
  401f7c:	ldr	x0, [x0]
  401f80:	bl	401e5c <ferror@plt+0x47c>
  401f84:	cmp	w0, #0x0
  401f88:	b.eq	401f94 <ferror@plt+0x5b4>  // b.none
  401f8c:	mov	w0, #0x1                   	// #1
  401f90:	bl	401620 <_exit@plt>
  401f94:	nop
  401f98:	ldp	x29, x30, [sp], #16
  401f9c:	ret
  401fa0:	stp	x29, x30, [sp, #-16]!
  401fa4:	mov	x29, sp
  401fa8:	adrp	x0, 401000 <memcpy@plt-0x610>
  401fac:	add	x0, x0, #0xf08
  401fb0:	bl	406180 <ferror@plt+0x47a0>
  401fb4:	nop
  401fb8:	ldp	x29, x30, [sp], #16
  401fbc:	ret
  401fc0:	stp	x29, x30, [sp, #-48]!
  401fc4:	mov	x29, sp
  401fc8:	str	x19, [sp, #16]
  401fcc:	adrp	x0, 419000 <ferror@plt+0x17620>
  401fd0:	add	x0, x0, #0x4d0
  401fd4:	ldr	x0, [x0]
  401fd8:	str	x0, [sp, #32]
  401fdc:	adrp	x0, 406000 <ferror@plt+0x4620>
  401fe0:	add	x0, x0, #0x540
  401fe4:	bl	401990 <gettext@plt>
  401fe8:	ldr	x1, [sp, #32]
  401fec:	bl	401650 <fputs@plt>
  401ff0:	adrp	x0, 406000 <ferror@plt+0x4620>
  401ff4:	add	x0, x0, #0x550
  401ff8:	bl	401990 <gettext@plt>
  401ffc:	mov	x1, x0
  402000:	adrp	x0, 419000 <ferror@plt+0x17620>
  402004:	add	x0, x0, #0x4d8
  402008:	ldr	x0, [x0]
  40200c:	mov	x2, x0
  402010:	ldr	x0, [sp, #32]
  402014:	bl	4019a0 <fprintf@plt>
  402018:	adrp	x0, 406000 <ferror@plt+0x4620>
  40201c:	add	x0, x0, #0x568
  402020:	bl	401990 <gettext@plt>
  402024:	mov	x1, x0
  402028:	adrp	x0, 419000 <ferror@plt+0x17620>
  40202c:	add	x0, x0, #0x4d8
  402030:	ldr	x0, [x0]
  402034:	mov	x2, x0
  402038:	ldr	x0, [sp, #32]
  40203c:	bl	4019a0 <fprintf@plt>
  402040:	ldr	x1, [sp, #32]
  402044:	mov	w0, #0xa                   	// #10
  402048:	bl	4016e0 <fputc@plt>
  40204c:	adrp	x0, 406000 <ferror@plt+0x4620>
  402050:	add	x0, x0, #0x580
  402054:	bl	401990 <gettext@plt>
  402058:	ldr	x1, [sp, #32]
  40205c:	bl	401650 <fputs@plt>
  402060:	adrp	x0, 406000 <ferror@plt+0x4620>
  402064:	add	x0, x0, #0x5b8
  402068:	bl	401990 <gettext@plt>
  40206c:	ldr	x1, [sp, #32]
  402070:	bl	401650 <fputs@plt>
  402074:	adrp	x0, 406000 <ferror@plt+0x4620>
  402078:	add	x0, x0, #0x5d0
  40207c:	bl	401990 <gettext@plt>
  402080:	ldr	x1, [sp, #32]
  402084:	bl	401650 <fputs@plt>
  402088:	adrp	x0, 406000 <ferror@plt+0x4620>
  40208c:	add	x0, x0, #0x6b8
  402090:	bl	401990 <gettext@plt>
  402094:	mov	x19, x0
  402098:	adrp	x0, 406000 <ferror@plt+0x4620>
  40209c:	add	x0, x0, #0x6d0
  4020a0:	bl	401990 <gettext@plt>
  4020a4:	mov	x4, x0
  4020a8:	adrp	x0, 406000 <ferror@plt+0x4620>
  4020ac:	add	x3, x0, #0x6e0
  4020b0:	mov	x2, x19
  4020b4:	adrp	x0, 406000 <ferror@plt+0x4620>
  4020b8:	add	x1, x0, #0x6f0
  4020bc:	adrp	x0, 406000 <ferror@plt+0x4620>
  4020c0:	add	x0, x0, #0x700
  4020c4:	bl	401950 <printf@plt>
  4020c8:	adrp	x0, 406000 <ferror@plt+0x4620>
  4020cc:	add	x0, x0, #0x718
  4020d0:	bl	401990 <gettext@plt>
  4020d4:	ldr	x1, [sp, #32]
  4020d8:	bl	401650 <fputs@plt>
  4020dc:	adrp	x0, 406000 <ferror@plt+0x4620>
  4020e0:	add	x0, x0, #0x730
  4020e4:	bl	401990 <gettext@plt>
  4020e8:	ldr	x1, [sp, #32]
  4020ec:	bl	401650 <fputs@plt>
  4020f0:	adrp	x0, 406000 <ferror@plt+0x4620>
  4020f4:	add	x0, x0, #0xb10
  4020f8:	bl	401990 <gettext@plt>
  4020fc:	ldr	x1, [sp, #32]
  402100:	bl	401650 <fputs@plt>
  402104:	str	xzr, [sp, #40]
  402108:	b	402164 <ferror@plt+0x784>
  40210c:	adrp	x0, 419000 <ferror@plt+0x17620>
  402110:	add	x1, x0, #0x400
  402114:	ldr	x0, [sp, #40]
  402118:	lsl	x0, x0, #5
  40211c:	add	x0, x1, x0
  402120:	ldr	x19, [x0]
  402124:	adrp	x0, 419000 <ferror@plt+0x17620>
  402128:	add	x1, x0, #0x400
  40212c:	ldr	x0, [sp, #40]
  402130:	lsl	x0, x0, #5
  402134:	add	x0, x1, x0
  402138:	ldr	x0, [x0, #24]
  40213c:	bl	401990 <gettext@plt>
  402140:	mov	x3, x0
  402144:	mov	x2, x19
  402148:	adrp	x0, 406000 <ferror@plt+0x4620>
  40214c:	add	x1, x0, #0xb30
  402150:	ldr	x0, [sp, #32]
  402154:	bl	4019a0 <fprintf@plt>
  402158:	ldr	x0, [sp, #40]
  40215c:	add	x0, x0, #0x1
  402160:	str	x0, [sp, #40]
  402164:	ldr	x0, [sp, #40]
  402168:	cmp	x0, #0x4
  40216c:	b.ls	40210c <ferror@plt+0x72c>  // b.plast
  402170:	adrp	x0, 406000 <ferror@plt+0x4620>
  402174:	add	x0, x0, #0xb40
  402178:	bl	401990 <gettext@plt>
  40217c:	mov	x2, x0
  402180:	adrp	x0, 406000 <ferror@plt+0x4620>
  402184:	add	x1, x0, #0xb60
  402188:	mov	x0, x2
  40218c:	bl	401950 <printf@plt>
  402190:	mov	w0, #0x0                   	// #0
  402194:	bl	401660 <exit@plt>
  402198:	stp	x29, x30, [sp, #-32]!
  40219c:	mov	x29, sp
  4021a0:	str	w0, [sp, #28]
  4021a4:	adrp	x0, 419000 <ferror@plt+0x17620>
  4021a8:	add	x0, x0, #0x518
  4021ac:	ldr	w0, [x0]
  4021b0:	ldr	w1, [sp, #28]
  4021b4:	cmp	w1, w0
  4021b8:	b.lt	4021dc <ferror@plt+0x7fc>  // b.tstop
  4021bc:	adrp	x0, 406000 <ferror@plt+0x4620>
  4021c0:	add	x3, x0, #0xfa8
  4021c4:	mov	w2, #0xd0                  	// #208
  4021c8:	adrp	x0, 406000 <ferror@plt+0x4620>
  4021cc:	add	x1, x0, #0xb70
  4021d0:	adrp	x0, 406000 <ferror@plt+0x4620>
  4021d4:	add	x0, x0, #0xb88
  4021d8:	bl	401960 <__assert_fail@plt>
  4021dc:	adrp	x0, 419000 <ferror@plt+0x17620>
  4021e0:	add	x0, x0, #0x4f0
  4021e4:	ldrsw	x1, [sp, #28]
  4021e8:	ldr	w0, [x0, x1, lsl #2]
  4021ec:	cmp	w0, #0x4
  4021f0:	b.le	402214 <ferror@plt+0x834>
  4021f4:	adrp	x0, 406000 <ferror@plt+0x4620>
  4021f8:	add	x3, x0, #0xfa8
  4021fc:	mov	w2, #0xd1                  	// #209
  402200:	adrp	x0, 406000 <ferror@plt+0x4620>
  402204:	add	x1, x0, #0xb70
  402208:	adrp	x0, 406000 <ferror@plt+0x4620>
  40220c:	add	x0, x0, #0xb98
  402210:	bl	401960 <__assert_fail@plt>
  402214:	adrp	x0, 419000 <ferror@plt+0x17620>
  402218:	add	x0, x0, #0x4f0
  40221c:	ldrsw	x1, [sp, #28]
  402220:	ldr	w0, [x0, x1, lsl #2]
  402224:	ldp	x29, x30, [sp], #32
  402228:	ret
  40222c:	stp	x29, x30, [sp, #-32]!
  402230:	mov	x29, sp
  402234:	str	w0, [sp, #28]
  402238:	ldr	w0, [sp, #28]
  40223c:	bl	402198 <ferror@plt+0x7b8>
  402240:	sxtw	x0, w0
  402244:	lsl	x1, x0, #5
  402248:	adrp	x0, 419000 <ferror@plt+0x17620>
  40224c:	add	x0, x0, #0x400
  402250:	add	x0, x1, x0
  402254:	ldp	x29, x30, [sp], #32
  402258:	ret
  40225c:	stp	x29, x30, [sp, #-64]!
  402260:	mov	x29, sp
  402264:	str	x0, [sp, #24]
  402268:	str	x1, [sp, #16]
  40226c:	ldr	x0, [sp, #24]
  402270:	cmp	x0, #0x0
  402274:	b.ne	402298 <ferror@plt+0x8b8>  // b.any
  402278:	adrp	x0, 406000 <ferror@plt+0x4620>
  40227c:	add	x3, x0, #0xf98
  402280:	mov	w2, #0xe0                  	// #224
  402284:	adrp	x0, 406000 <ferror@plt+0x4620>
  402288:	add	x1, x0, #0xb70
  40228c:	adrp	x0, 406000 <ferror@plt+0x4620>
  402290:	add	x0, x0, #0xbc0
  402294:	bl	401960 <__assert_fail@plt>
  402298:	ldr	x0, [sp, #16]
  40229c:	cmp	x0, #0x0
  4022a0:	b.ne	4022c4 <ferror@plt+0x8e4>  // b.any
  4022a4:	adrp	x0, 406000 <ferror@plt+0x4620>
  4022a8:	add	x3, x0, #0xf98
  4022ac:	mov	w2, #0xe1                  	// #225
  4022b0:	adrp	x0, 406000 <ferror@plt+0x4620>
  4022b4:	add	x1, x0, #0xb70
  4022b8:	adrp	x0, 406000 <ferror@plt+0x4620>
  4022bc:	add	x0, x0, #0xbc8
  4022c0:	bl	401960 <__assert_fail@plt>
  4022c4:	mov	x1, #0x0                   	// #0
  4022c8:	ldr	x0, [sp, #24]
  4022cc:	bl	4017c0 <scols_table_new_line@plt>
  4022d0:	str	x0, [sp, #48]
  4022d4:	ldr	x0, [sp, #48]
  4022d8:	cmp	x0, #0x0
  4022dc:	b.ne	4022f8 <ferror@plt+0x918>  // b.any
  4022e0:	adrp	x0, 406000 <ferror@plt+0x4620>
  4022e4:	add	x0, x0, #0xbd0
  4022e8:	bl	401990 <gettext@plt>
  4022ec:	mov	x1, x0
  4022f0:	mov	w0, #0x1                   	// #1
  4022f4:	bl	4019c0 <err@plt>
  4022f8:	str	wzr, [sp, #60]
  4022fc:	b	4024a0 <ferror@plt+0xac0>
  402300:	str	xzr, [sp, #40]
  402304:	ldr	w0, [sp, #60]
  402308:	bl	402198 <ferror@plt+0x7b8>
  40230c:	cmp	w0, #0x4
  402310:	b.eq	402414 <ferror@plt+0xa34>  // b.none
  402314:	cmp	w0, #0x4
  402318:	b.gt	40244c <ferror@plt+0xa6c>
  40231c:	cmp	w0, #0x3
  402320:	b.eq	4023c8 <ferror@plt+0x9e8>  // b.none
  402324:	cmp	w0, #0x3
  402328:	b.gt	40244c <ferror@plt+0xa6c>
  40232c:	cmp	w0, #0x2
  402330:	b.eq	40237c <ferror@plt+0x99c>  // b.none
  402334:	cmp	w0, #0x2
  402338:	b.gt	40244c <ferror@plt+0xa6c>
  40233c:	cmp	w0, #0x0
  402340:	b.eq	402364 <ferror@plt+0x984>  // b.none
  402344:	cmp	w0, #0x1
  402348:	b.ne	40244c <ferror@plt+0xa6c>  // b.any
  40234c:	ldr	x0, [sp, #16]
  402350:	ldr	x0, [x0, #32]
  402354:	ldr	x0, [x0]
  402358:	bl	401c1c <ferror@plt+0x23c>
  40235c:	str	x0, [sp, #40]
  402360:	b	402450 <ferror@plt+0xa70>
  402364:	ldr	x0, [sp, #16]
  402368:	ldr	x0, [x0, #32]
  40236c:	ldr	x0, [x0, #8]
  402370:	bl	401c1c <ferror@plt+0x23c>
  402374:	str	x0, [sp, #40]
  402378:	b	402450 <ferror@plt+0xa70>
  40237c:	ldr	x0, [sp, #16]
  402380:	ldr	x0, [x0, #16]
  402384:	cmn	x0, #0x1
  402388:	b.ne	4023a4 <ferror@plt+0x9c4>  // b.any
  40238c:	adrp	x0, 406000 <ferror@plt+0x4620>
  402390:	add	x0, x0, #0xbf0
  402394:	bl	401990 <gettext@plt>
  402398:	bl	401c1c <ferror@plt+0x23c>
  40239c:	str	x0, [sp, #40]
  4023a0:	b	402450 <ferror@plt+0xa70>
  4023a4:	ldr	x0, [sp, #16]
  4023a8:	ldr	x0, [x0, #16]
  4023ac:	add	x3, sp, #0x28
  4023b0:	mov	x2, x0
  4023b4:	adrp	x0, 406000 <ferror@plt+0x4620>
  4023b8:	add	x1, x0, #0xc00
  4023bc:	mov	x0, x3
  4023c0:	bl	401c88 <ferror@plt+0x2a8>
  4023c4:	b	402450 <ferror@plt+0xa70>
  4023c8:	ldr	x0, [sp, #16]
  4023cc:	ldr	x0, [x0, #24]
  4023d0:	cmn	x0, #0x1
  4023d4:	b.ne	4023f0 <ferror@plt+0xa10>  // b.any
  4023d8:	adrp	x0, 406000 <ferror@plt+0x4620>
  4023dc:	add	x0, x0, #0xbf0
  4023e0:	bl	401990 <gettext@plt>
  4023e4:	bl	401c1c <ferror@plt+0x23c>
  4023e8:	str	x0, [sp, #40]
  4023ec:	b	402450 <ferror@plt+0xa70>
  4023f0:	ldr	x0, [sp, #16]
  4023f4:	ldr	x0, [x0, #24]
  4023f8:	add	x3, sp, #0x28
  4023fc:	mov	x2, x0
  402400:	adrp	x0, 406000 <ferror@plt+0x4620>
  402404:	add	x1, x0, #0xc00
  402408:	mov	x0, x3
  40240c:	bl	401c88 <ferror@plt+0x2a8>
  402410:	b	402450 <ferror@plt+0xa70>
  402414:	ldr	x0, [sp, #16]
  402418:	ldr	x0, [x0, #32]
  40241c:	ldr	x0, [x0, #16]
  402420:	cmp	x0, #0x0
  402424:	b.eq	402440 <ferror@plt+0xa60>  // b.none
  402428:	ldr	x0, [sp, #16]
  40242c:	ldr	x0, [x0, #32]
  402430:	ldr	x0, [x0, #16]
  402434:	bl	401990 <gettext@plt>
  402438:	bl	401c1c <ferror@plt+0x23c>
  40243c:	b	402444 <ferror@plt+0xa64>
  402440:	mov	x0, #0x0                   	// #0
  402444:	str	x0, [sp, #40]
  402448:	b	402450 <ferror@plt+0xa70>
  40244c:	nop
  402450:	ldr	x0, [sp, #40]
  402454:	cmp	x0, #0x0
  402458:	b.eq	402494 <ferror@plt+0xab4>  // b.none
  40245c:	ldrsw	x0, [sp, #60]
  402460:	ldr	x1, [sp, #40]
  402464:	mov	x2, x1
  402468:	mov	x1, x0
  40246c:	ldr	x0, [sp, #48]
  402470:	bl	401680 <scols_line_refer_data@plt>
  402474:	cmp	w0, #0x0
  402478:	b.eq	402494 <ferror@plt+0xab4>  // b.none
  40247c:	adrp	x0, 406000 <ferror@plt+0x4620>
  402480:	add	x0, x0, #0xc08
  402484:	bl	401990 <gettext@plt>
  402488:	mov	x1, x0
  40248c:	mov	w0, #0x1                   	// #1
  402490:	bl	4019c0 <err@plt>
  402494:	ldr	w0, [sp, #60]
  402498:	add	w0, w0, #0x1
  40249c:	str	w0, [sp, #60]
  4024a0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4024a4:	add	x0, x0, #0x518
  4024a8:	ldr	w0, [x0]
  4024ac:	ldr	w1, [sp, #60]
  4024b0:	cmp	w1, w0
  4024b4:	b.lt	402300 <ferror@plt+0x920>  // b.tstop
  4024b8:	nop
  4024bc:	nop
  4024c0:	ldp	x29, x30, [sp], #64
  4024c4:	ret
  4024c8:	stp	x29, x30, [sp, #-48]!
  4024cc:	mov	x29, sp
  4024d0:	str	x0, [sp, #24]
  4024d4:	str	x1, [sp, #16]
  4024d8:	ldr	x0, [sp, #24]
  4024dc:	cmp	x0, #0x0
  4024e0:	b.ne	402504 <ferror@plt+0xb24>  // b.any
  4024e4:	adrp	x0, 406000 <ferror@plt+0x4620>
  4024e8:	add	x3, x0, #0xfc0
  4024ec:	mov	w2, #0x10d                 	// #269
  4024f0:	adrp	x0, 406000 <ferror@plt+0x4620>
  4024f4:	add	x1, x0, #0xb70
  4024f8:	adrp	x0, 406000 <ferror@plt+0x4620>
  4024fc:	add	x0, x0, #0xc28
  402500:	bl	401960 <__assert_fail@plt>
  402504:	str	xzr, [sp, #40]
  402508:	b	40256c <ferror@plt+0xb8c>
  40250c:	adrp	x0, 419000 <ferror@plt+0x17620>
  402510:	add	x1, x0, #0x400
  402514:	ldr	x0, [sp, #40]
  402518:	lsl	x0, x0, #5
  40251c:	add	x0, x1, x0
  402520:	ldr	x0, [x0]
  402524:	str	x0, [sp, #32]
  402528:	ldr	x2, [sp, #16]
  40252c:	ldr	x1, [sp, #32]
  402530:	ldr	x0, [sp, #24]
  402534:	bl	4018a0 <strncasecmp@plt>
  402538:	cmp	w0, #0x0
  40253c:	b.ne	402560 <ferror@plt+0xb80>  // b.any
  402540:	ldr	x1, [sp, #32]
  402544:	ldr	x0, [sp, #16]
  402548:	add	x0, x1, x0
  40254c:	ldrsb	w0, [x0]
  402550:	cmp	w0, #0x0
  402554:	b.ne	402560 <ferror@plt+0xb80>  // b.any
  402558:	ldr	x0, [sp, #40]
  40255c:	b	402590 <ferror@plt+0xbb0>
  402560:	ldr	x0, [sp, #40]
  402564:	add	x0, x0, #0x1
  402568:	str	x0, [sp, #40]
  40256c:	ldr	x0, [sp, #40]
  402570:	cmp	x0, #0x4
  402574:	b.ls	40250c <ferror@plt+0xb2c>  // b.plast
  402578:	adrp	x0, 406000 <ferror@plt+0x4620>
  40257c:	add	x0, x0, #0xc30
  402580:	bl	401990 <gettext@plt>
  402584:	ldr	x1, [sp, #24]
  402588:	bl	401920 <warnx@plt>
  40258c:	mov	w0, #0xffffffff            	// #-1
  402590:	ldp	x29, x30, [sp], #48
  402594:	ret
  402598:	stp	x29, x30, [sp, #-32]!
  40259c:	mov	x29, sp
  4025a0:	str	x0, [sp, #24]
  4025a4:	ldr	x0, [sp, #24]
  4025a8:	cmp	x0, #0x0
  4025ac:	b.eq	4025c4 <ferror@plt+0xbe4>  // b.none
  4025b0:	ldr	x0, [sp, #24]
  4025b4:	bl	401e00 <ferror@plt+0x420>
  4025b8:	ldr	x0, [sp, #24]
  4025bc:	bl	401890 <free@plt>
  4025c0:	b	4025c8 <ferror@plt+0xbe8>
  4025c4:	nop
  4025c8:	ldp	x29, x30, [sp], #32
  4025cc:	ret
  4025d0:	stp	x29, x30, [sp, #-96]!
  4025d4:	mov	x29, sp
  4025d8:	str	x0, [sp, #24]
  4025dc:	bl	401790 <scols_new_table@plt>
  4025e0:	str	x0, [sp, #64]
  4025e4:	ldr	x0, [sp, #64]
  4025e8:	cmp	x0, #0x0
  4025ec:	b.ne	402608 <ferror@plt+0xc28>  // b.any
  4025f0:	adrp	x0, 406000 <ferror@plt+0x4620>
  4025f4:	add	x0, x0, #0xc48
  4025f8:	bl	401990 <gettext@plt>
  4025fc:	mov	x1, x0
  402600:	mov	w0, #0x1                   	// #1
  402604:	bl	4019c0 <err@plt>
  402608:	adrp	x0, 419000 <ferror@plt+0x17620>
  40260c:	add	x0, x0, #0x4ec
  402610:	ldr	w0, [x0]
  402614:	mov	w1, w0
  402618:	ldr	x0, [sp, #64]
  40261c:	bl	4016f0 <scols_table_enable_raw@plt>
  402620:	adrp	x0, 419000 <ferror@plt+0x17620>
  402624:	add	x0, x0, #0x4e8
  402628:	ldr	w0, [x0]
  40262c:	mov	w1, w0
  402630:	ldr	x0, [sp, #64]
  402634:	bl	4016b0 <scols_table_enable_noheadings@plt>
  402638:	str	wzr, [sp, #92]
  40263c:	b	40269c <ferror@plt+0xcbc>
  402640:	ldr	w0, [sp, #92]
  402644:	bl	40222c <ferror@plt+0x84c>
  402648:	str	x0, [sp, #40]
  40264c:	ldr	x0, [sp, #40]
  402650:	ldr	x1, [x0]
  402654:	ldr	x0, [sp, #40]
  402658:	ldr	d0, [x0, #8]
  40265c:	ldr	x0, [sp, #40]
  402660:	ldr	w0, [x0, #16]
  402664:	mov	w2, w0
  402668:	ldr	x0, [sp, #64]
  40266c:	bl	4016c0 <scols_table_new_column@plt>
  402670:	cmp	x0, #0x0
  402674:	b.ne	402690 <ferror@plt+0xcb0>  // b.any
  402678:	adrp	x0, 406000 <ferror@plt+0x4620>
  40267c:	add	x0, x0, #0xc68
  402680:	bl	401990 <gettext@plt>
  402684:	mov	x1, x0
  402688:	mov	w0, #0x1                   	// #1
  40268c:	bl	4019c0 <err@plt>
  402690:	ldr	w0, [sp, #92]
  402694:	add	w0, w0, #0x1
  402698:	str	w0, [sp, #92]
  40269c:	adrp	x0, 419000 <ferror@plt+0x17620>
  4026a0:	add	x0, x0, #0x518
  4026a4:	ldr	w0, [x0]
  4026a8:	ldr	w1, [sp, #92]
  4026ac:	cmp	w1, w0
  4026b0:	b.lt	402640 <ferror@plt+0xc60>  // b.tstop
  4026b4:	ldr	x0, [sp, #24]
  4026b8:	ldr	x0, [x0]
  4026bc:	str	x0, [sp, #80]
  4026c0:	ldr	x0, [sp, #80]
  4026c4:	ldr	x0, [x0]
  4026c8:	str	x0, [sp, #72]
  4026cc:	b	402708 <ferror@plt+0xd28>
  4026d0:	ldr	x0, [sp, #80]
  4026d4:	str	x0, [sp, #56]
  4026d8:	ldr	x0, [sp, #56]
  4026dc:	str	x0, [sp, #48]
  4026e0:	ldr	x1, [sp, #48]
  4026e4:	ldr	x0, [sp, #64]
  4026e8:	bl	40225c <ferror@plt+0x87c>
  4026ec:	ldr	x0, [sp, #48]
  4026f0:	bl	402598 <ferror@plt+0xbb8>
  4026f4:	ldr	x0, [sp, #72]
  4026f8:	str	x0, [sp, #80]
  4026fc:	ldr	x0, [sp, #80]
  402700:	ldr	x0, [x0]
  402704:	str	x0, [sp, #72]
  402708:	ldr	x1, [sp, #80]
  40270c:	ldr	x0, [sp, #24]
  402710:	cmp	x1, x0
  402714:	b.ne	4026d0 <ferror@plt+0xcf0>  // b.any
  402718:	ldr	x0, [sp, #64]
  40271c:	bl	401910 <scols_print_table@plt>
  402720:	ldr	x0, [sp, #64]
  402724:	bl	4017d0 <scols_unref_table@plt>
  402728:	mov	w0, #0x0                   	// #0
  40272c:	ldp	x29, x30, [sp], #96
  402730:	ret
  402734:	stp	x29, x30, [sp, #-48]!
  402738:	mov	x29, sp
  40273c:	str	x0, [sp, #24]
  402740:	adrp	x0, 419000 <ferror@plt+0x17620>
  402744:	add	x0, x0, #0x51c
  402748:	ldr	w4, [x0]
  40274c:	ldr	x0, [sp, #24]
  402750:	ldr	x0, [x0, #32]
  402754:	ldr	w0, [x0, #24]
  402758:	mov	w1, w0
  40275c:	add	x0, sp, #0x20
  402760:	mov	x3, x0
  402764:	mov	x2, #0x0                   	// #0
  402768:	mov	w0, w4
  40276c:	bl	401980 <prlimit@plt>
  402770:	cmn	w0, #0x1
  402774:	b.ne	4027a0 <ferror@plt+0xdc0>  // b.any
  402778:	adrp	x0, 406000 <ferror@plt+0x4620>
  40277c:	add	x0, x0, #0xc90
  402780:	bl	401990 <gettext@plt>
  402784:	mov	x1, x0
  402788:	ldr	x0, [sp, #24]
  40278c:	ldr	x0, [x0, #32]
  402790:	ldr	x0, [x0]
  402794:	mov	x2, x0
  402798:	mov	w0, #0x1                   	// #1
  40279c:	bl	4019c0 <err@plt>
  4027a0:	ldr	x0, [sp, #24]
  4027a4:	ldr	w0, [x0, #40]
  4027a8:	and	w0, w0, #0x2
  4027ac:	cmp	w0, #0x0
  4027b0:	b.ne	4027c4 <ferror@plt+0xde4>  // b.any
  4027b4:	ldr	x1, [sp, #32]
  4027b8:	ldr	x0, [sp, #24]
  4027bc:	str	x1, [x0, #16]
  4027c0:	b	4027e4 <ferror@plt+0xe04>
  4027c4:	ldr	x0, [sp, #24]
  4027c8:	ldr	w0, [x0, #40]
  4027cc:	and	w0, w0, #0x4
  4027d0:	cmp	w0, #0x0
  4027d4:	b.ne	4027e4 <ferror@plt+0xe04>  // b.any
  4027d8:	ldr	x1, [sp, #40]
  4027dc:	ldr	x0, [sp, #24]
  4027e0:	str	x1, [x0, #24]
  4027e4:	nop
  4027e8:	ldp	x29, x30, [sp], #48
  4027ec:	ret
  4027f0:	stp	x29, x30, [sp, #-96]!
  4027f4:	mov	x29, sp
  4027f8:	stp	x19, x20, [sp, #16]
  4027fc:	str	x0, [sp, #40]
  402800:	ldr	x0, [sp, #40]
  402804:	ldr	x0, [x0]
  402808:	str	x0, [sp, #88]
  40280c:	ldr	x0, [sp, #88]
  402810:	ldr	x0, [x0]
  402814:	str	x0, [sp, #80]
  402818:	b	402a84 <ferror@plt+0x10a4>
  40281c:	str	xzr, [sp, #72]
  402820:	str	xzr, [sp, #64]
  402824:	ldr	x0, [sp, #88]
  402828:	str	x0, [sp, #56]
  40282c:	ldr	x0, [sp, #56]
  402830:	str	x0, [sp, #48]
  402834:	ldr	x0, [sp, #48]
  402838:	ldr	w0, [x0, #40]
  40283c:	cmp	w0, #0x0
  402840:	b.eq	4028cc <ferror@plt+0xeec>  // b.none
  402844:	ldr	x0, [sp, #48]
  402848:	ldr	w0, [x0, #40]
  40284c:	cmp	w0, #0x6
  402850:	b.eq	40285c <ferror@plt+0xe7c>  // b.none
  402854:	ldr	x0, [sp, #48]
  402858:	bl	402734 <ferror@plt+0xd54>
  40285c:	ldr	x0, [sp, #48]
  402860:	ldr	x1, [x0, #16]
  402864:	ldr	x0, [sp, #48]
  402868:	ldr	x0, [x0, #24]
  40286c:	cmp	x1, x0
  402870:	b.ls	4028bc <ferror@plt+0xedc>  // b.plast
  402874:	ldr	x0, [sp, #48]
  402878:	ldr	x0, [x0, #16]
  40287c:	cmn	x0, #0x1
  402880:	b.ne	402894 <ferror@plt+0xeb4>  // b.any
  402884:	ldr	x0, [sp, #48]
  402888:	ldr	x0, [x0, #24]
  40288c:	cmn	x0, #0x1
  402890:	b.eq	4028bc <ferror@plt+0xedc>  // b.none
  402894:	adrp	x0, 406000 <ferror@plt+0x4620>
  402898:	add	x0, x0, #0xcb0
  40289c:	bl	401990 <gettext@plt>
  4028a0:	mov	x1, x0
  4028a4:	ldr	x0, [sp, #48]
  4028a8:	ldr	x0, [x0, #32]
  4028ac:	ldr	x0, [x0]
  4028b0:	mov	x2, x0
  4028b4:	mov	w0, #0x1                   	// #1
  4028b8:	bl	401930 <errx@plt>
  4028bc:	ldr	x0, [sp, #48]
  4028c0:	add	x0, x0, #0x10
  4028c4:	str	x0, [sp, #72]
  4028c8:	b	4028d8 <ferror@plt+0xef8>
  4028cc:	ldr	x0, [sp, #48]
  4028d0:	add	x0, x0, #0x10
  4028d4:	str	x0, [sp, #64]
  4028d8:	adrp	x0, 419000 <ferror@plt+0x17620>
  4028dc:	add	x0, x0, #0x520
  4028e0:	ldr	w0, [x0]
  4028e4:	cmp	w0, #0x0
  4028e8:	b.eq	4029dc <ferror@plt+0xffc>  // b.none
  4028ec:	ldr	x0, [sp, #72]
  4028f0:	cmp	x0, #0x0
  4028f4:	b.eq	4029dc <ferror@plt+0xffc>  // b.none
  4028f8:	adrp	x0, 406000 <ferror@plt+0x4620>
  4028fc:	add	x0, x0, #0xce0
  402900:	bl	401990 <gettext@plt>
  402904:	mov	x20, x0
  402908:	ldr	x0, [sp, #48]
  40290c:	ldr	x0, [x0, #32]
  402910:	ldr	x19, [x0]
  402914:	adrp	x0, 419000 <ferror@plt+0x17620>
  402918:	add	x0, x0, #0x51c
  40291c:	ldr	w0, [x0]
  402920:	cmp	w0, #0x0
  402924:	b.ne	402930 <ferror@plt+0xf50>  // b.any
  402928:	bl	401730 <getpid@plt>
  40292c:	b	40293c <ferror@plt+0xf5c>
  402930:	adrp	x0, 419000 <ferror@plt+0x17620>
  402934:	add	x0, x0, #0x51c
  402938:	ldr	w0, [x0]
  40293c:	mov	w2, w0
  402940:	mov	x1, x19
  402944:	mov	x0, x20
  402948:	bl	401950 <printf@plt>
  40294c:	ldr	x0, [sp, #72]
  402950:	ldr	x0, [x0]
  402954:	cmn	x0, #0x1
  402958:	b.ne	40297c <ferror@plt+0xf9c>  // b.any
  40295c:	adrp	x0, 406000 <ferror@plt+0x4620>
  402960:	add	x0, x0, #0xbf0
  402964:	bl	401990 <gettext@plt>
  402968:	mov	x1, x0
  40296c:	adrp	x0, 406000 <ferror@plt+0x4620>
  402970:	add	x0, x0, #0xd00
  402974:	bl	401950 <printf@plt>
  402978:	b	402994 <ferror@plt+0xfb4>
  40297c:	ldr	x0, [sp, #72]
  402980:	ldr	x0, [x0]
  402984:	mov	x1, x0
  402988:	adrp	x0, 406000 <ferror@plt+0x4620>
  40298c:	add	x0, x0, #0xd08
  402990:	bl	401950 <printf@plt>
  402994:	ldr	x0, [sp, #72]
  402998:	ldr	x0, [x0, #8]
  40299c:	cmn	x0, #0x1
  4029a0:	b.ne	4029c4 <ferror@plt+0xfe4>  // b.any
  4029a4:	adrp	x0, 406000 <ferror@plt+0x4620>
  4029a8:	add	x0, x0, #0xbf0
  4029ac:	bl	401990 <gettext@plt>
  4029b0:	mov	x1, x0
  4029b4:	adrp	x0, 406000 <ferror@plt+0x4620>
  4029b8:	add	x0, x0, #0xd10
  4029bc:	bl	401950 <printf@plt>
  4029c0:	b	4029dc <ferror@plt+0xffc>
  4029c4:	ldr	x0, [sp, #72]
  4029c8:	ldr	x0, [x0, #8]
  4029cc:	mov	x1, x0
  4029d0:	adrp	x0, 406000 <ferror@plt+0x4620>
  4029d4:	add	x0, x0, #0xd18
  4029d8:	bl	401950 <printf@plt>
  4029dc:	adrp	x0, 419000 <ferror@plt+0x17620>
  4029e0:	add	x0, x0, #0x51c
  4029e4:	ldr	w4, [x0]
  4029e8:	ldr	x0, [sp, #48]
  4029ec:	ldr	x0, [x0, #32]
  4029f0:	ldr	w0, [x0, #24]
  4029f4:	ldr	x3, [sp, #64]
  4029f8:	ldr	x2, [sp, #72]
  4029fc:	mov	w1, w0
  402a00:	mov	w0, w4
  402a04:	bl	401980 <prlimit@plt>
  402a08:	cmn	w0, #0x1
  402a0c:	b.ne	402a58 <ferror@plt+0x1078>  // b.any
  402a10:	ldr	x0, [sp, #48]
  402a14:	ldr	w0, [x0, #40]
  402a18:	cmp	w0, #0x0
  402a1c:	b.eq	402a30 <ferror@plt+0x1050>  // b.none
  402a20:	adrp	x0, 406000 <ferror@plt+0x4620>
  402a24:	add	x0, x0, #0xd20
  402a28:	bl	401990 <gettext@plt>
  402a2c:	b	402a3c <ferror@plt+0x105c>
  402a30:	adrp	x0, 406000 <ferror@plt+0x4620>
  402a34:	add	x0, x0, #0xd48
  402a38:	bl	401990 <gettext@plt>
  402a3c:	ldr	x1, [sp, #48]
  402a40:	ldr	x1, [x1, #32]
  402a44:	ldr	x1, [x1]
  402a48:	mov	x2, x1
  402a4c:	mov	x1, x0
  402a50:	mov	w0, #0x1                   	// #1
  402a54:	bl	4019c0 <err@plt>
  402a58:	ldr	x0, [sp, #48]
  402a5c:	ldr	w0, [x0, #40]
  402a60:	cmp	w0, #0x0
  402a64:	b.eq	402a70 <ferror@plt+0x1090>  // b.none
  402a68:	ldr	x0, [sp, #48]
  402a6c:	bl	402598 <ferror@plt+0xbb8>
  402a70:	ldr	x0, [sp, #80]
  402a74:	str	x0, [sp, #88]
  402a78:	ldr	x0, [sp, #88]
  402a7c:	ldr	x0, [x0]
  402a80:	str	x0, [sp, #80]
  402a84:	ldr	x1, [sp, #88]
  402a88:	ldr	x0, [sp, #40]
  402a8c:	cmp	x1, x0
  402a90:	b.ne	40281c <ferror@plt+0xe3c>  // b.any
  402a94:	nop
  402a98:	nop
  402a9c:	ldp	x19, x20, [sp, #16]
  402aa0:	ldp	x29, x30, [sp], #96
  402aa4:	ret
  402aa8:	stp	x29, x30, [sp, #-64]!
  402aac:	mov	x29, sp
  402ab0:	str	x0, [sp, #40]
  402ab4:	str	x1, [sp, #32]
  402ab8:	str	x2, [sp, #24]
  402abc:	str	x3, [sp, #16]
  402ac0:	str	xzr, [sp, #56]
  402ac4:	ldr	x0, [sp, #40]
  402ac8:	cmp	x0, #0x0
  402acc:	b.ne	402ad8 <ferror@plt+0x10f8>  // b.any
  402ad0:	mov	w0, #0x0                   	// #0
  402ad4:	b	402da0 <ferror@plt+0x13c0>
  402ad8:	bl	401970 <__errno_location@plt>
  402adc:	str	wzr, [x0]
  402ae0:	ldr	w1, [x0]
  402ae4:	ldr	x0, [sp, #16]
  402ae8:	str	w1, [x0]
  402aec:	ldr	x0, [sp, #24]
  402af0:	mov	x1, #0xffffffffffffffff    	// #-1
  402af4:	str	x1, [x0]
  402af8:	ldr	x0, [sp, #24]
  402afc:	ldr	x1, [x0]
  402b00:	ldr	x0, [sp, #32]
  402b04:	str	x1, [x0]
  402b08:	adrp	x0, 406000 <ferror@plt+0x4620>
  402b0c:	add	x1, x0, #0xbf0
  402b10:	ldr	x0, [sp, #40]
  402b14:	bl	401850 <strcmp@plt>
  402b18:	cmp	w0, #0x0
  402b1c:	b.ne	402b3c <ferror@plt+0x115c>  // b.any
  402b20:	ldr	x0, [sp, #16]
  402b24:	ldr	w0, [x0]
  402b28:	orr	w1, w0, #0x6
  402b2c:	ldr	x0, [sp, #16]
  402b30:	str	w1, [x0]
  402b34:	mov	w0, #0x0                   	// #0
  402b38:	b	402da0 <ferror@plt+0x13c0>
  402b3c:	ldr	x0, [sp, #40]
  402b40:	ldrsb	w0, [x0]
  402b44:	cmp	w0, #0x3a
  402b48:	b.ne	402bf0 <ferror@plt+0x1210>  // b.any
  402b4c:	ldr	x0, [sp, #40]
  402b50:	add	x0, x0, #0x1
  402b54:	str	x0, [sp, #40]
  402b58:	adrp	x0, 406000 <ferror@plt+0x4620>
  402b5c:	add	x1, x0, #0xbf0
  402b60:	ldr	x0, [sp, #40]
  402b64:	bl	401850 <strcmp@plt>
  402b68:	cmp	w0, #0x0
  402b6c:	b.eq	402bd4 <ferror@plt+0x11f4>  // b.none
  402b70:	add	x0, sp, #0x38
  402b74:	mov	w2, #0xa                   	// #10
  402b78:	mov	x1, x0
  402b7c:	ldr	x0, [sp, #40]
  402b80:	bl	4018f0 <strtoull@plt>
  402b84:	mov	x1, x0
  402b88:	ldr	x0, [sp, #24]
  402b8c:	str	x1, [x0]
  402b90:	bl	401970 <__errno_location@plt>
  402b94:	ldr	w0, [x0]
  402b98:	cmp	w0, #0x0
  402b9c:	b.ne	402bcc <ferror@plt+0x11ec>  // b.any
  402ba0:	ldr	x0, [sp, #56]
  402ba4:	cmp	x0, #0x0
  402ba8:	b.eq	402bcc <ferror@plt+0x11ec>  // b.none
  402bac:	ldr	x0, [sp, #56]
  402bb0:	ldrsb	w0, [x0]
  402bb4:	cmp	w0, #0x0
  402bb8:	b.ne	402bcc <ferror@plt+0x11ec>  // b.any
  402bbc:	ldr	x0, [sp, #56]
  402bc0:	ldr	x1, [sp, #40]
  402bc4:	cmp	x1, x0
  402bc8:	b.ne	402bd4 <ferror@plt+0x11f4>  // b.any
  402bcc:	mov	w0, #0xffffffff            	// #-1
  402bd0:	b	402da0 <ferror@plt+0x13c0>
  402bd4:	ldr	x0, [sp, #16]
  402bd8:	ldr	w0, [x0]
  402bdc:	orr	w1, w0, #0x4
  402be0:	ldr	x0, [sp, #16]
  402be4:	str	w1, [x0]
  402be8:	mov	w0, #0x0                   	// #0
  402bec:	b	402da0 <ferror@plt+0x13c0>
  402bf0:	mov	x2, #0x9                   	// #9
  402bf4:	adrp	x0, 406000 <ferror@plt+0x4620>
  402bf8:	add	x1, x0, #0xbf0
  402bfc:	ldr	x0, [sp, #40]
  402c00:	bl	401750 <strncmp@plt>
  402c04:	cmp	w0, #0x0
  402c08:	b.ne	402c1c <ferror@plt+0x123c>  // b.any
  402c0c:	ldr	x0, [sp, #40]
  402c10:	add	x0, x0, #0x9
  402c14:	str	x0, [sp, #56]
  402c18:	b	402c80 <ferror@plt+0x12a0>
  402c1c:	add	x0, sp, #0x38
  402c20:	mov	w2, #0xa                   	// #10
  402c24:	mov	x1, x0
  402c28:	ldr	x0, [sp, #40]
  402c2c:	bl	4018f0 <strtoull@plt>
  402c30:	mov	x1, x0
  402c34:	ldr	x0, [sp, #32]
  402c38:	str	x1, [x0]
  402c3c:	ldr	x0, [sp, #32]
  402c40:	ldr	x1, [x0]
  402c44:	ldr	x0, [sp, #24]
  402c48:	str	x1, [x0]
  402c4c:	bl	401970 <__errno_location@plt>
  402c50:	ldr	w0, [x0]
  402c54:	cmp	w0, #0x0
  402c58:	b.ne	402c78 <ferror@plt+0x1298>  // b.any
  402c5c:	ldr	x0, [sp, #56]
  402c60:	cmp	x0, #0x0
  402c64:	b.eq	402c78 <ferror@plt+0x1298>  // b.none
  402c68:	ldr	x0, [sp, #56]
  402c6c:	ldr	x1, [sp, #40]
  402c70:	cmp	x1, x0
  402c74:	b.ne	402c80 <ferror@plt+0x12a0>  // b.any
  402c78:	mov	w0, #0xffffffff            	// #-1
  402c7c:	b	402da0 <ferror@plt+0x13c0>
  402c80:	ldr	x0, [sp, #56]
  402c84:	ldrsb	w0, [x0]
  402c88:	cmp	w0, #0x3a
  402c8c:	b.ne	402cbc <ferror@plt+0x12dc>  // b.any
  402c90:	ldr	x0, [sp, #56]
  402c94:	add	x0, x0, #0x1
  402c98:	ldrsb	w0, [x0]
  402c9c:	cmp	w0, #0x0
  402ca0:	b.ne	402cbc <ferror@plt+0x12dc>  // b.any
  402ca4:	ldr	x0, [sp, #16]
  402ca8:	ldr	w0, [x0]
  402cac:	orr	w1, w0, #0x2
  402cb0:	ldr	x0, [sp, #16]
  402cb4:	str	w1, [x0]
  402cb8:	b	402d9c <ferror@plt+0x13bc>
  402cbc:	ldr	x0, [sp, #56]
  402cc0:	ldrsb	w0, [x0]
  402cc4:	cmp	w0, #0x3a
  402cc8:	b.ne	402d88 <ferror@plt+0x13a8>  // b.any
  402ccc:	ldr	x0, [sp, #56]
  402cd0:	add	x0, x0, #0x1
  402cd4:	str	x0, [sp, #40]
  402cd8:	adrp	x0, 406000 <ferror@plt+0x4620>
  402cdc:	add	x1, x0, #0xbf0
  402ce0:	ldr	x0, [sp, #40]
  402ce4:	bl	401850 <strcmp@plt>
  402ce8:	cmp	w0, #0x0
  402cec:	b.ne	402d00 <ferror@plt+0x1320>  // b.any
  402cf0:	ldr	x0, [sp, #24]
  402cf4:	mov	x1, #0xffffffffffffffff    	// #-1
  402cf8:	str	x1, [x0]
  402cfc:	b	402d70 <ferror@plt+0x1390>
  402d00:	str	xzr, [sp, #56]
  402d04:	bl	401970 <__errno_location@plt>
  402d08:	str	wzr, [x0]
  402d0c:	add	x0, sp, #0x38
  402d10:	mov	w2, #0xa                   	// #10
  402d14:	mov	x1, x0
  402d18:	ldr	x0, [sp, #40]
  402d1c:	bl	4018f0 <strtoull@plt>
  402d20:	mov	x1, x0
  402d24:	ldr	x0, [sp, #24]
  402d28:	str	x1, [x0]
  402d2c:	bl	401970 <__errno_location@plt>
  402d30:	ldr	w0, [x0]
  402d34:	cmp	w0, #0x0
  402d38:	b.ne	402d68 <ferror@plt+0x1388>  // b.any
  402d3c:	ldr	x0, [sp, #56]
  402d40:	cmp	x0, #0x0
  402d44:	b.eq	402d68 <ferror@plt+0x1388>  // b.none
  402d48:	ldr	x0, [sp, #56]
  402d4c:	ldrsb	w0, [x0]
  402d50:	cmp	w0, #0x0
  402d54:	b.ne	402d68 <ferror@plt+0x1388>  // b.any
  402d58:	ldr	x0, [sp, #56]
  402d5c:	ldr	x1, [sp, #40]
  402d60:	cmp	x1, x0
  402d64:	b.ne	402d70 <ferror@plt+0x1390>  // b.any
  402d68:	mov	w0, #0xffffffff            	// #-1
  402d6c:	b	402da0 <ferror@plt+0x13c0>
  402d70:	ldr	x0, [sp, #16]
  402d74:	ldr	w0, [x0]
  402d78:	orr	w1, w0, #0x6
  402d7c:	ldr	x0, [sp, #16]
  402d80:	str	w1, [x0]
  402d84:	b	402d9c <ferror@plt+0x13bc>
  402d88:	ldr	x0, [sp, #16]
  402d8c:	ldr	w0, [x0]
  402d90:	orr	w1, w0, #0x6
  402d94:	ldr	x0, [sp, #16]
  402d98:	str	w1, [x0]
  402d9c:	mov	w0, #0x0                   	// #0
  402da0:	ldp	x29, x30, [sp], #64
  402da4:	ret
  402da8:	stp	x29, x30, [sp, #-80]!
  402dac:	mov	x29, sp
  402db0:	str	x0, [sp, #40]
  402db4:	str	x1, [sp, #32]
  402db8:	str	x2, [sp, #24]
  402dbc:	str	wzr, [sp, #60]
  402dc0:	add	x2, sp, #0x3c
  402dc4:	add	x1, sp, #0x40
  402dc8:	add	x0, sp, #0x48
  402dcc:	mov	x3, x2
  402dd0:	mov	x2, x1
  402dd4:	mov	x1, x0
  402dd8:	ldr	x0, [sp, #32]
  402ddc:	bl	402aa8 <ferror@plt+0x10c8>
  402de0:	cmp	w0, #0x0
  402de4:	b.eq	402e20 <ferror@plt+0x1440>  // b.none
  402de8:	adrp	x0, 406000 <ferror@plt+0x4620>
  402dec:	add	x0, x0, #0xd70
  402df0:	bl	401990 <gettext@plt>
  402df4:	mov	x3, x0
  402df8:	adrp	x0, 419000 <ferror@plt+0x17620>
  402dfc:	add	x1, x0, #0x200
  402e00:	ldr	x0, [sp, #24]
  402e04:	lsl	x0, x0, #5
  402e08:	add	x0, x1, x0
  402e0c:	ldr	x0, [x0]
  402e10:	mov	x2, x0
  402e14:	mov	x1, x3
  402e18:	mov	w0, #0x1                   	// #1
  402e1c:	bl	401930 <errx@plt>
  402e20:	ldr	x1, [sp, #72]
  402e24:	ldr	x0, [sp, #40]
  402e28:	str	x1, [x0]
  402e2c:	ldr	x1, [sp, #64]
  402e30:	ldr	x0, [sp, #40]
  402e34:	str	x1, [x0, #8]
  402e38:	ldr	w0, [sp, #60]
  402e3c:	ldp	x29, x30, [sp], #80
  402e40:	ret
  402e44:	stp	x29, x30, [sp, #-64]!
  402e48:	mov	x29, sp
  402e4c:	str	x0, [sp, #40]
  402e50:	str	x1, [sp, #32]
  402e54:	str	x2, [sp, #24]
  402e58:	mov	x1, #0x30                  	// #48
  402e5c:	mov	x0, #0x1                   	// #1
  402e60:	bl	401bb8 <ferror@plt+0x1d8>
  402e64:	str	x0, [sp, #56]
  402e68:	ldr	x1, [sp, #56]
  402e6c:	ldr	x0, [sp, #56]
  402e70:	str	x1, [x0]
  402e74:	ldr	x1, [sp, #56]
  402e78:	ldr	x0, [sp, #56]
  402e7c:	str	x1, [x0, #8]
  402e80:	ldr	x0, [sp, #24]
  402e84:	lsl	x1, x0, #5
  402e88:	adrp	x0, 419000 <ferror@plt+0x17620>
  402e8c:	add	x0, x0, #0x200
  402e90:	add	x1, x1, x0
  402e94:	ldr	x0, [sp, #56]
  402e98:	str	x1, [x0, #32]
  402e9c:	ldr	x0, [sp, #40]
  402ea0:	cmp	x0, #0x0
  402ea4:	b.eq	402ec8 <ferror@plt+0x14e8>  // b.none
  402ea8:	ldr	x0, [sp, #56]
  402eac:	add	x0, x0, #0x10
  402eb0:	ldr	x2, [sp, #24]
  402eb4:	ldr	x1, [sp, #40]
  402eb8:	bl	402da8 <ferror@plt+0x13c8>
  402ebc:	mov	w1, w0
  402ec0:	ldr	x0, [sp, #56]
  402ec4:	str	w1, [x0, #40]
  402ec8:	ldr	x0, [sp, #56]
  402ecc:	ldr	x1, [sp, #32]
  402ed0:	bl	401d9c <ferror@plt+0x3bc>
  402ed4:	mov	w0, #0x0                   	// #0
  402ed8:	ldp	x29, x30, [sp], #64
  402edc:	ret
  402ee0:	stp	x29, x30, [sp, #-80]!
  402ee4:	mov	x29, sp
  402ee8:	str	x19, [sp, #16]
  402eec:	str	w0, [sp, #44]
  402ef0:	str	x1, [sp, #32]
  402ef4:	adrp	x0, 406000 <ferror@plt+0x4620>
  402ef8:	add	x1, x0, #0xd90
  402efc:	mov	w0, #0x6                   	// #6
  402f00:	bl	4019d0 <setlocale@plt>
  402f04:	adrp	x0, 406000 <ferror@plt+0x4620>
  402f08:	add	x1, x0, #0xd98
  402f0c:	adrp	x0, 406000 <ferror@plt+0x4620>
  402f10:	add	x0, x0, #0xdb0
  402f14:	bl	401760 <bindtextdomain@plt>
  402f18:	adrp	x0, 406000 <ferror@plt+0x4620>
  402f1c:	add	x0, x0, #0xdb0
  402f20:	bl	401820 <textdomain@plt>
  402f24:	bl	401fa0 <ferror@plt+0x5c0>
  402f28:	add	x0, sp, #0x30
  402f2c:	str	x0, [sp, #48]
  402f30:	add	x0, sp, #0x30
  402f34:	str	x0, [sp, #56]
  402f38:	b	403298 <ferror@plt+0x18b8>
  402f3c:	ldr	w0, [sp, #68]
  402f40:	sub	w0, w0, #0x56
  402f44:	cmp	w0, #0x2c
  402f48:	b.hi	40325c <ferror@plt+0x187c>  // b.pmore
  402f4c:	adrp	x1, 406000 <ferror@plt+0x4620>
  402f50:	add	x1, x1, #0xee0
  402f54:	ldr	w0, [x1, w0, uxtw #2]
  402f58:	adr	x1, 402f64 <ferror@plt+0x1584>
  402f5c:	add	x0, x1, w0, sxtw #2
  402f60:	br	x0
  402f64:	adrp	x0, 419000 <ferror@plt+0x17620>
  402f68:	add	x0, x0, #0x4c0
  402f6c:	ldr	x0, [x0]
  402f70:	add	x1, sp, #0x30
  402f74:	mov	x2, #0x1                   	// #1
  402f78:	bl	402e44 <ferror@plt+0x1464>
  402f7c:	b	403298 <ferror@plt+0x18b8>
  402f80:	adrp	x0, 419000 <ferror@plt+0x17620>
  402f84:	add	x0, x0, #0x4c0
  402f88:	ldr	x0, [x0]
  402f8c:	add	x1, sp, #0x30
  402f90:	mov	x2, #0x3                   	// #3
  402f94:	bl	402e44 <ferror@plt+0x1464>
  402f98:	b	403298 <ferror@plt+0x18b8>
  402f9c:	adrp	x0, 419000 <ferror@plt+0x17620>
  402fa0:	add	x0, x0, #0x4c0
  402fa4:	ldr	x0, [x0]
  402fa8:	add	x1, sp, #0x30
  402fac:	mov	x2, #0x8                   	// #8
  402fb0:	bl	402e44 <ferror@plt+0x1464>
  402fb4:	b	403298 <ferror@plt+0x18b8>
  402fb8:	adrp	x0, 419000 <ferror@plt+0x17620>
  402fbc:	add	x0, x0, #0x4c0
  402fc0:	ldr	x0, [x0]
  402fc4:	add	x1, sp, #0x30
  402fc8:	mov	x2, #0x4                   	// #4
  402fcc:	bl	402e44 <ferror@plt+0x1464>
  402fd0:	b	403298 <ferror@plt+0x18b8>
  402fd4:	adrp	x0, 419000 <ferror@plt+0x17620>
  402fd8:	add	x0, x0, #0x4c0
  402fdc:	ldr	x0, [x0]
  402fe0:	add	x1, sp, #0x30
  402fe4:	mov	x2, #0xe                   	// #14
  402fe8:	bl	402e44 <ferror@plt+0x1464>
  402fec:	b	403298 <ferror@plt+0x18b8>
  402ff0:	adrp	x0, 419000 <ferror@plt+0x17620>
  402ff4:	add	x0, x0, #0x4c0
  402ff8:	ldr	x0, [x0]
  402ffc:	add	x1, sp, #0x30
  403000:	mov	x2, #0x6                   	// #6
  403004:	bl	402e44 <ferror@plt+0x1464>
  403008:	b	403298 <ferror@plt+0x18b8>
  40300c:	adrp	x0, 419000 <ferror@plt+0x17620>
  403010:	add	x0, x0, #0x4c0
  403014:	ldr	x0, [x0]
  403018:	add	x1, sp, #0x30
  40301c:	mov	x2, #0xb                   	// #11
  403020:	bl	402e44 <ferror@plt+0x1464>
  403024:	b	403298 <ferror@plt+0x18b8>
  403028:	adrp	x0, 419000 <ferror@plt+0x17620>
  40302c:	add	x0, x0, #0x4c0
  403030:	ldr	x0, [x0]
  403034:	add	x1, sp, #0x30
  403038:	mov	x2, #0x9                   	// #9
  40303c:	bl	402e44 <ferror@plt+0x1464>
  403040:	b	403298 <ferror@plt+0x18b8>
  403044:	adrp	x0, 419000 <ferror@plt+0x17620>
  403048:	add	x0, x0, #0x4c0
  40304c:	ldr	x0, [x0]
  403050:	add	x1, sp, #0x30
  403054:	mov	x2, #0x7                   	// #7
  403058:	bl	402e44 <ferror@plt+0x1464>
  40305c:	b	403298 <ferror@plt+0x18b8>
  403060:	adrp	x0, 419000 <ferror@plt+0x17620>
  403064:	add	x0, x0, #0x4c0
  403068:	ldr	x0, [x0]
  40306c:	add	x1, sp, #0x30
  403070:	mov	x2, #0xc                   	// #12
  403074:	bl	402e44 <ferror@plt+0x1464>
  403078:	b	403298 <ferror@plt+0x18b8>
  40307c:	adrp	x0, 419000 <ferror@plt+0x17620>
  403080:	add	x0, x0, #0x4c0
  403084:	ldr	x0, [x0]
  403088:	add	x1, sp, #0x30
  40308c:	mov	x2, #0xf                   	// #15
  403090:	bl	402e44 <ferror@plt+0x1464>
  403094:	b	403298 <ferror@plt+0x18b8>
  403098:	adrp	x0, 419000 <ferror@plt+0x17620>
  40309c:	add	x0, x0, #0x4c0
  4030a0:	ldr	x0, [x0]
  4030a4:	add	x1, sp, #0x30
  4030a8:	mov	x2, #0x2                   	// #2
  4030ac:	bl	402e44 <ferror@plt+0x1464>
  4030b0:	b	403298 <ferror@plt+0x18b8>
  4030b4:	adrp	x0, 419000 <ferror@plt+0x17620>
  4030b8:	add	x0, x0, #0x4c0
  4030bc:	ldr	x0, [x0]
  4030c0:	add	x1, sp, #0x30
  4030c4:	mov	x2, #0xa                   	// #10
  4030c8:	bl	402e44 <ferror@plt+0x1464>
  4030cc:	b	403298 <ferror@plt+0x18b8>
  4030d0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4030d4:	add	x0, x0, #0x4c0
  4030d8:	ldr	x0, [x0]
  4030dc:	add	x1, sp, #0x30
  4030e0:	mov	x2, #0x0                   	// #0
  4030e4:	bl	402e44 <ferror@plt+0x1464>
  4030e8:	b	403298 <ferror@plt+0x18b8>
  4030ec:	adrp	x0, 419000 <ferror@plt+0x17620>
  4030f0:	add	x0, x0, #0x4c0
  4030f4:	ldr	x0, [x0]
  4030f8:	add	x1, sp, #0x30
  4030fc:	mov	x2, #0x5                   	// #5
  403100:	bl	402e44 <ferror@plt+0x1464>
  403104:	b	403298 <ferror@plt+0x18b8>
  403108:	adrp	x0, 419000 <ferror@plt+0x17620>
  40310c:	add	x0, x0, #0x4c0
  403110:	ldr	x0, [x0]
  403114:	add	x1, sp, #0x30
  403118:	mov	x2, #0xd                   	// #13
  40311c:	bl	402e44 <ferror@plt+0x1464>
  403120:	b	403298 <ferror@plt+0x18b8>
  403124:	adrp	x0, 419000 <ferror@plt+0x17620>
  403128:	add	x0, x0, #0x51c
  40312c:	ldr	w0, [x0]
  403130:	cmp	w0, #0x0
  403134:	b.eq	403150 <ferror@plt+0x1770>  // b.none
  403138:	adrp	x0, 406000 <ferror@plt+0x4620>
  40313c:	add	x0, x0, #0xdc0
  403140:	bl	401990 <gettext@plt>
  403144:	mov	x1, x0
  403148:	mov	w0, #0x1                   	// #1
  40314c:	bl	401930 <errx@plt>
  403150:	adrp	x0, 419000 <ferror@plt+0x17620>
  403154:	add	x0, x0, #0x4c0
  403158:	ldr	x19, [x0]
  40315c:	adrp	x0, 406000 <ferror@plt+0x4620>
  403160:	add	x0, x0, #0xde8
  403164:	bl	401990 <gettext@plt>
  403168:	mov	x1, x0
  40316c:	mov	x0, x19
  403170:	bl	404184 <ferror@plt+0x27a4>
  403174:	mov	w1, w0
  403178:	adrp	x0, 419000 <ferror@plt+0x17620>
  40317c:	add	x0, x0, #0x51c
  403180:	str	w1, [x0]
  403184:	b	403298 <ferror@plt+0x18b8>
  403188:	adrp	x0, 419000 <ferror@plt+0x17620>
  40318c:	add	x0, x0, #0x4c0
  403190:	ldr	x4, [x0]
  403194:	adrp	x0, 402000 <ferror@plt+0x620>
  403198:	add	x3, x0, #0x4c8
  40319c:	mov	x2, #0xa                   	// #10
  4031a0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4031a4:	add	x1, x0, #0x4f0
  4031a8:	mov	x0, x4
  4031ac:	bl	405084 <ferror@plt+0x36a4>
  4031b0:	mov	w1, w0
  4031b4:	adrp	x0, 419000 <ferror@plt+0x17620>
  4031b8:	add	x0, x0, #0x518
  4031bc:	str	w1, [x0]
  4031c0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4031c4:	add	x0, x0, #0x518
  4031c8:	ldr	w0, [x0]
  4031cc:	cmp	w0, #0x0
  4031d0:	b.ge	403298 <ferror@plt+0x18b8>  // b.tcont
  4031d4:	mov	w0, #0x1                   	// #1
  4031d8:	b	403538 <ferror@plt+0x1b58>
  4031dc:	adrp	x0, 419000 <ferror@plt+0x17620>
  4031e0:	add	x0, x0, #0x4e8
  4031e4:	mov	w1, #0x1                   	// #1
  4031e8:	str	w1, [x0]
  4031ec:	b	403298 <ferror@plt+0x18b8>
  4031f0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4031f4:	add	x0, x0, #0x520
  4031f8:	ldr	w0, [x0]
  4031fc:	add	w1, w0, #0x1
  403200:	adrp	x0, 419000 <ferror@plt+0x17620>
  403204:	add	x0, x0, #0x520
  403208:	str	w1, [x0]
  40320c:	b	403298 <ferror@plt+0x18b8>
  403210:	adrp	x0, 419000 <ferror@plt+0x17620>
  403214:	add	x0, x0, #0x4ec
  403218:	mov	w1, #0x1                   	// #1
  40321c:	str	w1, [x0]
  403220:	b	403298 <ferror@plt+0x18b8>
  403224:	bl	401fc0 <ferror@plt+0x5e0>
  403228:	adrp	x0, 406000 <ferror@plt+0x4620>
  40322c:	add	x0, x0, #0xe00
  403230:	bl	401990 <gettext@plt>
  403234:	mov	x3, x0
  403238:	adrp	x0, 419000 <ferror@plt+0x17620>
  40323c:	add	x0, x0, #0x4d8
  403240:	ldr	x1, [x0]
  403244:	adrp	x0, 406000 <ferror@plt+0x4620>
  403248:	add	x2, x0, #0xe10
  40324c:	mov	x0, x3
  403250:	bl	401950 <printf@plt>
  403254:	mov	w0, #0x0                   	// #0
  403258:	bl	401660 <exit@plt>
  40325c:	adrp	x0, 419000 <ferror@plt+0x17620>
  403260:	add	x0, x0, #0x4b8
  403264:	ldr	x19, [x0]
  403268:	adrp	x0, 406000 <ferror@plt+0x4620>
  40326c:	add	x0, x0, #0xe28
  403270:	bl	401990 <gettext@plt>
  403274:	mov	x1, x0
  403278:	adrp	x0, 419000 <ferror@plt+0x17620>
  40327c:	add	x0, x0, #0x4d8
  403280:	ldr	x0, [x0]
  403284:	mov	x2, x0
  403288:	mov	x0, x19
  40328c:	bl	4019a0 <fprintf@plt>
  403290:	mov	w0, #0x1                   	// #1
  403294:	bl	401660 <exit@plt>
  403298:	mov	x4, #0x0                   	// #0
  40329c:	adrp	x0, 407000 <ferror@plt+0x5620>
  4032a0:	add	x3, x0, #0xa0
  4032a4:	adrp	x0, 406000 <ferror@plt+0x4620>
  4032a8:	add	x2, x0, #0xe50
  4032ac:	ldr	x1, [sp, #32]
  4032b0:	ldr	w0, [sp, #44]
  4032b4:	bl	401830 <getopt_long@plt>
  4032b8:	str	w0, [sp, #68]
  4032bc:	ldr	w0, [sp, #68]
  4032c0:	cmn	w0, #0x1
  4032c4:	b.ne	402f3c <ferror@plt+0x155c>  // b.any
  4032c8:	adrp	x0, 419000 <ferror@plt+0x17620>
  4032cc:	add	x0, x0, #0x4c8
  4032d0:	ldr	w0, [x0]
  4032d4:	ldr	w1, [sp, #44]
  4032d8:	cmp	w1, w0
  4032dc:	b.le	40330c <ferror@plt+0x192c>
  4032e0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4032e4:	add	x0, x0, #0x51c
  4032e8:	ldr	w0, [x0]
  4032ec:	cmp	w0, #0x0
  4032f0:	b.eq	40330c <ferror@plt+0x192c>  // b.none
  4032f4:	adrp	x0, 406000 <ferror@plt+0x4620>
  4032f8:	add	x0, x0, #0xe90
  4032fc:	bl	401990 <gettext@plt>
  403300:	mov	x1, x0
  403304:	mov	w0, #0x1                   	// #1
  403308:	bl	401930 <errx@plt>
  40330c:	adrp	x0, 419000 <ferror@plt+0x17620>
  403310:	add	x0, x0, #0x518
  403314:	ldr	w0, [x0]
  403318:	cmp	w0, #0x0
  40331c:	b.ne	40340c <ferror@plt+0x1a2c>  // b.any
  403320:	adrp	x0, 419000 <ferror@plt+0x17620>
  403324:	add	x0, x0, #0x518
  403328:	ldr	w0, [x0]
  40332c:	add	w2, w0, #0x1
  403330:	adrp	x1, 419000 <ferror@plt+0x17620>
  403334:	add	x1, x1, #0x518
  403338:	str	w2, [x1]
  40333c:	adrp	x1, 419000 <ferror@plt+0x17620>
  403340:	add	x1, x1, #0x4f0
  403344:	sxtw	x0, w0
  403348:	mov	w2, #0x1                   	// #1
  40334c:	str	w2, [x1, x0, lsl #2]
  403350:	adrp	x0, 419000 <ferror@plt+0x17620>
  403354:	add	x0, x0, #0x518
  403358:	ldr	w0, [x0]
  40335c:	add	w2, w0, #0x1
  403360:	adrp	x1, 419000 <ferror@plt+0x17620>
  403364:	add	x1, x1, #0x518
  403368:	str	w2, [x1]
  40336c:	adrp	x1, 419000 <ferror@plt+0x17620>
  403370:	add	x1, x1, #0x4f0
  403374:	sxtw	x0, w0
  403378:	str	wzr, [x1, x0, lsl #2]
  40337c:	adrp	x0, 419000 <ferror@plt+0x17620>
  403380:	add	x0, x0, #0x518
  403384:	ldr	w0, [x0]
  403388:	add	w2, w0, #0x1
  40338c:	adrp	x1, 419000 <ferror@plt+0x17620>
  403390:	add	x1, x1, #0x518
  403394:	str	w2, [x1]
  403398:	adrp	x1, 419000 <ferror@plt+0x17620>
  40339c:	add	x1, x1, #0x4f0
  4033a0:	sxtw	x0, w0
  4033a4:	mov	w2, #0x2                   	// #2
  4033a8:	str	w2, [x1, x0, lsl #2]
  4033ac:	adrp	x0, 419000 <ferror@plt+0x17620>
  4033b0:	add	x0, x0, #0x518
  4033b4:	ldr	w0, [x0]
  4033b8:	add	w2, w0, #0x1
  4033bc:	adrp	x1, 419000 <ferror@plt+0x17620>
  4033c0:	add	x1, x1, #0x518
  4033c4:	str	w2, [x1]
  4033c8:	adrp	x1, 419000 <ferror@plt+0x17620>
  4033cc:	add	x1, x1, #0x4f0
  4033d0:	sxtw	x0, w0
  4033d4:	mov	w2, #0x3                   	// #3
  4033d8:	str	w2, [x1, x0, lsl #2]
  4033dc:	adrp	x0, 419000 <ferror@plt+0x17620>
  4033e0:	add	x0, x0, #0x518
  4033e4:	ldr	w0, [x0]
  4033e8:	add	w2, w0, #0x1
  4033ec:	adrp	x1, 419000 <ferror@plt+0x17620>
  4033f0:	add	x1, x1, #0x518
  4033f4:	str	w2, [x1]
  4033f8:	adrp	x1, 419000 <ferror@plt+0x17620>
  4033fc:	add	x1, x1, #0x4f0
  403400:	sxtw	x0, w0
  403404:	mov	w2, #0x4                   	// #4
  403408:	str	w2, [x1, x0, lsl #2]
  40340c:	mov	w0, #0x0                   	// #0
  403410:	bl	4019b0 <scols_init_debug@plt>
  403414:	add	x0, sp, #0x30
  403418:	bl	401e34 <ferror@plt+0x454>
  40341c:	cmp	w0, #0x0
  403420:	b.eq	403458 <ferror@plt+0x1a78>  // b.none
  403424:	str	xzr, [sp, #72]
  403428:	b	40344c <ferror@plt+0x1a6c>
  40342c:	add	x0, sp, #0x30
  403430:	ldr	x2, [sp, #72]
  403434:	mov	x1, x0
  403438:	mov	x0, #0x0                   	// #0
  40343c:	bl	402e44 <ferror@plt+0x1464>
  403440:	ldr	x0, [sp, #72]
  403444:	add	x0, x0, #0x1
  403448:	str	x0, [sp, #72]
  40344c:	ldr	x0, [sp, #72]
  403450:	cmp	x0, #0xf
  403454:	b.ls	40342c <ferror@plt+0x1a4c>  // b.plast
  403458:	add	x0, sp, #0x30
  40345c:	bl	4027f0 <ferror@plt+0xe10>
  403460:	add	x0, sp, #0x30
  403464:	bl	401e34 <ferror@plt+0x454>
  403468:	cmp	w0, #0x0
  40346c:	b.ne	403478 <ferror@plt+0x1a98>  // b.any
  403470:	add	x0, sp, #0x30
  403474:	bl	4025d0 <ferror@plt+0xbf0>
  403478:	adrp	x0, 419000 <ferror@plt+0x17620>
  40347c:	add	x0, x0, #0x4c8
  403480:	ldr	w0, [x0]
  403484:	ldr	w1, [sp, #44]
  403488:	cmp	w1, w0
  40348c:	b.le	403534 <ferror@plt+0x1b54>
  403490:	adrp	x0, 419000 <ferror@plt+0x17620>
  403494:	add	x0, x0, #0x4c8
  403498:	ldr	w0, [x0]
  40349c:	sxtw	x0, w0
  4034a0:	lsl	x0, x0, #3
  4034a4:	ldr	x1, [sp, #32]
  4034a8:	add	x0, x1, x0
  4034ac:	ldr	x2, [x0]
  4034b0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4034b4:	add	x0, x0, #0x4c8
  4034b8:	ldr	w0, [x0]
  4034bc:	sxtw	x0, w0
  4034c0:	lsl	x0, x0, #3
  4034c4:	ldr	x1, [sp, #32]
  4034c8:	add	x0, x1, x0
  4034cc:	mov	x1, x0
  4034d0:	mov	x0, x2
  4034d4:	bl	401840 <execvp@plt>
  4034d8:	bl	401970 <__errno_location@plt>
  4034dc:	ldr	w0, [x0]
  4034e0:	cmp	w0, #0x2
  4034e4:	b.ne	4034f0 <ferror@plt+0x1b10>  // b.any
  4034e8:	mov	w19, #0x7f                  	// #127
  4034ec:	b	4034f4 <ferror@plt+0x1b14>
  4034f0:	mov	w19, #0x7e                  	// #126
  4034f4:	adrp	x0, 406000 <ferror@plt+0x4620>
  4034f8:	add	x0, x0, #0xec8
  4034fc:	bl	401990 <gettext@plt>
  403500:	mov	x3, x0
  403504:	adrp	x0, 419000 <ferror@plt+0x17620>
  403508:	add	x0, x0, #0x4c8
  40350c:	ldr	w0, [x0]
  403510:	sxtw	x0, w0
  403514:	lsl	x0, x0, #3
  403518:	ldr	x1, [sp, #32]
  40351c:	add	x0, x1, x0
  403520:	ldr	x0, [x0]
  403524:	mov	x2, x0
  403528:	mov	x1, x3
  40352c:	mov	w0, w19
  403530:	bl	4019c0 <err@plt>
  403534:	mov	w0, #0x0                   	// #0
  403538:	ldr	x19, [sp, #16]
  40353c:	ldp	x29, x30, [sp], #80
  403540:	ret
  403544:	sub	sp, sp, #0x10
  403548:	str	w0, [sp, #12]
  40354c:	adrp	x0, 419000 <ferror@plt+0x17620>
  403550:	add	x0, x0, #0x4a0
  403554:	ldr	w1, [sp, #12]
  403558:	str	w1, [x0]
  40355c:	nop
  403560:	add	sp, sp, #0x10
  403564:	ret
  403568:	sub	sp, sp, #0x10
  40356c:	str	x0, [sp, #8]
  403570:	str	w1, [sp, #4]
  403574:	str	w2, [sp]
  403578:	b	4035c8 <ferror@plt+0x1be8>
  40357c:	ldr	x0, [sp, #8]
  403580:	ldr	x1, [x0]
  403584:	ldrsw	x0, [sp, #4]
  403588:	mov	x2, #0x0                   	// #0
  40358c:	umulh	x0, x1, x0
  403590:	cmp	x0, #0x0
  403594:	b.eq	40359c <ferror@plt+0x1bbc>  // b.none
  403598:	mov	x2, #0x1                   	// #1
  40359c:	mov	x0, x2
  4035a0:	cmp	x0, #0x0
  4035a4:	b.eq	4035b0 <ferror@plt+0x1bd0>  // b.none
  4035a8:	mov	w0, #0xffffffde            	// #-34
  4035ac:	b	4035e0 <ferror@plt+0x1c00>
  4035b0:	ldr	x0, [sp, #8]
  4035b4:	ldr	x1, [x0]
  4035b8:	ldrsw	x0, [sp, #4]
  4035bc:	mul	x1, x1, x0
  4035c0:	ldr	x0, [sp, #8]
  4035c4:	str	x1, [x0]
  4035c8:	ldr	w0, [sp]
  4035cc:	sub	w1, w0, #0x1
  4035d0:	str	w1, [sp]
  4035d4:	cmp	w0, #0x0
  4035d8:	b.ne	40357c <ferror@plt+0x1b9c>  // b.any
  4035dc:	mov	w0, #0x0                   	// #0
  4035e0:	add	sp, sp, #0x10
  4035e4:	ret
  4035e8:	stp	x29, x30, [sp, #-192]!
  4035ec:	mov	x29, sp
  4035f0:	str	x0, [sp, #40]
  4035f4:	str	x1, [sp, #32]
  4035f8:	str	x2, [sp, #24]
  4035fc:	str	xzr, [sp, #176]
  403600:	mov	w0, #0x400                 	// #1024
  403604:	str	w0, [sp, #172]
  403608:	str	wzr, [sp, #168]
  40360c:	str	wzr, [sp, #164]
  403610:	str	wzr, [sp, #160]
  403614:	ldr	x0, [sp, #32]
  403618:	str	xzr, [x0]
  40361c:	ldr	x0, [sp, #40]
  403620:	cmp	x0, #0x0
  403624:	b.eq	403638 <ferror@plt+0x1c58>  // b.none
  403628:	ldr	x0, [sp, #40]
  40362c:	ldrsb	w0, [x0]
  403630:	cmp	w0, #0x0
  403634:	b.ne	403644 <ferror@plt+0x1c64>  // b.any
  403638:	mov	w0, #0xffffffea            	// #-22
  40363c:	str	w0, [sp, #168]
  403640:	b	403c2c <ferror@plt+0x224c>
  403644:	ldr	x0, [sp, #40]
  403648:	str	x0, [sp, #184]
  40364c:	b	40365c <ferror@plt+0x1c7c>
  403650:	ldr	x0, [sp, #184]
  403654:	add	x0, x0, #0x1
  403658:	str	x0, [sp, #184]
  40365c:	bl	401870 <__ctype_b_loc@plt>
  403660:	ldr	x1, [x0]
  403664:	ldr	x0, [sp, #184]
  403668:	ldrsb	w0, [x0]
  40366c:	and	w0, w0, #0xff
  403670:	and	x0, x0, #0xff
  403674:	lsl	x0, x0, #1
  403678:	add	x0, x1, x0
  40367c:	ldrh	w0, [x0]
  403680:	and	w0, w0, #0x2000
  403684:	cmp	w0, #0x0
  403688:	b.ne	403650 <ferror@plt+0x1c70>  // b.any
  40368c:	ldr	x0, [sp, #184]
  403690:	ldrsb	w0, [x0]
  403694:	cmp	w0, #0x2d
  403698:	b.ne	4036a8 <ferror@plt+0x1cc8>  // b.any
  40369c:	mov	w0, #0xffffffea            	// #-22
  4036a0:	str	w0, [sp, #168]
  4036a4:	b	403c2c <ferror@plt+0x224c>
  4036a8:	bl	401970 <__errno_location@plt>
  4036ac:	str	wzr, [x0]
  4036b0:	str	xzr, [sp, #72]
  4036b4:	add	x0, sp, #0x48
  4036b8:	mov	w2, #0x0                   	// #0
  4036bc:	mov	x1, x0
  4036c0:	ldr	x0, [sp, #40]
  4036c4:	bl	401800 <strtoumax@plt>
  4036c8:	str	x0, [sp, #64]
  4036cc:	ldr	x0, [sp, #72]
  4036d0:	ldr	x1, [sp, #40]
  4036d4:	cmp	x1, x0
  4036d8:	b.eq	403704 <ferror@plt+0x1d24>  // b.none
  4036dc:	bl	401970 <__errno_location@plt>
  4036e0:	ldr	w0, [x0]
  4036e4:	cmp	w0, #0x0
  4036e8:	b.eq	403730 <ferror@plt+0x1d50>  // b.none
  4036ec:	ldr	x0, [sp, #64]
  4036f0:	cmn	x0, #0x1
  4036f4:	b.eq	403704 <ferror@plt+0x1d24>  // b.none
  4036f8:	ldr	x0, [sp, #64]
  4036fc:	cmp	x0, #0x0
  403700:	b.ne	403730 <ferror@plt+0x1d50>  // b.any
  403704:	bl	401970 <__errno_location@plt>
  403708:	ldr	w0, [x0]
  40370c:	cmp	w0, #0x0
  403710:	b.eq	403724 <ferror@plt+0x1d44>  // b.none
  403714:	bl	401970 <__errno_location@plt>
  403718:	ldr	w0, [x0]
  40371c:	neg	w0, w0
  403720:	b	403728 <ferror@plt+0x1d48>
  403724:	mov	w0, #0xffffffea            	// #-22
  403728:	str	w0, [sp, #168]
  40372c:	b	403c2c <ferror@plt+0x224c>
  403730:	ldr	x0, [sp, #72]
  403734:	cmp	x0, #0x0
  403738:	b.eq	403c14 <ferror@plt+0x2234>  // b.none
  40373c:	ldr	x0, [sp, #72]
  403740:	ldrsb	w0, [x0]
  403744:	cmp	w0, #0x0
  403748:	b.eq	403c14 <ferror@plt+0x2234>  // b.none
  40374c:	ldr	x0, [sp, #72]
  403750:	str	x0, [sp, #184]
  403754:	ldr	x0, [sp, #184]
  403758:	add	x0, x0, #0x1
  40375c:	ldrsb	w0, [x0]
  403760:	cmp	w0, #0x69
  403764:	b.ne	4037b0 <ferror@plt+0x1dd0>  // b.any
  403768:	ldr	x0, [sp, #184]
  40376c:	add	x0, x0, #0x2
  403770:	ldrsb	w0, [x0]
  403774:	cmp	w0, #0x42
  403778:	b.eq	403790 <ferror@plt+0x1db0>  // b.none
  40377c:	ldr	x0, [sp, #184]
  403780:	add	x0, x0, #0x2
  403784:	ldrsb	w0, [x0]
  403788:	cmp	w0, #0x62
  40378c:	b.ne	4037b0 <ferror@plt+0x1dd0>  // b.any
  403790:	ldr	x0, [sp, #184]
  403794:	add	x0, x0, #0x3
  403798:	ldrsb	w0, [x0]
  40379c:	cmp	w0, #0x0
  4037a0:	b.ne	4037b0 <ferror@plt+0x1dd0>  // b.any
  4037a4:	mov	w0, #0x400                 	// #1024
  4037a8:	str	w0, [sp, #172]
  4037ac:	b	4039e8 <ferror@plt+0x2008>
  4037b0:	ldr	x0, [sp, #184]
  4037b4:	add	x0, x0, #0x1
  4037b8:	ldrsb	w0, [x0]
  4037bc:	cmp	w0, #0x42
  4037c0:	b.eq	4037d8 <ferror@plt+0x1df8>  // b.none
  4037c4:	ldr	x0, [sp, #184]
  4037c8:	add	x0, x0, #0x1
  4037cc:	ldrsb	w0, [x0]
  4037d0:	cmp	w0, #0x62
  4037d4:	b.ne	4037f8 <ferror@plt+0x1e18>  // b.any
  4037d8:	ldr	x0, [sp, #184]
  4037dc:	add	x0, x0, #0x2
  4037e0:	ldrsb	w0, [x0]
  4037e4:	cmp	w0, #0x0
  4037e8:	b.ne	4037f8 <ferror@plt+0x1e18>  // b.any
  4037ec:	mov	w0, #0x3e8                 	// #1000
  4037f0:	str	w0, [sp, #172]
  4037f4:	b	4039e8 <ferror@plt+0x2008>
  4037f8:	ldr	x0, [sp, #184]
  4037fc:	add	x0, x0, #0x1
  403800:	ldrsb	w0, [x0]
  403804:	cmp	w0, #0x0
  403808:	b.eq	4039e8 <ferror@plt+0x2008>  // b.none
  40380c:	bl	401710 <localeconv@plt>
  403810:	str	x0, [sp, #128]
  403814:	ldr	x0, [sp, #128]
  403818:	cmp	x0, #0x0
  40381c:	b.eq	40382c <ferror@plt+0x1e4c>  // b.none
  403820:	ldr	x0, [sp, #128]
  403824:	ldr	x0, [x0]
  403828:	b	403830 <ferror@plt+0x1e50>
  40382c:	mov	x0, #0x0                   	// #0
  403830:	str	x0, [sp, #120]
  403834:	ldr	x0, [sp, #120]
  403838:	cmp	x0, #0x0
  40383c:	b.eq	40384c <ferror@plt+0x1e6c>  // b.none
  403840:	ldr	x0, [sp, #120]
  403844:	bl	401640 <strlen@plt>
  403848:	b	403850 <ferror@plt+0x1e70>
  40384c:	mov	x0, #0x0                   	// #0
  403850:	str	x0, [sp, #112]
  403854:	ldr	x0, [sp, #176]
  403858:	cmp	x0, #0x0
  40385c:	b.ne	4039dc <ferror@plt+0x1ffc>  // b.any
  403860:	ldr	x0, [sp, #184]
  403864:	ldrsb	w0, [x0]
  403868:	cmp	w0, #0x0
  40386c:	b.eq	4039dc <ferror@plt+0x1ffc>  // b.none
  403870:	ldr	x0, [sp, #120]
  403874:	cmp	x0, #0x0
  403878:	b.eq	4039dc <ferror@plt+0x1ffc>  // b.none
  40387c:	ldr	x2, [sp, #112]
  403880:	ldr	x1, [sp, #184]
  403884:	ldr	x0, [sp, #120]
  403888:	bl	401750 <strncmp@plt>
  40388c:	cmp	w0, #0x0
  403890:	b.ne	4039dc <ferror@plt+0x1ffc>  // b.any
  403894:	ldr	x1, [sp, #184]
  403898:	ldr	x0, [sp, #112]
  40389c:	add	x0, x1, x0
  4038a0:	str	x0, [sp, #104]
  4038a4:	ldr	x0, [sp, #104]
  4038a8:	str	x0, [sp, #184]
  4038ac:	b	4038c8 <ferror@plt+0x1ee8>
  4038b0:	ldr	w0, [sp, #160]
  4038b4:	add	w0, w0, #0x1
  4038b8:	str	w0, [sp, #160]
  4038bc:	ldr	x0, [sp, #184]
  4038c0:	add	x0, x0, #0x1
  4038c4:	str	x0, [sp, #184]
  4038c8:	ldr	x0, [sp, #184]
  4038cc:	ldrsb	w0, [x0]
  4038d0:	cmp	w0, #0x30
  4038d4:	b.eq	4038b0 <ferror@plt+0x1ed0>  // b.none
  4038d8:	ldr	x0, [sp, #184]
  4038dc:	str	x0, [sp, #104]
  4038e0:	bl	401870 <__ctype_b_loc@plt>
  4038e4:	ldr	x1, [x0]
  4038e8:	ldr	x0, [sp, #104]
  4038ec:	ldrsb	w0, [x0]
  4038f0:	sxtb	x0, w0
  4038f4:	lsl	x0, x0, #1
  4038f8:	add	x0, x1, x0
  4038fc:	ldrh	w0, [x0]
  403900:	and	w0, w0, #0x800
  403904:	cmp	w0, #0x0
  403908:	b.eq	403994 <ferror@plt+0x1fb4>  // b.none
  40390c:	bl	401970 <__errno_location@plt>
  403910:	str	wzr, [x0]
  403914:	str	xzr, [sp, #72]
  403918:	add	x0, sp, #0x48
  40391c:	mov	w2, #0x0                   	// #0
  403920:	mov	x1, x0
  403924:	ldr	x0, [sp, #104]
  403928:	bl	401800 <strtoumax@plt>
  40392c:	str	x0, [sp, #176]
  403930:	ldr	x0, [sp, #72]
  403934:	ldr	x1, [sp, #104]
  403938:	cmp	x1, x0
  40393c:	b.eq	403968 <ferror@plt+0x1f88>  // b.none
  403940:	bl	401970 <__errno_location@plt>
  403944:	ldr	w0, [x0]
  403948:	cmp	w0, #0x0
  40394c:	b.eq	40399c <ferror@plt+0x1fbc>  // b.none
  403950:	ldr	x0, [sp, #176]
  403954:	cmn	x0, #0x1
  403958:	b.eq	403968 <ferror@plt+0x1f88>  // b.none
  40395c:	ldr	x0, [sp, #176]
  403960:	cmp	x0, #0x0
  403964:	b.ne	40399c <ferror@plt+0x1fbc>  // b.any
  403968:	bl	401970 <__errno_location@plt>
  40396c:	ldr	w0, [x0]
  403970:	cmp	w0, #0x0
  403974:	b.eq	403988 <ferror@plt+0x1fa8>  // b.none
  403978:	bl	401970 <__errno_location@plt>
  40397c:	ldr	w0, [x0]
  403980:	neg	w0, w0
  403984:	b	40398c <ferror@plt+0x1fac>
  403988:	mov	w0, #0xffffffea            	// #-22
  40398c:	str	w0, [sp, #168]
  403990:	b	403c2c <ferror@plt+0x224c>
  403994:	ldr	x0, [sp, #184]
  403998:	str	x0, [sp, #72]
  40399c:	ldr	x0, [sp, #176]
  4039a0:	cmp	x0, #0x0
  4039a4:	b.eq	4039d0 <ferror@plt+0x1ff0>  // b.none
  4039a8:	ldr	x0, [sp, #72]
  4039ac:	cmp	x0, #0x0
  4039b0:	b.eq	4039c4 <ferror@plt+0x1fe4>  // b.none
  4039b4:	ldr	x0, [sp, #72]
  4039b8:	ldrsb	w0, [x0]
  4039bc:	cmp	w0, #0x0
  4039c0:	b.ne	4039d0 <ferror@plt+0x1ff0>  // b.any
  4039c4:	mov	w0, #0xffffffea            	// #-22
  4039c8:	str	w0, [sp, #168]
  4039cc:	b	403c2c <ferror@plt+0x224c>
  4039d0:	ldr	x0, [sp, #72]
  4039d4:	str	x0, [sp, #184]
  4039d8:	b	403754 <ferror@plt+0x1d74>
  4039dc:	mov	w0, #0xffffffea            	// #-22
  4039e0:	str	w0, [sp, #168]
  4039e4:	b	403c2c <ferror@plt+0x224c>
  4039e8:	adrp	x0, 419000 <ferror@plt+0x17620>
  4039ec:	add	x0, x0, #0x4a8
  4039f0:	ldr	x2, [x0]
  4039f4:	ldr	x0, [sp, #184]
  4039f8:	ldrsb	w0, [x0]
  4039fc:	mov	w1, w0
  403a00:	mov	x0, x2
  403a04:	bl	4018e0 <strchr@plt>
  403a08:	str	x0, [sp, #96]
  403a0c:	ldr	x0, [sp, #96]
  403a10:	cmp	x0, #0x0
  403a14:	b.eq	403a38 <ferror@plt+0x2058>  // b.none
  403a18:	adrp	x0, 419000 <ferror@plt+0x17620>
  403a1c:	add	x0, x0, #0x4a8
  403a20:	ldr	x0, [x0]
  403a24:	ldr	x1, [sp, #96]
  403a28:	sub	x0, x1, x0
  403a2c:	add	w0, w0, #0x1
  403a30:	str	w0, [sp, #164]
  403a34:	b	403a94 <ferror@plt+0x20b4>
  403a38:	adrp	x0, 419000 <ferror@plt+0x17620>
  403a3c:	add	x0, x0, #0x4b0
  403a40:	ldr	x2, [x0]
  403a44:	ldr	x0, [sp, #184]
  403a48:	ldrsb	w0, [x0]
  403a4c:	mov	w1, w0
  403a50:	mov	x0, x2
  403a54:	bl	4018e0 <strchr@plt>
  403a58:	str	x0, [sp, #96]
  403a5c:	ldr	x0, [sp, #96]
  403a60:	cmp	x0, #0x0
  403a64:	b.eq	403a88 <ferror@plt+0x20a8>  // b.none
  403a68:	adrp	x0, 419000 <ferror@plt+0x17620>
  403a6c:	add	x0, x0, #0x4b0
  403a70:	ldr	x0, [x0]
  403a74:	ldr	x1, [sp, #96]
  403a78:	sub	x0, x1, x0
  403a7c:	add	w0, w0, #0x1
  403a80:	str	w0, [sp, #164]
  403a84:	b	403a94 <ferror@plt+0x20b4>
  403a88:	mov	w0, #0xffffffea            	// #-22
  403a8c:	str	w0, [sp, #168]
  403a90:	b	403c2c <ferror@plt+0x224c>
  403a94:	add	x0, sp, #0x40
  403a98:	ldr	w2, [sp, #164]
  403a9c:	ldr	w1, [sp, #172]
  403aa0:	bl	403568 <ferror@plt+0x1b88>
  403aa4:	str	w0, [sp, #168]
  403aa8:	ldr	x0, [sp, #24]
  403aac:	cmp	x0, #0x0
  403ab0:	b.eq	403ac0 <ferror@plt+0x20e0>  // b.none
  403ab4:	ldr	x0, [sp, #24]
  403ab8:	ldr	w1, [sp, #164]
  403abc:	str	w1, [x0]
  403ac0:	ldr	x0, [sp, #176]
  403ac4:	cmp	x0, #0x0
  403ac8:	b.eq	403c1c <ferror@plt+0x223c>  // b.none
  403acc:	ldr	w0, [sp, #164]
  403ad0:	cmp	w0, #0x0
  403ad4:	b.eq	403c1c <ferror@plt+0x223c>  // b.none
  403ad8:	mov	x0, #0xa                   	// #10
  403adc:	str	x0, [sp, #144]
  403ae0:	mov	x0, #0x1                   	// #1
  403ae4:	str	x0, [sp, #136]
  403ae8:	mov	x0, #0x1                   	// #1
  403aec:	str	x0, [sp, #56]
  403af0:	add	x0, sp, #0x38
  403af4:	ldr	w2, [sp, #164]
  403af8:	ldr	w1, [sp, #172]
  403afc:	bl	403568 <ferror@plt+0x1b88>
  403b00:	b	403b1c <ferror@plt+0x213c>
  403b04:	ldr	x1, [sp, #144]
  403b08:	mov	x0, x1
  403b0c:	lsl	x0, x0, #2
  403b10:	add	x0, x0, x1
  403b14:	lsl	x0, x0, #1
  403b18:	str	x0, [sp, #144]
  403b1c:	ldr	x1, [sp, #144]
  403b20:	ldr	x0, [sp, #176]
  403b24:	cmp	x1, x0
  403b28:	b.cc	403b04 <ferror@plt+0x2124>  // b.lo, b.ul, b.last
  403b2c:	str	wzr, [sp, #156]
  403b30:	b	403b58 <ferror@plt+0x2178>
  403b34:	ldr	x1, [sp, #144]
  403b38:	mov	x0, x1
  403b3c:	lsl	x0, x0, #2
  403b40:	add	x0, x0, x1
  403b44:	lsl	x0, x0, #1
  403b48:	str	x0, [sp, #144]
  403b4c:	ldr	w0, [sp, #156]
  403b50:	add	w0, w0, #0x1
  403b54:	str	w0, [sp, #156]
  403b58:	ldr	w1, [sp, #156]
  403b5c:	ldr	w0, [sp, #160]
  403b60:	cmp	w1, w0
  403b64:	b.lt	403b34 <ferror@plt+0x2154>  // b.tstop
  403b68:	ldr	x2, [sp, #176]
  403b6c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403b70:	movk	x0, #0xcccd
  403b74:	umulh	x0, x2, x0
  403b78:	lsr	x1, x0, #3
  403b7c:	mov	x0, x1
  403b80:	lsl	x0, x0, #2
  403b84:	add	x0, x0, x1
  403b88:	lsl	x0, x0, #1
  403b8c:	sub	x1, x2, x0
  403b90:	mov	w0, w1
  403b94:	str	w0, [sp, #92]
  403b98:	ldr	x1, [sp, #144]
  403b9c:	ldr	x0, [sp, #136]
  403ba0:	udiv	x0, x1, x0
  403ba4:	str	x0, [sp, #80]
  403ba8:	ldr	x1, [sp, #176]
  403bac:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403bb0:	movk	x0, #0xcccd
  403bb4:	umulh	x0, x1, x0
  403bb8:	lsr	x0, x0, #3
  403bbc:	str	x0, [sp, #176]
  403bc0:	ldr	x1, [sp, #136]
  403bc4:	mov	x0, x1
  403bc8:	lsl	x0, x0, #2
  403bcc:	add	x0, x0, x1
  403bd0:	lsl	x0, x0, #1
  403bd4:	str	x0, [sp, #136]
  403bd8:	ldr	w0, [sp, #92]
  403bdc:	cmp	w0, #0x0
  403be0:	b.eq	403c04 <ferror@plt+0x2224>  // b.none
  403be4:	ldr	x1, [sp, #56]
  403be8:	ldr	w0, [sp, #92]
  403bec:	ldr	x2, [sp, #80]
  403bf0:	udiv	x0, x2, x0
  403bf4:	udiv	x1, x1, x0
  403bf8:	ldr	x0, [sp, #64]
  403bfc:	add	x0, x1, x0
  403c00:	str	x0, [sp, #64]
  403c04:	ldr	x0, [sp, #176]
  403c08:	cmp	x0, #0x0
  403c0c:	b.ne	403b68 <ferror@plt+0x2188>  // b.any
  403c10:	b	403c20 <ferror@plt+0x2240>
  403c14:	nop
  403c18:	b	403c20 <ferror@plt+0x2240>
  403c1c:	nop
  403c20:	ldr	x1, [sp, #64]
  403c24:	ldr	x0, [sp, #32]
  403c28:	str	x1, [x0]
  403c2c:	ldr	w0, [sp, #168]
  403c30:	cmp	w0, #0x0
  403c34:	b.ge	403c4c <ferror@plt+0x226c>  // b.tcont
  403c38:	bl	401970 <__errno_location@plt>
  403c3c:	mov	x1, x0
  403c40:	ldr	w0, [sp, #168]
  403c44:	neg	w0, w0
  403c48:	str	w0, [x1]
  403c4c:	ldr	w0, [sp, #168]
  403c50:	ldp	x29, x30, [sp], #192
  403c54:	ret
  403c58:	stp	x29, x30, [sp, #-32]!
  403c5c:	mov	x29, sp
  403c60:	str	x0, [sp, #24]
  403c64:	str	x1, [sp, #16]
  403c68:	mov	x2, #0x0                   	// #0
  403c6c:	ldr	x1, [sp, #16]
  403c70:	ldr	x0, [sp, #24]
  403c74:	bl	4035e8 <ferror@plt+0x1c08>
  403c78:	ldp	x29, x30, [sp], #32
  403c7c:	ret
  403c80:	stp	x29, x30, [sp, #-48]!
  403c84:	mov	x29, sp
  403c88:	str	x0, [sp, #24]
  403c8c:	str	x1, [sp, #16]
  403c90:	ldr	x0, [sp, #24]
  403c94:	str	x0, [sp, #40]
  403c98:	b	403ca8 <ferror@plt+0x22c8>
  403c9c:	ldr	x0, [sp, #40]
  403ca0:	add	x0, x0, #0x1
  403ca4:	str	x0, [sp, #40]
  403ca8:	ldr	x0, [sp, #40]
  403cac:	cmp	x0, #0x0
  403cb0:	b.eq	403cf4 <ferror@plt+0x2314>  // b.none
  403cb4:	ldr	x0, [sp, #40]
  403cb8:	ldrsb	w0, [x0]
  403cbc:	cmp	w0, #0x0
  403cc0:	b.eq	403cf4 <ferror@plt+0x2314>  // b.none
  403cc4:	bl	401870 <__ctype_b_loc@plt>
  403cc8:	ldr	x1, [x0]
  403ccc:	ldr	x0, [sp, #40]
  403cd0:	ldrsb	w0, [x0]
  403cd4:	and	w0, w0, #0xff
  403cd8:	and	x0, x0, #0xff
  403cdc:	lsl	x0, x0, #1
  403ce0:	add	x0, x1, x0
  403ce4:	ldrh	w0, [x0]
  403ce8:	and	w0, w0, #0x800
  403cec:	cmp	w0, #0x0
  403cf0:	b.ne	403c9c <ferror@plt+0x22bc>  // b.any
  403cf4:	ldr	x0, [sp, #16]
  403cf8:	cmp	x0, #0x0
  403cfc:	b.eq	403d0c <ferror@plt+0x232c>  // b.none
  403d00:	ldr	x0, [sp, #16]
  403d04:	ldr	x1, [sp, #40]
  403d08:	str	x1, [x0]
  403d0c:	ldr	x0, [sp, #40]
  403d10:	cmp	x0, #0x0
  403d14:	b.eq	403d40 <ferror@plt+0x2360>  // b.none
  403d18:	ldr	x1, [sp, #40]
  403d1c:	ldr	x0, [sp, #24]
  403d20:	cmp	x1, x0
  403d24:	b.ls	403d40 <ferror@plt+0x2360>  // b.plast
  403d28:	ldr	x0, [sp, #40]
  403d2c:	ldrsb	w0, [x0]
  403d30:	cmp	w0, #0x0
  403d34:	b.ne	403d40 <ferror@plt+0x2360>  // b.any
  403d38:	mov	w0, #0x1                   	// #1
  403d3c:	b	403d44 <ferror@plt+0x2364>
  403d40:	mov	w0, #0x0                   	// #0
  403d44:	ldp	x29, x30, [sp], #48
  403d48:	ret
  403d4c:	stp	x29, x30, [sp, #-48]!
  403d50:	mov	x29, sp
  403d54:	str	x0, [sp, #24]
  403d58:	str	x1, [sp, #16]
  403d5c:	ldr	x0, [sp, #24]
  403d60:	str	x0, [sp, #40]
  403d64:	b	403d74 <ferror@plt+0x2394>
  403d68:	ldr	x0, [sp, #40]
  403d6c:	add	x0, x0, #0x1
  403d70:	str	x0, [sp, #40]
  403d74:	ldr	x0, [sp, #40]
  403d78:	cmp	x0, #0x0
  403d7c:	b.eq	403dc0 <ferror@plt+0x23e0>  // b.none
  403d80:	ldr	x0, [sp, #40]
  403d84:	ldrsb	w0, [x0]
  403d88:	cmp	w0, #0x0
  403d8c:	b.eq	403dc0 <ferror@plt+0x23e0>  // b.none
  403d90:	bl	401870 <__ctype_b_loc@plt>
  403d94:	ldr	x1, [x0]
  403d98:	ldr	x0, [sp, #40]
  403d9c:	ldrsb	w0, [x0]
  403da0:	and	w0, w0, #0xff
  403da4:	and	x0, x0, #0xff
  403da8:	lsl	x0, x0, #1
  403dac:	add	x0, x1, x0
  403db0:	ldrh	w0, [x0]
  403db4:	and	w0, w0, #0x1000
  403db8:	cmp	w0, #0x0
  403dbc:	b.ne	403d68 <ferror@plt+0x2388>  // b.any
  403dc0:	ldr	x0, [sp, #16]
  403dc4:	cmp	x0, #0x0
  403dc8:	b.eq	403dd8 <ferror@plt+0x23f8>  // b.none
  403dcc:	ldr	x0, [sp, #16]
  403dd0:	ldr	x1, [sp, #40]
  403dd4:	str	x1, [x0]
  403dd8:	ldr	x0, [sp, #40]
  403ddc:	cmp	x0, #0x0
  403de0:	b.eq	403e0c <ferror@plt+0x242c>  // b.none
  403de4:	ldr	x1, [sp, #40]
  403de8:	ldr	x0, [sp, #24]
  403dec:	cmp	x1, x0
  403df0:	b.ls	403e0c <ferror@plt+0x242c>  // b.plast
  403df4:	ldr	x0, [sp, #40]
  403df8:	ldrsb	w0, [x0]
  403dfc:	cmp	w0, #0x0
  403e00:	b.ne	403e0c <ferror@plt+0x242c>  // b.any
  403e04:	mov	w0, #0x1                   	// #1
  403e08:	b	403e10 <ferror@plt+0x2430>
  403e0c:	mov	w0, #0x0                   	// #0
  403e10:	ldp	x29, x30, [sp], #48
  403e14:	ret
  403e18:	stp	x29, x30, [sp, #-256]!
  403e1c:	mov	x29, sp
  403e20:	str	x0, [sp, #24]
  403e24:	str	x1, [sp, #16]
  403e28:	str	x2, [sp, #208]
  403e2c:	str	x3, [sp, #216]
  403e30:	str	x4, [sp, #224]
  403e34:	str	x5, [sp, #232]
  403e38:	str	x6, [sp, #240]
  403e3c:	str	x7, [sp, #248]
  403e40:	str	q0, [sp, #80]
  403e44:	str	q1, [sp, #96]
  403e48:	str	q2, [sp, #112]
  403e4c:	str	q3, [sp, #128]
  403e50:	str	q4, [sp, #144]
  403e54:	str	q5, [sp, #160]
  403e58:	str	q6, [sp, #176]
  403e5c:	str	q7, [sp, #192]
  403e60:	add	x0, sp, #0x100
  403e64:	str	x0, [sp, #32]
  403e68:	add	x0, sp, #0x100
  403e6c:	str	x0, [sp, #40]
  403e70:	add	x0, sp, #0xd0
  403e74:	str	x0, [sp, #48]
  403e78:	mov	w0, #0xffffffd0            	// #-48
  403e7c:	str	w0, [sp, #56]
  403e80:	mov	w0, #0xffffff80            	// #-128
  403e84:	str	w0, [sp, #60]
  403e88:	ldr	w1, [sp, #56]
  403e8c:	ldr	x0, [sp, #32]
  403e90:	cmp	w1, #0x0
  403e94:	b.lt	403ea8 <ferror@plt+0x24c8>  // b.tstop
  403e98:	add	x1, x0, #0xf
  403e9c:	and	x1, x1, #0xfffffffffffffff8
  403ea0:	str	x1, [sp, #32]
  403ea4:	b	403ed8 <ferror@plt+0x24f8>
  403ea8:	add	w2, w1, #0x8
  403eac:	str	w2, [sp, #56]
  403eb0:	ldr	w2, [sp, #56]
  403eb4:	cmp	w2, #0x0
  403eb8:	b.le	403ecc <ferror@plt+0x24ec>
  403ebc:	add	x1, x0, #0xf
  403ec0:	and	x1, x1, #0xfffffffffffffff8
  403ec4:	str	x1, [sp, #32]
  403ec8:	b	403ed8 <ferror@plt+0x24f8>
  403ecc:	ldr	x2, [sp, #40]
  403ed0:	sxtw	x0, w1
  403ed4:	add	x0, x2, x0
  403ed8:	ldr	x0, [x0]
  403edc:	str	x0, [sp, #72]
  403ee0:	ldr	x0, [sp, #72]
  403ee4:	cmp	x0, #0x0
  403ee8:	b.eq	403f88 <ferror@plt+0x25a8>  // b.none
  403eec:	ldr	w1, [sp, #56]
  403ef0:	ldr	x0, [sp, #32]
  403ef4:	cmp	w1, #0x0
  403ef8:	b.lt	403f0c <ferror@plt+0x252c>  // b.tstop
  403efc:	add	x1, x0, #0xf
  403f00:	and	x1, x1, #0xfffffffffffffff8
  403f04:	str	x1, [sp, #32]
  403f08:	b	403f3c <ferror@plt+0x255c>
  403f0c:	add	w2, w1, #0x8
  403f10:	str	w2, [sp, #56]
  403f14:	ldr	w2, [sp, #56]
  403f18:	cmp	w2, #0x0
  403f1c:	b.le	403f30 <ferror@plt+0x2550>
  403f20:	add	x1, x0, #0xf
  403f24:	and	x1, x1, #0xfffffffffffffff8
  403f28:	str	x1, [sp, #32]
  403f2c:	b	403f3c <ferror@plt+0x255c>
  403f30:	ldr	x2, [sp, #40]
  403f34:	sxtw	x0, w1
  403f38:	add	x0, x2, x0
  403f3c:	ldr	x0, [x0]
  403f40:	str	x0, [sp, #64]
  403f44:	ldr	x0, [sp, #64]
  403f48:	cmp	x0, #0x0
  403f4c:	b.eq	403f90 <ferror@plt+0x25b0>  // b.none
  403f50:	ldr	x1, [sp, #72]
  403f54:	ldr	x0, [sp, #24]
  403f58:	bl	401850 <strcmp@plt>
  403f5c:	cmp	w0, #0x0
  403f60:	b.ne	403f6c <ferror@plt+0x258c>  // b.any
  403f64:	mov	w0, #0x1                   	// #1
  403f68:	b	403fb8 <ferror@plt+0x25d8>
  403f6c:	ldr	x1, [sp, #64]
  403f70:	ldr	x0, [sp, #24]
  403f74:	bl	401850 <strcmp@plt>
  403f78:	cmp	w0, #0x0
  403f7c:	b.ne	403e88 <ferror@plt+0x24a8>  // b.any
  403f80:	mov	w0, #0x0                   	// #0
  403f84:	b	403fb8 <ferror@plt+0x25d8>
  403f88:	nop
  403f8c:	b	403f94 <ferror@plt+0x25b4>
  403f90:	nop
  403f94:	adrp	x0, 419000 <ferror@plt+0x17620>
  403f98:	add	x0, x0, #0x4a0
  403f9c:	ldr	w4, [x0]
  403fa0:	ldr	x3, [sp, #24]
  403fa4:	ldr	x2, [sp, #16]
  403fa8:	adrp	x0, 407000 <ferror@plt+0x5620>
  403fac:	add	x1, x0, #0x3a0
  403fb0:	mov	w0, w4
  403fb4:	bl	401930 <errx@plt>
  403fb8:	ldp	x29, x30, [sp], #256
  403fbc:	ret
  403fc0:	sub	sp, sp, #0x20
  403fc4:	str	x0, [sp, #24]
  403fc8:	str	x1, [sp, #16]
  403fcc:	str	w2, [sp, #12]
  403fd0:	b	404000 <ferror@plt+0x2620>
  403fd4:	ldr	x0, [sp, #24]
  403fd8:	ldrsb	w1, [x0]
  403fdc:	ldr	w0, [sp, #12]
  403fe0:	sxtb	w0, w0
  403fe4:	cmp	w1, w0
  403fe8:	b.ne	403ff4 <ferror@plt+0x2614>  // b.any
  403fec:	ldr	x0, [sp, #24]
  403ff0:	b	404028 <ferror@plt+0x2648>
  403ff4:	ldr	x0, [sp, #24]
  403ff8:	add	x0, x0, #0x1
  403ffc:	str	x0, [sp, #24]
  404000:	ldr	x0, [sp, #16]
  404004:	sub	x1, x0, #0x1
  404008:	str	x1, [sp, #16]
  40400c:	cmp	x0, #0x0
  404010:	b.eq	404024 <ferror@plt+0x2644>  // b.none
  404014:	ldr	x0, [sp, #24]
  404018:	ldrsb	w0, [x0]
  40401c:	cmp	w0, #0x0
  404020:	b.ne	403fd4 <ferror@plt+0x25f4>  // b.any
  404024:	mov	x0, #0x0                   	// #0
  404028:	add	sp, sp, #0x20
  40402c:	ret
  404030:	stp	x29, x30, [sp, #-48]!
  404034:	mov	x29, sp
  404038:	str	x0, [sp, #24]
  40403c:	str	x1, [sp, #16]
  404040:	ldr	x1, [sp, #16]
  404044:	ldr	x0, [sp, #24]
  404048:	bl	404184 <ferror@plt+0x27a4>
  40404c:	str	w0, [sp, #44]
  404050:	ldr	w0, [sp, #44]
  404054:	cmn	w0, #0x8, lsl #12
  404058:	b.lt	40406c <ferror@plt+0x268c>  // b.tstop
  40405c:	ldr	w1, [sp, #44]
  404060:	mov	w0, #0x7fff                	// #32767
  404064:	cmp	w1, w0
  404068:	b.le	4040a0 <ferror@plt+0x26c0>
  40406c:	bl	401970 <__errno_location@plt>
  404070:	mov	x1, x0
  404074:	mov	w0, #0x22                  	// #34
  404078:	str	w0, [x1]
  40407c:	adrp	x0, 419000 <ferror@plt+0x17620>
  404080:	add	x0, x0, #0x4a0
  404084:	ldr	w4, [x0]
  404088:	ldr	x3, [sp, #24]
  40408c:	ldr	x2, [sp, #16]
  404090:	adrp	x0, 407000 <ferror@plt+0x5620>
  404094:	add	x1, x0, #0x3a0
  404098:	mov	w0, w4
  40409c:	bl	4019c0 <err@plt>
  4040a0:	ldr	w0, [sp, #44]
  4040a4:	sxth	w0, w0
  4040a8:	ldp	x29, x30, [sp], #48
  4040ac:	ret
  4040b0:	stp	x29, x30, [sp, #-64]!
  4040b4:	mov	x29, sp
  4040b8:	str	x0, [sp, #40]
  4040bc:	str	x1, [sp, #32]
  4040c0:	str	w2, [sp, #28]
  4040c4:	ldr	w2, [sp, #28]
  4040c8:	ldr	x1, [sp, #32]
  4040cc:	ldr	x0, [sp, #40]
  4040d0:	bl	404204 <ferror@plt+0x2824>
  4040d4:	str	w0, [sp, #60]
  4040d8:	ldr	w1, [sp, #60]
  4040dc:	mov	w0, #0xffff                	// #65535
  4040e0:	cmp	w1, w0
  4040e4:	b.ls	40411c <ferror@plt+0x273c>  // b.plast
  4040e8:	bl	401970 <__errno_location@plt>
  4040ec:	mov	x1, x0
  4040f0:	mov	w0, #0x22                  	// #34
  4040f4:	str	w0, [x1]
  4040f8:	adrp	x0, 419000 <ferror@plt+0x17620>
  4040fc:	add	x0, x0, #0x4a0
  404100:	ldr	w4, [x0]
  404104:	ldr	x3, [sp, #40]
  404108:	ldr	x2, [sp, #32]
  40410c:	adrp	x0, 407000 <ferror@plt+0x5620>
  404110:	add	x1, x0, #0x3a0
  404114:	mov	w0, w4
  404118:	bl	4019c0 <err@plt>
  40411c:	ldr	w0, [sp, #60]
  404120:	and	w0, w0, #0xffff
  404124:	ldp	x29, x30, [sp], #64
  404128:	ret
  40412c:	stp	x29, x30, [sp, #-32]!
  404130:	mov	x29, sp
  404134:	str	x0, [sp, #24]
  404138:	str	x1, [sp, #16]
  40413c:	mov	w2, #0xa                   	// #10
  404140:	ldr	x1, [sp, #16]
  404144:	ldr	x0, [sp, #24]
  404148:	bl	4040b0 <ferror@plt+0x26d0>
  40414c:	and	w0, w0, #0xffff
  404150:	ldp	x29, x30, [sp], #32
  404154:	ret
  404158:	stp	x29, x30, [sp, #-32]!
  40415c:	mov	x29, sp
  404160:	str	x0, [sp, #24]
  404164:	str	x1, [sp, #16]
  404168:	mov	w2, #0x10                  	// #16
  40416c:	ldr	x1, [sp, #16]
  404170:	ldr	x0, [sp, #24]
  404174:	bl	4040b0 <ferror@plt+0x26d0>
  404178:	and	w0, w0, #0xffff
  40417c:	ldp	x29, x30, [sp], #32
  404180:	ret
  404184:	stp	x29, x30, [sp, #-48]!
  404188:	mov	x29, sp
  40418c:	str	x0, [sp, #24]
  404190:	str	x1, [sp, #16]
  404194:	ldr	x1, [sp, #16]
  404198:	ldr	x0, [sp, #24]
  40419c:	bl	4042cc <ferror@plt+0x28ec>
  4041a0:	str	x0, [sp, #40]
  4041a4:	ldr	x1, [sp, #40]
  4041a8:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4041ac:	cmp	x1, x0
  4041b0:	b.lt	4041c4 <ferror@plt+0x27e4>  // b.tstop
  4041b4:	ldr	x1, [sp, #40]
  4041b8:	mov	x0, #0x7fffffff            	// #2147483647
  4041bc:	cmp	x1, x0
  4041c0:	b.le	4041f8 <ferror@plt+0x2818>
  4041c4:	bl	401970 <__errno_location@plt>
  4041c8:	mov	x1, x0
  4041cc:	mov	w0, #0x22                  	// #34
  4041d0:	str	w0, [x1]
  4041d4:	adrp	x0, 419000 <ferror@plt+0x17620>
  4041d8:	add	x0, x0, #0x4a0
  4041dc:	ldr	w4, [x0]
  4041e0:	ldr	x3, [sp, #24]
  4041e4:	ldr	x2, [sp, #16]
  4041e8:	adrp	x0, 407000 <ferror@plt+0x5620>
  4041ec:	add	x1, x0, #0x3a0
  4041f0:	mov	w0, w4
  4041f4:	bl	4019c0 <err@plt>
  4041f8:	ldr	x0, [sp, #40]
  4041fc:	ldp	x29, x30, [sp], #48
  404200:	ret
  404204:	stp	x29, x30, [sp, #-64]!
  404208:	mov	x29, sp
  40420c:	str	x0, [sp, #40]
  404210:	str	x1, [sp, #32]
  404214:	str	w2, [sp, #28]
  404218:	ldr	w2, [sp, #28]
  40421c:	ldr	x1, [sp, #32]
  404220:	ldr	x0, [sp, #40]
  404224:	bl	4043cc <ferror@plt+0x29ec>
  404228:	str	x0, [sp, #56]
  40422c:	ldr	x1, [sp, #56]
  404230:	mov	x0, #0xffffffff            	// #4294967295
  404234:	cmp	x1, x0
  404238:	b.ls	404270 <ferror@plt+0x2890>  // b.plast
  40423c:	bl	401970 <__errno_location@plt>
  404240:	mov	x1, x0
  404244:	mov	w0, #0x22                  	// #34
  404248:	str	w0, [x1]
  40424c:	adrp	x0, 419000 <ferror@plt+0x17620>
  404250:	add	x0, x0, #0x4a0
  404254:	ldr	w4, [x0]
  404258:	ldr	x3, [sp, #40]
  40425c:	ldr	x2, [sp, #32]
  404260:	adrp	x0, 407000 <ferror@plt+0x5620>
  404264:	add	x1, x0, #0x3a0
  404268:	mov	w0, w4
  40426c:	bl	4019c0 <err@plt>
  404270:	ldr	x0, [sp, #56]
  404274:	ldp	x29, x30, [sp], #64
  404278:	ret
  40427c:	stp	x29, x30, [sp, #-32]!
  404280:	mov	x29, sp
  404284:	str	x0, [sp, #24]
  404288:	str	x1, [sp, #16]
  40428c:	mov	w2, #0xa                   	// #10
  404290:	ldr	x1, [sp, #16]
  404294:	ldr	x0, [sp, #24]
  404298:	bl	404204 <ferror@plt+0x2824>
  40429c:	ldp	x29, x30, [sp], #32
  4042a0:	ret
  4042a4:	stp	x29, x30, [sp, #-32]!
  4042a8:	mov	x29, sp
  4042ac:	str	x0, [sp, #24]
  4042b0:	str	x1, [sp, #16]
  4042b4:	mov	w2, #0x10                  	// #16
  4042b8:	ldr	x1, [sp, #16]
  4042bc:	ldr	x0, [sp, #24]
  4042c0:	bl	404204 <ferror@plt+0x2824>
  4042c4:	ldp	x29, x30, [sp], #32
  4042c8:	ret
  4042cc:	stp	x29, x30, [sp, #-48]!
  4042d0:	mov	x29, sp
  4042d4:	str	x0, [sp, #24]
  4042d8:	str	x1, [sp, #16]
  4042dc:	str	xzr, [sp, #32]
  4042e0:	bl	401970 <__errno_location@plt>
  4042e4:	str	wzr, [x0]
  4042e8:	ldr	x0, [sp, #24]
  4042ec:	cmp	x0, #0x0
  4042f0:	b.eq	404360 <ferror@plt+0x2980>  // b.none
  4042f4:	ldr	x0, [sp, #24]
  4042f8:	ldrsb	w0, [x0]
  4042fc:	cmp	w0, #0x0
  404300:	b.eq	404360 <ferror@plt+0x2980>  // b.none
  404304:	add	x0, sp, #0x20
  404308:	mov	w2, #0xa                   	// #10
  40430c:	mov	x1, x0
  404310:	ldr	x0, [sp, #24]
  404314:	bl	401690 <strtoimax@plt>
  404318:	str	x0, [sp, #40]
  40431c:	bl	401970 <__errno_location@plt>
  404320:	ldr	w0, [x0]
  404324:	cmp	w0, #0x0
  404328:	b.ne	404368 <ferror@plt+0x2988>  // b.any
  40432c:	ldr	x0, [sp, #32]
  404330:	ldr	x1, [sp, #24]
  404334:	cmp	x1, x0
  404338:	b.eq	404368 <ferror@plt+0x2988>  // b.none
  40433c:	ldr	x0, [sp, #32]
  404340:	cmp	x0, #0x0
  404344:	b.eq	404358 <ferror@plt+0x2978>  // b.none
  404348:	ldr	x0, [sp, #32]
  40434c:	ldrsb	w0, [x0]
  404350:	cmp	w0, #0x0
  404354:	b.ne	404368 <ferror@plt+0x2988>  // b.any
  404358:	ldr	x0, [sp, #40]
  40435c:	b	4043c4 <ferror@plt+0x29e4>
  404360:	nop
  404364:	b	40436c <ferror@plt+0x298c>
  404368:	nop
  40436c:	bl	401970 <__errno_location@plt>
  404370:	ldr	w0, [x0]
  404374:	cmp	w0, #0x22
  404378:	b.ne	4043a0 <ferror@plt+0x29c0>  // b.any
  40437c:	adrp	x0, 419000 <ferror@plt+0x17620>
  404380:	add	x0, x0, #0x4a0
  404384:	ldr	w4, [x0]
  404388:	ldr	x3, [sp, #24]
  40438c:	ldr	x2, [sp, #16]
  404390:	adrp	x0, 407000 <ferror@plt+0x5620>
  404394:	add	x1, x0, #0x3a0
  404398:	mov	w0, w4
  40439c:	bl	4019c0 <err@plt>
  4043a0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4043a4:	add	x0, x0, #0x4a0
  4043a8:	ldr	w4, [x0]
  4043ac:	ldr	x3, [sp, #24]
  4043b0:	ldr	x2, [sp, #16]
  4043b4:	adrp	x0, 407000 <ferror@plt+0x5620>
  4043b8:	add	x1, x0, #0x3a0
  4043bc:	mov	w0, w4
  4043c0:	bl	401930 <errx@plt>
  4043c4:	ldp	x29, x30, [sp], #48
  4043c8:	ret
  4043cc:	stp	x29, x30, [sp, #-64]!
  4043d0:	mov	x29, sp
  4043d4:	str	x0, [sp, #40]
  4043d8:	str	x1, [sp, #32]
  4043dc:	str	w2, [sp, #28]
  4043e0:	str	xzr, [sp, #48]
  4043e4:	bl	401970 <__errno_location@plt>
  4043e8:	str	wzr, [x0]
  4043ec:	ldr	x0, [sp, #40]
  4043f0:	cmp	x0, #0x0
  4043f4:	b.eq	404464 <ferror@plt+0x2a84>  // b.none
  4043f8:	ldr	x0, [sp, #40]
  4043fc:	ldrsb	w0, [x0]
  404400:	cmp	w0, #0x0
  404404:	b.eq	404464 <ferror@plt+0x2a84>  // b.none
  404408:	add	x0, sp, #0x30
  40440c:	ldr	w2, [sp, #28]
  404410:	mov	x1, x0
  404414:	ldr	x0, [sp, #40]
  404418:	bl	401800 <strtoumax@plt>
  40441c:	str	x0, [sp, #56]
  404420:	bl	401970 <__errno_location@plt>
  404424:	ldr	w0, [x0]
  404428:	cmp	w0, #0x0
  40442c:	b.ne	40446c <ferror@plt+0x2a8c>  // b.any
  404430:	ldr	x0, [sp, #48]
  404434:	ldr	x1, [sp, #40]
  404438:	cmp	x1, x0
  40443c:	b.eq	40446c <ferror@plt+0x2a8c>  // b.none
  404440:	ldr	x0, [sp, #48]
  404444:	cmp	x0, #0x0
  404448:	b.eq	40445c <ferror@plt+0x2a7c>  // b.none
  40444c:	ldr	x0, [sp, #48]
  404450:	ldrsb	w0, [x0]
  404454:	cmp	w0, #0x0
  404458:	b.ne	40446c <ferror@plt+0x2a8c>  // b.any
  40445c:	ldr	x0, [sp, #56]
  404460:	b	4044c8 <ferror@plt+0x2ae8>
  404464:	nop
  404468:	b	404470 <ferror@plt+0x2a90>
  40446c:	nop
  404470:	bl	401970 <__errno_location@plt>
  404474:	ldr	w0, [x0]
  404478:	cmp	w0, #0x22
  40447c:	b.ne	4044a4 <ferror@plt+0x2ac4>  // b.any
  404480:	adrp	x0, 419000 <ferror@plt+0x17620>
  404484:	add	x0, x0, #0x4a0
  404488:	ldr	w4, [x0]
  40448c:	ldr	x3, [sp, #40]
  404490:	ldr	x2, [sp, #32]
  404494:	adrp	x0, 407000 <ferror@plt+0x5620>
  404498:	add	x1, x0, #0x3a0
  40449c:	mov	w0, w4
  4044a0:	bl	4019c0 <err@plt>
  4044a4:	adrp	x0, 419000 <ferror@plt+0x17620>
  4044a8:	add	x0, x0, #0x4a0
  4044ac:	ldr	w4, [x0]
  4044b0:	ldr	x3, [sp, #40]
  4044b4:	ldr	x2, [sp, #32]
  4044b8:	adrp	x0, 407000 <ferror@plt+0x5620>
  4044bc:	add	x1, x0, #0x3a0
  4044c0:	mov	w0, w4
  4044c4:	bl	401930 <errx@plt>
  4044c8:	ldp	x29, x30, [sp], #64
  4044cc:	ret
  4044d0:	stp	x29, x30, [sp, #-32]!
  4044d4:	mov	x29, sp
  4044d8:	str	x0, [sp, #24]
  4044dc:	str	x1, [sp, #16]
  4044e0:	mov	w2, #0xa                   	// #10
  4044e4:	ldr	x1, [sp, #16]
  4044e8:	ldr	x0, [sp, #24]
  4044ec:	bl	4043cc <ferror@plt+0x29ec>
  4044f0:	ldp	x29, x30, [sp], #32
  4044f4:	ret
  4044f8:	stp	x29, x30, [sp, #-32]!
  4044fc:	mov	x29, sp
  404500:	str	x0, [sp, #24]
  404504:	str	x1, [sp, #16]
  404508:	mov	w2, #0x10                  	// #16
  40450c:	ldr	x1, [sp, #16]
  404510:	ldr	x0, [sp, #24]
  404514:	bl	4043cc <ferror@plt+0x29ec>
  404518:	ldp	x29, x30, [sp], #32
  40451c:	ret
  404520:	stp	x29, x30, [sp, #-48]!
  404524:	mov	x29, sp
  404528:	str	x0, [sp, #24]
  40452c:	str	x1, [sp, #16]
  404530:	str	xzr, [sp, #32]
  404534:	bl	401970 <__errno_location@plt>
  404538:	str	wzr, [x0]
  40453c:	ldr	x0, [sp, #24]
  404540:	cmp	x0, #0x0
  404544:	b.eq	4045b0 <ferror@plt+0x2bd0>  // b.none
  404548:	ldr	x0, [sp, #24]
  40454c:	ldrsb	w0, [x0]
  404550:	cmp	w0, #0x0
  404554:	b.eq	4045b0 <ferror@plt+0x2bd0>  // b.none
  404558:	add	x0, sp, #0x20
  40455c:	mov	x1, x0
  404560:	ldr	x0, [sp, #24]
  404564:	bl	4016a0 <strtod@plt>
  404568:	str	d0, [sp, #40]
  40456c:	bl	401970 <__errno_location@plt>
  404570:	ldr	w0, [x0]
  404574:	cmp	w0, #0x0
  404578:	b.ne	4045b8 <ferror@plt+0x2bd8>  // b.any
  40457c:	ldr	x0, [sp, #32]
  404580:	ldr	x1, [sp, #24]
  404584:	cmp	x1, x0
  404588:	b.eq	4045b8 <ferror@plt+0x2bd8>  // b.none
  40458c:	ldr	x0, [sp, #32]
  404590:	cmp	x0, #0x0
  404594:	b.eq	4045a8 <ferror@plt+0x2bc8>  // b.none
  404598:	ldr	x0, [sp, #32]
  40459c:	ldrsb	w0, [x0]
  4045a0:	cmp	w0, #0x0
  4045a4:	b.ne	4045b8 <ferror@plt+0x2bd8>  // b.any
  4045a8:	ldr	d0, [sp, #40]
  4045ac:	b	404614 <ferror@plt+0x2c34>
  4045b0:	nop
  4045b4:	b	4045bc <ferror@plt+0x2bdc>
  4045b8:	nop
  4045bc:	bl	401970 <__errno_location@plt>
  4045c0:	ldr	w0, [x0]
  4045c4:	cmp	w0, #0x22
  4045c8:	b.ne	4045f0 <ferror@plt+0x2c10>  // b.any
  4045cc:	adrp	x0, 419000 <ferror@plt+0x17620>
  4045d0:	add	x0, x0, #0x4a0
  4045d4:	ldr	w4, [x0]
  4045d8:	ldr	x3, [sp, #24]
  4045dc:	ldr	x2, [sp, #16]
  4045e0:	adrp	x0, 407000 <ferror@plt+0x5620>
  4045e4:	add	x1, x0, #0x3a0
  4045e8:	mov	w0, w4
  4045ec:	bl	4019c0 <err@plt>
  4045f0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4045f4:	add	x0, x0, #0x4a0
  4045f8:	ldr	w4, [x0]
  4045fc:	ldr	x3, [sp, #24]
  404600:	ldr	x2, [sp, #16]
  404604:	adrp	x0, 407000 <ferror@plt+0x5620>
  404608:	add	x1, x0, #0x3a0
  40460c:	mov	w0, w4
  404610:	bl	401930 <errx@plt>
  404614:	ldp	x29, x30, [sp], #48
  404618:	ret
  40461c:	stp	x29, x30, [sp, #-48]!
  404620:	mov	x29, sp
  404624:	str	x0, [sp, #24]
  404628:	str	x1, [sp, #16]
  40462c:	str	xzr, [sp, #32]
  404630:	bl	401970 <__errno_location@plt>
  404634:	str	wzr, [x0]
  404638:	ldr	x0, [sp, #24]
  40463c:	cmp	x0, #0x0
  404640:	b.eq	4046b0 <ferror@plt+0x2cd0>  // b.none
  404644:	ldr	x0, [sp, #24]
  404648:	ldrsb	w0, [x0]
  40464c:	cmp	w0, #0x0
  404650:	b.eq	4046b0 <ferror@plt+0x2cd0>  // b.none
  404654:	add	x0, sp, #0x20
  404658:	mov	w2, #0xa                   	// #10
  40465c:	mov	x1, x0
  404660:	ldr	x0, [sp, #24]
  404664:	bl	401880 <strtol@plt>
  404668:	str	x0, [sp, #40]
  40466c:	bl	401970 <__errno_location@plt>
  404670:	ldr	w0, [x0]
  404674:	cmp	w0, #0x0
  404678:	b.ne	4046b8 <ferror@plt+0x2cd8>  // b.any
  40467c:	ldr	x0, [sp, #32]
  404680:	ldr	x1, [sp, #24]
  404684:	cmp	x1, x0
  404688:	b.eq	4046b8 <ferror@plt+0x2cd8>  // b.none
  40468c:	ldr	x0, [sp, #32]
  404690:	cmp	x0, #0x0
  404694:	b.eq	4046a8 <ferror@plt+0x2cc8>  // b.none
  404698:	ldr	x0, [sp, #32]
  40469c:	ldrsb	w0, [x0]
  4046a0:	cmp	w0, #0x0
  4046a4:	b.ne	4046b8 <ferror@plt+0x2cd8>  // b.any
  4046a8:	ldr	x0, [sp, #40]
  4046ac:	b	404714 <ferror@plt+0x2d34>
  4046b0:	nop
  4046b4:	b	4046bc <ferror@plt+0x2cdc>
  4046b8:	nop
  4046bc:	bl	401970 <__errno_location@plt>
  4046c0:	ldr	w0, [x0]
  4046c4:	cmp	w0, #0x22
  4046c8:	b.ne	4046f0 <ferror@plt+0x2d10>  // b.any
  4046cc:	adrp	x0, 419000 <ferror@plt+0x17620>
  4046d0:	add	x0, x0, #0x4a0
  4046d4:	ldr	w4, [x0]
  4046d8:	ldr	x3, [sp, #24]
  4046dc:	ldr	x2, [sp, #16]
  4046e0:	adrp	x0, 407000 <ferror@plt+0x5620>
  4046e4:	add	x1, x0, #0x3a0
  4046e8:	mov	w0, w4
  4046ec:	bl	4019c0 <err@plt>
  4046f0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4046f4:	add	x0, x0, #0x4a0
  4046f8:	ldr	w4, [x0]
  4046fc:	ldr	x3, [sp, #24]
  404700:	ldr	x2, [sp, #16]
  404704:	adrp	x0, 407000 <ferror@plt+0x5620>
  404708:	add	x1, x0, #0x3a0
  40470c:	mov	w0, w4
  404710:	bl	401930 <errx@plt>
  404714:	ldp	x29, x30, [sp], #48
  404718:	ret
  40471c:	stp	x29, x30, [sp, #-48]!
  404720:	mov	x29, sp
  404724:	str	x0, [sp, #24]
  404728:	str	x1, [sp, #16]
  40472c:	str	xzr, [sp, #32]
  404730:	bl	401970 <__errno_location@plt>
  404734:	str	wzr, [x0]
  404738:	ldr	x0, [sp, #24]
  40473c:	cmp	x0, #0x0
  404740:	b.eq	4047b0 <ferror@plt+0x2dd0>  // b.none
  404744:	ldr	x0, [sp, #24]
  404748:	ldrsb	w0, [x0]
  40474c:	cmp	w0, #0x0
  404750:	b.eq	4047b0 <ferror@plt+0x2dd0>  // b.none
  404754:	add	x0, sp, #0x20
  404758:	mov	w2, #0xa                   	// #10
  40475c:	mov	x1, x0
  404760:	ldr	x0, [sp, #24]
  404764:	bl	401630 <strtoul@plt>
  404768:	str	x0, [sp, #40]
  40476c:	bl	401970 <__errno_location@plt>
  404770:	ldr	w0, [x0]
  404774:	cmp	w0, #0x0
  404778:	b.ne	4047b8 <ferror@plt+0x2dd8>  // b.any
  40477c:	ldr	x0, [sp, #32]
  404780:	ldr	x1, [sp, #24]
  404784:	cmp	x1, x0
  404788:	b.eq	4047b8 <ferror@plt+0x2dd8>  // b.none
  40478c:	ldr	x0, [sp, #32]
  404790:	cmp	x0, #0x0
  404794:	b.eq	4047a8 <ferror@plt+0x2dc8>  // b.none
  404798:	ldr	x0, [sp, #32]
  40479c:	ldrsb	w0, [x0]
  4047a0:	cmp	w0, #0x0
  4047a4:	b.ne	4047b8 <ferror@plt+0x2dd8>  // b.any
  4047a8:	ldr	x0, [sp, #40]
  4047ac:	b	404814 <ferror@plt+0x2e34>
  4047b0:	nop
  4047b4:	b	4047bc <ferror@plt+0x2ddc>
  4047b8:	nop
  4047bc:	bl	401970 <__errno_location@plt>
  4047c0:	ldr	w0, [x0]
  4047c4:	cmp	w0, #0x22
  4047c8:	b.ne	4047f0 <ferror@plt+0x2e10>  // b.any
  4047cc:	adrp	x0, 419000 <ferror@plt+0x17620>
  4047d0:	add	x0, x0, #0x4a0
  4047d4:	ldr	w4, [x0]
  4047d8:	ldr	x3, [sp, #24]
  4047dc:	ldr	x2, [sp, #16]
  4047e0:	adrp	x0, 407000 <ferror@plt+0x5620>
  4047e4:	add	x1, x0, #0x3a0
  4047e8:	mov	w0, w4
  4047ec:	bl	4019c0 <err@plt>
  4047f0:	adrp	x0, 419000 <ferror@plt+0x17620>
  4047f4:	add	x0, x0, #0x4a0
  4047f8:	ldr	w4, [x0]
  4047fc:	ldr	x3, [sp, #24]
  404800:	ldr	x2, [sp, #16]
  404804:	adrp	x0, 407000 <ferror@plt+0x5620>
  404808:	add	x1, x0, #0x3a0
  40480c:	mov	w0, w4
  404810:	bl	401930 <errx@plt>
  404814:	ldp	x29, x30, [sp], #48
  404818:	ret
  40481c:	stp	x29, x30, [sp, #-48]!
  404820:	mov	x29, sp
  404824:	str	x0, [sp, #24]
  404828:	str	x1, [sp, #16]
  40482c:	add	x0, sp, #0x28
  404830:	mov	x1, x0
  404834:	ldr	x0, [sp, #24]
  404838:	bl	403c58 <ferror@plt+0x2278>
  40483c:	cmp	w0, #0x0
  404840:	b.ne	40484c <ferror@plt+0x2e6c>  // b.any
  404844:	ldr	x0, [sp, #40]
  404848:	b	4048a4 <ferror@plt+0x2ec4>
  40484c:	bl	401970 <__errno_location@plt>
  404850:	ldr	w0, [x0]
  404854:	cmp	w0, #0x0
  404858:	b.eq	404880 <ferror@plt+0x2ea0>  // b.none
  40485c:	adrp	x0, 419000 <ferror@plt+0x17620>
  404860:	add	x0, x0, #0x4a0
  404864:	ldr	w4, [x0]
  404868:	ldr	x3, [sp, #24]
  40486c:	ldr	x2, [sp, #16]
  404870:	adrp	x0, 407000 <ferror@plt+0x5620>
  404874:	add	x1, x0, #0x3a0
  404878:	mov	w0, w4
  40487c:	bl	4019c0 <err@plt>
  404880:	adrp	x0, 419000 <ferror@plt+0x17620>
  404884:	add	x0, x0, #0x4a0
  404888:	ldr	w4, [x0]
  40488c:	ldr	x3, [sp, #24]
  404890:	ldr	x2, [sp, #16]
  404894:	adrp	x0, 407000 <ferror@plt+0x5620>
  404898:	add	x1, x0, #0x3a0
  40489c:	mov	w0, w4
  4048a0:	bl	401930 <errx@plt>
  4048a4:	ldp	x29, x30, [sp], #48
  4048a8:	ret
  4048ac:	stp	x29, x30, [sp, #-64]!
  4048b0:	mov	x29, sp
  4048b4:	str	x0, [sp, #40]
  4048b8:	str	x1, [sp, #32]
  4048bc:	str	x2, [sp, #24]
  4048c0:	ldr	x1, [sp, #24]
  4048c4:	ldr	x0, [sp, #40]
  4048c8:	bl	404520 <ferror@plt+0x2b40>
  4048cc:	str	d0, [sp, #56]
  4048d0:	ldr	d0, [sp, #56]
  4048d4:	fcvtzs	d0, d0
  4048d8:	ldr	x0, [sp, #32]
  4048dc:	str	d0, [x0]
  4048e0:	ldr	x0, [sp, #32]
  4048e4:	ldr	d0, [x0]
  4048e8:	scvtf	d0, d0
  4048ec:	ldr	d1, [sp, #56]
  4048f0:	fsub	d0, d1, d0
  4048f4:	mov	x0, #0x848000000000        	// #145685290680320
  4048f8:	movk	x0, #0x412e, lsl #48
  4048fc:	fmov	d1, x0
  404900:	fmul	d0, d0, d1
  404904:	fcvtzs	d0, d0
  404908:	ldr	x0, [sp, #32]
  40490c:	str	d0, [x0, #8]
  404910:	nop
  404914:	ldp	x29, x30, [sp], #64
  404918:	ret
  40491c:	sub	sp, sp, #0x20
  404920:	str	w0, [sp, #12]
  404924:	str	x1, [sp]
  404928:	strh	wzr, [sp, #30]
  40492c:	ldr	w0, [sp, #12]
  404930:	and	w0, w0, #0xf000
  404934:	cmp	w0, #0x4, lsl #12
  404938:	b.ne	404960 <ferror@plt+0x2f80>  // b.any
  40493c:	ldrh	w0, [sp, #30]
  404940:	add	w1, w0, #0x1
  404944:	strh	w1, [sp, #30]
  404948:	and	x0, x0, #0xffff
  40494c:	ldr	x1, [sp]
  404950:	add	x0, x1, x0
  404954:	mov	w1, #0x64                  	// #100
  404958:	strb	w1, [x0]
  40495c:	b	404a94 <ferror@plt+0x30b4>
  404960:	ldr	w0, [sp, #12]
  404964:	and	w0, w0, #0xf000
  404968:	cmp	w0, #0xa, lsl #12
  40496c:	b.ne	404994 <ferror@plt+0x2fb4>  // b.any
  404970:	ldrh	w0, [sp, #30]
  404974:	add	w1, w0, #0x1
  404978:	strh	w1, [sp, #30]
  40497c:	and	x0, x0, #0xffff
  404980:	ldr	x1, [sp]
  404984:	add	x0, x1, x0
  404988:	mov	w1, #0x6c                  	// #108
  40498c:	strb	w1, [x0]
  404990:	b	404a94 <ferror@plt+0x30b4>
  404994:	ldr	w0, [sp, #12]
  404998:	and	w0, w0, #0xf000
  40499c:	cmp	w0, #0x2, lsl #12
  4049a0:	b.ne	4049c8 <ferror@plt+0x2fe8>  // b.any
  4049a4:	ldrh	w0, [sp, #30]
  4049a8:	add	w1, w0, #0x1
  4049ac:	strh	w1, [sp, #30]
  4049b0:	and	x0, x0, #0xffff
  4049b4:	ldr	x1, [sp]
  4049b8:	add	x0, x1, x0
  4049bc:	mov	w1, #0x63                  	// #99
  4049c0:	strb	w1, [x0]
  4049c4:	b	404a94 <ferror@plt+0x30b4>
  4049c8:	ldr	w0, [sp, #12]
  4049cc:	and	w0, w0, #0xf000
  4049d0:	cmp	w0, #0x6, lsl #12
  4049d4:	b.ne	4049fc <ferror@plt+0x301c>  // b.any
  4049d8:	ldrh	w0, [sp, #30]
  4049dc:	add	w1, w0, #0x1
  4049e0:	strh	w1, [sp, #30]
  4049e4:	and	x0, x0, #0xffff
  4049e8:	ldr	x1, [sp]
  4049ec:	add	x0, x1, x0
  4049f0:	mov	w1, #0x62                  	// #98
  4049f4:	strb	w1, [x0]
  4049f8:	b	404a94 <ferror@plt+0x30b4>
  4049fc:	ldr	w0, [sp, #12]
  404a00:	and	w0, w0, #0xf000
  404a04:	cmp	w0, #0xc, lsl #12
  404a08:	b.ne	404a30 <ferror@plt+0x3050>  // b.any
  404a0c:	ldrh	w0, [sp, #30]
  404a10:	add	w1, w0, #0x1
  404a14:	strh	w1, [sp, #30]
  404a18:	and	x0, x0, #0xffff
  404a1c:	ldr	x1, [sp]
  404a20:	add	x0, x1, x0
  404a24:	mov	w1, #0x73                  	// #115
  404a28:	strb	w1, [x0]
  404a2c:	b	404a94 <ferror@plt+0x30b4>
  404a30:	ldr	w0, [sp, #12]
  404a34:	and	w0, w0, #0xf000
  404a38:	cmp	w0, #0x1, lsl #12
  404a3c:	b.ne	404a64 <ferror@plt+0x3084>  // b.any
  404a40:	ldrh	w0, [sp, #30]
  404a44:	add	w1, w0, #0x1
  404a48:	strh	w1, [sp, #30]
  404a4c:	and	x0, x0, #0xffff
  404a50:	ldr	x1, [sp]
  404a54:	add	x0, x1, x0
  404a58:	mov	w1, #0x70                  	// #112
  404a5c:	strb	w1, [x0]
  404a60:	b	404a94 <ferror@plt+0x30b4>
  404a64:	ldr	w0, [sp, #12]
  404a68:	and	w0, w0, #0xf000
  404a6c:	cmp	w0, #0x8, lsl #12
  404a70:	b.ne	404a94 <ferror@plt+0x30b4>  // b.any
  404a74:	ldrh	w0, [sp, #30]
  404a78:	add	w1, w0, #0x1
  404a7c:	strh	w1, [sp, #30]
  404a80:	and	x0, x0, #0xffff
  404a84:	ldr	x1, [sp]
  404a88:	add	x0, x1, x0
  404a8c:	mov	w1, #0x2d                  	// #45
  404a90:	strb	w1, [x0]
  404a94:	ldr	w0, [sp, #12]
  404a98:	and	w0, w0, #0x100
  404a9c:	cmp	w0, #0x0
  404aa0:	b.eq	404aac <ferror@plt+0x30cc>  // b.none
  404aa4:	mov	w0, #0x72                  	// #114
  404aa8:	b	404ab0 <ferror@plt+0x30d0>
  404aac:	mov	w0, #0x2d                  	// #45
  404ab0:	ldrh	w1, [sp, #30]
  404ab4:	add	w2, w1, #0x1
  404ab8:	strh	w2, [sp, #30]
  404abc:	and	x1, x1, #0xffff
  404ac0:	ldr	x2, [sp]
  404ac4:	add	x1, x2, x1
  404ac8:	strb	w0, [x1]
  404acc:	ldr	w0, [sp, #12]
  404ad0:	and	w0, w0, #0x80
  404ad4:	cmp	w0, #0x0
  404ad8:	b.eq	404ae4 <ferror@plt+0x3104>  // b.none
  404adc:	mov	w0, #0x77                  	// #119
  404ae0:	b	404ae8 <ferror@plt+0x3108>
  404ae4:	mov	w0, #0x2d                  	// #45
  404ae8:	ldrh	w1, [sp, #30]
  404aec:	add	w2, w1, #0x1
  404af0:	strh	w2, [sp, #30]
  404af4:	and	x1, x1, #0xffff
  404af8:	ldr	x2, [sp]
  404afc:	add	x1, x2, x1
  404b00:	strb	w0, [x1]
  404b04:	ldr	w0, [sp, #12]
  404b08:	and	w0, w0, #0x800
  404b0c:	cmp	w0, #0x0
  404b10:	b.eq	404b34 <ferror@plt+0x3154>  // b.none
  404b14:	ldr	w0, [sp, #12]
  404b18:	and	w0, w0, #0x40
  404b1c:	cmp	w0, #0x0
  404b20:	b.eq	404b2c <ferror@plt+0x314c>  // b.none
  404b24:	mov	w0, #0x73                  	// #115
  404b28:	b	404b50 <ferror@plt+0x3170>
  404b2c:	mov	w0, #0x53                  	// #83
  404b30:	b	404b50 <ferror@plt+0x3170>
  404b34:	ldr	w0, [sp, #12]
  404b38:	and	w0, w0, #0x40
  404b3c:	cmp	w0, #0x0
  404b40:	b.eq	404b4c <ferror@plt+0x316c>  // b.none
  404b44:	mov	w0, #0x78                  	// #120
  404b48:	b	404b50 <ferror@plt+0x3170>
  404b4c:	mov	w0, #0x2d                  	// #45
  404b50:	ldrh	w1, [sp, #30]
  404b54:	add	w2, w1, #0x1
  404b58:	strh	w2, [sp, #30]
  404b5c:	and	x1, x1, #0xffff
  404b60:	ldr	x2, [sp]
  404b64:	add	x1, x2, x1
  404b68:	strb	w0, [x1]
  404b6c:	ldr	w0, [sp, #12]
  404b70:	and	w0, w0, #0x20
  404b74:	cmp	w0, #0x0
  404b78:	b.eq	404b84 <ferror@plt+0x31a4>  // b.none
  404b7c:	mov	w0, #0x72                  	// #114
  404b80:	b	404b88 <ferror@plt+0x31a8>
  404b84:	mov	w0, #0x2d                  	// #45
  404b88:	ldrh	w1, [sp, #30]
  404b8c:	add	w2, w1, #0x1
  404b90:	strh	w2, [sp, #30]
  404b94:	and	x1, x1, #0xffff
  404b98:	ldr	x2, [sp]
  404b9c:	add	x1, x2, x1
  404ba0:	strb	w0, [x1]
  404ba4:	ldr	w0, [sp, #12]
  404ba8:	and	w0, w0, #0x10
  404bac:	cmp	w0, #0x0
  404bb0:	b.eq	404bbc <ferror@plt+0x31dc>  // b.none
  404bb4:	mov	w0, #0x77                  	// #119
  404bb8:	b	404bc0 <ferror@plt+0x31e0>
  404bbc:	mov	w0, #0x2d                  	// #45
  404bc0:	ldrh	w1, [sp, #30]
  404bc4:	add	w2, w1, #0x1
  404bc8:	strh	w2, [sp, #30]
  404bcc:	and	x1, x1, #0xffff
  404bd0:	ldr	x2, [sp]
  404bd4:	add	x1, x2, x1
  404bd8:	strb	w0, [x1]
  404bdc:	ldr	w0, [sp, #12]
  404be0:	and	w0, w0, #0x400
  404be4:	cmp	w0, #0x0
  404be8:	b.eq	404c0c <ferror@plt+0x322c>  // b.none
  404bec:	ldr	w0, [sp, #12]
  404bf0:	and	w0, w0, #0x8
  404bf4:	cmp	w0, #0x0
  404bf8:	b.eq	404c04 <ferror@plt+0x3224>  // b.none
  404bfc:	mov	w0, #0x73                  	// #115
  404c00:	b	404c28 <ferror@plt+0x3248>
  404c04:	mov	w0, #0x53                  	// #83
  404c08:	b	404c28 <ferror@plt+0x3248>
  404c0c:	ldr	w0, [sp, #12]
  404c10:	and	w0, w0, #0x8
  404c14:	cmp	w0, #0x0
  404c18:	b.eq	404c24 <ferror@plt+0x3244>  // b.none
  404c1c:	mov	w0, #0x78                  	// #120
  404c20:	b	404c28 <ferror@plt+0x3248>
  404c24:	mov	w0, #0x2d                  	// #45
  404c28:	ldrh	w1, [sp, #30]
  404c2c:	add	w2, w1, #0x1
  404c30:	strh	w2, [sp, #30]
  404c34:	and	x1, x1, #0xffff
  404c38:	ldr	x2, [sp]
  404c3c:	add	x1, x2, x1
  404c40:	strb	w0, [x1]
  404c44:	ldr	w0, [sp, #12]
  404c48:	and	w0, w0, #0x4
  404c4c:	cmp	w0, #0x0
  404c50:	b.eq	404c5c <ferror@plt+0x327c>  // b.none
  404c54:	mov	w0, #0x72                  	// #114
  404c58:	b	404c60 <ferror@plt+0x3280>
  404c5c:	mov	w0, #0x2d                  	// #45
  404c60:	ldrh	w1, [sp, #30]
  404c64:	add	w2, w1, #0x1
  404c68:	strh	w2, [sp, #30]
  404c6c:	and	x1, x1, #0xffff
  404c70:	ldr	x2, [sp]
  404c74:	add	x1, x2, x1
  404c78:	strb	w0, [x1]
  404c7c:	ldr	w0, [sp, #12]
  404c80:	and	w0, w0, #0x2
  404c84:	cmp	w0, #0x0
  404c88:	b.eq	404c94 <ferror@plt+0x32b4>  // b.none
  404c8c:	mov	w0, #0x77                  	// #119
  404c90:	b	404c98 <ferror@plt+0x32b8>
  404c94:	mov	w0, #0x2d                  	// #45
  404c98:	ldrh	w1, [sp, #30]
  404c9c:	add	w2, w1, #0x1
  404ca0:	strh	w2, [sp, #30]
  404ca4:	and	x1, x1, #0xffff
  404ca8:	ldr	x2, [sp]
  404cac:	add	x1, x2, x1
  404cb0:	strb	w0, [x1]
  404cb4:	ldr	w0, [sp, #12]
  404cb8:	and	w0, w0, #0x200
  404cbc:	cmp	w0, #0x0
  404cc0:	b.eq	404ce4 <ferror@plt+0x3304>  // b.none
  404cc4:	ldr	w0, [sp, #12]
  404cc8:	and	w0, w0, #0x1
  404ccc:	cmp	w0, #0x0
  404cd0:	b.eq	404cdc <ferror@plt+0x32fc>  // b.none
  404cd4:	mov	w0, #0x74                  	// #116
  404cd8:	b	404d00 <ferror@plt+0x3320>
  404cdc:	mov	w0, #0x54                  	// #84
  404ce0:	b	404d00 <ferror@plt+0x3320>
  404ce4:	ldr	w0, [sp, #12]
  404ce8:	and	w0, w0, #0x1
  404cec:	cmp	w0, #0x0
  404cf0:	b.eq	404cfc <ferror@plt+0x331c>  // b.none
  404cf4:	mov	w0, #0x78                  	// #120
  404cf8:	b	404d00 <ferror@plt+0x3320>
  404cfc:	mov	w0, #0x2d                  	// #45
  404d00:	ldrh	w1, [sp, #30]
  404d04:	add	w2, w1, #0x1
  404d08:	strh	w2, [sp, #30]
  404d0c:	and	x1, x1, #0xffff
  404d10:	ldr	x2, [sp]
  404d14:	add	x1, x2, x1
  404d18:	strb	w0, [x1]
  404d1c:	ldrh	w0, [sp, #30]
  404d20:	ldr	x1, [sp]
  404d24:	add	x0, x1, x0
  404d28:	strb	wzr, [x0]
  404d2c:	ldr	x0, [sp]
  404d30:	add	sp, sp, #0x20
  404d34:	ret
  404d38:	sub	sp, sp, #0x20
  404d3c:	str	x0, [sp, #8]
  404d40:	mov	w0, #0xa                   	// #10
  404d44:	str	w0, [sp, #28]
  404d48:	b	404d70 <ferror@plt+0x3390>
  404d4c:	ldr	w0, [sp, #28]
  404d50:	mov	x1, #0x1                   	// #1
  404d54:	lsl	x0, x1, x0
  404d58:	ldr	x1, [sp, #8]
  404d5c:	cmp	x1, x0
  404d60:	b.cc	404d80 <ferror@plt+0x33a0>  // b.lo, b.ul, b.last
  404d64:	ldr	w0, [sp, #28]
  404d68:	add	w0, w0, #0xa
  404d6c:	str	w0, [sp, #28]
  404d70:	ldr	w0, [sp, #28]
  404d74:	cmp	w0, #0x3c
  404d78:	b.le	404d4c <ferror@plt+0x336c>
  404d7c:	b	404d84 <ferror@plt+0x33a4>
  404d80:	nop
  404d84:	ldr	w0, [sp, #28]
  404d88:	sub	w0, w0, #0xa
  404d8c:	add	sp, sp, #0x20
  404d90:	ret
  404d94:	stp	x29, x30, [sp, #-128]!
  404d98:	mov	x29, sp
  404d9c:	str	w0, [sp, #28]
  404da0:	str	x1, [sp, #16]
  404da4:	adrp	x0, 407000 <ferror@plt+0x5620>
  404da8:	add	x0, x0, #0x3b0
  404dac:	str	x0, [sp, #88]
  404db0:	add	x0, sp, #0x20
  404db4:	str	x0, [sp, #104]
  404db8:	ldr	w0, [sp, #28]
  404dbc:	and	w0, w0, #0x2
  404dc0:	cmp	w0, #0x0
  404dc4:	b.eq	404ddc <ferror@plt+0x33fc>  // b.none
  404dc8:	ldr	x0, [sp, #104]
  404dcc:	add	x1, x0, #0x1
  404dd0:	str	x1, [sp, #104]
  404dd4:	mov	w1, #0x20                  	// #32
  404dd8:	strb	w1, [x0]
  404ddc:	ldr	x0, [sp, #16]
  404de0:	bl	404d38 <ferror@plt+0x3358>
  404de4:	str	w0, [sp, #84]
  404de8:	ldr	w0, [sp, #84]
  404dec:	cmp	w0, #0x0
  404df0:	b.eq	404e1c <ferror@plt+0x343c>  // b.none
  404df4:	ldr	w0, [sp, #84]
  404df8:	mov	w1, #0x6667                	// #26215
  404dfc:	movk	w1, #0x6666, lsl #16
  404e00:	smull	x1, w0, w1
  404e04:	lsr	x1, x1, #32
  404e08:	asr	w1, w1, #2
  404e0c:	asr	w0, w0, #31
  404e10:	sub	w0, w1, w0
  404e14:	sxtw	x0, w0
  404e18:	b	404e20 <ferror@plt+0x3440>
  404e1c:	mov	x0, #0x0                   	// #0
  404e20:	ldr	x1, [sp, #88]
  404e24:	add	x0, x1, x0
  404e28:	ldrb	w0, [x0]
  404e2c:	strb	w0, [sp, #83]
  404e30:	ldr	w0, [sp, #84]
  404e34:	cmp	w0, #0x0
  404e38:	b.eq	404e4c <ferror@plt+0x346c>  // b.none
  404e3c:	ldr	w0, [sp, #84]
  404e40:	ldr	x1, [sp, #16]
  404e44:	lsr	x0, x1, x0
  404e48:	b	404e50 <ferror@plt+0x3470>
  404e4c:	ldr	x0, [sp, #16]
  404e50:	str	w0, [sp, #124]
  404e54:	ldr	w0, [sp, #84]
  404e58:	cmp	w0, #0x0
  404e5c:	b.eq	404e7c <ferror@plt+0x349c>  // b.none
  404e60:	ldr	w0, [sp, #84]
  404e64:	mov	x1, #0xffffffffffffffff    	// #-1
  404e68:	lsl	x0, x1, x0
  404e6c:	mvn	x1, x0
  404e70:	ldr	x0, [sp, #16]
  404e74:	and	x0, x1, x0
  404e78:	b	404e80 <ferror@plt+0x34a0>
  404e7c:	mov	x0, #0x0                   	// #0
  404e80:	str	x0, [sp, #112]
  404e84:	ldr	x0, [sp, #104]
  404e88:	add	x1, x0, #0x1
  404e8c:	str	x1, [sp, #104]
  404e90:	ldrb	w1, [sp, #83]
  404e94:	strb	w1, [x0]
  404e98:	ldr	w0, [sp, #28]
  404e9c:	and	w0, w0, #0x1
  404ea0:	cmp	w0, #0x0
  404ea4:	b.eq	404edc <ferror@plt+0x34fc>  // b.none
  404ea8:	ldrsb	w0, [sp, #83]
  404eac:	cmp	w0, #0x42
  404eb0:	b.eq	404edc <ferror@plt+0x34fc>  // b.none
  404eb4:	ldr	x0, [sp, #104]
  404eb8:	add	x1, x0, #0x1
  404ebc:	str	x1, [sp, #104]
  404ec0:	mov	w1, #0x69                  	// #105
  404ec4:	strb	w1, [x0]
  404ec8:	ldr	x0, [sp, #104]
  404ecc:	add	x1, x0, #0x1
  404ed0:	str	x1, [sp, #104]
  404ed4:	mov	w1, #0x42                  	// #66
  404ed8:	strb	w1, [x0]
  404edc:	ldr	x0, [sp, #104]
  404ee0:	strb	wzr, [x0]
  404ee4:	ldr	x0, [sp, #112]
  404ee8:	cmp	x0, #0x0
  404eec:	b.eq	404fc4 <ferror@plt+0x35e4>  // b.none
  404ef0:	ldr	w0, [sp, #28]
  404ef4:	and	w0, w0, #0x4
  404ef8:	cmp	w0, #0x0
  404efc:	b.eq	404f74 <ferror@plt+0x3594>  // b.none
  404f00:	ldr	w0, [sp, #84]
  404f04:	sub	w0, w0, #0xa
  404f08:	ldr	x1, [sp, #112]
  404f0c:	lsr	x0, x1, x0
  404f10:	add	x1, x0, #0x5
  404f14:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404f18:	movk	x0, #0xcccd
  404f1c:	umulh	x0, x1, x0
  404f20:	lsr	x0, x0, #3
  404f24:	str	x0, [sp, #112]
  404f28:	ldr	x2, [sp, #112]
  404f2c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404f30:	movk	x0, #0xcccd
  404f34:	umulh	x0, x2, x0
  404f38:	lsr	x1, x0, #3
  404f3c:	mov	x0, x1
  404f40:	lsl	x0, x0, #2
  404f44:	add	x0, x0, x1
  404f48:	lsl	x0, x0, #1
  404f4c:	sub	x1, x2, x0
  404f50:	cmp	x1, #0x0
  404f54:	b.ne	404fc4 <ferror@plt+0x35e4>  // b.any
  404f58:	ldr	x1, [sp, #112]
  404f5c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404f60:	movk	x0, #0xcccd
  404f64:	umulh	x0, x1, x0
  404f68:	lsr	x0, x0, #3
  404f6c:	str	x0, [sp, #112]
  404f70:	b	404fc4 <ferror@plt+0x35e4>
  404f74:	ldr	w0, [sp, #84]
  404f78:	sub	w0, w0, #0xa
  404f7c:	ldr	x1, [sp, #112]
  404f80:	lsr	x0, x1, x0
  404f84:	add	x0, x0, #0x32
  404f88:	lsr	x1, x0, #2
  404f8c:	mov	x0, #0xf5c3                	// #62915
  404f90:	movk	x0, #0x5c28, lsl #16
  404f94:	movk	x0, #0xc28f, lsl #32
  404f98:	movk	x0, #0x28f5, lsl #48
  404f9c:	umulh	x0, x1, x0
  404fa0:	lsr	x0, x0, #2
  404fa4:	str	x0, [sp, #112]
  404fa8:	ldr	x0, [sp, #112]
  404fac:	cmp	x0, #0xa
  404fb0:	b.ne	404fc4 <ferror@plt+0x35e4>  // b.any
  404fb4:	ldr	w0, [sp, #124]
  404fb8:	add	w0, w0, #0x1
  404fbc:	str	w0, [sp, #124]
  404fc0:	str	xzr, [sp, #112]
  404fc4:	ldr	x0, [sp, #112]
  404fc8:	cmp	x0, #0x0
  404fcc:	b.eq	405050 <ferror@plt+0x3670>  // b.none
  404fd0:	bl	401710 <localeconv@plt>
  404fd4:	str	x0, [sp, #72]
  404fd8:	ldr	x0, [sp, #72]
  404fdc:	cmp	x0, #0x0
  404fe0:	b.eq	404ff0 <ferror@plt+0x3610>  // b.none
  404fe4:	ldr	x0, [sp, #72]
  404fe8:	ldr	x0, [x0]
  404fec:	b	404ff4 <ferror@plt+0x3614>
  404ff0:	mov	x0, #0x0                   	// #0
  404ff4:	str	x0, [sp, #96]
  404ff8:	ldr	x0, [sp, #96]
  404ffc:	cmp	x0, #0x0
  405000:	b.eq	405014 <ferror@plt+0x3634>  // b.none
  405004:	ldr	x0, [sp, #96]
  405008:	ldrsb	w0, [x0]
  40500c:	cmp	w0, #0x0
  405010:	b.ne	405020 <ferror@plt+0x3640>  // b.any
  405014:	adrp	x0, 407000 <ferror@plt+0x5620>
  405018:	add	x0, x0, #0x3b8
  40501c:	str	x0, [sp, #96]
  405020:	add	x0, sp, #0x20
  405024:	add	x7, sp, #0x28
  405028:	mov	x6, x0
  40502c:	ldr	x5, [sp, #112]
  405030:	ldr	x4, [sp, #96]
  405034:	ldr	w3, [sp, #124]
  405038:	adrp	x0, 407000 <ferror@plt+0x5620>
  40503c:	add	x2, x0, #0x3c0
  405040:	mov	x1, #0x20                  	// #32
  405044:	mov	x0, x7
  405048:	bl	401700 <snprintf@plt>
  40504c:	b	405074 <ferror@plt+0x3694>
  405050:	add	x0, sp, #0x20
  405054:	add	x5, sp, #0x28
  405058:	mov	x4, x0
  40505c:	ldr	w3, [sp, #124]
  405060:	adrp	x0, 407000 <ferror@plt+0x5620>
  405064:	add	x2, x0, #0x3d0
  405068:	mov	x1, #0x20                  	// #32
  40506c:	mov	x0, x5
  405070:	bl	401700 <snprintf@plt>
  405074:	add	x0, sp, #0x28
  405078:	bl	4017b0 <strdup@plt>
  40507c:	ldp	x29, x30, [sp], #128
  405080:	ret
  405084:	stp	x29, x30, [sp, #-96]!
  405088:	mov	x29, sp
  40508c:	str	x0, [sp, #40]
  405090:	str	x1, [sp, #32]
  405094:	str	x2, [sp, #24]
  405098:	str	x3, [sp, #16]
  40509c:	str	xzr, [sp, #88]
  4050a0:	str	xzr, [sp, #72]
  4050a4:	ldr	x0, [sp, #40]
  4050a8:	cmp	x0, #0x0
  4050ac:	b.eq	4050e4 <ferror@plt+0x3704>  // b.none
  4050b0:	ldr	x0, [sp, #40]
  4050b4:	ldrsb	w0, [x0]
  4050b8:	cmp	w0, #0x0
  4050bc:	b.eq	4050e4 <ferror@plt+0x3704>  // b.none
  4050c0:	ldr	x0, [sp, #32]
  4050c4:	cmp	x0, #0x0
  4050c8:	b.eq	4050e4 <ferror@plt+0x3704>  // b.none
  4050cc:	ldr	x0, [sp, #24]
  4050d0:	cmp	x0, #0x0
  4050d4:	b.eq	4050e4 <ferror@plt+0x3704>  // b.none
  4050d8:	ldr	x0, [sp, #16]
  4050dc:	cmp	x0, #0x0
  4050e0:	b.ne	4050ec <ferror@plt+0x370c>  // b.any
  4050e4:	mov	w0, #0xffffffff            	// #-1
  4050e8:	b	405240 <ferror@plt+0x3860>
  4050ec:	ldr	x0, [sp, #40]
  4050f0:	str	x0, [sp, #80]
  4050f4:	b	405218 <ferror@plt+0x3838>
  4050f8:	str	xzr, [sp, #64]
  4050fc:	ldr	x1, [sp, #72]
  405100:	ldr	x0, [sp, #24]
  405104:	cmp	x1, x0
  405108:	b.cc	405114 <ferror@plt+0x3734>  // b.lo, b.ul, b.last
  40510c:	mov	w0, #0xfffffffe            	// #-2
  405110:	b	405240 <ferror@plt+0x3860>
  405114:	ldr	x0, [sp, #88]
  405118:	cmp	x0, #0x0
  40511c:	b.ne	405128 <ferror@plt+0x3748>  // b.any
  405120:	ldr	x0, [sp, #80]
  405124:	str	x0, [sp, #88]
  405128:	ldr	x0, [sp, #80]
  40512c:	ldrsb	w0, [x0]
  405130:	cmp	w0, #0x2c
  405134:	b.ne	405140 <ferror@plt+0x3760>  // b.any
  405138:	ldr	x0, [sp, #80]
  40513c:	str	x0, [sp, #64]
  405140:	ldr	x0, [sp, #80]
  405144:	add	x0, x0, #0x1
  405148:	ldrsb	w0, [x0]
  40514c:	cmp	w0, #0x0
  405150:	b.ne	405160 <ferror@plt+0x3780>  // b.any
  405154:	ldr	x0, [sp, #80]
  405158:	add	x0, x0, #0x1
  40515c:	str	x0, [sp, #64]
  405160:	ldr	x0, [sp, #88]
  405164:	cmp	x0, #0x0
  405168:	b.eq	405208 <ferror@plt+0x3828>  // b.none
  40516c:	ldr	x0, [sp, #64]
  405170:	cmp	x0, #0x0
  405174:	b.eq	405208 <ferror@plt+0x3828>  // b.none
  405178:	ldr	x1, [sp, #64]
  40517c:	ldr	x0, [sp, #88]
  405180:	cmp	x1, x0
  405184:	b.hi	405190 <ferror@plt+0x37b0>  // b.pmore
  405188:	mov	w0, #0xffffffff            	// #-1
  40518c:	b	405240 <ferror@plt+0x3860>
  405190:	ldr	x1, [sp, #64]
  405194:	ldr	x0, [sp, #88]
  405198:	sub	x0, x1, x0
  40519c:	ldr	x2, [sp, #16]
  4051a0:	mov	x1, x0
  4051a4:	ldr	x0, [sp, #88]
  4051a8:	blr	x2
  4051ac:	str	w0, [sp, #60]
  4051b0:	ldr	w0, [sp, #60]
  4051b4:	cmn	w0, #0x1
  4051b8:	b.ne	4051c4 <ferror@plt+0x37e4>  // b.any
  4051bc:	mov	w0, #0xffffffff            	// #-1
  4051c0:	b	405240 <ferror@plt+0x3860>
  4051c4:	ldr	x0, [sp, #72]
  4051c8:	add	x1, x0, #0x1
  4051cc:	str	x1, [sp, #72]
  4051d0:	lsl	x0, x0, #2
  4051d4:	ldr	x1, [sp, #32]
  4051d8:	add	x0, x1, x0
  4051dc:	ldr	w1, [sp, #60]
  4051e0:	str	w1, [x0]
  4051e4:	str	xzr, [sp, #88]
  4051e8:	ldr	x0, [sp, #64]
  4051ec:	cmp	x0, #0x0
  4051f0:	b.eq	40520c <ferror@plt+0x382c>  // b.none
  4051f4:	ldr	x0, [sp, #64]
  4051f8:	ldrsb	w0, [x0]
  4051fc:	cmp	w0, #0x0
  405200:	b.eq	405238 <ferror@plt+0x3858>  // b.none
  405204:	b	40520c <ferror@plt+0x382c>
  405208:	nop
  40520c:	ldr	x0, [sp, #80]
  405210:	add	x0, x0, #0x1
  405214:	str	x0, [sp, #80]
  405218:	ldr	x0, [sp, #80]
  40521c:	cmp	x0, #0x0
  405220:	b.eq	40523c <ferror@plt+0x385c>  // b.none
  405224:	ldr	x0, [sp, #80]
  405228:	ldrsb	w0, [x0]
  40522c:	cmp	w0, #0x0
  405230:	b.ne	4050f8 <ferror@plt+0x3718>  // b.any
  405234:	b	40523c <ferror@plt+0x385c>
  405238:	nop
  40523c:	ldr	x0, [sp, #72]
  405240:	ldp	x29, x30, [sp], #96
  405244:	ret
  405248:	stp	x29, x30, [sp, #-80]!
  40524c:	mov	x29, sp
  405250:	str	x0, [sp, #56]
  405254:	str	x1, [sp, #48]
  405258:	str	x2, [sp, #40]
  40525c:	str	x3, [sp, #32]
  405260:	str	x4, [sp, #24]
  405264:	ldr	x0, [sp, #56]
  405268:	cmp	x0, #0x0
  40526c:	b.eq	4052a0 <ferror@plt+0x38c0>  // b.none
  405270:	ldr	x0, [sp, #56]
  405274:	ldrsb	w0, [x0]
  405278:	cmp	w0, #0x0
  40527c:	b.eq	4052a0 <ferror@plt+0x38c0>  // b.none
  405280:	ldr	x0, [sp, #32]
  405284:	cmp	x0, #0x0
  405288:	b.eq	4052a0 <ferror@plt+0x38c0>  // b.none
  40528c:	ldr	x0, [sp, #32]
  405290:	ldr	x0, [x0]
  405294:	ldr	x1, [sp, #40]
  405298:	cmp	x1, x0
  40529c:	b.cs	4052a8 <ferror@plt+0x38c8>  // b.hs, b.nlast
  4052a0:	mov	w0, #0xffffffff            	// #-1
  4052a4:	b	40533c <ferror@plt+0x395c>
  4052a8:	ldr	x0, [sp, #56]
  4052ac:	ldrsb	w0, [x0]
  4052b0:	cmp	w0, #0x2b
  4052b4:	b.ne	4052c8 <ferror@plt+0x38e8>  // b.any
  4052b8:	ldr	x0, [sp, #56]
  4052bc:	add	x0, x0, #0x1
  4052c0:	str	x0, [sp, #72]
  4052c4:	b	4052d8 <ferror@plt+0x38f8>
  4052c8:	ldr	x0, [sp, #56]
  4052cc:	str	x0, [sp, #72]
  4052d0:	ldr	x0, [sp, #32]
  4052d4:	str	xzr, [x0]
  4052d8:	ldr	x0, [sp, #32]
  4052dc:	ldr	x0, [x0]
  4052e0:	lsl	x0, x0, #2
  4052e4:	ldr	x1, [sp, #48]
  4052e8:	add	x4, x1, x0
  4052ec:	ldr	x0, [sp, #32]
  4052f0:	ldr	x0, [x0]
  4052f4:	ldr	x1, [sp, #40]
  4052f8:	sub	x0, x1, x0
  4052fc:	ldr	x3, [sp, #24]
  405300:	mov	x2, x0
  405304:	mov	x1, x4
  405308:	ldr	x0, [sp, #72]
  40530c:	bl	405084 <ferror@plt+0x36a4>
  405310:	str	w0, [sp, #68]
  405314:	ldr	w0, [sp, #68]
  405318:	cmp	w0, #0x0
  40531c:	b.le	405338 <ferror@plt+0x3958>
  405320:	ldr	x0, [sp, #32]
  405324:	ldr	x1, [x0]
  405328:	ldrsw	x0, [sp, #68]
  40532c:	add	x1, x1, x0
  405330:	ldr	x0, [sp, #32]
  405334:	str	x1, [x0]
  405338:	ldr	w0, [sp, #68]
  40533c:	ldp	x29, x30, [sp], #80
  405340:	ret
  405344:	stp	x29, x30, [sp, #-80]!
  405348:	mov	x29, sp
  40534c:	str	x0, [sp, #40]
  405350:	str	x1, [sp, #32]
  405354:	str	x2, [sp, #24]
  405358:	str	xzr, [sp, #72]
  40535c:	ldr	x0, [sp, #40]
  405360:	cmp	x0, #0x0
  405364:	b.eq	405380 <ferror@plt+0x39a0>  // b.none
  405368:	ldr	x0, [sp, #24]
  40536c:	cmp	x0, #0x0
  405370:	b.eq	405380 <ferror@plt+0x39a0>  // b.none
  405374:	ldr	x0, [sp, #32]
  405378:	cmp	x0, #0x0
  40537c:	b.ne	405388 <ferror@plt+0x39a8>  // b.any
  405380:	mov	w0, #0xffffffea            	// #-22
  405384:	b	405504 <ferror@plt+0x3b24>
  405388:	ldr	x0, [sp, #40]
  40538c:	str	x0, [sp, #64]
  405390:	b	4054dc <ferror@plt+0x3afc>
  405394:	str	xzr, [sp, #56]
  405398:	ldr	x0, [sp, #72]
  40539c:	cmp	x0, #0x0
  4053a0:	b.ne	4053ac <ferror@plt+0x39cc>  // b.any
  4053a4:	ldr	x0, [sp, #64]
  4053a8:	str	x0, [sp, #72]
  4053ac:	ldr	x0, [sp, #64]
  4053b0:	ldrsb	w0, [x0]
  4053b4:	cmp	w0, #0x2c
  4053b8:	b.ne	4053c4 <ferror@plt+0x39e4>  // b.any
  4053bc:	ldr	x0, [sp, #64]
  4053c0:	str	x0, [sp, #56]
  4053c4:	ldr	x0, [sp, #64]
  4053c8:	add	x0, x0, #0x1
  4053cc:	ldrsb	w0, [x0]
  4053d0:	cmp	w0, #0x0
  4053d4:	b.ne	4053e4 <ferror@plt+0x3a04>  // b.any
  4053d8:	ldr	x0, [sp, #64]
  4053dc:	add	x0, x0, #0x1
  4053e0:	str	x0, [sp, #56]
  4053e4:	ldr	x0, [sp, #72]
  4053e8:	cmp	x0, #0x0
  4053ec:	b.eq	4054cc <ferror@plt+0x3aec>  // b.none
  4053f0:	ldr	x0, [sp, #56]
  4053f4:	cmp	x0, #0x0
  4053f8:	b.eq	4054cc <ferror@plt+0x3aec>  // b.none
  4053fc:	ldr	x1, [sp, #56]
  405400:	ldr	x0, [sp, #72]
  405404:	cmp	x1, x0
  405408:	b.hi	405414 <ferror@plt+0x3a34>  // b.pmore
  40540c:	mov	w0, #0xffffffff            	// #-1
  405410:	b	405504 <ferror@plt+0x3b24>
  405414:	ldr	x1, [sp, #56]
  405418:	ldr	x0, [sp, #72]
  40541c:	sub	x0, x1, x0
  405420:	ldr	x2, [sp, #24]
  405424:	mov	x1, x0
  405428:	ldr	x0, [sp, #72]
  40542c:	blr	x2
  405430:	str	w0, [sp, #52]
  405434:	ldr	w0, [sp, #52]
  405438:	cmp	w0, #0x0
  40543c:	b.ge	405448 <ferror@plt+0x3a68>  // b.tcont
  405440:	ldr	w0, [sp, #52]
  405444:	b	405504 <ferror@plt+0x3b24>
  405448:	ldr	w0, [sp, #52]
  40544c:	add	w1, w0, #0x7
  405450:	cmp	w0, #0x0
  405454:	csel	w0, w1, w0, lt  // lt = tstop
  405458:	asr	w0, w0, #3
  40545c:	mov	w3, w0
  405460:	sxtw	x0, w3
  405464:	ldr	x1, [sp, #32]
  405468:	add	x0, x1, x0
  40546c:	ldrsb	w2, [x0]
  405470:	ldr	w0, [sp, #52]
  405474:	negs	w1, w0
  405478:	and	w0, w0, #0x7
  40547c:	and	w1, w1, #0x7
  405480:	csneg	w0, w0, w1, mi  // mi = first
  405484:	mov	w1, #0x1                   	// #1
  405488:	lsl	w0, w1, w0
  40548c:	sxtb	w1, w0
  405490:	sxtw	x0, w3
  405494:	ldr	x3, [sp, #32]
  405498:	add	x0, x3, x0
  40549c:	orr	w1, w2, w1
  4054a0:	sxtb	w1, w1
  4054a4:	strb	w1, [x0]
  4054a8:	str	xzr, [sp, #72]
  4054ac:	ldr	x0, [sp, #56]
  4054b0:	cmp	x0, #0x0
  4054b4:	b.eq	4054d0 <ferror@plt+0x3af0>  // b.none
  4054b8:	ldr	x0, [sp, #56]
  4054bc:	ldrsb	w0, [x0]
  4054c0:	cmp	w0, #0x0
  4054c4:	b.eq	4054fc <ferror@plt+0x3b1c>  // b.none
  4054c8:	b	4054d0 <ferror@plt+0x3af0>
  4054cc:	nop
  4054d0:	ldr	x0, [sp, #64]
  4054d4:	add	x0, x0, #0x1
  4054d8:	str	x0, [sp, #64]
  4054dc:	ldr	x0, [sp, #64]
  4054e0:	cmp	x0, #0x0
  4054e4:	b.eq	405500 <ferror@plt+0x3b20>  // b.none
  4054e8:	ldr	x0, [sp, #64]
  4054ec:	ldrsb	w0, [x0]
  4054f0:	cmp	w0, #0x0
  4054f4:	b.ne	405394 <ferror@plt+0x39b4>  // b.any
  4054f8:	b	405500 <ferror@plt+0x3b20>
  4054fc:	nop
  405500:	mov	w0, #0x0                   	// #0
  405504:	ldp	x29, x30, [sp], #80
  405508:	ret
  40550c:	stp	x29, x30, [sp, #-80]!
  405510:	mov	x29, sp
  405514:	str	x0, [sp, #40]
  405518:	str	x1, [sp, #32]
  40551c:	str	x2, [sp, #24]
  405520:	str	xzr, [sp, #72]
  405524:	ldr	x0, [sp, #40]
  405528:	cmp	x0, #0x0
  40552c:	b.eq	405548 <ferror@plt+0x3b68>  // b.none
  405530:	ldr	x0, [sp, #24]
  405534:	cmp	x0, #0x0
  405538:	b.eq	405548 <ferror@plt+0x3b68>  // b.none
  40553c:	ldr	x0, [sp, #32]
  405540:	cmp	x0, #0x0
  405544:	b.ne	405550 <ferror@plt+0x3b70>  // b.any
  405548:	mov	w0, #0xffffffea            	// #-22
  40554c:	b	405684 <ferror@plt+0x3ca4>
  405550:	ldr	x0, [sp, #40]
  405554:	str	x0, [sp, #64]
  405558:	b	40565c <ferror@plt+0x3c7c>
  40555c:	str	xzr, [sp, #56]
  405560:	ldr	x0, [sp, #72]
  405564:	cmp	x0, #0x0
  405568:	b.ne	405574 <ferror@plt+0x3b94>  // b.any
  40556c:	ldr	x0, [sp, #64]
  405570:	str	x0, [sp, #72]
  405574:	ldr	x0, [sp, #64]
  405578:	ldrsb	w0, [x0]
  40557c:	cmp	w0, #0x2c
  405580:	b.ne	40558c <ferror@plt+0x3bac>  // b.any
  405584:	ldr	x0, [sp, #64]
  405588:	str	x0, [sp, #56]
  40558c:	ldr	x0, [sp, #64]
  405590:	add	x0, x0, #0x1
  405594:	ldrsb	w0, [x0]
  405598:	cmp	w0, #0x0
  40559c:	b.ne	4055ac <ferror@plt+0x3bcc>  // b.any
  4055a0:	ldr	x0, [sp, #64]
  4055a4:	add	x0, x0, #0x1
  4055a8:	str	x0, [sp, #56]
  4055ac:	ldr	x0, [sp, #72]
  4055b0:	cmp	x0, #0x0
  4055b4:	b.eq	40564c <ferror@plt+0x3c6c>  // b.none
  4055b8:	ldr	x0, [sp, #56]
  4055bc:	cmp	x0, #0x0
  4055c0:	b.eq	40564c <ferror@plt+0x3c6c>  // b.none
  4055c4:	ldr	x1, [sp, #56]
  4055c8:	ldr	x0, [sp, #72]
  4055cc:	cmp	x1, x0
  4055d0:	b.hi	4055dc <ferror@plt+0x3bfc>  // b.pmore
  4055d4:	mov	w0, #0xffffffff            	// #-1
  4055d8:	b	405684 <ferror@plt+0x3ca4>
  4055dc:	ldr	x1, [sp, #56]
  4055e0:	ldr	x0, [sp, #72]
  4055e4:	sub	x0, x1, x0
  4055e8:	ldr	x2, [sp, #24]
  4055ec:	mov	x1, x0
  4055f0:	ldr	x0, [sp, #72]
  4055f4:	blr	x2
  4055f8:	str	x0, [sp, #48]
  4055fc:	ldr	x0, [sp, #48]
  405600:	cmp	x0, #0x0
  405604:	b.ge	405610 <ferror@plt+0x3c30>  // b.tcont
  405608:	ldr	x0, [sp, #48]
  40560c:	b	405684 <ferror@plt+0x3ca4>
  405610:	ldr	x0, [sp, #32]
  405614:	ldr	x1, [x0]
  405618:	ldr	x0, [sp, #48]
  40561c:	orr	x1, x1, x0
  405620:	ldr	x0, [sp, #32]
  405624:	str	x1, [x0]
  405628:	str	xzr, [sp, #72]
  40562c:	ldr	x0, [sp, #56]
  405630:	cmp	x0, #0x0
  405634:	b.eq	405650 <ferror@plt+0x3c70>  // b.none
  405638:	ldr	x0, [sp, #56]
  40563c:	ldrsb	w0, [x0]
  405640:	cmp	w0, #0x0
  405644:	b.eq	40567c <ferror@plt+0x3c9c>  // b.none
  405648:	b	405650 <ferror@plt+0x3c70>
  40564c:	nop
  405650:	ldr	x0, [sp, #64]
  405654:	add	x0, x0, #0x1
  405658:	str	x0, [sp, #64]
  40565c:	ldr	x0, [sp, #64]
  405660:	cmp	x0, #0x0
  405664:	b.eq	405680 <ferror@plt+0x3ca0>  // b.none
  405668:	ldr	x0, [sp, #64]
  40566c:	ldrsb	w0, [x0]
  405670:	cmp	w0, #0x0
  405674:	b.ne	40555c <ferror@plt+0x3b7c>  // b.any
  405678:	b	405680 <ferror@plt+0x3ca0>
  40567c:	nop
  405680:	mov	w0, #0x0                   	// #0
  405684:	ldp	x29, x30, [sp], #80
  405688:	ret
  40568c:	stp	x29, x30, [sp, #-64]!
  405690:	mov	x29, sp
  405694:	str	x0, [sp, #40]
  405698:	str	x1, [sp, #32]
  40569c:	str	x2, [sp, #24]
  4056a0:	str	w3, [sp, #20]
  4056a4:	str	xzr, [sp, #56]
  4056a8:	ldr	x0, [sp, #40]
  4056ac:	cmp	x0, #0x0
  4056b0:	b.ne	4056bc <ferror@plt+0x3cdc>  // b.any
  4056b4:	mov	w0, #0x0                   	// #0
  4056b8:	b	405898 <ferror@plt+0x3eb8>
  4056bc:	ldr	x0, [sp, #32]
  4056c0:	ldr	w1, [sp, #20]
  4056c4:	str	w1, [x0]
  4056c8:	ldr	x0, [sp, #32]
  4056cc:	ldr	w1, [x0]
  4056d0:	ldr	x0, [sp, #24]
  4056d4:	str	w1, [x0]
  4056d8:	bl	401970 <__errno_location@plt>
  4056dc:	str	wzr, [x0]
  4056e0:	ldr	x0, [sp, #40]
  4056e4:	ldrsb	w0, [x0]
  4056e8:	cmp	w0, #0x3a
  4056ec:	b.ne	405760 <ferror@plt+0x3d80>  // b.any
  4056f0:	ldr	x0, [sp, #40]
  4056f4:	add	x0, x0, #0x1
  4056f8:	str	x0, [sp, #40]
  4056fc:	add	x0, sp, #0x38
  405700:	mov	w2, #0xa                   	// #10
  405704:	mov	x1, x0
  405708:	ldr	x0, [sp, #40]
  40570c:	bl	401880 <strtol@plt>
  405710:	mov	w1, w0
  405714:	ldr	x0, [sp, #24]
  405718:	str	w1, [x0]
  40571c:	bl	401970 <__errno_location@plt>
  405720:	ldr	w0, [x0]
  405724:	cmp	w0, #0x0
  405728:	b.ne	405758 <ferror@plt+0x3d78>  // b.any
  40572c:	ldr	x0, [sp, #56]
  405730:	cmp	x0, #0x0
  405734:	b.eq	405758 <ferror@plt+0x3d78>  // b.none
  405738:	ldr	x0, [sp, #56]
  40573c:	ldrsb	w0, [x0]
  405740:	cmp	w0, #0x0
  405744:	b.ne	405758 <ferror@plt+0x3d78>  // b.any
  405748:	ldr	x0, [sp, #56]
  40574c:	ldr	x1, [sp, #40]
  405750:	cmp	x1, x0
  405754:	b.ne	405894 <ferror@plt+0x3eb4>  // b.any
  405758:	mov	w0, #0xffffffff            	// #-1
  40575c:	b	405898 <ferror@plt+0x3eb8>
  405760:	add	x0, sp, #0x38
  405764:	mov	w2, #0xa                   	// #10
  405768:	mov	x1, x0
  40576c:	ldr	x0, [sp, #40]
  405770:	bl	401880 <strtol@plt>
  405774:	mov	w1, w0
  405778:	ldr	x0, [sp, #32]
  40577c:	str	w1, [x0]
  405780:	ldr	x0, [sp, #32]
  405784:	ldr	w1, [x0]
  405788:	ldr	x0, [sp, #24]
  40578c:	str	w1, [x0]
  405790:	bl	401970 <__errno_location@plt>
  405794:	ldr	w0, [x0]
  405798:	cmp	w0, #0x0
  40579c:	b.ne	4057bc <ferror@plt+0x3ddc>  // b.any
  4057a0:	ldr	x0, [sp, #56]
  4057a4:	cmp	x0, #0x0
  4057a8:	b.eq	4057bc <ferror@plt+0x3ddc>  // b.none
  4057ac:	ldr	x0, [sp, #56]
  4057b0:	ldr	x1, [sp, #40]
  4057b4:	cmp	x1, x0
  4057b8:	b.ne	4057c4 <ferror@plt+0x3de4>  // b.any
  4057bc:	mov	w0, #0xffffffff            	// #-1
  4057c0:	b	405898 <ferror@plt+0x3eb8>
  4057c4:	ldr	x0, [sp, #56]
  4057c8:	ldrsb	w0, [x0]
  4057cc:	cmp	w0, #0x3a
  4057d0:	b.ne	4057f8 <ferror@plt+0x3e18>  // b.any
  4057d4:	ldr	x0, [sp, #56]
  4057d8:	add	x0, x0, #0x1
  4057dc:	ldrsb	w0, [x0]
  4057e0:	cmp	w0, #0x0
  4057e4:	b.ne	4057f8 <ferror@plt+0x3e18>  // b.any
  4057e8:	ldr	x0, [sp, #24]
  4057ec:	ldr	w1, [sp, #20]
  4057f0:	str	w1, [x0]
  4057f4:	b	405894 <ferror@plt+0x3eb4>
  4057f8:	ldr	x0, [sp, #56]
  4057fc:	ldrsb	w0, [x0]
  405800:	cmp	w0, #0x2d
  405804:	b.eq	405818 <ferror@plt+0x3e38>  // b.none
  405808:	ldr	x0, [sp, #56]
  40580c:	ldrsb	w0, [x0]
  405810:	cmp	w0, #0x3a
  405814:	b.ne	405894 <ferror@plt+0x3eb4>  // b.any
  405818:	ldr	x0, [sp, #56]
  40581c:	add	x0, x0, #0x1
  405820:	str	x0, [sp, #40]
  405824:	str	xzr, [sp, #56]
  405828:	bl	401970 <__errno_location@plt>
  40582c:	str	wzr, [x0]
  405830:	add	x0, sp, #0x38
  405834:	mov	w2, #0xa                   	// #10
  405838:	mov	x1, x0
  40583c:	ldr	x0, [sp, #40]
  405840:	bl	401880 <strtol@plt>
  405844:	mov	w1, w0
  405848:	ldr	x0, [sp, #24]
  40584c:	str	w1, [x0]
  405850:	bl	401970 <__errno_location@plt>
  405854:	ldr	w0, [x0]
  405858:	cmp	w0, #0x0
  40585c:	b.ne	40588c <ferror@plt+0x3eac>  // b.any
  405860:	ldr	x0, [sp, #56]
  405864:	cmp	x0, #0x0
  405868:	b.eq	40588c <ferror@plt+0x3eac>  // b.none
  40586c:	ldr	x0, [sp, #56]
  405870:	ldrsb	w0, [x0]
  405874:	cmp	w0, #0x0
  405878:	b.ne	40588c <ferror@plt+0x3eac>  // b.any
  40587c:	ldr	x0, [sp, #56]
  405880:	ldr	x1, [sp, #40]
  405884:	cmp	x1, x0
  405888:	b.ne	405894 <ferror@plt+0x3eb4>  // b.any
  40588c:	mov	w0, #0xffffffff            	// #-1
  405890:	b	405898 <ferror@plt+0x3eb8>
  405894:	mov	w0, #0x0                   	// #0
  405898:	ldp	x29, x30, [sp], #64
  40589c:	ret
  4058a0:	sub	sp, sp, #0x20
  4058a4:	str	x0, [sp, #8]
  4058a8:	str	x1, [sp]
  4058ac:	ldr	x0, [sp, #8]
  4058b0:	str	x0, [sp, #24]
  4058b4:	ldr	x0, [sp]
  4058b8:	str	xzr, [x0]
  4058bc:	b	4058cc <ferror@plt+0x3eec>
  4058c0:	ldr	x0, [sp, #24]
  4058c4:	add	x0, x0, #0x1
  4058c8:	str	x0, [sp, #24]
  4058cc:	ldr	x0, [sp, #24]
  4058d0:	cmp	x0, #0x0
  4058d4:	b.eq	4058fc <ferror@plt+0x3f1c>  // b.none
  4058d8:	ldr	x0, [sp, #24]
  4058dc:	ldrsb	w0, [x0]
  4058e0:	cmp	w0, #0x2f
  4058e4:	b.ne	4058fc <ferror@plt+0x3f1c>  // b.any
  4058e8:	ldr	x0, [sp, #24]
  4058ec:	add	x0, x0, #0x1
  4058f0:	ldrsb	w0, [x0]
  4058f4:	cmp	w0, #0x2f
  4058f8:	b.eq	4058c0 <ferror@plt+0x3ee0>  // b.none
  4058fc:	ldr	x0, [sp, #24]
  405900:	cmp	x0, #0x0
  405904:	b.eq	405918 <ferror@plt+0x3f38>  // b.none
  405908:	ldr	x0, [sp, #24]
  40590c:	ldrsb	w0, [x0]
  405910:	cmp	w0, #0x0
  405914:	b.ne	405920 <ferror@plt+0x3f40>  // b.any
  405918:	mov	x0, #0x0                   	// #0
  40591c:	b	405980 <ferror@plt+0x3fa0>
  405920:	ldr	x0, [sp]
  405924:	mov	x1, #0x1                   	// #1
  405928:	str	x1, [x0]
  40592c:	ldr	x0, [sp, #24]
  405930:	add	x0, x0, #0x1
  405934:	str	x0, [sp, #16]
  405938:	b	40595c <ferror@plt+0x3f7c>
  40593c:	ldr	x0, [sp]
  405940:	ldr	x0, [x0]
  405944:	add	x1, x0, #0x1
  405948:	ldr	x0, [sp]
  40594c:	str	x1, [x0]
  405950:	ldr	x0, [sp, #16]
  405954:	add	x0, x0, #0x1
  405958:	str	x0, [sp, #16]
  40595c:	ldr	x0, [sp, #16]
  405960:	ldrsb	w0, [x0]
  405964:	cmp	w0, #0x0
  405968:	b.eq	40597c <ferror@plt+0x3f9c>  // b.none
  40596c:	ldr	x0, [sp, #16]
  405970:	ldrsb	w0, [x0]
  405974:	cmp	w0, #0x2f
  405978:	b.ne	40593c <ferror@plt+0x3f5c>  // b.any
  40597c:	ldr	x0, [sp, #24]
  405980:	add	sp, sp, #0x20
  405984:	ret
  405988:	stp	x29, x30, [sp, #-64]!
  40598c:	mov	x29, sp
  405990:	str	x0, [sp, #24]
  405994:	str	x1, [sp, #16]
  405998:	b	405a98 <ferror@plt+0x40b8>
  40599c:	add	x0, sp, #0x28
  4059a0:	mov	x1, x0
  4059a4:	ldr	x0, [sp, #24]
  4059a8:	bl	4058a0 <ferror@plt+0x3ec0>
  4059ac:	str	x0, [sp, #56]
  4059b0:	add	x0, sp, #0x20
  4059b4:	mov	x1, x0
  4059b8:	ldr	x0, [sp, #16]
  4059bc:	bl	4058a0 <ferror@plt+0x3ec0>
  4059c0:	str	x0, [sp, #48]
  4059c4:	ldr	x1, [sp, #40]
  4059c8:	ldr	x0, [sp, #32]
  4059cc:	add	x0, x1, x0
  4059d0:	cmp	x0, #0x0
  4059d4:	b.ne	4059e0 <ferror@plt+0x4000>  // b.any
  4059d8:	mov	w0, #0x1                   	// #1
  4059dc:	b	405ab4 <ferror@plt+0x40d4>
  4059e0:	ldr	x1, [sp, #40]
  4059e4:	ldr	x0, [sp, #32]
  4059e8:	add	x0, x1, x0
  4059ec:	cmp	x0, #0x1
  4059f0:	b.ne	405a34 <ferror@plt+0x4054>  // b.any
  4059f4:	ldr	x0, [sp, #56]
  4059f8:	cmp	x0, #0x0
  4059fc:	b.eq	405a10 <ferror@plt+0x4030>  // b.none
  405a00:	ldr	x0, [sp, #56]
  405a04:	ldrsb	w0, [x0]
  405a08:	cmp	w0, #0x2f
  405a0c:	b.eq	405a2c <ferror@plt+0x404c>  // b.none
  405a10:	ldr	x0, [sp, #48]
  405a14:	cmp	x0, #0x0
  405a18:	b.eq	405a34 <ferror@plt+0x4054>  // b.none
  405a1c:	ldr	x0, [sp, #48]
  405a20:	ldrsb	w0, [x0]
  405a24:	cmp	w0, #0x2f
  405a28:	b.ne	405a34 <ferror@plt+0x4054>  // b.any
  405a2c:	mov	w0, #0x1                   	// #1
  405a30:	b	405ab4 <ferror@plt+0x40d4>
  405a34:	ldr	x0, [sp, #56]
  405a38:	cmp	x0, #0x0
  405a3c:	b.eq	405ab0 <ferror@plt+0x40d0>  // b.none
  405a40:	ldr	x0, [sp, #48]
  405a44:	cmp	x0, #0x0
  405a48:	b.eq	405ab0 <ferror@plt+0x40d0>  // b.none
  405a4c:	ldr	x1, [sp, #40]
  405a50:	ldr	x0, [sp, #32]
  405a54:	cmp	x1, x0
  405a58:	b.ne	405ab0 <ferror@plt+0x40d0>  // b.any
  405a5c:	ldr	x0, [sp, #40]
  405a60:	mov	x2, x0
  405a64:	ldr	x1, [sp, #48]
  405a68:	ldr	x0, [sp, #56]
  405a6c:	bl	401750 <strncmp@plt>
  405a70:	cmp	w0, #0x0
  405a74:	b.ne	405ab0 <ferror@plt+0x40d0>  // b.any
  405a78:	ldr	x0, [sp, #40]
  405a7c:	ldr	x1, [sp, #56]
  405a80:	add	x0, x1, x0
  405a84:	str	x0, [sp, #24]
  405a88:	ldr	x0, [sp, #32]
  405a8c:	ldr	x1, [sp, #48]
  405a90:	add	x0, x1, x0
  405a94:	str	x0, [sp, #16]
  405a98:	ldr	x0, [sp, #24]
  405a9c:	cmp	x0, #0x0
  405aa0:	b.eq	405ab0 <ferror@plt+0x40d0>  // b.none
  405aa4:	ldr	x0, [sp, #16]
  405aa8:	cmp	x0, #0x0
  405aac:	b.ne	40599c <ferror@plt+0x3fbc>  // b.any
  405ab0:	mov	w0, #0x0                   	// #0
  405ab4:	ldp	x29, x30, [sp], #64
  405ab8:	ret
  405abc:	stp	x29, x30, [sp, #-64]!
  405ac0:	mov	x29, sp
  405ac4:	str	x0, [sp, #40]
  405ac8:	str	x1, [sp, #32]
  405acc:	str	x2, [sp, #24]
  405ad0:	ldr	x0, [sp, #40]
  405ad4:	cmp	x0, #0x0
  405ad8:	b.ne	405af8 <ferror@plt+0x4118>  // b.any
  405adc:	ldr	x0, [sp, #32]
  405ae0:	cmp	x0, #0x0
  405ae4:	b.ne	405af8 <ferror@plt+0x4118>  // b.any
  405ae8:	adrp	x0, 407000 <ferror@plt+0x5620>
  405aec:	add	x0, x0, #0x3d8
  405af0:	bl	4017b0 <strdup@plt>
  405af4:	b	405c1c <ferror@plt+0x423c>
  405af8:	ldr	x0, [sp, #40]
  405afc:	cmp	x0, #0x0
  405b00:	b.ne	405b14 <ferror@plt+0x4134>  // b.any
  405b04:	ldr	x1, [sp, #24]
  405b08:	ldr	x0, [sp, #32]
  405b0c:	bl	4018c0 <strndup@plt>
  405b10:	b	405c1c <ferror@plt+0x423c>
  405b14:	ldr	x0, [sp, #32]
  405b18:	cmp	x0, #0x0
  405b1c:	b.ne	405b2c <ferror@plt+0x414c>  // b.any
  405b20:	ldr	x0, [sp, #40]
  405b24:	bl	4017b0 <strdup@plt>
  405b28:	b	405c1c <ferror@plt+0x423c>
  405b2c:	ldr	x0, [sp, #40]
  405b30:	cmp	x0, #0x0
  405b34:	b.ne	405b58 <ferror@plt+0x4178>  // b.any
  405b38:	adrp	x0, 407000 <ferror@plt+0x5620>
  405b3c:	add	x3, x0, #0x438
  405b40:	mov	w2, #0x383                 	// #899
  405b44:	adrp	x0, 407000 <ferror@plt+0x5620>
  405b48:	add	x1, x0, #0x3e0
  405b4c:	adrp	x0, 407000 <ferror@plt+0x5620>
  405b50:	add	x0, x0, #0x3f0
  405b54:	bl	401960 <__assert_fail@plt>
  405b58:	ldr	x0, [sp, #32]
  405b5c:	cmp	x0, #0x0
  405b60:	b.ne	405b84 <ferror@plt+0x41a4>  // b.any
  405b64:	adrp	x0, 407000 <ferror@plt+0x5620>
  405b68:	add	x3, x0, #0x438
  405b6c:	mov	w2, #0x384                 	// #900
  405b70:	adrp	x0, 407000 <ferror@plt+0x5620>
  405b74:	add	x1, x0, #0x3e0
  405b78:	adrp	x0, 407000 <ferror@plt+0x5620>
  405b7c:	add	x0, x0, #0x3f8
  405b80:	bl	401960 <__assert_fail@plt>
  405b84:	ldr	x0, [sp, #40]
  405b88:	bl	401640 <strlen@plt>
  405b8c:	str	x0, [sp, #56]
  405b90:	ldr	x0, [sp, #56]
  405b94:	mvn	x0, x0
  405b98:	ldr	x1, [sp, #24]
  405b9c:	cmp	x1, x0
  405ba0:	b.ls	405bac <ferror@plt+0x41cc>  // b.plast
  405ba4:	mov	x0, #0x0                   	// #0
  405ba8:	b	405c1c <ferror@plt+0x423c>
  405bac:	ldr	x1, [sp, #56]
  405bb0:	ldr	x0, [sp, #24]
  405bb4:	add	x0, x1, x0
  405bb8:	add	x0, x0, #0x1
  405bbc:	bl	401740 <malloc@plt>
  405bc0:	str	x0, [sp, #48]
  405bc4:	ldr	x0, [sp, #48]
  405bc8:	cmp	x0, #0x0
  405bcc:	b.ne	405bd8 <ferror@plt+0x41f8>  // b.any
  405bd0:	mov	x0, #0x0                   	// #0
  405bd4:	b	405c1c <ferror@plt+0x423c>
  405bd8:	ldr	x2, [sp, #56]
  405bdc:	ldr	x1, [sp, #40]
  405be0:	ldr	x0, [sp, #48]
  405be4:	bl	401610 <memcpy@plt>
  405be8:	ldr	x1, [sp, #48]
  405bec:	ldr	x0, [sp, #56]
  405bf0:	add	x0, x1, x0
  405bf4:	ldr	x2, [sp, #24]
  405bf8:	ldr	x1, [sp, #32]
  405bfc:	bl	401610 <memcpy@plt>
  405c00:	ldr	x1, [sp, #56]
  405c04:	ldr	x0, [sp, #24]
  405c08:	add	x0, x1, x0
  405c0c:	ldr	x1, [sp, #48]
  405c10:	add	x0, x1, x0
  405c14:	strb	wzr, [x0]
  405c18:	ldr	x0, [sp, #48]
  405c1c:	ldp	x29, x30, [sp], #64
  405c20:	ret
  405c24:	stp	x29, x30, [sp, #-32]!
  405c28:	mov	x29, sp
  405c2c:	str	x0, [sp, #24]
  405c30:	str	x1, [sp, #16]
  405c34:	ldr	x0, [sp, #16]
  405c38:	cmp	x0, #0x0
  405c3c:	b.eq	405c4c <ferror@plt+0x426c>  // b.none
  405c40:	ldr	x0, [sp, #16]
  405c44:	bl	401640 <strlen@plt>
  405c48:	b	405c50 <ferror@plt+0x4270>
  405c4c:	mov	x0, #0x0                   	// #0
  405c50:	mov	x2, x0
  405c54:	ldr	x1, [sp, #16]
  405c58:	ldr	x0, [sp, #24]
  405c5c:	bl	405abc <ferror@plt+0x40dc>
  405c60:	ldp	x29, x30, [sp], #32
  405c64:	ret
  405c68:	stp	x29, x30, [sp, #-304]!
  405c6c:	mov	x29, sp
  405c70:	str	x0, [sp, #56]
  405c74:	str	x1, [sp, #48]
  405c78:	str	x2, [sp, #256]
  405c7c:	str	x3, [sp, #264]
  405c80:	str	x4, [sp, #272]
  405c84:	str	x5, [sp, #280]
  405c88:	str	x6, [sp, #288]
  405c8c:	str	x7, [sp, #296]
  405c90:	str	q0, [sp, #128]
  405c94:	str	q1, [sp, #144]
  405c98:	str	q2, [sp, #160]
  405c9c:	str	q3, [sp, #176]
  405ca0:	str	q4, [sp, #192]
  405ca4:	str	q5, [sp, #208]
  405ca8:	str	q6, [sp, #224]
  405cac:	str	q7, [sp, #240]
  405cb0:	add	x0, sp, #0x130
  405cb4:	str	x0, [sp, #80]
  405cb8:	add	x0, sp, #0x130
  405cbc:	str	x0, [sp, #88]
  405cc0:	add	x0, sp, #0x100
  405cc4:	str	x0, [sp, #96]
  405cc8:	mov	w0, #0xffffffd0            	// #-48
  405ccc:	str	w0, [sp, #104]
  405cd0:	mov	w0, #0xffffff80            	// #-128
  405cd4:	str	w0, [sp, #108]
  405cd8:	add	x2, sp, #0x10
  405cdc:	add	x3, sp, #0x50
  405ce0:	ldp	x0, x1, [x3]
  405ce4:	stp	x0, x1, [x2]
  405ce8:	ldp	x0, x1, [x3, #16]
  405cec:	stp	x0, x1, [x2, #16]
  405cf0:	add	x1, sp, #0x10
  405cf4:	add	x0, sp, #0x48
  405cf8:	mov	x2, x1
  405cfc:	ldr	x1, [sp, #48]
  405d00:	bl	4018b0 <vasprintf@plt>
  405d04:	str	w0, [sp, #124]
  405d08:	ldr	w0, [sp, #124]
  405d0c:	cmp	w0, #0x0
  405d10:	b.ge	405d1c <ferror@plt+0x433c>  // b.tcont
  405d14:	mov	x0, #0x0                   	// #0
  405d18:	b	405d44 <ferror@plt+0x4364>
  405d1c:	ldr	x0, [sp, #72]
  405d20:	ldrsw	x1, [sp, #124]
  405d24:	mov	x2, x1
  405d28:	mov	x1, x0
  405d2c:	ldr	x0, [sp, #56]
  405d30:	bl	405abc <ferror@plt+0x40dc>
  405d34:	str	x0, [sp, #112]
  405d38:	ldr	x0, [sp, #72]
  405d3c:	bl	401890 <free@plt>
  405d40:	ldr	x0, [sp, #112]
  405d44:	ldp	x29, x30, [sp], #304
  405d48:	ret
  405d4c:	stp	x29, x30, [sp, #-48]!
  405d50:	mov	x29, sp
  405d54:	str	x0, [sp, #24]
  405d58:	str	x1, [sp, #16]
  405d5c:	str	wzr, [sp, #44]
  405d60:	str	wzr, [sp, #40]
  405d64:	b	405dd0 <ferror@plt+0x43f0>
  405d68:	ldr	w0, [sp, #44]
  405d6c:	cmp	w0, #0x0
  405d70:	b.eq	405d7c <ferror@plt+0x439c>  // b.none
  405d74:	str	wzr, [sp, #44]
  405d78:	b	405dc4 <ferror@plt+0x43e4>
  405d7c:	ldrsw	x0, [sp, #40]
  405d80:	ldr	x1, [sp, #24]
  405d84:	add	x0, x1, x0
  405d88:	ldrsb	w0, [x0]
  405d8c:	cmp	w0, #0x5c
  405d90:	b.ne	405da0 <ferror@plt+0x43c0>  // b.any
  405d94:	mov	w0, #0x1                   	// #1
  405d98:	str	w0, [sp, #44]
  405d9c:	b	405dc4 <ferror@plt+0x43e4>
  405da0:	ldrsw	x0, [sp, #40]
  405da4:	ldr	x1, [sp, #24]
  405da8:	add	x0, x1, x0
  405dac:	ldrsb	w0, [x0]
  405db0:	mov	w1, w0
  405db4:	ldr	x0, [sp, #16]
  405db8:	bl	4018e0 <strchr@plt>
  405dbc:	cmp	x0, #0x0
  405dc0:	b.ne	405dec <ferror@plt+0x440c>  // b.any
  405dc4:	ldr	w0, [sp, #40]
  405dc8:	add	w0, w0, #0x1
  405dcc:	str	w0, [sp, #40]
  405dd0:	ldrsw	x0, [sp, #40]
  405dd4:	ldr	x1, [sp, #24]
  405dd8:	add	x0, x1, x0
  405ddc:	ldrsb	w0, [x0]
  405de0:	cmp	w0, #0x0
  405de4:	b.ne	405d68 <ferror@plt+0x4388>  // b.any
  405de8:	b	405df0 <ferror@plt+0x4410>
  405dec:	nop
  405df0:	ldr	w1, [sp, #40]
  405df4:	ldr	w0, [sp, #44]
  405df8:	sub	w0, w1, w0
  405dfc:	sxtw	x0, w0
  405e00:	ldp	x29, x30, [sp], #48
  405e04:	ret
  405e08:	stp	x29, x30, [sp, #-64]!
  405e0c:	mov	x29, sp
  405e10:	str	x0, [sp, #40]
  405e14:	str	x1, [sp, #32]
  405e18:	str	x2, [sp, #24]
  405e1c:	str	w3, [sp, #20]
  405e20:	ldr	x0, [sp, #40]
  405e24:	ldr	x0, [x0]
  405e28:	str	x0, [sp, #56]
  405e2c:	ldr	x0, [sp, #56]
  405e30:	ldrsb	w0, [x0]
  405e34:	cmp	w0, #0x0
  405e38:	b.ne	405e78 <ferror@plt+0x4498>  // b.any
  405e3c:	ldr	x0, [sp, #40]
  405e40:	ldr	x0, [x0]
  405e44:	ldrsb	w0, [x0]
  405e48:	cmp	w0, #0x0
  405e4c:	b.eq	405e70 <ferror@plt+0x4490>  // b.none
  405e50:	adrp	x0, 407000 <ferror@plt+0x5620>
  405e54:	add	x3, x0, #0x448
  405e58:	mov	w2, #0x3c6                 	// #966
  405e5c:	adrp	x0, 407000 <ferror@plt+0x5620>
  405e60:	add	x1, x0, #0x3e0
  405e64:	adrp	x0, 407000 <ferror@plt+0x5620>
  405e68:	add	x0, x0, #0x400
  405e6c:	bl	401960 <__assert_fail@plt>
  405e70:	mov	x0, #0x0                   	// #0
  405e74:	b	4060a8 <ferror@plt+0x46c8>
  405e78:	ldr	x1, [sp, #24]
  405e7c:	ldr	x0, [sp, #56]
  405e80:	bl	4018d0 <strspn@plt>
  405e84:	mov	x1, x0
  405e88:	ldr	x0, [sp, #56]
  405e8c:	add	x0, x0, x1
  405e90:	str	x0, [sp, #56]
  405e94:	ldr	x0, [sp, #56]
  405e98:	ldrsb	w0, [x0]
  405e9c:	cmp	w0, #0x0
  405ea0:	b.ne	405eb8 <ferror@plt+0x44d8>  // b.any
  405ea4:	ldr	x0, [sp, #40]
  405ea8:	ldr	x1, [sp, #56]
  405eac:	str	x1, [x0]
  405eb0:	mov	x0, #0x0                   	// #0
  405eb4:	b	4060a8 <ferror@plt+0x46c8>
  405eb8:	ldr	w0, [sp, #20]
  405ebc:	cmp	w0, #0x0
  405ec0:	b.eq	405fdc <ferror@plt+0x45fc>  // b.none
  405ec4:	ldr	x0, [sp, #56]
  405ec8:	ldrsb	w0, [x0]
  405ecc:	mov	w1, w0
  405ed0:	adrp	x0, 407000 <ferror@plt+0x5620>
  405ed4:	add	x0, x0, #0x410
  405ed8:	bl	4018e0 <strchr@plt>
  405edc:	cmp	x0, #0x0
  405ee0:	b.eq	405fdc <ferror@plt+0x45fc>  // b.none
  405ee4:	ldr	x0, [sp, #56]
  405ee8:	ldrsb	w0, [x0]
  405eec:	strb	w0, [sp, #48]
  405ef0:	strb	wzr, [sp, #49]
  405ef4:	ldr	x0, [sp, #56]
  405ef8:	add	x0, x0, #0x1
  405efc:	add	x1, sp, #0x30
  405f00:	bl	405d4c <ferror@plt+0x436c>
  405f04:	mov	x1, x0
  405f08:	ldr	x0, [sp, #32]
  405f0c:	str	x1, [x0]
  405f10:	ldr	x0, [sp, #32]
  405f14:	ldr	x0, [x0]
  405f18:	add	x0, x0, #0x1
  405f1c:	ldr	x1, [sp, #56]
  405f20:	add	x0, x1, x0
  405f24:	ldrsb	w0, [x0]
  405f28:	cmp	w0, #0x0
  405f2c:	b.eq	405fa0 <ferror@plt+0x45c0>  // b.none
  405f30:	ldr	x0, [sp, #32]
  405f34:	ldr	x0, [x0]
  405f38:	add	x0, x0, #0x1
  405f3c:	ldr	x1, [sp, #56]
  405f40:	add	x0, x1, x0
  405f44:	ldrsb	w1, [x0]
  405f48:	ldrsb	w0, [sp, #48]
  405f4c:	cmp	w1, w0
  405f50:	b.ne	405fa0 <ferror@plt+0x45c0>  // b.any
  405f54:	ldr	x0, [sp, #32]
  405f58:	ldr	x0, [x0]
  405f5c:	add	x0, x0, #0x2
  405f60:	ldr	x1, [sp, #56]
  405f64:	add	x0, x1, x0
  405f68:	ldrsb	w0, [x0]
  405f6c:	cmp	w0, #0x0
  405f70:	b.eq	405fb4 <ferror@plt+0x45d4>  // b.none
  405f74:	ldr	x0, [sp, #32]
  405f78:	ldr	x0, [x0]
  405f7c:	add	x0, x0, #0x2
  405f80:	ldr	x1, [sp, #56]
  405f84:	add	x0, x1, x0
  405f88:	ldrsb	w0, [x0]
  405f8c:	mov	w1, w0
  405f90:	ldr	x0, [sp, #24]
  405f94:	bl	4018e0 <strchr@plt>
  405f98:	cmp	x0, #0x0
  405f9c:	b.ne	405fb4 <ferror@plt+0x45d4>  // b.any
  405fa0:	ldr	x0, [sp, #40]
  405fa4:	ldr	x1, [sp, #56]
  405fa8:	str	x1, [x0]
  405fac:	mov	x0, #0x0                   	// #0
  405fb0:	b	4060a8 <ferror@plt+0x46c8>
  405fb4:	ldr	x0, [sp, #56]
  405fb8:	add	x1, x0, #0x1
  405fbc:	str	x1, [sp, #56]
  405fc0:	ldr	x1, [sp, #32]
  405fc4:	ldr	x1, [x1]
  405fc8:	add	x1, x1, #0x2
  405fcc:	add	x1, x0, x1
  405fd0:	ldr	x0, [sp, #40]
  405fd4:	str	x1, [x0]
  405fd8:	b	4060a4 <ferror@plt+0x46c4>
  405fdc:	ldr	w0, [sp, #20]
  405fe0:	cmp	w0, #0x0
  405fe4:	b.eq	406074 <ferror@plt+0x4694>  // b.none
  405fe8:	ldr	x1, [sp, #24]
  405fec:	ldr	x0, [sp, #56]
  405ff0:	bl	405d4c <ferror@plt+0x436c>
  405ff4:	mov	x1, x0
  405ff8:	ldr	x0, [sp, #32]
  405ffc:	str	x1, [x0]
  406000:	ldr	x0, [sp, #32]
  406004:	ldr	x0, [x0]
  406008:	ldr	x1, [sp, #56]
  40600c:	add	x0, x1, x0
  406010:	ldrsb	w0, [x0]
  406014:	cmp	w0, #0x0
  406018:	b.eq	406058 <ferror@plt+0x4678>  // b.none
  40601c:	ldr	x0, [sp, #32]
  406020:	ldr	x0, [x0]
  406024:	ldr	x1, [sp, #56]
  406028:	add	x0, x1, x0
  40602c:	ldrsb	w0, [x0]
  406030:	mov	w1, w0
  406034:	ldr	x0, [sp, #24]
  406038:	bl	4018e0 <strchr@plt>
  40603c:	cmp	x0, #0x0
  406040:	b.ne	406058 <ferror@plt+0x4678>  // b.any
  406044:	ldr	x0, [sp, #40]
  406048:	ldr	x1, [sp, #56]
  40604c:	str	x1, [x0]
  406050:	mov	x0, #0x0                   	// #0
  406054:	b	4060a8 <ferror@plt+0x46c8>
  406058:	ldr	x0, [sp, #32]
  40605c:	ldr	x0, [x0]
  406060:	ldr	x1, [sp, #56]
  406064:	add	x1, x1, x0
  406068:	ldr	x0, [sp, #40]
  40606c:	str	x1, [x0]
  406070:	b	4060a4 <ferror@plt+0x46c4>
  406074:	ldr	x1, [sp, #24]
  406078:	ldr	x0, [sp, #56]
  40607c:	bl	401940 <strcspn@plt>
  406080:	mov	x1, x0
  406084:	ldr	x0, [sp, #32]
  406088:	str	x1, [x0]
  40608c:	ldr	x0, [sp, #32]
  406090:	ldr	x0, [x0]
  406094:	ldr	x1, [sp, #56]
  406098:	add	x1, x1, x0
  40609c:	ldr	x0, [sp, #40]
  4060a0:	str	x1, [x0]
  4060a4:	ldr	x0, [sp, #56]
  4060a8:	ldp	x29, x30, [sp], #64
  4060ac:	ret
  4060b0:	stp	x29, x30, [sp, #-48]!
  4060b4:	mov	x29, sp
  4060b8:	str	x0, [sp, #24]
  4060bc:	ldr	x0, [sp, #24]
  4060c0:	bl	401780 <fgetc@plt>
  4060c4:	str	w0, [sp, #44]
  4060c8:	ldr	w0, [sp, #44]
  4060cc:	cmn	w0, #0x1
  4060d0:	b.ne	4060dc <ferror@plt+0x46fc>  // b.any
  4060d4:	mov	w0, #0x1                   	// #1
  4060d8:	b	4060ec <ferror@plt+0x470c>
  4060dc:	ldr	w0, [sp, #44]
  4060e0:	cmp	w0, #0xa
  4060e4:	b.ne	4060bc <ferror@plt+0x46dc>  // b.any
  4060e8:	mov	w0, #0x0                   	// #0
  4060ec:	ldp	x29, x30, [sp], #48
  4060f0:	ret
  4060f4:	nop
  4060f8:	stp	x29, x30, [sp, #-64]!
  4060fc:	mov	x29, sp
  406100:	stp	x19, x20, [sp, #16]
  406104:	adrp	x20, 418000 <ferror@plt+0x16620>
  406108:	add	x20, x20, #0xde0
  40610c:	stp	x21, x22, [sp, #32]
  406110:	adrp	x21, 418000 <ferror@plt+0x16620>
  406114:	add	x21, x21, #0xdd8
  406118:	sub	x20, x20, x21
  40611c:	mov	w22, w0
  406120:	stp	x23, x24, [sp, #48]
  406124:	mov	x23, x1
  406128:	mov	x24, x2
  40612c:	bl	4015d0 <memcpy@plt-0x40>
  406130:	cmp	xzr, x20, asr #3
  406134:	b.eq	406160 <ferror@plt+0x4780>  // b.none
  406138:	asr	x20, x20, #3
  40613c:	mov	x19, #0x0                   	// #0
  406140:	ldr	x3, [x21, x19, lsl #3]
  406144:	mov	x2, x24
  406148:	add	x19, x19, #0x1
  40614c:	mov	x1, x23
  406150:	mov	w0, w22
  406154:	blr	x3
  406158:	cmp	x20, x19
  40615c:	b.ne	406140 <ferror@plt+0x4760>  // b.any
  406160:	ldp	x19, x20, [sp, #16]
  406164:	ldp	x21, x22, [sp, #32]
  406168:	ldp	x23, x24, [sp, #48]
  40616c:	ldp	x29, x30, [sp], #64
  406170:	ret
  406174:	nop
  406178:	ret
  40617c:	nop
  406180:	adrp	x2, 419000 <ferror@plt+0x17620>
  406184:	mov	x1, #0x0                   	// #0
  406188:	ldr	x2, [x2, #504]
  40618c:	b	4016d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406190 <.fini>:
  406190:	stp	x29, x30, [sp, #-16]!
  406194:	mov	x29, sp
  406198:	ldp	x29, x30, [sp], #16
  40619c:	ret
