// Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
// Date        : Thu Oct 24 13:46:26 2013
// Host        : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
// Command     : write_verilog -force -mode funcsim
//               /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_funcsim.v
// Design      : ten_gig_eth_pcs_pma_ip
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CORE_GENERATION_INFO = "ten_gig_eth_pcs_pma_ip,ten_gig_eth_pcs_pma_v4_0,{x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=ten_gig_eth_pcs_pma,x_ipVersion=4.0,x_ipLanguage=VERILOG,c_family=virtex7,c_component_name=ten_gig_eth_pcs_pma_ip,c_has_mdio=false,c_has_fec=false,c_has_an=false,c_is_kr=false,c_gttype=1,c_data_width=32,c_1588=0,c_transceivercontrol=false,c_supportlevel=0}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* NotValidForBitStream *)
module ten_gig_eth_pcs_pma_ip
   (clk156,
    dclk,
    txusrclk,
    txusrclk2,
    txclk322,
    areset,
    areset_clk156,
    gttxreset,
    gtrxreset,
    txuserrdy,
    qplllock,
    qplloutclk,
    qplloutrefclk,
    reset_counter_done,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    txp,
    txn,
    rxp,
    rxn,
    configuration_vector,
    status_vector,
    core_status,
    tx_resetdone,
    rx_resetdone,
    signal_detect,
    tx_fault,
    drp_req,
    drp_gnt,
    drp_den_o,
    drp_dwe_o,
    drp_daddr_o,
    drp_di_o,
    drp_drdy_o,
    drp_drpdo_o,
    drp_den_i,
    drp_dwe_i,
    drp_daddr_i,
    drp_di_i,
    drp_drdy_i,
    drp_drpdo_i,
    pma_pmd_type,
    tx_disable);
  input clk156;
  input dclk;
  input txusrclk;
  input txusrclk2;
  output txclk322;
  input areset;
  input areset_clk156;
  input gttxreset;
  input gtrxreset;
  input txuserrdy;
  input qplllock;
  input qplloutclk;
  input qplloutrefclk;
  input reset_counter_done;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output txp;
  output txn;
  input rxp;
  input rxn;
  input [535:0]configuration_vector;
  output [447:0]status_vector;
  output [7:0]core_status;
  output tx_resetdone;
  output rx_resetdone;
  input signal_detect;
  input tx_fault;
  output drp_req;
  input drp_gnt;
  output drp_den_o;
  output drp_dwe_o;
  output [15:0]drp_daddr_o;
  output [15:0]drp_di_o;
  output drp_drdy_o;
  output [15:0]drp_drpdo_o;
  input drp_den_i;
  input drp_dwe_i;
  input [15:0]drp_daddr_i;
  input [15:0]drp_di_i;
  input drp_drdy_i;
  input [15:0]drp_drpdo_i;
  input [2:0]pma_pmd_type;
  output tx_disable;

  wire areset;
  wire areset_clk156;
  wire clk156;
  wire [535:0]configuration_vector;
  wire [7:0]core_status;
  wire dclk;
  wire [15:0]drp_daddr_i;
  wire [15:0]drp_daddr_o;
  wire drp_den_i;
  wire drp_den_o;
  wire [15:0]drp_di_i;
  wire [15:0]drp_di_o;
  wire drp_drdy_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_i;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire drp_dwe_o;
  wire drp_gnt;
  wire drp_req;
  wire gtrxreset;
  wire gttxreset;
  wire [2:0]pma_pmd_type;
  wire qplllock;
  wire qplloutclk;
  wire qplloutrefclk;
  wire reset_counter_done;
  wire rx_resetdone;
  wire rxn;
  wire rxp;
  wire signal_detect;
  wire [447:0]status_vector;
  wire tx_disable;
  wire tx_fault;
  wire tx_resetdone;
  wire txclk322;
  wire txn;
  wire txp;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

(* DowngradeIPIdentifiedWarnings = "yes" *) 
   ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_block inst
       (.areset(areset),
        .areset_clk156(areset_clk156),
        .clk156(clk156),
        .configuration_vector(configuration_vector),
        .core_status(core_status),
        .dclk(dclk),
        .drp_daddr_i(drp_daddr_i),
        .drp_daddr_o(drp_daddr_o),
        .drp_den_i(drp_den_i),
        .drp_den_o(drp_den_o),
        .drp_di_i(drp_di_i),
        .drp_di_o(drp_di_o),
        .drp_drdy_i(drp_drdy_i),
        .drp_drdy_o(drp_drdy_o),
        .drp_drpdo_i(drp_drpdo_i),
        .drp_drpdo_o(drp_drpdo_o),
        .drp_dwe_i(drp_dwe_i),
        .drp_dwe_o(drp_dwe_o),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gtrxreset(gtrxreset),
        .gttxreset(gttxreset),
        .pma_pmd_type(pma_pmd_type),
        .qplllock(qplllock),
        .qplloutclk(qplloutclk),
        .qplloutrefclk(qplloutrefclk),
        .reset_counter_done(reset_counter_done),
        .rx_resetdone(rx_resetdone),
        .rxn(rxn),
        .rxp(rxp),
        .signal_detect(signal_detect),
        .status_vector(status_vector),
        .tx_disable(tx_disable),
        .tx_fault(tx_fault),
        .tx_resetdone(tx_resetdone),
        .txclk322(txclk322),
        .txn(txn),
        .txp(txp),
        .txuserrdy(txuserrdy),
        .txusrclk(txusrclk),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_block
   (clk156,
    dclk,
    txusrclk,
    txusrclk2,
    txclk322,
    areset,
    areset_clk156,
    txuserrdy,
    gttxreset,
    gtrxreset,
    qplllock,
    qplloutclk,
    qplloutrefclk,
    reset_counter_done,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    txp,
    txn,
    rxp,
    rxn,
    configuration_vector,
    status_vector,
    core_status,
    tx_resetdone,
    rx_resetdone,
    signal_detect,
    tx_fault,
    drp_req,
    drp_gnt,
    drp_den_o,
    drp_dwe_o,
    drp_daddr_o,
    drp_di_o,
    drp_drdy_o,
    drp_drpdo_o,
    drp_den_i,
    drp_dwe_i,
    drp_daddr_i,
    drp_di_i,
    drp_drdy_i,
    drp_drpdo_i,
    pma_pmd_type,
    tx_disable);
  input clk156;
  input dclk;
  input txusrclk;
  input txusrclk2;
  output txclk322;
  input areset;
  input areset_clk156;
  input txuserrdy;
  input gttxreset;
  input gtrxreset;
  input qplllock;
  input qplloutclk;
  input qplloutrefclk;
  input reset_counter_done;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output txp;
  output txn;
  input rxp;
  input rxn;
  input [535:0]configuration_vector;
  output [447:0]status_vector;
  output [7:0]core_status;
  output tx_resetdone;
  output rx_resetdone;
  input signal_detect;
  input tx_fault;
  output drp_req;
  input drp_gnt;
  output drp_den_o;
  output drp_dwe_o;
  output [15:0]drp_daddr_o;
  output [15:0]drp_di_o;
  output drp_drdy_o;
  output [15:0]drp_drpdo_o;
  input drp_den_i;
  input drp_dwe_i;
  input [15:0]drp_daddr_i;
  input [15:0]drp_di_i;
  input drp_drdy_i;
  input [15:0]drp_drpdo_i;
  input [2:0]pma_pmd_type;
  output tx_disable;

  wire \<const0> ;
  wire \<const1> ;
  wire areset;
  wire areset_clk156;
  wire cable_pull_reset;
  wire cable_pull_reset_reg__0;
  wire cable_pull_reset_reg_reg__0;
  wire cable_pull_reset_rising;
  wire cable_pull_reset_rising_reg__0;
  wire cable_pull_reset_rising_rxusrclk2;
  wire [19:0]cable_pull_watchdog;
  wire [19:0]cable_pull_watchdog0__0;
  wire [1:0]cable_pull_watchdog_event;
  wire cable_pull_watchdog_event0;
  wire cable_pull_watchdog_event1;
  wire cable_unpull_enable;
  wire cable_unpull_enable0;
  wire cable_unpull_reset1;
  wire cable_unpull_reset_reg__0;
  wire cable_unpull_reset_reg_reg__0;
  wire cable_unpull_reset_rising;
  wire cable_unpull_reset_rising_reg__0;
  wire cable_unpull_reset_rising_rxusrclk2;
  wire [19:0]cable_unpull_watchdog;
  wire [19:0]cable_unpull_watchdog0__0;
  wire [10:0]cable_unpull_watchdog_event;
  wire clk156;
  wire clk156_reset_rx_tmp;
  wire clk156_reset_tx;
  wire clk156_reset_tx_tmp;
  wire [535:0]configuration_vector;
  wire [0:0]\^core_status ;
  wire dclk;
  wire [15:0]drp_daddr_i;
  wire [8:1]\^drp_daddr_o ;
  wire drp_den_i;
  wire drp_den_o;
  wire [15:0]drp_di_i;
  wire drp_drdy_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_i;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire drp_gnt;
  wire drp_req;
  wire gt0_clear_rx_prbs_err_count_i;
  wire gt0_rxbufreset_i;
  wire gt0_rxbufreset_i0;
  wire [31:0]gt0_rxdata_i;
  wire gt0_rxdatavalid_i;
  wire gt0_rxgearboxslip_i;
  wire [1:0]gt0_rxheader_i;
  wire gt0_rxheadervalid_i;
  wire gt0_rxresetdone_i;
  wire gt0_rxresetdone_i_regrx322;
  wire gt0_txresetdone_i;
  wire [3:0]gt_rxc_d1;
  wire [31:0]gt_rxd_d1;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire gtrxreset;
  wire gttxreset;
  wire n_0_cable_pull_reset_i_1;
  wire n_0_cable_pull_reset_i_2;
  wire n_0_cable_pull_reset_i_3;
  wire n_0_cable_pull_reset_i_4;
  wire n_0_cable_pull_reset_rising_i_1;
  wire \n_0_cable_pull_watchdog[0]_i_1 ;
  wire \n_0_cable_pull_watchdog[10]_i_1 ;
  wire \n_0_cable_pull_watchdog[11]_i_1 ;
  wire \n_0_cable_pull_watchdog[11]_i_3 ;
  wire \n_0_cable_pull_watchdog[11]_i_4 ;
  wire \n_0_cable_pull_watchdog[11]_i_5 ;
  wire \n_0_cable_pull_watchdog[11]_i_6 ;
  wire \n_0_cable_pull_watchdog[12]_i_1 ;
  wire \n_0_cable_pull_watchdog[13]_i_1 ;
  wire \n_0_cable_pull_watchdog[14]_i_1 ;
  wire \n_0_cable_pull_watchdog[15]_i_1 ;
  wire \n_0_cable_pull_watchdog[15]_i_3 ;
  wire \n_0_cable_pull_watchdog[15]_i_4 ;
  wire \n_0_cable_pull_watchdog[15]_i_5 ;
  wire \n_0_cable_pull_watchdog[15]_i_6 ;
  wire \n_0_cable_pull_watchdog[16]_i_1 ;
  wire \n_0_cable_pull_watchdog[17]_i_1 ;
  wire \n_0_cable_pull_watchdog[18]_i_1 ;
  wire \n_0_cable_pull_watchdog[19]_i_1 ;
  wire \n_0_cable_pull_watchdog[19]_i_3 ;
  wire \n_0_cable_pull_watchdog[19]_i_4 ;
  wire \n_0_cable_pull_watchdog[19]_i_5 ;
  wire \n_0_cable_pull_watchdog[19]_i_6 ;
  wire \n_0_cable_pull_watchdog[1]_i_1 ;
  wire \n_0_cable_pull_watchdog[2]_i_1 ;
  wire \n_0_cable_pull_watchdog[3]_i_1 ;
  wire \n_0_cable_pull_watchdog[3]_i_3 ;
  wire \n_0_cable_pull_watchdog[3]_i_4 ;
  wire \n_0_cable_pull_watchdog[3]_i_5 ;
  wire \n_0_cable_pull_watchdog[3]_i_6 ;
  wire \n_0_cable_pull_watchdog[4]_i_1 ;
  wire \n_0_cable_pull_watchdog[5]_i_1 ;
  wire \n_0_cable_pull_watchdog[6]_i_1 ;
  wire \n_0_cable_pull_watchdog[7]_i_1 ;
  wire \n_0_cable_pull_watchdog[7]_i_3 ;
  wire \n_0_cable_pull_watchdog[7]_i_4 ;
  wire \n_0_cable_pull_watchdog[7]_i_5 ;
  wire \n_0_cable_pull_watchdog[7]_i_6 ;
  wire \n_0_cable_pull_watchdog[8]_i_1 ;
  wire \n_0_cable_pull_watchdog[9]_i_1 ;
  wire \n_0_cable_pull_watchdog_event[0]_i_1 ;
  wire \n_0_cable_pull_watchdog_event[1]_i_2 ;
  wire \n_0_cable_pull_watchdog_event[1]_i_4 ;
  wire \n_0_cable_pull_watchdog_event[1]_i_5 ;
  wire \n_0_cable_pull_watchdog_reg[11]_i_2 ;
  wire \n_0_cable_pull_watchdog_reg[15]_i_2 ;
  wire \n_0_cable_pull_watchdog_reg[3]_i_2 ;
  wire \n_0_cable_pull_watchdog_reg[7]_i_2 ;
  wire n_0_cable_unpull_enable_i_1;
  wire n_0_cable_unpull_reset_i_1;
  wire n_0_cable_unpull_reset_reg;
  wire n_0_cable_unpull_reset_rising_i_1;
  wire \n_0_cable_unpull_watchdog[0]_i_1 ;
  wire \n_0_cable_unpull_watchdog[10]_i_1 ;
  wire \n_0_cable_unpull_watchdog[11]_i_1 ;
  wire \n_0_cable_unpull_watchdog[11]_i_3 ;
  wire \n_0_cable_unpull_watchdog[11]_i_4 ;
  wire \n_0_cable_unpull_watchdog[11]_i_5 ;
  wire \n_0_cable_unpull_watchdog[11]_i_6 ;
  wire \n_0_cable_unpull_watchdog[12]_i_1 ;
  wire \n_0_cable_unpull_watchdog[13]_i_1 ;
  wire \n_0_cable_unpull_watchdog[14]_i_1 ;
  wire \n_0_cable_unpull_watchdog[15]_i_1 ;
  wire \n_0_cable_unpull_watchdog[15]_i_3 ;
  wire \n_0_cable_unpull_watchdog[15]_i_4 ;
  wire \n_0_cable_unpull_watchdog[15]_i_5 ;
  wire \n_0_cable_unpull_watchdog[15]_i_6 ;
  wire \n_0_cable_unpull_watchdog[16]_i_1 ;
  wire \n_0_cable_unpull_watchdog[17]_i_1 ;
  wire \n_0_cable_unpull_watchdog[18]_i_1 ;
  wire \n_0_cable_unpull_watchdog[19]_i_2 ;
  wire \n_0_cable_unpull_watchdog[19]_i_4 ;
  wire \n_0_cable_unpull_watchdog[19]_i_5 ;
  wire \n_0_cable_unpull_watchdog[19]_i_6 ;
  wire \n_0_cable_unpull_watchdog[19]_i_7 ;
  wire \n_0_cable_unpull_watchdog[1]_i_1 ;
  wire \n_0_cable_unpull_watchdog[2]_i_1 ;
  wire \n_0_cable_unpull_watchdog[3]_i_1 ;
  wire \n_0_cable_unpull_watchdog[3]_i_3 ;
  wire \n_0_cable_unpull_watchdog[3]_i_4 ;
  wire \n_0_cable_unpull_watchdog[3]_i_5 ;
  wire \n_0_cable_unpull_watchdog[3]_i_6 ;
  wire \n_0_cable_unpull_watchdog[4]_i_1 ;
  wire \n_0_cable_unpull_watchdog[5]_i_1 ;
  wire \n_0_cable_unpull_watchdog[6]_i_1 ;
  wire \n_0_cable_unpull_watchdog[7]_i_1 ;
  wire \n_0_cable_unpull_watchdog[7]_i_3 ;
  wire \n_0_cable_unpull_watchdog[7]_i_4 ;
  wire \n_0_cable_unpull_watchdog[7]_i_5 ;
  wire \n_0_cable_unpull_watchdog[7]_i_6 ;
  wire \n_0_cable_unpull_watchdog[8]_i_1 ;
  wire \n_0_cable_unpull_watchdog[9]_i_1 ;
  wire \n_0_cable_unpull_watchdog_event[10]_i_1 ;
  wire \n_0_cable_unpull_watchdog_event[10]_i_3 ;
  wire \n_0_cable_unpull_watchdog_event[10]_i_4 ;
  wire \n_0_cable_unpull_watchdog_event[10]_i_5 ;
  wire \n_0_cable_unpull_watchdog_event[10]_i_6 ;
  wire \n_0_cable_unpull_watchdog_event[10]_i_7 ;
  wire \n_0_cable_unpull_watchdog_event[5]_i_2 ;
  wire \n_0_cable_unpull_watchdog_event[6]_i_2 ;
  wire \n_0_cable_unpull_watchdog_event_reg[0] ;
  wire \n_0_cable_unpull_watchdog_event_reg[10] ;
  wire \n_0_cable_unpull_watchdog_event_reg[1] ;
  wire \n_0_cable_unpull_watchdog_event_reg[2] ;
  wire \n_0_cable_unpull_watchdog_event_reg[3] ;
  wire \n_0_cable_unpull_watchdog_event_reg[4] ;
  wire \n_0_cable_unpull_watchdog_event_reg[5] ;
  wire \n_0_cable_unpull_watchdog_event_reg[6] ;
  wire \n_0_cable_unpull_watchdog_event_reg[7] ;
  wire \n_0_cable_unpull_watchdog_event_reg[8] ;
  wire \n_0_cable_unpull_watchdog_event_reg[9] ;
  wire \n_0_cable_unpull_watchdog_reg[11]_i_2 ;
  wire \n_0_cable_unpull_watchdog_reg[15]_i_2 ;
  wire \n_0_cable_unpull_watchdog_reg[3]_i_2 ;
  wire \n_0_cable_unpull_watchdog_reg[7]_i_2 ;
  wire \n_1_cable_pull_watchdog_reg[11]_i_2 ;
  wire \n_1_cable_pull_watchdog_reg[15]_i_2 ;
  wire \n_1_cable_pull_watchdog_reg[19]_i_2 ;
  wire \n_1_cable_pull_watchdog_reg[3]_i_2 ;
  wire \n_1_cable_pull_watchdog_reg[7]_i_2 ;
  wire \n_1_cable_unpull_watchdog_reg[11]_i_2 ;
  wire \n_1_cable_unpull_watchdog_reg[15]_i_2 ;
  wire \n_1_cable_unpull_watchdog_reg[19]_i_3 ;
  wire \n_1_cable_unpull_watchdog_reg[3]_i_2 ;
  wire \n_1_cable_unpull_watchdog_reg[7]_i_2 ;
  wire \n_2_cable_pull_watchdog_reg[11]_i_2 ;
  wire \n_2_cable_pull_watchdog_reg[15]_i_2 ;
  wire \n_2_cable_pull_watchdog_reg[19]_i_2 ;
  wire \n_2_cable_pull_watchdog_reg[3]_i_2 ;
  wire \n_2_cable_pull_watchdog_reg[7]_i_2 ;
  wire \n_2_cable_unpull_watchdog_reg[11]_i_2 ;
  wire \n_2_cable_unpull_watchdog_reg[15]_i_2 ;
  wire \n_2_cable_unpull_watchdog_reg[19]_i_3 ;
  wire \n_2_cable_unpull_watchdog_reg[3]_i_2 ;
  wire \n_2_cable_unpull_watchdog_reg[7]_i_2 ;
  wire \n_3_cable_pull_watchdog_reg[11]_i_2 ;
  wire \n_3_cable_pull_watchdog_reg[15]_i_2 ;
  wire \n_3_cable_pull_watchdog_reg[19]_i_2 ;
  wire \n_3_cable_pull_watchdog_reg[3]_i_2 ;
  wire \n_3_cable_pull_watchdog_reg[7]_i_2 ;
  wire \n_3_cable_unpull_watchdog_reg[11]_i_2 ;
  wire \n_3_cable_unpull_watchdog_reg[15]_i_2 ;
  wire \n_3_cable_unpull_watchdog_reg[19]_i_3 ;
  wire \n_3_cable_unpull_watchdog_reg[3]_i_2 ;
  wire \n_3_cable_unpull_watchdog_reg[7]_i_2 ;
  wire n_7_ten_gig_eth_pcs_pma_ip_local_clock_reset_block;
  wire n_8_ten_gig_eth_pcs_pma_ip_local_clock_reset_block;
  wire pcs_resetout_reg;
  wire [2:0]pma_pmd_type;
  wire pma_resetout_reg;
  wire qplllock;
  wire qplloutclk;
  wire qplloutrefclk;
  wire reset_counter_done;
  wire resetdone;
  wire rx_prbs31_en;
  wire rx_resetdone;
  wire [3:0]rx_sample;
  wire [3:0]rx_sample_prev;
  wire rxclk322;
  wire rxn;
  wire rxp;
  wire rxreset322;
  wire rxuserrdy;
  wire rxusrclk2;
  wire signal_detect;
  wire [303:15]\^status_vector ;
  wire \ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_insert_i/local_fault ;
  wire tx_disable;
  wire tx_fault;
  wire tx_prbs31_en;
  wire tx_resetdone;
  wire txclk322;
  wire txn;
  wire txp;
  wire txreset322;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;
  wire [3:3]\NLW_cable_pull_watchdog_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_cable_unpull_watchdog_reg[19]_i_3_CO_UNCONNECTED ;

  assign core_status[7] = \<const0> ;
  assign core_status[6] = \<const0> ;
  assign core_status[5] = \<const0> ;
  assign core_status[4] = \<const0> ;
  assign core_status[3] = \<const0> ;
  assign core_status[2] = \<const0> ;
  assign core_status[1] = \<const0> ;
  assign core_status[0] = \^core_status [0];
  assign drp_daddr_o[15] = \<const0> ;
  assign drp_daddr_o[14] = \<const0> ;
  assign drp_daddr_o[13] = \<const0> ;
  assign drp_daddr_o[12] = \<const0> ;
  assign drp_daddr_o[11] = \<const0> ;
  assign drp_daddr_o[10] = \<const0> ;
  assign drp_daddr_o[9] = \<const0> ;
  assign drp_daddr_o[8] = \^drp_daddr_o [8];
  assign drp_daddr_o[7] = \<const0> ;
  assign drp_daddr_o[6] = \^drp_daddr_o [6];
  assign drp_daddr_o[5] = \<const0> ;
  assign drp_daddr_o[4:1] = \^drp_daddr_o [4:1];
  assign drp_daddr_o[0] = \<const0> ;
  assign drp_di_o[15] = \<const0> ;
  assign drp_di_o[14] = \<const0> ;
  assign drp_di_o[13] = \<const0> ;
  assign drp_di_o[12] = \<const0> ;
  assign drp_di_o[11] = \<const0> ;
  assign drp_di_o[10] = \<const0> ;
  assign drp_di_o[9] = \<const0> ;
  assign drp_di_o[8] = \<const0> ;
  assign drp_di_o[7] = \<const0> ;
  assign drp_di_o[6] = \<const0> ;
  assign drp_di_o[5] = \<const0> ;
  assign drp_di_o[4] = \<const0> ;
  assign drp_di_o[3] = \<const0> ;
  assign drp_di_o[2] = \<const0> ;
  assign drp_di_o[1] = \<const0> ;
  assign drp_di_o[0] = \<const0> ;
  assign drp_dwe_o = \<const0> ;
  assign status_vector[447] = \<const0> ;
  assign status_vector[446] = \<const0> ;
  assign status_vector[445] = \<const0> ;
  assign status_vector[444] = \<const0> ;
  assign status_vector[443] = \<const0> ;
  assign status_vector[442] = \<const0> ;
  assign status_vector[441] = \<const0> ;
  assign status_vector[440] = \<const0> ;
  assign status_vector[439] = \<const0> ;
  assign status_vector[438] = \<const0> ;
  assign status_vector[437] = \<const0> ;
  assign status_vector[436] = \<const0> ;
  assign status_vector[435] = \<const0> ;
  assign status_vector[434] = \<const0> ;
  assign status_vector[433] = \<const0> ;
  assign status_vector[432] = \<const0> ;
  assign status_vector[431] = \<const0> ;
  assign status_vector[430] = \<const0> ;
  assign status_vector[429] = \<const0> ;
  assign status_vector[428] = \<const0> ;
  assign status_vector[427] = \<const0> ;
  assign status_vector[426] = \<const0> ;
  assign status_vector[425] = \<const0> ;
  assign status_vector[424] = \<const0> ;
  assign status_vector[423] = \<const0> ;
  assign status_vector[422] = \<const0> ;
  assign status_vector[421] = \<const0> ;
  assign status_vector[420] = \<const0> ;
  assign status_vector[419] = \<const0> ;
  assign status_vector[418] = \<const0> ;
  assign status_vector[417] = \<const0> ;
  assign status_vector[416] = \<const0> ;
  assign status_vector[415] = \<const0> ;
  assign status_vector[414] = \<const0> ;
  assign status_vector[413] = \<const0> ;
  assign status_vector[412] = \<const0> ;
  assign status_vector[411] = \<const0> ;
  assign status_vector[410] = \<const0> ;
  assign status_vector[409] = \<const0> ;
  assign status_vector[408] = \<const0> ;
  assign status_vector[407] = \<const0> ;
  assign status_vector[406] = \<const0> ;
  assign status_vector[405] = \<const0> ;
  assign status_vector[404] = \<const0> ;
  assign status_vector[403] = \<const0> ;
  assign status_vector[402] = \<const0> ;
  assign status_vector[401] = \<const0> ;
  assign status_vector[400] = \<const0> ;
  assign status_vector[399] = \<const0> ;
  assign status_vector[398] = \<const0> ;
  assign status_vector[397] = \<const0> ;
  assign status_vector[396] = \<const0> ;
  assign status_vector[395] = \<const0> ;
  assign status_vector[394] = \<const0> ;
  assign status_vector[393] = \<const0> ;
  assign status_vector[392] = \<const0> ;
  assign status_vector[391] = \<const0> ;
  assign status_vector[390] = \<const0> ;
  assign status_vector[389] = \<const0> ;
  assign status_vector[388] = \<const0> ;
  assign status_vector[387] = \<const0> ;
  assign status_vector[386] = \<const0> ;
  assign status_vector[385] = \<const0> ;
  assign status_vector[384] = \<const0> ;
  assign status_vector[383] = \<const0> ;
  assign status_vector[382] = \<const0> ;
  assign status_vector[381] = \<const0> ;
  assign status_vector[380] = \<const0> ;
  assign status_vector[379] = \<const0> ;
  assign status_vector[378] = \<const0> ;
  assign status_vector[377] = \<const0> ;
  assign status_vector[376] = \<const0> ;
  assign status_vector[375] = \<const0> ;
  assign status_vector[374] = \<const0> ;
  assign status_vector[373] = \<const0> ;
  assign status_vector[372] = \<const0> ;
  assign status_vector[371] = \<const0> ;
  assign status_vector[370] = \<const0> ;
  assign status_vector[369] = \<const0> ;
  assign status_vector[368] = \<const0> ;
  assign status_vector[367] = \<const0> ;
  assign status_vector[366] = \<const0> ;
  assign status_vector[365] = \<const0> ;
  assign status_vector[364] = \<const0> ;
  assign status_vector[363] = \<const0> ;
  assign status_vector[362] = \<const0> ;
  assign status_vector[361] = \<const0> ;
  assign status_vector[360] = \<const0> ;
  assign status_vector[359] = \<const0> ;
  assign status_vector[358] = \<const0> ;
  assign status_vector[357] = \<const0> ;
  assign status_vector[356] = \<const0> ;
  assign status_vector[355] = \<const0> ;
  assign status_vector[354] = \<const0> ;
  assign status_vector[353] = \<const0> ;
  assign status_vector[352] = \<const0> ;
  assign status_vector[351] = \<const0> ;
  assign status_vector[350] = \<const0> ;
  assign status_vector[349] = \<const0> ;
  assign status_vector[348] = \<const0> ;
  assign status_vector[347] = \<const0> ;
  assign status_vector[346] = \<const0> ;
  assign status_vector[345] = \<const0> ;
  assign status_vector[344] = \<const0> ;
  assign status_vector[343] = \<const0> ;
  assign status_vector[342] = \<const0> ;
  assign status_vector[341] = \<const0> ;
  assign status_vector[340] = \<const0> ;
  assign status_vector[339] = \<const0> ;
  assign status_vector[338] = \<const0> ;
  assign status_vector[337] = \<const0> ;
  assign status_vector[336] = \<const0> ;
  assign status_vector[335] = \<const0> ;
  assign status_vector[334] = \<const0> ;
  assign status_vector[333] = \<const0> ;
  assign status_vector[332] = \<const0> ;
  assign status_vector[331] = \<const0> ;
  assign status_vector[330] = \<const0> ;
  assign status_vector[329] = \<const0> ;
  assign status_vector[328] = \<const0> ;
  assign status_vector[327] = \<const0> ;
  assign status_vector[326] = \<const0> ;
  assign status_vector[325] = \<const0> ;
  assign status_vector[324] = \<const0> ;
  assign status_vector[323] = \<const0> ;
  assign status_vector[322] = \<const0> ;
  assign status_vector[321] = \<const0> ;
  assign status_vector[320] = \<const0> ;
  assign status_vector[319] = \<const0> ;
  assign status_vector[318] = \<const0> ;
  assign status_vector[317] = \<const0> ;
  assign status_vector[316] = \<const0> ;
  assign status_vector[315] = \<const0> ;
  assign status_vector[314] = \<const0> ;
  assign status_vector[313] = \<const0> ;
  assign status_vector[312] = \<const0> ;
  assign status_vector[311] = \<const0> ;
  assign status_vector[310] = \<const0> ;
  assign status_vector[309] = \<const0> ;
  assign status_vector[308] = \<const0> ;
  assign status_vector[307] = \<const0> ;
  assign status_vector[306] = \<const0> ;
  assign status_vector[305] = \<const0> ;
  assign status_vector[304] = \<const0> ;
  assign status_vector[303:272] = \^status_vector [303:272];
  assign status_vector[271] = \<const0> ;
  assign status_vector[270] = \<const0> ;
  assign status_vector[269] = \<const0> ;
  assign status_vector[268] = \^status_vector [268];
  assign status_vector[267] = \<const0> ;
  assign status_vector[266] = \<const0> ;
  assign status_vector[265] = \<const0> ;
  assign status_vector[264] = \<const0> ;
  assign status_vector[263] = \<const0> ;
  assign status_vector[262] = \<const0> ;
  assign status_vector[261] = \<const0> ;
  assign status_vector[260] = \<const0> ;
  assign status_vector[259] = \<const0> ;
  assign status_vector[258] = \<const1> ;
  assign status_vector[257:256] = \^status_vector [257:256];
  assign status_vector[255] = \<const1> ;
  assign status_vector[254] = \<const0> ;
  assign status_vector[253] = \<const0> ;
  assign status_vector[252] = \<const0> ;
  assign status_vector[251] = \<const0> ;
  assign status_vector[250] = \^status_vector [231];
  assign status_vector[249] = \<const0> ;
  assign status_vector[248] = \<const0> ;
  assign status_vector[247] = \<const0> ;
  assign status_vector[246] = \<const0> ;
  assign status_vector[245] = \<const0> ;
  assign status_vector[244] = \<const0> ;
  assign status_vector[243] = \<const0> ;
  assign status_vector[242] = \<const0> ;
  assign status_vector[241] = \<const0> ;
  assign status_vector[240] = \<const1> ;
  assign status_vector[239] = \<const0> ;
  assign status_vector[238] = \<const0> ;
  assign status_vector[237] = \<const0> ;
  assign status_vector[236] = \<const0> ;
  assign status_vector[235] = \<const0> ;
  assign status_vector[234] = \<const0> ;
  assign status_vector[233] = \<const0> ;
  assign status_vector[232] = \<const0> ;
  assign status_vector[231] = \^status_vector [231];
  assign status_vector[230] = \<const0> ;
  assign status_vector[229] = \<const0> ;
  assign status_vector[228] = \<const0> ;
  assign status_vector[227] = \<const0> ;
  assign status_vector[226] = \^status_vector [226];
  assign status_vector[225] = \<const0> ;
  assign status_vector[224] = \<const0> ;
  assign status_vector[223] = \^status_vector [223];
  assign status_vector[222] = \<const0> ;
  assign status_vector[221] = \<const0> ;
  assign status_vector[220] = \<const0> ;
  assign status_vector[219] = \<const0> ;
  assign status_vector[218] = \<const0> ;
  assign status_vector[217] = \<const0> ;
  assign status_vector[216] = \<const0> ;
  assign status_vector[215] = \<const0> ;
  assign status_vector[214] = \<const0> ;
  assign status_vector[213] = \<const0> ;
  assign status_vector[212] = \<const0> ;
  assign status_vector[211] = \<const0> ;
  assign status_vector[210] = \<const0> ;
  assign status_vector[209] = \<const0> ;
  assign status_vector[208] = \<const0> ;
  assign status_vector[207] = \<const0> ;
  assign status_vector[206] = \<const1> ;
  assign status_vector[205] = \<const0> ;
  assign status_vector[204] = \<const0> ;
  assign status_vector[203] = \<const0> ;
  assign status_vector[202] = \<const0> ;
  assign status_vector[201] = \<const0> ;
  assign status_vector[200] = \<const0> ;
  assign status_vector[199] = \<const0> ;
  assign status_vector[198] = \<const0> ;
  assign status_vector[197] = \<const0> ;
  assign status_vector[196] = \<const0> ;
  assign status_vector[195] = \<const0> ;
  assign status_vector[194] = \<const0> ;
  assign status_vector[193] = \<const0> ;
  assign status_vector[192] = \<const0> ;
  assign status_vector[191] = \<const0> ;
  assign status_vector[190] = \<const0> ;
  assign status_vector[189] = \<const0> ;
  assign status_vector[188] = \<const0> ;
  assign status_vector[187] = \<const0> ;
  assign status_vector[186] = \<const0> ;
  assign status_vector[185] = \<const0> ;
  assign status_vector[184] = \<const0> ;
  assign status_vector[183] = \<const0> ;
  assign status_vector[182] = \<const0> ;
  assign status_vector[181] = \<const0> ;
  assign status_vector[180] = \<const0> ;
  assign status_vector[179] = \<const0> ;
  assign status_vector[178] = \<const0> ;
  assign status_vector[177] = \<const0> ;
  assign status_vector[176] = \<const0> ;
  assign status_vector[175] = \<const0> ;
  assign status_vector[174] = \<const0> ;
  assign status_vector[173] = \<const0> ;
  assign status_vector[172] = \<const0> ;
  assign status_vector[171] = \<const0> ;
  assign status_vector[170] = \<const0> ;
  assign status_vector[169] = \<const0> ;
  assign status_vector[168] = \<const0> ;
  assign status_vector[167] = \<const0> ;
  assign status_vector[166] = \<const0> ;
  assign status_vector[165] = \<const0> ;
  assign status_vector[164] = \<const0> ;
  assign status_vector[163] = \<const0> ;
  assign status_vector[162] = \<const0> ;
  assign status_vector[161] = \<const0> ;
  assign status_vector[160] = \<const0> ;
  assign status_vector[159] = \<const0> ;
  assign status_vector[158] = \<const0> ;
  assign status_vector[157] = \<const0> ;
  assign status_vector[156] = \<const0> ;
  assign status_vector[155] = \<const0> ;
  assign status_vector[154] = \<const0> ;
  assign status_vector[153] = \<const0> ;
  assign status_vector[152] = \<const0> ;
  assign status_vector[151] = \<const0> ;
  assign status_vector[150] = \<const0> ;
  assign status_vector[149] = \<const0> ;
  assign status_vector[148] = \<const0> ;
  assign status_vector[147] = \<const0> ;
  assign status_vector[146] = \<const0> ;
  assign status_vector[145] = \<const0> ;
  assign status_vector[144] = \<const0> ;
  assign status_vector[143] = \<const0> ;
  assign status_vector[142] = \<const0> ;
  assign status_vector[141] = \<const0> ;
  assign status_vector[140] = \<const0> ;
  assign status_vector[139] = \<const0> ;
  assign status_vector[138] = \<const0> ;
  assign status_vector[137] = \<const0> ;
  assign status_vector[136] = \<const0> ;
  assign status_vector[135] = \<const0> ;
  assign status_vector[134] = \<const0> ;
  assign status_vector[133] = \<const0> ;
  assign status_vector[132] = \<const0> ;
  assign status_vector[131] = \<const0> ;
  assign status_vector[130] = \<const0> ;
  assign status_vector[129] = \<const0> ;
  assign status_vector[128] = \<const0> ;
  assign status_vector[127] = \<const0> ;
  assign status_vector[126] = \<const0> ;
  assign status_vector[125] = \<const0> ;
  assign status_vector[124] = \<const0> ;
  assign status_vector[123] = \<const0> ;
  assign status_vector[122] = \<const0> ;
  assign status_vector[121] = \<const0> ;
  assign status_vector[120] = \<const0> ;
  assign status_vector[119] = \<const0> ;
  assign status_vector[118] = \<const0> ;
  assign status_vector[117] = \<const0> ;
  assign status_vector[116] = \<const0> ;
  assign status_vector[115] = \<const0> ;
  assign status_vector[114] = \<const0> ;
  assign status_vector[113] = \<const0> ;
  assign status_vector[112] = \<const0> ;
  assign status_vector[111] = \<const0> ;
  assign status_vector[110] = \<const0> ;
  assign status_vector[109] = \<const0> ;
  assign status_vector[108] = \<const0> ;
  assign status_vector[107] = \<const0> ;
  assign status_vector[106] = \<const0> ;
  assign status_vector[105] = \<const0> ;
  assign status_vector[104] = \<const0> ;
  assign status_vector[103] = \<const0> ;
  assign status_vector[102] = \<const0> ;
  assign status_vector[101] = \<const0> ;
  assign status_vector[100] = \<const0> ;
  assign status_vector[99] = \<const0> ;
  assign status_vector[98] = \<const0> ;
  assign status_vector[97] = \<const0> ;
  assign status_vector[96] = \<const0> ;
  assign status_vector[95] = \<const0> ;
  assign status_vector[94] = \<const0> ;
  assign status_vector[93] = \<const0> ;
  assign status_vector[92] = \<const0> ;
  assign status_vector[91] = \<const0> ;
  assign status_vector[90] = \<const0> ;
  assign status_vector[89] = \<const0> ;
  assign status_vector[88] = \<const0> ;
  assign status_vector[87] = \<const0> ;
  assign status_vector[86] = \<const0> ;
  assign status_vector[85] = \<const0> ;
  assign status_vector[84] = \<const0> ;
  assign status_vector[83] = \<const0> ;
  assign status_vector[82] = \<const0> ;
  assign status_vector[81] = \<const0> ;
  assign status_vector[80] = \<const0> ;
  assign status_vector[79] = \<const0> ;
  assign status_vector[78] = \<const0> ;
  assign status_vector[77] = \<const0> ;
  assign status_vector[76] = \<const0> ;
  assign status_vector[75] = \<const0> ;
  assign status_vector[74] = \<const0> ;
  assign status_vector[73] = \<const0> ;
  assign status_vector[72] = \<const0> ;
  assign status_vector[71] = \<const0> ;
  assign status_vector[70] = \<const0> ;
  assign status_vector[69] = \<const0> ;
  assign status_vector[68] = \<const0> ;
  assign status_vector[67] = \<const0> ;
  assign status_vector[66] = \<const0> ;
  assign status_vector[65] = \<const0> ;
  assign status_vector[64] = \<const0> ;
  assign status_vector[63] = \<const0> ;
  assign status_vector[62] = \<const0> ;
  assign status_vector[61] = \<const0> ;
  assign status_vector[60] = \<const0> ;
  assign status_vector[59] = \<const0> ;
  assign status_vector[58] = \<const0> ;
  assign status_vector[57] = \<const0> ;
  assign status_vector[56] = \<const0> ;
  assign status_vector[55] = \<const0> ;
  assign status_vector[54] = \<const0> ;
  assign status_vector[53] = \<const0> ;
  assign status_vector[52] = \<const0> ;
  assign status_vector[51] = \<const0> ;
  assign status_vector[50] = \<const0> ;
  assign status_vector[49] = \<const0> ;
  assign status_vector[48] = \^status_vector [48];
  assign status_vector[47] = \<const1> ;
  assign status_vector[46] = \<const0> ;
  assign status_vector[45] = \<const1> ;
  assign status_vector[44] = \<const1> ;
  assign status_vector[43] = \^status_vector [23];
  assign status_vector[42] = \<const0> ;
  assign status_vector[41] = \<const1> ;
  assign status_vector[40] = \<const1> ;
  assign status_vector[39:37] = \^status_vector [39:37];
  assign status_vector[36] = \<const0> ;
  assign status_vector[35] = \<const0> ;
  assign status_vector[34] = \<const0> ;
  assign status_vector[33] = \<const0> ;
  assign status_vector[32] = \<const1> ;
  assign status_vector[31] = \<const0> ;
  assign status_vector[30] = \<const0> ;
  assign status_vector[29] = \<const0> ;
  assign status_vector[28] = \<const0> ;
  assign status_vector[27] = \<const0> ;
  assign status_vector[26] = \<const0> ;
  assign status_vector[25] = \<const0> ;
  assign status_vector[24] = \<const0> ;
  assign status_vector[23] = \^status_vector [23];
  assign status_vector[22] = \<const0> ;
  assign status_vector[21] = \<const0> ;
  assign status_vector[20] = \<const0> ;
  assign status_vector[19] = \<const0> ;
  assign status_vector[18] = \^status_vector [18];
  assign status_vector[17] = \<const0> ;
  assign status_vector[16] = \<const0> ;
  assign status_vector[15] = \^status_vector [15];
  assign status_vector[14] = \<const0> ;
  assign status_vector[13] = \<const0> ;
  assign status_vector[12] = \<const0> ;
  assign status_vector[11] = \<const0> ;
  assign status_vector[10] = \<const0> ;
  assign status_vector[9] = \<const0> ;
  assign status_vector[8] = \<const0> ;
  assign status_vector[7] = \<const0> ;
  assign status_vector[6] = \<const0> ;
  assign status_vector[5] = \<const0> ;
  assign status_vector[4] = \<const0> ;
  assign status_vector[3] = \<const0> ;
  assign status_vector[2] = \<const0> ;
  assign status_vector[1] = \<const0> ;
  assign status_vector[0] = \<const0> ;
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h02000000)) 
     cable_pull_reset_i_1
       (.I0(n_0_cable_pull_reset_i_2),
        .I1(cable_pull_watchdog[9]),
        .I2(cable_pull_watchdog[4]),
        .I3(n_0_cable_pull_reset_i_3),
        .I4(n_0_cable_pull_reset_i_4),
        .O(n_0_cable_pull_reset_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     cable_pull_reset_i_2
       (.I0(cable_pull_watchdog[8]),
        .I1(cable_pull_watchdog[1]),
        .I2(cable_pull_watchdog[2]),
        .I3(cable_pull_watchdog[7]),
        .I4(cable_pull_watchdog[0]),
        .I5(cable_pull_watchdog[3]),
        .O(n_0_cable_pull_reset_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     cable_pull_reset_i_3
       (.I0(cable_pull_watchdog[15]),
        .I1(cable_pull_watchdog[11]),
        .I2(cable_pull_watchdog[14]),
        .I3(cable_pull_watchdog[17]),
        .I4(cable_pull_watchdog[16]),
        .I5(cable_pull_watchdog[10]),
        .O(n_0_cable_pull_reset_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     cable_pull_reset_i_4
       (.I0(cable_pull_watchdog[6]),
        .I1(cable_pull_watchdog[5]),
        .I2(cable_pull_watchdog[19]),
        .I3(cable_pull_watchdog[18]),
        .I4(cable_pull_watchdog[13]),
        .I5(cable_pull_watchdog[12]),
        .O(n_0_cable_pull_reset_i_4));
FDCE #(
    .INIT(1'b0)) 
     cable_pull_reset_reg
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(n_0_cable_pull_reset_i_1),
        .Q(cable_pull_reset));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     cable_pull_reset_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(cable_pull_reset),
        .Q(cable_pull_reset_reg__0),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     cable_pull_reset_reg_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(cable_pull_reset_reg__0),
        .Q(cable_pull_reset_reg_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     cable_pull_reset_rising_i_1
       (.I0(cable_pull_reset_reg__0),
        .I1(cable_pull_reset_reg_reg__0),
        .O(n_0_cable_pull_reset_rising_i_1));
FDRE #(
    .INIT(1'b0)) 
     cable_pull_reset_rising_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_cable_pull_reset_rising_i_1),
        .Q(cable_pull_reset_rising),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     cable_pull_reset_rising_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(cable_pull_reset_rising),
        .Q(cable_pull_reset_rising_reg__0),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[0]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[0]),
        .O(\n_0_cable_pull_watchdog[0]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[10]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[10]),
        .O(\n_0_cable_pull_watchdog[10]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[11]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[11]),
        .O(\n_0_cable_pull_watchdog[11]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[11]_i_3 
       (.I0(cable_pull_watchdog[11]),
        .O(\n_0_cable_pull_watchdog[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[11]_i_4 
       (.I0(cable_pull_watchdog[10]),
        .O(\n_0_cable_pull_watchdog[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[11]_i_5 
       (.I0(cable_pull_watchdog[9]),
        .O(\n_0_cable_pull_watchdog[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[11]_i_6 
       (.I0(cable_pull_watchdog[8]),
        .O(\n_0_cable_pull_watchdog[11]_i_6 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[12]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[12]),
        .O(\n_0_cable_pull_watchdog[12]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[13]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[13]),
        .O(\n_0_cable_pull_watchdog[13]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[14]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[14]),
        .O(\n_0_cable_pull_watchdog[14]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[15]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[15]),
        .O(\n_0_cable_pull_watchdog[15]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[15]_i_3 
       (.I0(cable_pull_watchdog[15]),
        .O(\n_0_cable_pull_watchdog[15]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[15]_i_4 
       (.I0(cable_pull_watchdog[14]),
        .O(\n_0_cable_pull_watchdog[15]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[15]_i_5 
       (.I0(cable_pull_watchdog[13]),
        .O(\n_0_cable_pull_watchdog[15]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[15]_i_6 
       (.I0(cable_pull_watchdog[12]),
        .O(\n_0_cable_pull_watchdog[15]_i_6 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[16]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[16]),
        .O(\n_0_cable_pull_watchdog[16]_i_1 ));
LUT3 #(
    .INIT(8'hAE)) 
     \cable_pull_watchdog[17]_i_1 
       (.I0(cable_pull_watchdog0__0[17]),
        .I1(cable_pull_watchdog_event[1]),
        .I2(cable_pull_watchdog_event[0]),
        .O(\n_0_cable_pull_watchdog[17]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[18]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[18]),
        .O(\n_0_cable_pull_watchdog[18]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[19]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[19]),
        .O(\n_0_cable_pull_watchdog[19]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[19]_i_3 
       (.I0(cable_pull_watchdog[19]),
        .O(\n_0_cable_pull_watchdog[19]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[19]_i_4 
       (.I0(cable_pull_watchdog[18]),
        .O(\n_0_cable_pull_watchdog[19]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[19]_i_5 
       (.I0(cable_pull_watchdog[17]),
        .O(\n_0_cable_pull_watchdog[19]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[19]_i_6 
       (.I0(cable_pull_watchdog[16]),
        .O(\n_0_cable_pull_watchdog[19]_i_6 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[1]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[1]),
        .O(\n_0_cable_pull_watchdog[1]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[2]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[2]),
        .O(\n_0_cable_pull_watchdog[2]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[3]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[3]),
        .O(\n_0_cable_pull_watchdog[3]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[3]_i_3 
       (.I0(cable_pull_watchdog[3]),
        .O(\n_0_cable_pull_watchdog[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[3]_i_4 
       (.I0(cable_pull_watchdog[2]),
        .O(\n_0_cable_pull_watchdog[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[3]_i_5 
       (.I0(cable_pull_watchdog[1]),
        .O(\n_0_cable_pull_watchdog[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[3]_i_6 
       (.I0(cable_pull_watchdog[0]),
        .O(\n_0_cable_pull_watchdog[3]_i_6 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[4]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[4]),
        .O(\n_0_cable_pull_watchdog[4]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[5]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[5]),
        .O(\n_0_cable_pull_watchdog[5]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[6]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[6]),
        .O(\n_0_cable_pull_watchdog[6]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[7]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[7]),
        .O(\n_0_cable_pull_watchdog[7]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[7]_i_3 
       (.I0(cable_pull_watchdog[7]),
        .O(\n_0_cable_pull_watchdog[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[7]_i_4 
       (.I0(cable_pull_watchdog[6]),
        .O(\n_0_cable_pull_watchdog[7]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[7]_i_5 
       (.I0(cable_pull_watchdog[5]),
        .O(\n_0_cable_pull_watchdog[7]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[7]_i_6 
       (.I0(cable_pull_watchdog[4]),
        .O(\n_0_cable_pull_watchdog[7]_i_6 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[8]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[8]),
        .O(\n_0_cable_pull_watchdog[8]_i_1 ));
LUT3 #(
    .INIT(8'hD0)) 
     \cable_pull_watchdog[9]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog0__0[9]),
        .O(\n_0_cable_pull_watchdog[9]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \cable_pull_watchdog_event[0]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event[0]),
        .I2(cable_pull_watchdog_event1),
        .O(\n_0_cable_pull_watchdog_event[0]_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \cable_pull_watchdog_event[1]_i_1 
       (.I0(cable_pull_reset),
        .I1(gt0_rxresetdone_i_regrx322),
        .I2(cable_unpull_enable),
        .O(cable_pull_watchdog_event0));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \cable_pull_watchdog_event[1]_i_2 
       (.I0(cable_pull_watchdog_event[0]),
        .I1(cable_pull_watchdog_event[1]),
        .I2(cable_pull_watchdog_event1),
        .O(\n_0_cable_pull_watchdog_event[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000FBDEFBDEFBDE)) 
     \cable_pull_watchdog_event[1]_i_3 
       (.I0(rx_sample[1]),
        .I1(rx_sample[0]),
        .I2(rx_sample[3]),
        .I3(rx_sample[2]),
        .I4(\n_0_cable_pull_watchdog_event[1]_i_4 ),
        .I5(\n_0_cable_pull_watchdog_event[1]_i_5 ),
        .O(cable_pull_watchdog_event1));
LUT4 #(
    .INIT(16'h9009)) 
     \cable_pull_watchdog_event[1]_i_4 
       (.I0(rx_sample[0]),
        .I1(rx_sample_prev[0]),
        .I2(rx_sample[1]),
        .I3(rx_sample_prev[1]),
        .O(\n_0_cable_pull_watchdog_event[1]_i_4 ));
LUT4 #(
    .INIT(16'h9009)) 
     \cable_pull_watchdog_event[1]_i_5 
       (.I0(rx_sample[3]),
        .I1(rx_sample_prev[3]),
        .I2(rx_sample[2]),
        .I3(rx_sample_prev[2]),
        .O(\n_0_cable_pull_watchdog_event[1]_i_5 ));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_event_reg[0] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog_event[0]_i_1 ),
        .Q(cable_pull_watchdog_event[0]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_event_reg[1] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog_event[1]_i_2 ),
        .Q(cable_pull_watchdog_event[1]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[0] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[0]_i_1 ),
        .Q(cable_pull_watchdog[0]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[10] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[10]_i_1 ),
        .Q(cable_pull_watchdog[10]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[11] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[11]_i_1 ),
        .Q(cable_pull_watchdog[11]));
CARRY4 \cable_pull_watchdog_reg[11]_i_2 
       (.CI(\n_0_cable_pull_watchdog_reg[7]_i_2 ),
        .CO({\n_0_cable_pull_watchdog_reg[11]_i_2 ,\n_1_cable_pull_watchdog_reg[11]_i_2 ,\n_2_cable_pull_watchdog_reg[11]_i_2 ,\n_3_cable_pull_watchdog_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(cable_pull_watchdog[11:8]),
        .O(cable_pull_watchdog0__0[11:8]),
        .S({\n_0_cable_pull_watchdog[11]_i_3 ,\n_0_cable_pull_watchdog[11]_i_4 ,\n_0_cable_pull_watchdog[11]_i_5 ,\n_0_cable_pull_watchdog[11]_i_6 }));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[12] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[12]_i_1 ),
        .Q(cable_pull_watchdog[12]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[13] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[13]_i_1 ),
        .Q(cable_pull_watchdog[13]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[14] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[14]_i_1 ),
        .Q(cable_pull_watchdog[14]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[15] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[15]_i_1 ),
        .Q(cable_pull_watchdog[15]));
CARRY4 \cable_pull_watchdog_reg[15]_i_2 
       (.CI(\n_0_cable_pull_watchdog_reg[11]_i_2 ),
        .CO({\n_0_cable_pull_watchdog_reg[15]_i_2 ,\n_1_cable_pull_watchdog_reg[15]_i_2 ,\n_2_cable_pull_watchdog_reg[15]_i_2 ,\n_3_cable_pull_watchdog_reg[15]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(cable_pull_watchdog[15:12]),
        .O(cable_pull_watchdog0__0[15:12]),
        .S({\n_0_cable_pull_watchdog[15]_i_3 ,\n_0_cable_pull_watchdog[15]_i_4 ,\n_0_cable_pull_watchdog[15]_i_5 ,\n_0_cable_pull_watchdog[15]_i_6 }));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[16] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[16]_i_1 ),
        .Q(cable_pull_watchdog[16]));
FDPE #(
    .INIT(1'b1)) 
     \cable_pull_watchdog_reg[17] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog[17]_i_1 ),
        .PRE(cable_pull_reset_rising_rxusrclk2),
        .Q(cable_pull_watchdog[17]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[18] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[18]_i_1 ),
        .Q(cable_pull_watchdog[18]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[19] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[19]_i_1 ),
        .Q(cable_pull_watchdog[19]));
CARRY4 \cable_pull_watchdog_reg[19]_i_2 
       (.CI(\n_0_cable_pull_watchdog_reg[15]_i_2 ),
        .CO({\NLW_cable_pull_watchdog_reg[19]_i_2_CO_UNCONNECTED [3],\n_1_cable_pull_watchdog_reg[19]_i_2 ,\n_2_cable_pull_watchdog_reg[19]_i_2 ,\n_3_cable_pull_watchdog_reg[19]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,cable_pull_watchdog[18:16]}),
        .O(cable_pull_watchdog0__0[19:16]),
        .S({\n_0_cable_pull_watchdog[19]_i_3 ,\n_0_cable_pull_watchdog[19]_i_4 ,\n_0_cable_pull_watchdog[19]_i_5 ,\n_0_cable_pull_watchdog[19]_i_6 }));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[1] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[1]_i_1 ),
        .Q(cable_pull_watchdog[1]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[2] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[2]_i_1 ),
        .Q(cable_pull_watchdog[2]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[3] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[3]_i_1 ),
        .Q(cable_pull_watchdog[3]));
CARRY4 \cable_pull_watchdog_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_cable_pull_watchdog_reg[3]_i_2 ,\n_1_cable_pull_watchdog_reg[3]_i_2 ,\n_2_cable_pull_watchdog_reg[3]_i_2 ,\n_3_cable_pull_watchdog_reg[3]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(cable_pull_watchdog[3:0]),
        .O(cable_pull_watchdog0__0[3:0]),
        .S({\n_0_cable_pull_watchdog[3]_i_3 ,\n_0_cable_pull_watchdog[3]_i_4 ,\n_0_cable_pull_watchdog[3]_i_5 ,\n_0_cable_pull_watchdog[3]_i_6 }));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[4] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[4]_i_1 ),
        .Q(cable_pull_watchdog[4]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[5] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[5]_i_1 ),
        .Q(cable_pull_watchdog[5]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[6] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[6]_i_1 ),
        .Q(cable_pull_watchdog[6]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[7] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[7]_i_1 ),
        .Q(cable_pull_watchdog[7]));
CARRY4 \cable_pull_watchdog_reg[7]_i_2 
       (.CI(\n_0_cable_pull_watchdog_reg[3]_i_2 ),
        .CO({\n_0_cable_pull_watchdog_reg[7]_i_2 ,\n_1_cable_pull_watchdog_reg[7]_i_2 ,\n_2_cable_pull_watchdog_reg[7]_i_2 ,\n_3_cable_pull_watchdog_reg[7]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(cable_pull_watchdog[7:4]),
        .O(cable_pull_watchdog0__0[7:4]),
        .S({\n_0_cable_pull_watchdog[7]_i_3 ,\n_0_cable_pull_watchdog[7]_i_4 ,\n_0_cable_pull_watchdog[7]_i_5 ,\n_0_cable_pull_watchdog[7]_i_6 }));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[8] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[8]_i_1 ),
        .Q(cable_pull_watchdog[8]));
FDCE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[9] 
       (.C(rxusrclk2),
        .CE(cable_pull_watchdog_event0),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(\n_0_cable_pull_watchdog[9]_i_1 ),
        .Q(cable_pull_watchdog[9]));
LUT3 #(
    .INIT(8'hBA)) 
     cable_unpull_enable_i_1
       (.I0(cable_pull_reset),
        .I1(n_0_cable_unpull_reset_reg),
        .I2(cable_unpull_enable),
        .O(n_0_cable_unpull_enable_i_1));
FDCE #(
    .INIT(1'b0)) 
     cable_unpull_enable_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(cable_unpull_enable0),
        .D(n_0_cable_unpull_enable_i_1),
        .Q(cable_unpull_enable));
LUT4 #(
    .INIT(16'hF8F0)) 
     cable_unpull_reset_i_1
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(gt0_rxresetdone_i_regrx322),
        .I2(n_0_cable_unpull_reset_reg),
        .I3(cable_unpull_enable),
        .O(n_0_cable_unpull_reset_i_1));
FDCE #(
    .INIT(1'b0)) 
     cable_unpull_reset_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(n_0_cable_unpull_reset_i_1),
        .Q(n_0_cable_unpull_reset_reg));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     cable_unpull_reset_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_cable_unpull_reset_reg),
        .Q(cable_unpull_reset_reg__0),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     cable_unpull_reset_reg_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(cable_unpull_reset_reg__0),
        .Q(cable_unpull_reset_reg_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     cable_unpull_reset_rising_i_1
       (.I0(cable_unpull_reset_reg__0),
        .I1(cable_unpull_reset_reg_reg__0),
        .O(n_0_cable_unpull_reset_rising_i_1));
FDRE #(
    .INIT(1'b0)) 
     cable_unpull_reset_rising_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_cable_unpull_reset_rising_i_1),
        .Q(cable_unpull_reset_rising),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     cable_unpull_reset_rising_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(cable_unpull_reset_rising),
        .Q(cable_unpull_reset_rising_reg__0),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[0]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[0]),
        .O(\n_0_cable_unpull_watchdog[0]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[10]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[10]),
        .O(\n_0_cable_unpull_watchdog[10]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[11]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[11]),
        .O(\n_0_cable_unpull_watchdog[11]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[11]_i_3 
       (.I0(cable_unpull_watchdog[11]),
        .O(\n_0_cable_unpull_watchdog[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[11]_i_4 
       (.I0(cable_unpull_watchdog[10]),
        .O(\n_0_cable_unpull_watchdog[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[11]_i_5 
       (.I0(cable_unpull_watchdog[9]),
        .O(\n_0_cable_unpull_watchdog[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[11]_i_6 
       (.I0(cable_unpull_watchdog[8]),
        .O(\n_0_cable_unpull_watchdog[11]_i_6 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[12]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[12]),
        .O(\n_0_cable_unpull_watchdog[12]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[13]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[13]),
        .O(\n_0_cable_unpull_watchdog[13]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[14]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[14]),
        .O(\n_0_cable_unpull_watchdog[14]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[15]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[15]),
        .O(\n_0_cable_unpull_watchdog[15]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[15]_i_3 
       (.I0(cable_unpull_watchdog[15]),
        .O(\n_0_cable_unpull_watchdog[15]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[15]_i_4 
       (.I0(cable_unpull_watchdog[14]),
        .O(\n_0_cable_unpull_watchdog[15]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[15]_i_5 
       (.I0(cable_unpull_watchdog[13]),
        .O(\n_0_cable_unpull_watchdog[15]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[15]_i_6 
       (.I0(cable_unpull_watchdog[12]),
        .O(\n_0_cable_unpull_watchdog[15]_i_6 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[16]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[16]),
        .O(\n_0_cable_unpull_watchdog[16]_i_1 ));
LUT3 #(
    .INIT(8'hFE)) 
     \cable_unpull_watchdog[17]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[17]),
        .O(\n_0_cable_unpull_watchdog[17]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[18]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[18]),
        .O(\n_0_cable_unpull_watchdog[18]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \cable_unpull_watchdog[19]_i_1 
       (.I0(n_0_cable_unpull_reset_reg),
        .I1(gt0_rxresetdone_i_regrx322),
        .I2(cable_unpull_enable),
        .O(cable_unpull_reset1));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[19]_i_2 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[19]),
        .O(\n_0_cable_unpull_watchdog[19]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[19]_i_4 
       (.I0(cable_unpull_watchdog[19]),
        .O(\n_0_cable_unpull_watchdog[19]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[19]_i_5 
       (.I0(cable_unpull_watchdog[18]),
        .O(\n_0_cable_unpull_watchdog[19]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[19]_i_6 
       (.I0(cable_unpull_watchdog[17]),
        .O(\n_0_cable_unpull_watchdog[19]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[19]_i_7 
       (.I0(cable_unpull_watchdog[16]),
        .O(\n_0_cable_unpull_watchdog[19]_i_7 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[1]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[1]),
        .O(\n_0_cable_unpull_watchdog[1]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[2]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[2]),
        .O(\n_0_cable_unpull_watchdog[2]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[3]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[3]),
        .O(\n_0_cable_unpull_watchdog[3]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[3]_i_3 
       (.I0(cable_unpull_watchdog[3]),
        .O(\n_0_cable_unpull_watchdog[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[3]_i_4 
       (.I0(cable_unpull_watchdog[2]),
        .O(\n_0_cable_unpull_watchdog[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[3]_i_5 
       (.I0(cable_unpull_watchdog[1]),
        .O(\n_0_cable_unpull_watchdog[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[3]_i_6 
       (.I0(cable_unpull_watchdog[0]),
        .O(\n_0_cable_unpull_watchdog[3]_i_6 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[4]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[4]),
        .O(\n_0_cable_unpull_watchdog[4]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[5]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[5]),
        .O(\n_0_cable_unpull_watchdog[5]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[6]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[6]),
        .O(\n_0_cable_unpull_watchdog[6]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[7]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[7]),
        .O(\n_0_cable_unpull_watchdog[7]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[7]_i_3 
       (.I0(cable_unpull_watchdog[7]),
        .O(\n_0_cable_unpull_watchdog[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[7]_i_4 
       (.I0(cable_unpull_watchdog[6]),
        .O(\n_0_cable_unpull_watchdog[7]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[7]_i_5 
       (.I0(cable_unpull_watchdog[5]),
        .O(\n_0_cable_unpull_watchdog[7]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[7]_i_6 
       (.I0(cable_unpull_watchdog[4]),
        .O(\n_0_cable_unpull_watchdog[7]_i_6 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[8]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[8]),
        .O(\n_0_cable_unpull_watchdog[8]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \cable_unpull_watchdog[9]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I2(cable_unpull_watchdog0__0[9]),
        .O(\n_0_cable_unpull_watchdog[9]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \cable_unpull_watchdog_event[0]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .O(cable_unpull_watchdog_event[0]));
LUT5 #(
    .INIT(32'h40404000)) 
     \cable_unpull_watchdog_event[10]_i_1 
       (.I0(n_0_cable_unpull_reset_reg),
        .I1(gt0_rxresetdone_i_regrx322),
        .I2(cable_unpull_enable),
        .I3(cable_pull_watchdog_event1),
        .I4(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(\n_0_cable_unpull_watchdog_event[10]_i_1 ));
LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
     \cable_unpull_watchdog_event[10]_i_2 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[10] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[8] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[7] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[9] ),
        .I4(\n_0_cable_unpull_watchdog_event[10]_i_4 ),
        .I5(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(cable_unpull_watchdog_event[10]));
LUT5 #(
    .INIT(32'h02000000)) 
     \cable_unpull_watchdog_event[10]_i_3 
       (.I0(\n_0_cable_unpull_watchdog_event[10]_i_5 ),
        .I1(cable_unpull_watchdog[9]),
        .I2(cable_unpull_watchdog[4]),
        .I3(\n_0_cable_unpull_watchdog_event[10]_i_6 ),
        .I4(\n_0_cable_unpull_watchdog_event[10]_i_7 ),
        .O(\n_0_cable_unpull_watchdog_event[10]_i_3 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \cable_unpull_watchdog_event[10]_i_4 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[3] ),
        .I1(\n_0_cable_unpull_watchdog_event[5]_i_2 ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[4] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .I4(\n_0_cable_unpull_watchdog_event_reg[5] ),
        .I5(\n_0_cable_unpull_watchdog_event_reg[6] ),
        .O(\n_0_cable_unpull_watchdog_event[10]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cable_unpull_watchdog_event[10]_i_5 
       (.I0(cable_unpull_watchdog[8]),
        .I1(cable_unpull_watchdog[1]),
        .I2(cable_unpull_watchdog[2]),
        .I3(cable_unpull_watchdog[7]),
        .I4(cable_unpull_watchdog[0]),
        .I5(cable_unpull_watchdog[3]),
        .O(\n_0_cable_unpull_watchdog_event[10]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cable_unpull_watchdog_event[10]_i_6 
       (.I0(cable_unpull_watchdog[15]),
        .I1(cable_unpull_watchdog[11]),
        .I2(cable_unpull_watchdog[14]),
        .I3(cable_unpull_watchdog[17]),
        .I4(cable_unpull_watchdog[16]),
        .I5(cable_unpull_watchdog[10]),
        .O(\n_0_cable_unpull_watchdog_event[10]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cable_unpull_watchdog_event[10]_i_7 
       (.I0(cable_unpull_watchdog[6]),
        .I1(cable_unpull_watchdog[5]),
        .I2(cable_unpull_watchdog[19]),
        .I3(cable_unpull_watchdog[18]),
        .I4(cable_unpull_watchdog[13]),
        .I5(cable_unpull_watchdog[12]),
        .O(\n_0_cable_unpull_watchdog_event[10]_i_7 ));
LUT3 #(
    .INIT(8'h06)) 
     \cable_unpull_watchdog_event[1]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I2(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(cable_unpull_watchdog_event[1]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT4 #(
    .INIT(16'h006A)) 
     \cable_unpull_watchdog_event[2]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I3(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(cable_unpull_watchdog_event[2]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT5 #(
    .INIT(32'h00006AAA)) 
     \cable_unpull_watchdog_event[3]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[3] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .I4(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(cable_unpull_watchdog_event[3]));
LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
     \cable_unpull_watchdog_event[4]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[4] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[3] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I4(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I5(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(cable_unpull_watchdog_event[4]));
LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
     \cable_unpull_watchdog_event[5]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[5] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[3] ),
        .I2(\n_0_cable_unpull_watchdog_event[5]_i_2 ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[4] ),
        .I4(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .I5(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(cable_unpull_watchdog_event[5]));
LUT2 #(
    .INIT(4'h8)) 
     \cable_unpull_watchdog_event[5]_i_2 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .O(\n_0_cable_unpull_watchdog_event[5]_i_2 ));
LUT3 #(
    .INIT(8'h06)) 
     \cable_unpull_watchdog_event[6]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[6] ),
        .I1(\n_0_cable_unpull_watchdog_event[6]_i_2 ),
        .I2(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(cable_unpull_watchdog_event[6]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \cable_unpull_watchdog_event[6]_i_2 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[5] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[4] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I4(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I5(\n_0_cable_unpull_watchdog_event_reg[3] ),
        .O(\n_0_cable_unpull_watchdog_event[6]_i_2 ));
LUT3 #(
    .INIT(8'h06)) 
     \cable_unpull_watchdog_event[7]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[7] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_4 ),
        .I2(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(cable_unpull_watchdog_event[7]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT4 #(
    .INIT(16'h006A)) 
     \cable_unpull_watchdog_event[8]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[8] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_4 ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[7] ),
        .I3(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(cable_unpull_watchdog_event[8]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT5 #(
    .INIT(32'h00006AAA)) 
     \cable_unpull_watchdog_event[9]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[9] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[8] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[7] ),
        .I3(\n_0_cable_unpull_watchdog_event[10]_i_4 ),
        .I4(\n_0_cable_unpull_watchdog_event[10]_i_3 ),
        .O(cable_unpull_watchdog_event[9]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[0]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[0] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[10] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[10]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[10] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[1]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[2]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[3]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[4] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[4]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[5] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[5]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[6] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[6]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[7] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[7]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[8] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[8]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[9] 
       (.C(rxusrclk2),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_1 ),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(cable_unpull_watchdog_event[9]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[9] ));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[0] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[0]_i_1 ),
        .Q(cable_unpull_watchdog[0]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[10] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[10]_i_1 ),
        .Q(cable_unpull_watchdog[10]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[11] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[11]_i_1 ),
        .Q(cable_unpull_watchdog[11]));
CARRY4 \cable_unpull_watchdog_reg[11]_i_2 
       (.CI(\n_0_cable_unpull_watchdog_reg[7]_i_2 ),
        .CO({\n_0_cable_unpull_watchdog_reg[11]_i_2 ,\n_1_cable_unpull_watchdog_reg[11]_i_2 ,\n_2_cable_unpull_watchdog_reg[11]_i_2 ,\n_3_cable_unpull_watchdog_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(cable_unpull_watchdog[11:8]),
        .O(cable_unpull_watchdog0__0[11:8]),
        .S({\n_0_cable_unpull_watchdog[11]_i_3 ,\n_0_cable_unpull_watchdog[11]_i_4 ,\n_0_cable_unpull_watchdog[11]_i_5 ,\n_0_cable_unpull_watchdog[11]_i_6 }));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[12] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[12]_i_1 ),
        .Q(cable_unpull_watchdog[12]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[13] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[13]_i_1 ),
        .Q(cable_unpull_watchdog[13]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[14] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[14]_i_1 ),
        .Q(cable_unpull_watchdog[14]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[15] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[15]_i_1 ),
        .Q(cable_unpull_watchdog[15]));
CARRY4 \cable_unpull_watchdog_reg[15]_i_2 
       (.CI(\n_0_cable_unpull_watchdog_reg[11]_i_2 ),
        .CO({\n_0_cable_unpull_watchdog_reg[15]_i_2 ,\n_1_cable_unpull_watchdog_reg[15]_i_2 ,\n_2_cable_unpull_watchdog_reg[15]_i_2 ,\n_3_cable_unpull_watchdog_reg[15]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(cable_unpull_watchdog[15:12]),
        .O(cable_unpull_watchdog0__0[15:12]),
        .S({\n_0_cable_unpull_watchdog[15]_i_3 ,\n_0_cable_unpull_watchdog[15]_i_4 ,\n_0_cable_unpull_watchdog[15]_i_5 ,\n_0_cable_unpull_watchdog[15]_i_6 }));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[16] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[16]_i_1 ),
        .Q(cable_unpull_watchdog[16]));
FDPE #(
    .INIT(1'b1)) 
     \cable_unpull_watchdog_reg[17] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog[17]_i_1 ),
        .PRE(cable_unpull_reset_rising_rxusrclk2),
        .Q(cable_unpull_watchdog[17]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[18] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[18]_i_1 ),
        .Q(cable_unpull_watchdog[18]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[19] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[19]_i_2 ),
        .Q(cable_unpull_watchdog[19]));
CARRY4 \cable_unpull_watchdog_reg[19]_i_3 
       (.CI(\n_0_cable_unpull_watchdog_reg[15]_i_2 ),
        .CO({\NLW_cable_unpull_watchdog_reg[19]_i_3_CO_UNCONNECTED [3],\n_1_cable_unpull_watchdog_reg[19]_i_3 ,\n_2_cable_unpull_watchdog_reg[19]_i_3 ,\n_3_cable_unpull_watchdog_reg[19]_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,cable_unpull_watchdog[18:16]}),
        .O(cable_unpull_watchdog0__0[19:16]),
        .S({\n_0_cable_unpull_watchdog[19]_i_4 ,\n_0_cable_unpull_watchdog[19]_i_5 ,\n_0_cable_unpull_watchdog[19]_i_6 ,\n_0_cable_unpull_watchdog[19]_i_7 }));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[1] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[1]_i_1 ),
        .Q(cable_unpull_watchdog[1]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[2] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[2]_i_1 ),
        .Q(cable_unpull_watchdog[2]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[3] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[3]_i_1 ),
        .Q(cable_unpull_watchdog[3]));
CARRY4 \cable_unpull_watchdog_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_cable_unpull_watchdog_reg[3]_i_2 ,\n_1_cable_unpull_watchdog_reg[3]_i_2 ,\n_2_cable_unpull_watchdog_reg[3]_i_2 ,\n_3_cable_unpull_watchdog_reg[3]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(cable_unpull_watchdog[3:0]),
        .O(cable_unpull_watchdog0__0[3:0]),
        .S({\n_0_cable_unpull_watchdog[3]_i_3 ,\n_0_cable_unpull_watchdog[3]_i_4 ,\n_0_cable_unpull_watchdog[3]_i_5 ,\n_0_cable_unpull_watchdog[3]_i_6 }));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[4] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[4]_i_1 ),
        .Q(cable_unpull_watchdog[4]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[5] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[5]_i_1 ),
        .Q(cable_unpull_watchdog[5]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[6] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[6]_i_1 ),
        .Q(cable_unpull_watchdog[6]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[7] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[7]_i_1 ),
        .Q(cable_unpull_watchdog[7]));
CARRY4 \cable_unpull_watchdog_reg[7]_i_2 
       (.CI(\n_0_cable_unpull_watchdog_reg[3]_i_2 ),
        .CO({\n_0_cable_unpull_watchdog_reg[7]_i_2 ,\n_1_cable_unpull_watchdog_reg[7]_i_2 ,\n_2_cable_unpull_watchdog_reg[7]_i_2 ,\n_3_cable_unpull_watchdog_reg[7]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(cable_unpull_watchdog[7:4]),
        .O(cable_unpull_watchdog0__0[7:4]),
        .S({\n_0_cable_unpull_watchdog[7]_i_3 ,\n_0_cable_unpull_watchdog[7]_i_4 ,\n_0_cable_unpull_watchdog[7]_i_5 ,\n_0_cable_unpull_watchdog[7]_i_6 }));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[8] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[8]_i_1 ),
        .Q(cable_unpull_watchdog[8]));
FDCE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[9] 
       (.C(rxusrclk2),
        .CE(cable_unpull_reset1),
        .CLR(cable_unpull_reset_rising_rxusrclk2),
        .D(\n_0_cable_unpull_watchdog[9]_i_1 ),
        .Q(cable_unpull_watchdog[9]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT gt0_gtwizard_gth_10gbaser_i
       (.D(gt0_rxresetdone_i),
        .I1(gt_txd),
        .I2(gt0_txresetdone_i),
        .O1({gt0_rxheadervalid_i,gt0_rxdatavalid_i,gt0_rxheader_i[0],gt0_rxheader_i[1]}),
        .O2({gt0_rxdata_i[0],gt0_rxdata_i[1],gt0_rxdata_i[2],gt0_rxdata_i[3],gt0_rxdata_i[4],gt0_rxdata_i[5],gt0_rxdata_i[6],gt0_rxdata_i[7],gt0_rxdata_i[8],gt0_rxdata_i[9],gt0_rxdata_i[10],gt0_rxdata_i[11],gt0_rxdata_i[12],gt0_rxdata_i[13],gt0_rxdata_i[14],gt0_rxdata_i[15],gt0_rxdata_i[16],gt0_rxdata_i[17],gt0_rxdata_i[18],gt0_rxdata_i[19],gt0_rxdata_i[20],gt0_rxdata_i[21],gt0_rxdata_i[22],gt0_rxdata_i[23],gt0_rxdata_i[24],gt0_rxdata_i[25],gt0_rxdata_i[26],gt0_rxdata_i[27],gt0_rxdata_i[28],gt0_rxdata_i[29],gt0_rxdata_i[30],gt0_rxdata_i[31]}),
        .Q(gt_txc),
        .TXPRBSSEL(tx_prbs31_en),
        .cable_pull_reset_rising_reg(cable_pull_reset_rising_reg__0),
        .cable_unpull_reset_rising_reg(cable_unpull_reset_rising_reg__0),
        .clear_rx_prbs_err_count(gt0_clear_rx_prbs_err_count_i),
        .configuration_vector({configuration_vector[111],configuration_vector[15],configuration_vector[0]}),
        .dclk(dclk),
        .drp_daddr_i(drp_daddr_i[8:0]),
        .drp_den_i(drp_den_i),
        .drp_di_i(drp_di_i),
        .drp_drdy_o(drp_drdy_o),
        .drp_drpdo_o(drp_drpdo_o),
        .drp_dwe_i(drp_dwe_i),
        .gt0_rxbufreset_i(gt0_rxbufreset_i),
        .gt0_rxbufreset_i0(gt0_rxbufreset_i0),
        .gt0_rxresetdone_i_regrx322(gt0_rxresetdone_i_regrx322),
        .gt_slip(gt0_rxgearboxslip_i),
        .gtrxreset(gtrxreset),
        .gttxreset(gttxreset),
        .pcs_resetout_reg(pcs_resetout_reg),
        .pma_resetout_reg(pma_resetout_reg),
        .qplllock(qplllock),
        .qplloutclk(qplloutclk),
        .qplloutrefclk(qplloutrefclk),
        .reset_counter_done(reset_counter_done),
        .rx_prbs31_en(rx_prbs31_en),
        .rxclk322(rxclk322),
        .rxn(rxn),
        .rxp(rxp),
        .rxuserrdy(rxuserrdy),
        .rxusrclk2(rxusrclk2),
        .tx_disable(tx_disable),
        .txclk322(txclk322),
        .txn(txn),
        .txp(txp),
        .txuserrdy(txuserrdy),
        .txusrclk(txusrclk),
        .txusrclk2(txusrclk2));
FDRE #(
    .INIT(1'b0)) 
     gt0_rxbufreset_i_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxbufreset_i0),
        .Q(gt0_rxbufreset_i),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     gt0_rxresetdone_i_regrx322_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxresetdone_i),
        .Q(gt0_rxresetdone_i_regrx322),
        .R(\<const0> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en_0 gt0_rxresetdone_i_sync_i
       (.D(gt0_rxresetdone_i),
        .I1(clk156_reset_rx_tmp),
        .areset(areset),
        .clk156(clk156),
        .out(rx_resetdone),
        .signal_detect(signal_detect));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en gt0_txresetdone_i_sync_i
       (.D(clk156_reset_tx_tmp),
        .I1(rx_resetdone),
        .I2(gt0_txresetdone_i),
        .areset(areset),
        .clk156(clk156),
        .out(tx_resetdone),
        .resetdone(resetdone));
FDRE \gt_rxc_d1_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxheader_i[1]),
        .Q(gt_rxc_d1[0]),
        .R(\<const0> ));
FDRE \gt_rxc_d1_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxheader_i[0]),
        .Q(gt_rxc_d1[1]),
        .R(\<const0> ));
FDRE \gt_rxc_d1_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdatavalid_i),
        .Q(gt_rxc_d1[2]),
        .R(\<const0> ));
FDRE \gt_rxc_d1_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxheadervalid_i),
        .Q(gt_rxc_d1[3]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[31]),
        .Q(gt_rxd_d1[0]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[10] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[21]),
        .Q(gt_rxd_d1[10]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[11] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[20]),
        .Q(gt_rxd_d1[11]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[12] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[19]),
        .Q(gt_rxd_d1[12]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[13] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[18]),
        .Q(gt_rxd_d1[13]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[14] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[17]),
        .Q(gt_rxd_d1[14]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[15] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[16]),
        .Q(gt_rxd_d1[15]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[16] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[15]),
        .Q(gt_rxd_d1[16]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[17] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[14]),
        .Q(gt_rxd_d1[17]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[18] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[13]),
        .Q(gt_rxd_d1[18]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[19] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[12]),
        .Q(gt_rxd_d1[19]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[30]),
        .Q(gt_rxd_d1[1]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[20] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[11]),
        .Q(gt_rxd_d1[20]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[21] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[10]),
        .Q(gt_rxd_d1[21]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[22] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[9]),
        .Q(gt_rxd_d1[22]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[23] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[8]),
        .Q(gt_rxd_d1[23]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[24] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[7]),
        .Q(gt_rxd_d1[24]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[25] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[6]),
        .Q(gt_rxd_d1[25]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[26] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[5]),
        .Q(gt_rxd_d1[26]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[27] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[4]),
        .Q(gt_rxd_d1[27]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[28] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[3]),
        .Q(gt_rxd_d1[28]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[29] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[2]),
        .Q(gt_rxd_d1[29]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[29]),
        .Q(gt_rxd_d1[2]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[30] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[1]),
        .Q(gt_rxd_d1[30]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[31] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[0]),
        .Q(gt_rxd_d1[31]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[28]),
        .Q(gt_rxd_d1[3]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[27]),
        .Q(gt_rxd_d1[4]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[5] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[26]),
        .Q(gt_rxd_d1[5]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[6] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[25]),
        .Q(gt_rxd_d1[6]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[7] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[24]),
        .Q(gt_rxd_d1[7]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[8] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[23]),
        .Q(gt_rxd_d1[8]),
        .R(\<const0> ));
FDRE \gt_rxd_d1_reg[9] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(gt0_rxdata_i[22]),
        .Q(gt_rxd_d1[9]),
        .R(\<const0> ));
FDCE pcs_resetout_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .CLR(areset_clk156),
        .D(configuration_vector[111]),
        .Q(pcs_resetout_reg));
FDCE pma_resetout_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .CLR(areset_clk156),
        .D(configuration_vector[15]),
        .Q(pma_resetout_reg));
FDCE #(
    .INIT(1'b0)) 
     \rx_sample_prev_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(rx_sample[0]),
        .Q(rx_sample_prev[0]));
FDCE #(
    .INIT(1'b0)) 
     \rx_sample_prev_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(rx_sample[1]),
        .Q(rx_sample_prev[1]));
FDCE #(
    .INIT(1'b0)) 
     \rx_sample_prev_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(rx_sample[2]),
        .Q(rx_sample_prev[2]));
FDCE #(
    .INIT(1'b0)) 
     \rx_sample_prev_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(rx_sample[3]),
        .Q(rx_sample_prev[3]));
FDCE #(
    .INIT(1'b0)) 
     \rx_sample_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(gt0_rxdata_i[27]),
        .Q(rx_sample[0]));
FDCE #(
    .INIT(1'b0)) 
     \rx_sample_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(gt0_rxdata_i[26]),
        .Q(rx_sample[1]));
FDCE #(
    .INIT(1'b0)) 
     \rx_sample_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(gt0_rxdata_i[25]),
        .Q(rx_sample[2]));
FDCE #(
    .INIT(1'b0)) 
     \rx_sample_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(cable_pull_reset_rising_rxusrclk2),
        .D(gt0_rxdata_i[24]),
        .Q(rx_sample[3]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0 ten_gig_eth_pcs_pma_ip_core
       (.E(n_7_ten_gig_eth_pcs_pma_ip_local_clock_reset_block),
        .I1(n_8_ten_gig_eth_pcs_pma_ip_local_clock_reset_block),
        .I2(txreset322),
        .I3(rx_resetdone),
        .I4(gt_rxd_d1),
        .O1(\^status_vector [15]),
        .O2(rxreset322),
        .Q(gt_rxc_d1),
        .TXPRBSSEL(tx_prbs31_en),
        .cable_unpull_enable(cable_unpull_enable),
        .clear_rx_prbs_err_count(gt0_clear_rx_prbs_err_count_i),
        .clk156(clk156),
        .configuration_vector({configuration_vector[519:516],configuration_vector[513:512],configuration_vector[399:384],configuration_vector[245:240],configuration_vector[233:176],configuration_vector[169:110],configuration_vector[16:15]}),
        .core_status(\^core_status ),
        .dclk(dclk),
        .drp_daddr_o({\^drp_daddr_o [8],\^drp_daddr_o [6],\^drp_daddr_o [4:1]}),
        .drp_den_o(drp_den_o),
        .drp_drdy_i(drp_drdy_i),
        .drp_drpdo_i(drp_drpdo_i),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_slip(gt0_rxgearboxslip_i),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .local_fault(\ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_insert_i/local_fault ),
        .out(clk156_reset_tx),
        .pma_pmd_type(pma_pmd_type),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .status_vector({\^status_vector [303:272],\^status_vector [268],\^status_vector [257:256],\^status_vector [231],\^status_vector [226],\^status_vector [223],\^status_vector [48],\^status_vector [23],\^status_vector [39:37],\^status_vector [18]}),
        .tx_disable(tx_disable),
        .tx_resetdone(tx_resetdone),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_local_clock_and_reset ten_gig_eth_pcs_pma_ip_local_clock_reset_block
       (.AR(cable_pull_reset_rising_rxusrclk2),
        .AS(cable_pull_reset_rising),
        .D(clk156_reset_tx_tmp),
        .E(n_7_ten_gig_eth_pcs_pma_ip_local_clock_reset_block),
        .I1(clk156_reset_rx_tmp),
        .I2(cable_unpull_reset_rising),
        .O1(txreset322),
        .O2(rxreset322),
        .O3(cable_unpull_reset_rising_rxusrclk2),
        .O4(n_8_ten_gig_eth_pcs_pma_ip_local_clock_reset_block),
        .areset(areset),
        .cable_unpull_enable0(cable_unpull_enable0),
        .clk156(clk156),
        .configuration_vector(configuration_vector[15]),
        .gtrxreset(gtrxreset),
        .local_fault(\ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_insert_i/local_fault ),
        .out(clk156_reset_tx),
        .pma_resetout_reg(pma_resetout_reg),
        .qplllock(qplllock),
        .rxclk322(rxclk322),
        .rxuserrdy(rxuserrdy),
        .rxusrclk2(rxusrclk2),
        .txusrclk(txusrclk));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en
   (out,
    resetdone,
    D,
    I1,
    areset,
    clk156,
    I2);
  output [0:0]out;
  output resetdone;
  output [0:0]D;
  input [0:0]I1;
  input areset;
  input clk156;
  input [0:0]I2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [0:0]I1;
  wire [0:0]I2;
  wire areset;
  wire clk156;
  wire [0:0]out;
  wire resetdone;
  wire [3:0]sync1_en_r;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_en_r[3]),
        .O(out));
LUT2 #(
    .INIT(4'h8)) 
     pma_pmd_reset_clear_core_intr_i_1
       (.I0(sync1_en_r[3]),
        .I1(I1),
        .O(resetdone));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_en_r_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I2),
        .Q(sync1_en_r[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_en_r_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_en_r[0]),
        .Q(sync1_en_r[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_en_r_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_en_r[1]),
        .Q(sync1_en_r[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_en_r_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_en_r[2]),
        .Q(sync1_en_r[3]),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hB)) 
     \sync1_r[0]_i_1 
       (.I0(areset),
        .I1(sync1_en_r[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_en" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_en_0
   (out,
    I1,
    signal_detect,
    areset,
    clk156,
    D);
  output [0:0]out;
  output [0:0]I1;
  input signal_detect;
  input areset;
  input clk156;
  input [0:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [0:0]I1;
  wire areset;
  wire clk156;
  wire [0:0]out;
  wire signal_detect;
  wire [3:0]sync1_en_r;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_en_r[3]),
        .O(out));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_en_r_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D),
        .Q(sync1_en_r[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_en_r_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_en_r[0]),
        .Q(sync1_en_r[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_en_r_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_en_r[1]),
        .Q(sync1_en_r[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_en_r_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_en_r[2]),
        .Q(sync1_en_r[3]),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hF7)) 
     \sync1_r[0]_i_1__0 
       (.I0(sync1_en_r[3]),
        .I1(signal_detect),
        .I2(areset),
        .O(I1));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst
   (cable_unpull_enable0,
    out,
    CLK,
    areset);
  output cable_unpull_enable0;
  input [0:0]out;
  input CLK;
  input areset;

  wire \<const0> ;
  wire \<const1> ;
  wire CLK;
  wire areset;
  wire cable_unpull_enable0;
  wire [0:0]out;
  wire [3:0]sync1_r;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT2 #(
    .INIT(4'hE)) 
     cable_unpull_enable_i_2
       (.I0(sync1_r[3]),
        .I1(out),
        .O(cable_unpull_enable0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(areset),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(CLK),
        .CE(\<const1> ),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_35
   (out,
    rxuserrdy_counter0,
    I1,
    I2,
    gtrxreset);
  output [0:0]out;
  output rxuserrdy_counter0;
  input [0:0]I1;
  input I2;
  input gtrxreset;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]I1;
  wire I2;
  wire gtrxreset;
  wire [0:0]out;
  wire rxuserrdy_counter0;
  wire [3:0]sync1_r;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_r[3]),
        .O(out));
LUT2 #(
    .INIT(4'hB)) 
     \rxuserrdy_counter[0]_i_3 
       (.I0(sync1_r[3]),
        .I1(I1),
        .O(rxuserrdy_counter0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(I2),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(gtrxreset),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(I2),
        .CE(\<const1> ),
        .D(sync1_r[0]),
        .PRE(gtrxreset),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(I2),
        .CE(\<const1> ),
        .D(sync1_r[1]),
        .PRE(gtrxreset),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(I2),
        .CE(\<const1> ),
        .D(sync1_r[2]),
        .PRE(gtrxreset),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_36
   (out,
    configuration_vector,
    pma_resetout_reg,
    I1);
  output [0:0]out;
  input [0:0]configuration_vector;
  input pma_resetout_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [0:0]configuration_vector;
  wire [0:0]out;
  wire pma_resetout_reg;
  wire pma_resetout_rising;
  wire [3:0]sync1_r;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_r[3]),
        .O(out));
LUT2 #(
    .INIT(4'h2)) 
     \sync1_r[3]_i_1__0 
       (.I0(configuration_vector),
        .I1(pma_resetout_reg),
        .O(pma_resetout_rising));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(I1),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(pma_resetout_rising),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[0]),
        .PRE(pma_resetout_rising),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[1]),
        .PRE(pma_resetout_rising),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[2]),
        .PRE(pma_resetout_rising),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_37
   (D,
    clk156,
    areset,
    I1);
  output [0:0]D;
  input clk156;
  input areset;
  input [0:0]I1;

  wire \<const1> ;
  wire [0:0]D;
  wire [0:0]I1;
  wire areset;
  wire clk156;
  wire [3:0]sync1_r;

VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_r[3]),
        .O(D));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I1),
        .PRE(areset),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_38
   (O2,
    E,
    I1,
    areset,
    D);
  output [0:0]O2;
  output [0:0]E;
  input I1;
  input areset;
  input [0:0]D;

  wire \<const1> ;
  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire [0:0]O2;
  wire areset;
  wire [3:0]sync1_r;

VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_r[3]),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \rag_writesync2[4]_i_1 
       (.I0(sync1_r[3]),
        .O(E));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(I1),
        .CE(\<const1> ),
        .D(D),
        .PRE(areset),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_39
   (AR,
    I1,
    AS);
  output [0:0]AR;
  input I1;
  input [0:0]AS;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]AR;
  wire [0:0]AS;
  wire I1;
  wire [3:0]sync1_r;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_r[3]),
        .O(AR));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(I1),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(AS),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_40
   (O3,
    I1,
    I2);
  output [0:0]O3;
  input I1;
  input [0:0]I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [0:0]I2;
  wire [0:0]O3;
  wire [3:0]sync1_r;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_r[3]),
        .O(O3));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(I1),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(I2),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[0]),
        .PRE(I2),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[1]),
        .PRE(I2),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(I1),
        .CE(\<const1> ),
        .D(sync1_r[2]),
        .PRE(I2),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_41
   (out,
    O4,
    local_fault,
    clk156,
    areset,
    D);
  output [0:0]out;
  output O4;
  input local_fault;
  input clk156;
  input areset;
  input [0:0]D;

  wire \<const1> ;
  wire [0:0]D;
  wire O4;
  wire areset;
  wire clk156;
  wire local_fault;
  wire [0:0]out;
  wire [3:0]sync1_r;

VCC VCC
       (.P(\<const1> ));
LUT2 #(
    .INIT(4'h1)) 
     \data_out[48]_i_2 
       (.I0(sync1_r[3]),
        .I1(local_fault),
        .O(O4));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_r[3]),
        .O(out));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D),
        .PRE(areset),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_42
   (O1,
    txusrclk,
    areset,
    out);
  output [0:0]O1;
  input txusrclk;
  input areset;
  input [0:0]out;

  wire \<const1> ;
  wire [0:0]O1;
  wire areset;
  wire [0:0]out;
  wire [3:0]sync1_r;
  wire txusrclk;

VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_r[3]),
        .O(O1));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(txusrclk),
        .CE(\<const1> ),
        .D(out),
        .PRE(areset),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(txusrclk),
        .CE(\<const1> ),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(txusrclk),
        .CE(\<const1> ),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(txusrclk),
        .CE(\<const1> ),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0
   (out,
    qplllock,
    CLK);
  output [0:0]out;
  input qplllock;
  input CLK;

  wire \<const1> ;
  wire CLK;
  wire [0:0]out;
  wire qplllock;
  wire rst0;
  wire [3:0]sync1_r;

VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sync1_r[3]),
        .O(out));
LUT1 #(
    .INIT(2'h1)) 
     \sync1_r[3]_i_1 
       (.I0(qplllock),
        .O(rst0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[0] 
       (.C(CLK),
        .CE(\<const1> ),
        .CLR(rst0),
        .D(\<const1> ),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[1] 
       (.C(CLK),
        .CE(\<const1> ),
        .CLR(rst0),
        .D(sync1_r[0]),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[2] 
       (.C(CLK),
        .CE(\<const1> ),
        .CLR(rst0),
        .D(sync1_r[1]),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[3] 
       (.C(CLK),
        .CE(\<const1> ),
        .CLR(rst0),
        .D(sync1_r[2]),
        .Q(sync1_r[3]));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT
   (drp_drdy_o,
    txn,
    txp,
    rxclk322,
    D,
    txclk322,
    I2,
    drp_drpdo_o,
    O1,
    O2,
    gt0_rxbufreset_i0,
    dclk,
    drp_den_i,
    drp_dwe_i,
    rxn,
    rxp,
    qplloutclk,
    qplloutrefclk,
    gt0_rxbufreset_i,
    gt_slip,
    clear_rx_prbs_err_count,
    rxuserrdy,
    rxusrclk2,
    tx_disable,
    txuserrdy,
    txusrclk,
    txusrclk2,
    drp_di_i,
    configuration_vector,
    rx_prbs31_en,
    Q,
    TXPRBSSEL,
    I1,
    drp_daddr_i,
    gt0_rxresetdone_i_regrx322,
    gttxreset,
    reset_counter_done,
    pma_resetout_reg,
    qplllock,
    gtrxreset,
    cable_pull_reset_rising_reg,
    cable_unpull_reset_rising_reg,
    pcs_resetout_reg);
  output drp_drdy_o;
  output txn;
  output txp;
  output rxclk322;
  output [0:0]D;
  output txclk322;
  output [0:0]I2;
  output [15:0]drp_drpdo_o;
  output [3:0]O1;
  output [31:0]O2;
  output gt0_rxbufreset_i0;
  input dclk;
  input drp_den_i;
  input drp_dwe_i;
  input rxn;
  input rxp;
  input qplloutclk;
  input qplloutrefclk;
  input gt0_rxbufreset_i;
  input gt_slip;
  input clear_rx_prbs_err_count;
  input rxuserrdy;
  input rxusrclk2;
  input tx_disable;
  input txuserrdy;
  input txusrclk;
  input txusrclk2;
  input [15:0]drp_di_i;
  input [2:0]configuration_vector;
  input rx_prbs31_en;
  input [7:0]Q;
  input [0:0]TXPRBSSEL;
  input [31:0]I1;
  input [8:0]drp_daddr_i;
  input gt0_rxresetdone_i_regrx322;
  input gttxreset;
  input reset_counter_done;
  input pma_resetout_reg;
  input qplllock;
  input gtrxreset;
  input cable_pull_reset_rising_reg;
  input cable_unpull_reset_rising_reg;
  input pcs_resetout_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [31:0]I1;
  wire [0:0]I2;
  wire [3:0]O1;
  wire [31:0]O2;
  wire [7:0]Q;
  wire [0:0]TXPRBSSEL;
  wire cable_pull_reset_rising_reg;
  wire cable_unpull_reset_rising_reg;
  wire clear_rx_prbs_err_count;
  wire [2:0]configuration_vector;
  wire dclk;
  wire [8:0]drp_daddr_i;
  wire drp_den_i;
  wire [15:0]drp_di_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire gt0_gtrxreset_i;
  wire gt0_gttxreset_i;
  wire gt0_rxbufreset_i;
  wire gt0_rxbufreset_i0;
  wire gt0_rxresetdone_i_regrx322;
  wire gt_slip;
  wire gtrxreset;
  wire gttxreset;
  wire n_0_gthe2_i_i_4;
  wire n_112_gthe2_i;
  wire n_113_gthe2_i;
  wire n_115_gthe2_i;
  wire n_116_gthe2_i;
  wire n_12_gthe2_i;
  wire n_34_gthe2_i;
  wire n_46_gthe2_i;
  wire n_47_gthe2_i;
  wire n_4_gthe2_i;
  wire p_0_in2_in;
  wire pcs_resetout_reg;
  wire pcs_resetout_rising;
  wire pma_resetout_reg;
  wire qplllock;
  wire qplloutclk;
  wire qplloutrefclk;
  wire reset_counter_done;
  wire rx_prbs31_en;
  wire rxclk322;
  wire rxn;
  wire rxp;
  wire rxuserrdy;
  wire rxusrclk2;
  wire tx_disable;
  wire txclk322;
  wire txn;
  wire txp;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;
  wire NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED;
  wire NLW_gthe2_i_CPLLLOCK_UNCONNECTED;
  wire NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXPMARESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [14:0]NLW_gthe2_i_DMONITOROUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:1]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:2]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:1]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [6:0]NLW_gthe2_i_RXMONITOROUT_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT2 #(
    .INIT(4'h8)) 
     gt0_rxbufreset_i_i_1
       (.I0(p_0_in2_in),
        .I1(gt0_rxresetdone_i_regrx322),
        .O(gt0_rxbufreset_i0));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0001111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(19),
    .CLK_COR_MIN_LAT(15),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b001),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C208001A),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(32),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("TRUE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(32),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gthe2_i
       (.CFGRESET(\<const0> ),
        .CLKRSVD0(\<const0> ),
        .CLKRSVD1(\<const0> ),
        .CPLLFBCLKLOST(NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED),
        .CPLLLOCK(NLW_gthe2_i_CPLLLOCK_UNCONNECTED),
        .CPLLLOCKDETCLK(\<const0> ),
        .CPLLLOCKEN(\<const1> ),
        .CPLLPD(\<const1> ),
        .CPLLREFCLKLOST(NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED),
        .CPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .CPLLRESET(\<const0> ),
        .DMONFIFORESET(\<const0> ),
        .DMONITORCLK(\<const0> ),
        .DMONITOROUT(NLW_gthe2_i_DMONITOROUT_UNCONNECTED[14:0]),
        .DRPADDR(drp_daddr_i),
        .DRPCLK(dclk),
        .DRPDI(drp_di_i),
        .DRPDO(drp_drpdo_o),
        .DRPEN(drp_den_i),
        .DRPRDY(drp_drdy_o),
        .DRPWE(drp_dwe_i),
        .EYESCANDATAERROR(n_4_gthe2_i),
        .EYESCANMODE(\<const0> ),
        .EYESCANRESET(\<const0> ),
        .EYESCANTRIGGER(\<const0> ),
        .GTGREFCLK(\<const0> ),
        .GTHRXN(rxn),
        .GTHRXP(rxp),
        .GTHTXN(txn),
        .GTHTXP(txp),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(\<const0> ),
        .GTREFCLK1(\<const0> ),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(\<const0> ),
        .GTRSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .GTRXRESET(gt0_gtrxreset_i),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .GTTXRESET(gt0_gttxreset_i),
        .LOOPBACK({\<const0> ,configuration_vector[0],\<const0> }),
        .PCSRSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDIN2({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLCLK(qplloutclk),
        .QPLLREFCLK(qplloutrefclk),
        .RESETOVRD(\<const0> ),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(\<const0> ),
        .RXADAPTSELTEST({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXBUFRESET(gt0_rxbufreset_i),
        .RXBUFSTATUS({p_0_in2_in,n_115_gthe2_i,n_116_gthe2_i}),
        .RXBYTEISALIGNED(NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(\<const0> ),
        .RXCDRHOLD(\<const0> ),
        .RXCDRLOCK(n_12_gthe2_i),
        .RXCDROVRDEN(\<const0> ),
        .RXCDRRESET(\<const0> ),
        .RXCDRRESETRSV(\<const0> ),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK(NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:0]),
        .RXCHBONDEN(\<const0> ),
        .RXCHBONDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDLEVEL({\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDMASTER(\<const0> ),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(\<const0> ),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(\<const0> ),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],O2[0],O2[1],O2[2],O2[3],O2[4],O2[5],O2[6],O2[7],O2[8],O2[9],O2[10],O2[11],O2[12],O2[13],O2[14],O2[15],O2[16],O2[17],O2[18],O2[19],O2[20],O2[21],O2[22],O2[23],O2[24],O2[25],O2[26],O2[27],O2[28],O2[29],O2[30],O2[31]}),
        .RXDATAVALID({NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1],O1[2]}),
        .RXDDIEN(\<const0> ),
        .RXDFEAGCHOLD(\<const0> ),
        .RXDFEAGCOVRDEN(\<const0> ),
        .RXDFEAGCTRL({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFECM1EN(\<const0> ),
        .RXDFELFHOLD(\<const0> ),
        .RXDFELFOVRDEN(\<const0> ),
        .RXDFELPMRESET(\<const0> ),
        .RXDFESLIDETAP({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPADAPTEN(\<const0> ),
        .RXDFESLIDETAPHOLD(\<const0> ),
        .RXDFESLIDETAPID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPINITOVRDEN(\<const0> ),
        .RXDFESLIDETAPONLYADAPTEN(\<const0> ),
        .RXDFESLIDETAPOVRDEN(\<const0> ),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(\<const0> ),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(\<const0> ),
        .RXDFETAP2OVRDEN(\<const0> ),
        .RXDFETAP3HOLD(\<const0> ),
        .RXDFETAP3OVRDEN(\<const0> ),
        .RXDFETAP4HOLD(\<const0> ),
        .RXDFETAP4OVRDEN(\<const0> ),
        .RXDFETAP5HOLD(\<const0> ),
        .RXDFETAP5OVRDEN(\<const0> ),
        .RXDFETAP6HOLD(\<const0> ),
        .RXDFETAP6OVRDEN(\<const0> ),
        .RXDFETAP7HOLD(\<const0> ),
        .RXDFETAP7OVRDEN(\<const0> ),
        .RXDFEUTHOLD(\<const0> ),
        .RXDFEUTOVRDEN(\<const0> ),
        .RXDFEVPHOLD(\<const0> ),
        .RXDFEVPOVRDEN(\<const0> ),
        .RXDFEVSEN(\<const0> ),
        .RXDFEXYDEN(\<const1> ),
        .RXDISPERR(NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:0]),
        .RXDLYBYPASS(\<const1> ),
        .RXDLYEN(\<const0> ),
        .RXDLYOVRDEN(\<const0> ),
        .RXDLYSRESET(\<const0> ),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({\<const1> ,\<const1> }),
        .RXGEARBOXSLIP(gt_slip),
        .RXHEADER({NLW_gthe2_i_RXHEADER_UNCONNECTED[5:2],O1[0],O1[1]}),
        .RXHEADERVALID({NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1],O1[3]}),
        .RXLPMEN(\<const0> ),
        .RXLPMHFHOLD(\<const0> ),
        .RXLPMHFOVRDEN(\<const0> ),
        .RXLPMLFHOLD(\<const0> ),
        .RXLPMLFKLOVRDEN(\<const0> ),
        .RXMCOMMAALIGNEN(\<const0> ),
        .RXMONITOROUT(NLW_gthe2_i_RXMONITOROUT_UNCONNECTED[6:0]),
        .RXMONITORSEL({\<const0> ,\<const0> }),
        .RXNOTINTABLE(NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:0]),
        .RXOOBRESET(\<const0> ),
        .RXOSCALRESET(\<const0> ),
        .RXOSHOLD(\<const0> ),
        .RXOSINTCFG({\<const0> ,\<const1> ,\<const1> ,\<const0> }),
        .RXOSINTEN(\<const1> ),
        .RXOSINTHOLD(\<const0> ),
        .RXOSINTID0({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXOSINTNTRLEN(\<const0> ),
        .RXOSINTOVRDEN(\<const0> ),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(\<const0> ),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(\<const0> ),
        .RXOSOVRDEN(\<const0> ),
        .RXOUTCLK(rxclk322),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({\<const0> ,\<const1> ,\<const0> }),
        .RXPCOMMAALIGNEN(\<const0> ),
        .RXPCSRESET(pcs_resetout_rising),
        .RXPD({\<const0> ,\<const0> }),
        .RXPHALIGN(\<const0> ),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(\<const0> ),
        .RXPHDLYPD(\<const0> ),
        .RXPHDLYRESET(\<const0> ),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(\<const0> ),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(\<const0> ),
        .RXPMARESETDONE(NLW_gthe2_i_RXPMARESETDONE_UNCONNECTED),
        .RXPOLARITY(\<const0> ),
        .RXPRBSCNTRESET(clear_rx_prbs_err_count),
        .RXPRBSERR(n_34_gthe2_i),
        .RXPRBSSEL({rx_prbs31_en,\<const0> ,\<const0> }),
        .RXQPIEN(\<const0> ),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({\<const0> ,\<const0> ,\<const0> }),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(\<const0> ),
        .RXRESETDONE(D),
        .RXSLIDE(\<const0> ),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(\<const0> ),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(\<const0> ),
        .RXSYNCMODE(\<const0> ),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({\<const1> ,\<const1> }),
        .RXUSERRDY(rxuserrdy),
        .RXUSRCLK(rxusrclk2),
        .RXUSRCLK2(rxusrclk2),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(\<const0> ),
        .SIGVALIDCLK(\<const0> ),
        .TSTIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TX8B10BBYPASS({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TX8B10BEN(\<const0> ),
        .TXBUFDIFFCTRL({\<const1> ,\<const0> ,\<const0> }),
        .TXBUFSTATUS({n_112_gthe2_i,n_113_gthe2_i}),
        .TXCHARDISPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCHARDISPVAL({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCHARISK({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(\<const0> ),
        .TXCOMSAS(\<const0> ),
        .TXCOMWAKE(\<const0> ),
        .TXDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,I1[0],I1[1],I1[2],I1[3],I1[4],I1[5],I1[6],I1[7],I1[8],I1[9],I1[10],I1[11],I1[12],I1[13],I1[14],I1[15],I1[16],I1[17],I1[18],I1[19],I1[20],I1[21],I1[22],I1[23],I1[24],I1[25],I1[26],I1[27],I1[28],I1[29],I1[30],I1[31]}),
        .TXDEEMPH(\<const0> ),
        .TXDETECTRX(\<const0> ),
        .TXDIFFCTRL({\<const1> ,\<const1> ,\<const1> ,\<const0> }),
        .TXDIFFPD(\<const0> ),
        .TXDLYBYPASS(\<const1> ),
        .TXDLYEN(\<const0> ),
        .TXDLYHOLD(\<const0> ),
        .TXDLYOVRDEN(\<const0> ),
        .TXDLYSRESET(\<const0> ),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(\<const0> ),
        .TXELECIDLE(\<const0> ),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({\<const0> ,Q[0],Q[1]}),
        .TXINHIBIT(tx_disable),
        .TXMAINCURSOR({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXMARGIN({\<const0> ,\<const0> ,\<const0> }),
        .TXOUTCLK(txclk322),
        .TXOUTCLKFABRIC(n_46_gthe2_i),
        .TXOUTCLKPCS(n_47_gthe2_i),
        .TXOUTCLKSEL({\<const0> ,\<const1> ,\<const0> }),
        .TXPCSRESET(pcs_resetout_rising),
        .TXPD({\<const0> ,\<const0> }),
        .TXPDELECIDLEMODE(\<const0> ),
        .TXPHALIGN(\<const0> ),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(\<const0> ),
        .TXPHDLYPD(\<const0> ),
        .TXPHDLYRESET(\<const0> ),
        .TXPHDLYTSTCLK(\<const0> ),
        .TXPHINIT(\<const0> ),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(\<const0> ),
        .TXPIPPMEN(\<const0> ),
        .TXPIPPMOVRDEN(\<const0> ),
        .TXPIPPMPD(\<const0> ),
        .TXPIPPMSEL(\<const0> ),
        .TXPIPPMSTEPSIZE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPISOPD(\<const0> ),
        .TXPMARESET(\<const0> ),
        .TXPMARESETDONE(NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED),
        .TXPOLARITY(\<const0> ),
        .TXPOSTCURSOR({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPOSTCURSORINV(\<const0> ),
        .TXPRBSFORCEERR(\<const0> ),
        .TXPRBSSEL({TXPRBSSEL,\<const0> ,\<const0> }),
        .TXPRECURSOR({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPRECURSORINV(\<const0> ),
        .TXQPIBIASEN(\<const0> ),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(\<const0> ),
        .TXQPIWEAKPUP(\<const0> ),
        .TXRATE({\<const0> ,\<const0> ,\<const0> }),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(\<const0> ),
        .TXRESETDONE(I2),
        .TXSEQUENCE({\<const0> ,Q[7:2]}),
        .TXSTARTSEQ(\<const0> ),
        .TXSWING(\<const0> ),
        .TXSYNCALLIN(\<const0> ),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(\<const0> ),
        .TXSYNCMODE(\<const0> ),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({\<const1> ,\<const1> }),
        .TXUSERRDY(txuserrdy),
        .TXUSRCLK(txusrclk),
        .TXUSRCLK2(txusrclk2));
LUT5 #(
    .INIT(32'hFF00FE00)) 
     gthe2_i_i_1
       (.I0(gtrxreset),
        .I1(cable_pull_reset_rising_reg),
        .I2(n_0_gthe2_i_i_4),
        .I3(reset_counter_done),
        .I4(cable_unpull_reset_rising_reg),
        .O(gt0_gtrxreset_i));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h8C88CCCC)) 
     gthe2_i_i_2
       (.I0(gttxreset),
        .I1(reset_counter_done),
        .I2(pma_resetout_reg),
        .I3(configuration_vector[1]),
        .I4(qplllock),
        .O(gt0_gttxreset_i));
LUT2 #(
    .INIT(4'h2)) 
     gthe2_i_i_3
       (.I0(configuration_vector[2]),
        .I1(pcs_resetout_reg),
        .O(pcs_resetout_rising));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT3 #(
    .INIT(8'h4F)) 
     gthe2_i_i_4
       (.I0(pma_resetout_reg),
        .I1(configuration_vector[1]),
        .I2(qplllock),
        .O(n_0_gthe2_i_i_4));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_local_clock_and_reset
   (rxusrclk2,
    out,
    O1,
    O2,
    AR,
    O3,
    rxuserrdy,
    E,
    O4,
    cable_unpull_enable0,
    rxclk322,
    qplllock,
    configuration_vector,
    pma_resetout_reg,
    local_fault,
    clk156,
    areset,
    D,
    txusrclk,
    I1,
    AS,
    I2,
    gtrxreset);
  output rxusrclk2;
  output [0:0]out;
  output [0:0]O1;
  output [0:0]O2;
  output [0:0]AR;
  output [0:0]O3;
  output rxuserrdy;
  output [0:0]E;
  output O4;
  output cable_unpull_enable0;
  input rxclk322;
  input qplllock;
  input [0:0]configuration_vector;
  input pma_resetout_reg;
  input local_fault;
  input clk156;
  input areset;
  input [0:0]D;
  input txusrclk;
  input [0:0]I1;
  input [0:0]AS;
  input [0:0]I2;
  input gtrxreset;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]AR;
  wire [0:0]AS;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [0:0]I2;
  wire [0:0]O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire O4;
  wire areset;
  wire cable_unpull_enable0;
  wire clk156;
  wire [0:0]configuration_vector;
  wire dclk_reset;
  wire gtrxreset;
  wire gtrxreset_rxusrclk2;
  wire local_fault;
  wire \n_0_rxuserrdy_counter[0]_i_10 ;
  wire \n_0_rxuserrdy_counter[0]_i_11 ;
  wire \n_0_rxuserrdy_counter[0]_i_4 ;
  wire \n_0_rxuserrdy_counter[0]_i_5 ;
  wire \n_0_rxuserrdy_counter[0]_i_6 ;
  wire \n_0_rxuserrdy_counter[0]_i_7 ;
  wire \n_0_rxuserrdy_counter[0]_i_8 ;
  wire \n_0_rxuserrdy_counter[0]_i_9 ;
  wire \n_0_rxuserrdy_counter[12]_i_2 ;
  wire \n_0_rxuserrdy_counter[12]_i_3 ;
  wire \n_0_rxuserrdy_counter[12]_i_4 ;
  wire \n_0_rxuserrdy_counter[12]_i_5 ;
  wire \n_0_rxuserrdy_counter[16]_i_2 ;
  wire \n_0_rxuserrdy_counter[16]_i_3 ;
  wire \n_0_rxuserrdy_counter[16]_i_4 ;
  wire \n_0_rxuserrdy_counter[16]_i_5 ;
  wire \n_0_rxuserrdy_counter[20]_i_2 ;
  wire \n_0_rxuserrdy_counter[20]_i_3 ;
  wire \n_0_rxuserrdy_counter[20]_i_4 ;
  wire \n_0_rxuserrdy_counter[20]_i_5 ;
  wire \n_0_rxuserrdy_counter[4]_i_2 ;
  wire \n_0_rxuserrdy_counter[4]_i_3 ;
  wire \n_0_rxuserrdy_counter[4]_i_4 ;
  wire \n_0_rxuserrdy_counter[4]_i_5 ;
  wire \n_0_rxuserrdy_counter[8]_i_2 ;
  wire \n_0_rxuserrdy_counter[8]_i_3 ;
  wire \n_0_rxuserrdy_counter[8]_i_4 ;
  wire \n_0_rxuserrdy_counter[8]_i_5 ;
  wire \n_0_rxuserrdy_counter_reg[0]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[12]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[16]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[4]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[8]_i_1 ;
  wire n_0_rxuserrdy_i_1;
  wire \n_1_rxuserrdy_counter_reg[0]_i_2 ;
  wire \n_1_rxuserrdy_counter_reg[12]_i_1 ;
  wire \n_1_rxuserrdy_counter_reg[16]_i_1 ;
  wire \n_1_rxuserrdy_counter_reg[20]_i_1 ;
  wire \n_1_rxuserrdy_counter_reg[4]_i_1 ;
  wire \n_1_rxuserrdy_counter_reg[8]_i_1 ;
  wire \n_2_rxuserrdy_counter_reg[0]_i_2 ;
  wire \n_2_rxuserrdy_counter_reg[12]_i_1 ;
  wire \n_2_rxuserrdy_counter_reg[16]_i_1 ;
  wire \n_2_rxuserrdy_counter_reg[20]_i_1 ;
  wire \n_2_rxuserrdy_counter_reg[4]_i_1 ;
  wire \n_2_rxuserrdy_counter_reg[8]_i_1 ;
  wire \n_3_rxuserrdy_counter_reg[0]_i_2 ;
  wire \n_3_rxuserrdy_counter_reg[12]_i_1 ;
  wire \n_3_rxuserrdy_counter_reg[16]_i_1 ;
  wire \n_3_rxuserrdy_counter_reg[20]_i_1 ;
  wire \n_3_rxuserrdy_counter_reg[4]_i_1 ;
  wire \n_3_rxuserrdy_counter_reg[8]_i_1 ;
  wire \n_4_rxuserrdy_counter_reg[0]_i_2 ;
  wire \n_4_rxuserrdy_counter_reg[12]_i_1 ;
  wire \n_4_rxuserrdy_counter_reg[16]_i_1 ;
  wire \n_4_rxuserrdy_counter_reg[20]_i_1 ;
  wire \n_4_rxuserrdy_counter_reg[4]_i_1 ;
  wire \n_4_rxuserrdy_counter_reg[8]_i_1 ;
  wire \n_5_rxuserrdy_counter_reg[0]_i_2 ;
  wire \n_5_rxuserrdy_counter_reg[12]_i_1 ;
  wire \n_5_rxuserrdy_counter_reg[16]_i_1 ;
  wire \n_5_rxuserrdy_counter_reg[20]_i_1 ;
  wire \n_5_rxuserrdy_counter_reg[4]_i_1 ;
  wire \n_5_rxuserrdy_counter_reg[8]_i_1 ;
  wire \n_6_rxuserrdy_counter_reg[0]_i_2 ;
  wire \n_6_rxuserrdy_counter_reg[12]_i_1 ;
  wire \n_6_rxuserrdy_counter_reg[16]_i_1 ;
  wire \n_6_rxuserrdy_counter_reg[20]_i_1 ;
  wire \n_6_rxuserrdy_counter_reg[4]_i_1 ;
  wire \n_6_rxuserrdy_counter_reg[8]_i_1 ;
  wire \n_7_rxuserrdy_counter_reg[0]_i_2 ;
  wire \n_7_rxuserrdy_counter_reg[12]_i_1 ;
  wire \n_7_rxuserrdy_counter_reg[16]_i_1 ;
  wire \n_7_rxuserrdy_counter_reg[20]_i_1 ;
  wire \n_7_rxuserrdy_counter_reg[4]_i_1 ;
  wire \n_7_rxuserrdy_counter_reg[8]_i_1 ;
  wire [0:0]out;
  wire pma_resetout_reg;
  wire pma_resetout_rising_rxusrclk2;
  wire qplllock;
  wire qplllock_rxusrclk2;
  wire rxclk322;
  wire rxuserrdy;
  wire rxuserrdy_counter0;
  wire [23:0]rxuserrdy_counter_reg;
  wire rxusrclk2;
  wire sel;
  wire txusrclk;
  wire [3:3]\NLW_rxuserrdy_counter_reg[20]_i_1_CO_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst areset_rxusrclk2_sync_i
       (.CLK(rxusrclk2),
        .areset(areset),
        .cable_unpull_enable0(cable_unpull_enable0),
        .out(pma_resetout_rising_rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_39 cable_pull_reset_rising_rxusrclk2_sync_i
       (.AR(AR),
        .AS(AS),
        .I1(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_40 cable_unpull_reset_rising_rxusrclk2_sync_i
       (.I1(rxusrclk2),
        .I2(I2),
        .O3(O3));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_37 clk156_reset_rx_sync_i
       (.D(dclk_reset),
        .I1(I1),
        .areset(areset),
        .clk156(clk156));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_41 clk156_reset_tx_sync_i
       (.D(D),
        .O4(O4),
        .areset(areset),
        .clk156(clk156),
        .local_fault(local_fault),
        .out(out));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_35 gtrxreset_rxusrclk2_sync_i
       (.I1(qplllock_rxusrclk2),
        .I2(rxusrclk2),
        .gtrxreset(gtrxreset),
        .out(gtrxreset_rxusrclk2),
        .rxuserrdy_counter0(rxuserrdy_counter0));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_36 pma_resetout_rising_rxusrclk2_sync_i
       (.I1(rxusrclk2),
        .configuration_vector(configuration_vector),
        .out(pma_resetout_rising_rxusrclk2),
        .pma_resetout_reg(pma_resetout_reg));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0 qplllock_rxusrclk2_sync_i
       (.CLK(rxusrclk2),
        .out(qplllock_rxusrclk2),
        .qplllock(qplllock));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFH rx322clk_bufh_i
       (.I(rxclk322),
        .O(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_38 rxreset322_sync_i
       (.D(dclk_reset),
        .E(E),
        .I1(rxusrclk2),
        .O2(O2),
        .areset(areset));
LUT4 #(
    .INIT(16'h7FFF)) 
     \rxuserrdy_counter[0]_i_1 
       (.I0(\n_0_rxuserrdy_counter[0]_i_4 ),
        .I1(\n_0_rxuserrdy_counter[0]_i_5 ),
        .I2(\n_0_rxuserrdy_counter[0]_i_6 ),
        .I3(\n_0_rxuserrdy_counter[0]_i_7 ),
        .O(sel));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[0]_i_10 
       (.I0(rxuserrdy_counter_reg[1]),
        .O(\n_0_rxuserrdy_counter[0]_i_10 ));
LUT1 #(
    .INIT(2'h1)) 
     \rxuserrdy_counter[0]_i_11 
       (.I0(rxuserrdy_counter_reg[0]),
        .O(\n_0_rxuserrdy_counter[0]_i_11 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \rxuserrdy_counter[0]_i_4 
       (.I0(rxuserrdy_counter_reg[13]),
        .I1(rxuserrdy_counter_reg[9]),
        .I2(rxuserrdy_counter_reg[20]),
        .I3(rxuserrdy_counter_reg[23]),
        .I4(rxuserrdy_counter_reg[17]),
        .I5(rxuserrdy_counter_reg[21]),
        .O(\n_0_rxuserrdy_counter[0]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \rxuserrdy_counter[0]_i_5 
       (.I0(rxuserrdy_counter_reg[2]),
        .I1(rxuserrdy_counter_reg[3]),
        .I2(rxuserrdy_counter_reg[10]),
        .I3(rxuserrdy_counter_reg[1]),
        .I4(rxuserrdy_counter_reg[6]),
        .I5(rxuserrdy_counter_reg[7]),
        .O(\n_0_rxuserrdy_counter[0]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \rxuserrdy_counter[0]_i_6 
       (.I0(rxuserrdy_counter_reg[22]),
        .I1(rxuserrdy_counter_reg[16]),
        .I2(rxuserrdy_counter_reg[18]),
        .I3(rxuserrdy_counter_reg[19]),
        .I4(rxuserrdy_counter_reg[11]),
        .I5(rxuserrdy_counter_reg[12]),
        .O(\n_0_rxuserrdy_counter[0]_i_6 ));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     \rxuserrdy_counter[0]_i_7 
       (.I0(rxuserrdy_counter_reg[15]),
        .I1(rxuserrdy_counter_reg[5]),
        .I2(rxuserrdy_counter_reg[8]),
        .I3(rxuserrdy_counter_reg[14]),
        .I4(rxuserrdy_counter_reg[4]),
        .I5(rxuserrdy_counter_reg[0]),
        .O(\n_0_rxuserrdy_counter[0]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[0]_i_8 
       (.I0(rxuserrdy_counter_reg[3]),
        .O(\n_0_rxuserrdy_counter[0]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[0]_i_9 
       (.I0(rxuserrdy_counter_reg[2]),
        .O(\n_0_rxuserrdy_counter[0]_i_9 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[12]_i_2 
       (.I0(rxuserrdy_counter_reg[15]),
        .O(\n_0_rxuserrdy_counter[12]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[12]_i_3 
       (.I0(rxuserrdy_counter_reg[14]),
        .O(\n_0_rxuserrdy_counter[12]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[12]_i_4 
       (.I0(rxuserrdy_counter_reg[13]),
        .O(\n_0_rxuserrdy_counter[12]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[12]_i_5 
       (.I0(rxuserrdy_counter_reg[12]),
        .O(\n_0_rxuserrdy_counter[12]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[16]_i_2 
       (.I0(rxuserrdy_counter_reg[19]),
        .O(\n_0_rxuserrdy_counter[16]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[16]_i_3 
       (.I0(rxuserrdy_counter_reg[18]),
        .O(\n_0_rxuserrdy_counter[16]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[16]_i_4 
       (.I0(rxuserrdy_counter_reg[17]),
        .O(\n_0_rxuserrdy_counter[16]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[16]_i_5 
       (.I0(rxuserrdy_counter_reg[16]),
        .O(\n_0_rxuserrdy_counter[16]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[20]_i_2 
       (.I0(rxuserrdy_counter_reg[23]),
        .O(\n_0_rxuserrdy_counter[20]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[20]_i_3 
       (.I0(rxuserrdy_counter_reg[22]),
        .O(\n_0_rxuserrdy_counter[20]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[20]_i_4 
       (.I0(rxuserrdy_counter_reg[21]),
        .O(\n_0_rxuserrdy_counter[20]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[20]_i_5 
       (.I0(rxuserrdy_counter_reg[20]),
        .O(\n_0_rxuserrdy_counter[20]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[4]_i_2 
       (.I0(rxuserrdy_counter_reg[7]),
        .O(\n_0_rxuserrdy_counter[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[4]_i_3 
       (.I0(rxuserrdy_counter_reg[6]),
        .O(\n_0_rxuserrdy_counter[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[4]_i_4 
       (.I0(rxuserrdy_counter_reg[5]),
        .O(\n_0_rxuserrdy_counter[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[4]_i_5 
       (.I0(rxuserrdy_counter_reg[4]),
        .O(\n_0_rxuserrdy_counter[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[8]_i_2 
       (.I0(rxuserrdy_counter_reg[11]),
        .O(\n_0_rxuserrdy_counter[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[8]_i_3 
       (.I0(rxuserrdy_counter_reg[10]),
        .O(\n_0_rxuserrdy_counter[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[8]_i_4 
       (.I0(rxuserrdy_counter_reg[9]),
        .O(\n_0_rxuserrdy_counter[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rxuserrdy_counter[8]_i_5 
       (.I0(rxuserrdy_counter_reg[8]),
        .O(\n_0_rxuserrdy_counter[8]_i_5 ));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[0] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_7_rxuserrdy_counter_reg[0]_i_2 ),
        .Q(rxuserrdy_counter_reg[0]));
CARRY4 \rxuserrdy_counter_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_rxuserrdy_counter_reg[0]_i_2 ,\n_1_rxuserrdy_counter_reg[0]_i_2 ,\n_2_rxuserrdy_counter_reg[0]_i_2 ,\n_3_rxuserrdy_counter_reg[0]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_rxuserrdy_counter_reg[0]_i_2 ,\n_5_rxuserrdy_counter_reg[0]_i_2 ,\n_6_rxuserrdy_counter_reg[0]_i_2 ,\n_7_rxuserrdy_counter_reg[0]_i_2 }),
        .S({\n_0_rxuserrdy_counter[0]_i_8 ,\n_0_rxuserrdy_counter[0]_i_9 ,\n_0_rxuserrdy_counter[0]_i_10 ,\n_0_rxuserrdy_counter[0]_i_11 }));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[10] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_5_rxuserrdy_counter_reg[8]_i_1 ),
        .Q(rxuserrdy_counter_reg[10]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[11] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_4_rxuserrdy_counter_reg[8]_i_1 ),
        .Q(rxuserrdy_counter_reg[11]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[12] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_7_rxuserrdy_counter_reg[12]_i_1 ),
        .Q(rxuserrdy_counter_reg[12]));
CARRY4 \rxuserrdy_counter_reg[12]_i_1 
       (.CI(\n_0_rxuserrdy_counter_reg[8]_i_1 ),
        .CO({\n_0_rxuserrdy_counter_reg[12]_i_1 ,\n_1_rxuserrdy_counter_reg[12]_i_1 ,\n_2_rxuserrdy_counter_reg[12]_i_1 ,\n_3_rxuserrdy_counter_reg[12]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_rxuserrdy_counter_reg[12]_i_1 ,\n_5_rxuserrdy_counter_reg[12]_i_1 ,\n_6_rxuserrdy_counter_reg[12]_i_1 ,\n_7_rxuserrdy_counter_reg[12]_i_1 }),
        .S({\n_0_rxuserrdy_counter[12]_i_2 ,\n_0_rxuserrdy_counter[12]_i_3 ,\n_0_rxuserrdy_counter[12]_i_4 ,\n_0_rxuserrdy_counter[12]_i_5 }));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[13] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_6_rxuserrdy_counter_reg[12]_i_1 ),
        .Q(rxuserrdy_counter_reg[13]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[14] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_5_rxuserrdy_counter_reg[12]_i_1 ),
        .Q(rxuserrdy_counter_reg[14]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[15] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_4_rxuserrdy_counter_reg[12]_i_1 ),
        .Q(rxuserrdy_counter_reg[15]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[16] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_7_rxuserrdy_counter_reg[16]_i_1 ),
        .Q(rxuserrdy_counter_reg[16]));
CARRY4 \rxuserrdy_counter_reg[16]_i_1 
       (.CI(\n_0_rxuserrdy_counter_reg[12]_i_1 ),
        .CO({\n_0_rxuserrdy_counter_reg[16]_i_1 ,\n_1_rxuserrdy_counter_reg[16]_i_1 ,\n_2_rxuserrdy_counter_reg[16]_i_1 ,\n_3_rxuserrdy_counter_reg[16]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_rxuserrdy_counter_reg[16]_i_1 ,\n_5_rxuserrdy_counter_reg[16]_i_1 ,\n_6_rxuserrdy_counter_reg[16]_i_1 ,\n_7_rxuserrdy_counter_reg[16]_i_1 }),
        .S({\n_0_rxuserrdy_counter[16]_i_2 ,\n_0_rxuserrdy_counter[16]_i_3 ,\n_0_rxuserrdy_counter[16]_i_4 ,\n_0_rxuserrdy_counter[16]_i_5 }));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[17] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_6_rxuserrdy_counter_reg[16]_i_1 ),
        .Q(rxuserrdy_counter_reg[17]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[18] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_5_rxuserrdy_counter_reg[16]_i_1 ),
        .Q(rxuserrdy_counter_reg[18]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[19] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_4_rxuserrdy_counter_reg[16]_i_1 ),
        .Q(rxuserrdy_counter_reg[19]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[1] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_6_rxuserrdy_counter_reg[0]_i_2 ),
        .Q(rxuserrdy_counter_reg[1]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[20] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_7_rxuserrdy_counter_reg[20]_i_1 ),
        .Q(rxuserrdy_counter_reg[20]));
CARRY4 \rxuserrdy_counter_reg[20]_i_1 
       (.CI(\n_0_rxuserrdy_counter_reg[16]_i_1 ),
        .CO({\NLW_rxuserrdy_counter_reg[20]_i_1_CO_UNCONNECTED [3],\n_1_rxuserrdy_counter_reg[20]_i_1 ,\n_2_rxuserrdy_counter_reg[20]_i_1 ,\n_3_rxuserrdy_counter_reg[20]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_rxuserrdy_counter_reg[20]_i_1 ,\n_5_rxuserrdy_counter_reg[20]_i_1 ,\n_6_rxuserrdy_counter_reg[20]_i_1 ,\n_7_rxuserrdy_counter_reg[20]_i_1 }),
        .S({\n_0_rxuserrdy_counter[20]_i_2 ,\n_0_rxuserrdy_counter[20]_i_3 ,\n_0_rxuserrdy_counter[20]_i_4 ,\n_0_rxuserrdy_counter[20]_i_5 }));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[21] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_6_rxuserrdy_counter_reg[20]_i_1 ),
        .Q(rxuserrdy_counter_reg[21]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[22] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_5_rxuserrdy_counter_reg[20]_i_1 ),
        .Q(rxuserrdy_counter_reg[22]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[23] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_4_rxuserrdy_counter_reg[20]_i_1 ),
        .Q(rxuserrdy_counter_reg[23]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[2] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_5_rxuserrdy_counter_reg[0]_i_2 ),
        .Q(rxuserrdy_counter_reg[2]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[3] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_4_rxuserrdy_counter_reg[0]_i_2 ),
        .Q(rxuserrdy_counter_reg[3]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[4] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_7_rxuserrdy_counter_reg[4]_i_1 ),
        .Q(rxuserrdy_counter_reg[4]));
CARRY4 \rxuserrdy_counter_reg[4]_i_1 
       (.CI(\n_0_rxuserrdy_counter_reg[0]_i_2 ),
        .CO({\n_0_rxuserrdy_counter_reg[4]_i_1 ,\n_1_rxuserrdy_counter_reg[4]_i_1 ,\n_2_rxuserrdy_counter_reg[4]_i_1 ,\n_3_rxuserrdy_counter_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_rxuserrdy_counter_reg[4]_i_1 ,\n_5_rxuserrdy_counter_reg[4]_i_1 ,\n_6_rxuserrdy_counter_reg[4]_i_1 ,\n_7_rxuserrdy_counter_reg[4]_i_1 }),
        .S({\n_0_rxuserrdy_counter[4]_i_2 ,\n_0_rxuserrdy_counter[4]_i_3 ,\n_0_rxuserrdy_counter[4]_i_4 ,\n_0_rxuserrdy_counter[4]_i_5 }));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[5] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_6_rxuserrdy_counter_reg[4]_i_1 ),
        .Q(rxuserrdy_counter_reg[5]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[6] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_5_rxuserrdy_counter_reg[4]_i_1 ),
        .Q(rxuserrdy_counter_reg[6]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[7] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_4_rxuserrdy_counter_reg[4]_i_1 ),
        .Q(rxuserrdy_counter_reg[7]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[8] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_7_rxuserrdy_counter_reg[8]_i_1 ),
        .Q(rxuserrdy_counter_reg[8]));
CARRY4 \rxuserrdy_counter_reg[8]_i_1 
       (.CI(\n_0_rxuserrdy_counter_reg[4]_i_1 ),
        .CO({\n_0_rxuserrdy_counter_reg[8]_i_1 ,\n_1_rxuserrdy_counter_reg[8]_i_1 ,\n_2_rxuserrdy_counter_reg[8]_i_1 ,\n_3_rxuserrdy_counter_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_rxuserrdy_counter_reg[8]_i_1 ,\n_5_rxuserrdy_counter_reg[8]_i_1 ,\n_6_rxuserrdy_counter_reg[8]_i_1 ,\n_7_rxuserrdy_counter_reg[8]_i_1 }),
        .S({\n_0_rxuserrdy_counter[8]_i_2 ,\n_0_rxuserrdy_counter[8]_i_3 ,\n_0_rxuserrdy_counter[8]_i_4 ,\n_0_rxuserrdy_counter[8]_i_5 }));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[9] 
       (.C(rxusrclk2),
        .CE(sel),
        .CLR(rxuserrdy_counter0),
        .D(\n_6_rxuserrdy_counter_reg[8]_i_1 ),
        .Q(rxuserrdy_counter_reg[9]));
LUT5 #(
    .INIT(32'hFFFF8000)) 
     rxuserrdy_i_1
       (.I0(\n_0_rxuserrdy_counter[0]_i_4 ),
        .I1(\n_0_rxuserrdy_counter[0]_i_5 ),
        .I2(\n_0_rxuserrdy_counter[0]_i_6 ),
        .I3(\n_0_rxuserrdy_counter[0]_i_7 ),
        .I4(rxuserrdy),
        .O(n_0_rxuserrdy_i_1));
FDCE rxuserrdy_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .CLR(gtrxreset_rxusrclk2),
        .D(n_0_rxuserrdy_i_1),
        .Q(rxuserrdy));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_42 txreset322_sync_i
       (.O1(O1),
        .areset(areset),
        .out(out),
        .txusrclk(txusrclk));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0
   (tx_disable,
    core_status,
    rx_prbs31_en,
    TXPRBSSEL,
    O1,
    status_vector,
    local_fault,
    drp_req,
    drp_den_o,
    drp_daddr_o,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    xgmii_rxd,
    xgmii_rxc,
    txusrclk2,
    clk156,
    O2,
    rxusrclk2,
    out,
    configuration_vector,
    dclk,
    signal_detect,
    cable_unpull_enable,
    I1,
    drp_drdy_i,
    I2,
    tx_resetdone,
    I3,
    drp_drpdo_i,
    E,
    pma_pmd_type,
    drp_gnt,
    xgmii_txd,
    xgmii_txc,
    resetdone,
    Q,
    I4);
  output tx_disable;
  output [0:0]core_status;
  output rx_prbs31_en;
  output [0:0]TXPRBSSEL;
  output O1;
  output [43:0]status_vector;
  output local_fault;
  output drp_req;
  output drp_den_o;
  output [5:0]drp_daddr_o;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input txusrclk2;
  input clk156;
  input [0:0]O2;
  input rxusrclk2;
  input [0:0]out;
  input [147:0]configuration_vector;
  input dclk;
  input signal_detect;
  input cable_unpull_enable;
  input I1;
  input drp_drdy_i;
  input [0:0]I2;
  input tx_resetdone;
  input [0:0]I3;
  input [15:0]drp_drpdo_i;
  input [0:0]E;
  input [2:0]pma_pmd_type;
  input drp_gnt;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input resetdone;
  input [3:0]Q;
  input [31:0]I4;

  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [31:0]I4;
  wire O1;
  wire [0:0]O2;
  wire [3:0]Q;
  wire [0:0]TXPRBSSEL;
  wire cable_unpull_enable;
  wire clear_rx_prbs_err_count;
  wire clk156;
  wire [147:0]configuration_vector;
  wire [0:0]core_status;
  wire dclk;
  wire [5:0]drp_daddr_o;
  wire drp_den_o;
  wire drp_drdy_i;
  wire [15:0]drp_drpdo_i;
  wire drp_gnt;
  wire drp_req;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire local_fault;
  wire [0:0]out;
  wire [2:0]pma_pmd_type;
  wire resetdone;
  wire rx_prbs31_en;
  wire rxusrclk2;
  wire signal_detect;
  wire [43:0]status_vector;
  wire tx_disable;
  wire tx_resetdone;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_wrapper ten_gig_eth_pcs_pma_inst
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(rx_prbs31_en),
        .O2(O2),
        .O3(O1),
        .O4(local_fault),
        .Q(Q),
        .TXPRBSSEL(TXPRBSSEL),
        .cable_unpull_enable(cable_unpull_enable),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .clk156(clk156),
        .configuration_vector(configuration_vector),
        .core_status(core_status),
        .dclk(dclk),
        .drp_daddr_o(drp_daddr_o),
        .drp_den_o(drp_den_o),
        .drp_drdy_i(drp_drdy_i),
        .drp_drpdo_i(drp_drpdo_i),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .out(out),
        .pma_pmd_type(pma_pmd_type),
        .resetdone(resetdone),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .status_vector(status_vector),
        .tx_disable(tx_disable),
        .tx_resetdone(tx_resetdone),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo
   (D,
    O1,
    O2,
    txusrclk2,
    clk156,
    out,
    read_enable,
    I2,
    Q,
    tx_66_fifo);
  output [1:0]D;
  output O1;
  output [31:0]O2;
  input txusrclk2;
  input clk156;
  input [0:0]out;
  input read_enable;
  input [0:0]I2;
  input [0:0]Q;
  input [65:0]tx_66_fifo;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire [0:0]I2;
  wire O1;
  wire [31:0]O2;
  wire [0:0]Q;
  wire S0;
  wire S00_out;
  wire S01_out;
  wire S02_out;
  wire S03_out;
  wire S04_out;
  wire S05_out;
  wire S06_out;
  wire S07_out;
  wire S08_out;
  wire clk156;
  wire emptyg;
  wire fullg;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire n_0_empty_int_i_1;
  wire n_0_empty_int_reg;
  wire n_0_emuxcy3;
  wire n_0_fmuxcy3;
  wire n_0_full_int_i_1;
  wire \n_0_rd_addr_reg[0] ;
  wire \n_0_rd_addr_reg[1] ;
  wire \n_0_rd_addr_reg[2] ;
  wire \n_0_rd_addr_reg[3] ;
  wire \n_0_rd_addr_reg[4] ;
  wire \n_0_rd_gray_reg[0] ;
  wire \n_0_rd_lastgray_wrclk_reg[0] ;
  wire \n_0_rd_nextgray_reg[0] ;
  wire \n_0_wr_addr_reg[0] ;
  wire \n_0_wr_addr_reg[1] ;
  wire \n_0_wr_addr_reg[2] ;
  wire \n_0_wr_addr_reg[3] ;
  wire \n_0_wr_gray_rdclk_reg[0] ;
  wire \n_0_wr_gray_reg[0] ;
  wire \n_0_wr_nextgray_reg[0] ;
  wire n_2_dp_ram_i;
  wire [0:0]out;
  wire p_0_in22_in;
  wire p_0_in26_in;
  wire p_0_in31_in;
  wire p_0_in36_in;
  wire p_0_in43_in;
  wire p_0_in48_in;
  wire p_0_in53_in;
  wire p_0_in58_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__4;
  wire p_1_in23_in;
  wire p_1_in27_in;
  wire p_1_in32_in;
  wire p_1_in37_in;
  wire p_1_in44_in;
  wire p_1_in49_in;
  wire p_1_in54_in;
  wire p_1_in59_in;
  wire p_3_in24_in;
  wire p_3_in29_in;
  wire p_3_in34_in;
  wire p_3_in39_in;
  wire p_3_in46_in;
  wire p_3_in51_in;
  wire p_3_in56_in;
  wire p_3_in61_in;
  wire [4:0]p_4_out;
  wire [4:0]rag_writesync0;
  wire ram_wr_en;
  wire [4:0]rd_lastgray;
  wire [4:0]rd_lastgray_wrclk0;
  wire [4:0]rd_lastgray_wrclk1;
  wire [4:0]rd_lastgray_wrclk2;
  wire rd_nextgray0;
  wire rd_nextgray017_out;
  wire rd_nextgray019_out;
  wire rd_nextgray021_out;
  wire [4:0]rd_truegray;
  wire read_enable;
  wire [65:0]tx_66_fifo;
  wire txusrclk2;
  wire [4:0]wr_gray_rdclk0;
  wire [4:0]wr_gray_rdclk1;
  wire [4:0]wr_gray_rdclk2;
  wire [2:0]NLW_emuxcy0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_emuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_emuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_S_UNCONNECTED;
  wire [2:0]NLW_fmuxcy0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_fmuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_fmuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_S_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram dp_ram_i
       (.D(D),
        .E(n_2_dp_ram_i),
        .I1(O1),
        .I2(n_0_empty_int_reg),
        .I3({\n_0_rd_addr_reg[4] ,\n_0_rd_addr_reg[3] ,\n_0_rd_addr_reg[2] ,\n_0_rd_addr_reg[1] ,\n_0_rd_addr_reg[0] }),
        .I4({p_4_out[4],\n_0_wr_addr_reg[3] ,\n_0_wr_addr_reg[2] ,\n_0_wr_addr_reg[1] ,\n_0_wr_addr_reg[0] }),
        .O1(ram_wr_en),
        .O2(O2),
        .Q(Q),
        .clk156(clk156),
        .read_enable(read_enable),
        .tx_66_fifo(tx_66_fifo),
        .txusrclk2(txusrclk2));
LUT4 #(
    .INIT(16'hFFE0)) 
     empty_int_i_1
       (.I0(read_enable),
        .I1(n_0_empty_int_reg),
        .I2(emptyg),
        .I3(I2),
        .O(n_0_empty_int_i_1));
FDRE empty_int_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_0_empty_int_i_1),
        .Q(n_0_empty_int_reg),
        .R(\<const0> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 emuxcy0_CARRY4
       (.CI(lopt),
        .CO({n_0_emuxcy3,NLW_emuxcy0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_emuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({S05_out,S06_out,S07_out,S08_out}));
GND emuxcy0_CARRY4_GND
       (.G(lopt));
LUT4 #(
    .INIT(16'hE21D)) 
     emuxcy0_i_1__0
       (.I0(\n_0_rd_nextgray_reg[0] ),
        .I1(n_0_empty_int_reg),
        .I2(\n_0_rd_gray_reg[0] ),
        .I3(\n_0_wr_gray_rdclk_reg[0] ),
        .O(S08_out));
LUT4 #(
    .INIT(16'hE21D)) 
     emuxcy1_i_1__0
       (.I0(p_0_in58_in),
        .I1(n_0_empty_int_reg),
        .I2(p_3_in61_in),
        .I3(p_1_in59_in),
        .O(S07_out));
LUT4 #(
    .INIT(16'hE21D)) 
     emuxcy2_i_1__0
       (.I0(p_0_in53_in),
        .I1(n_0_empty_int_reg),
        .I2(p_3_in56_in),
        .I3(p_1_in54_in),
        .O(S06_out));
LUT4 #(
    .INIT(16'hE21D)) 
     emuxcy3_i_1__0
       (.I0(p_0_in48_in),
        .I1(n_0_empty_int_reg),
        .I2(p_3_in51_in),
        .I3(p_1_in49_in),
        .O(S05_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 emuxcy4_CARRY4
       (.CI(n_0_emuxcy3),
        .CO({NLW_emuxcy4_CARRY4_CO_UNCONNECTED[3:1],emptyg}),
        .CYINIT(lopt_1),
        .DI({NLW_emuxcy4_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_emuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_emuxcy4_CARRY4_S_UNCONNECTED[3:1],S04_out}));
GND emuxcy4_CARRY4_GND
       (.G(lopt_1));
LUT4 #(
    .INIT(16'hE21D)) 
     emuxcy4_i_1__0
       (.I0(p_0_in43_in),
        .I1(n_0_empty_int_reg),
        .I2(p_3_in46_in),
        .I3(p_1_in44_in),
        .O(S04_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 fmuxcy0_CARRY4
       (.CI(lopt_2),
        .CO({n_0_fmuxcy3,NLW_fmuxcy0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_fmuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({S00_out,S01_out,S02_out,S03_out}));
GND fmuxcy0_CARRY4_GND
       (.G(lopt_2));
LUT4 #(
    .INIT(16'hA695)) 
     fmuxcy0_i_1__0
       (.I0(\n_0_rd_lastgray_wrclk_reg[0] ),
        .I1(O1),
        .I2(\n_0_wr_gray_reg[0] ),
        .I3(\n_0_wr_nextgray_reg[0] ),
        .O(S03_out));
LUT4 #(
    .INIT(16'hA695)) 
     fmuxcy1_i_1__0
       (.I0(p_1_in37_in),
        .I1(O1),
        .I2(p_3_in39_in),
        .I3(p_0_in36_in),
        .O(S02_out));
LUT4 #(
    .INIT(16'hA695)) 
     fmuxcy2_i_1__0
       (.I0(p_1_in32_in),
        .I1(O1),
        .I2(p_3_in34_in),
        .I3(p_0_in31_in),
        .O(S01_out));
LUT4 #(
    .INIT(16'hA695)) 
     fmuxcy3_i_1__0
       (.I0(p_1_in27_in),
        .I1(O1),
        .I2(p_3_in29_in),
        .I3(p_0_in26_in),
        .O(S00_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 fmuxcy4_CARRY4
       (.CI(n_0_fmuxcy3),
        .CO({NLW_fmuxcy4_CARRY4_CO_UNCONNECTED[3:1],fullg}),
        .CYINIT(lopt_3),
        .DI({NLW_fmuxcy4_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_fmuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_fmuxcy4_CARRY4_S_UNCONNECTED[3:1],S0}));
GND fmuxcy4_CARRY4_GND
       (.G(lopt_3));
LUT4 #(
    .INIT(16'hA695)) 
     fmuxcy4_i_1__0
       (.I0(p_1_in23_in),
        .I1(O1),
        .I2(p_3_in24_in),
        .I3(p_0_in22_in),
        .O(S0));
LUT2 #(
    .INIT(4'h2)) 
     full_int_i_1
       (.I0(fullg),
        .I1(out),
        .O(n_0_full_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     full_int_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_full_int_i_1),
        .Q(O1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_truegray[0]),
        .Q(rag_writesync0[0]),
        .R(out));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_truegray[1]),
        .Q(rag_writesync0[1]),
        .R(out));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_truegray[2]),
        .Q(rag_writesync0[2]),
        .R(out));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_truegray[3]),
        .Q(rag_writesync0[3]),
        .R(out));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_truegray[4]),
        .Q(rag_writesync0[4]),
        .R(out));
LUT1 #(
    .INIT(2'h1)) 
     \rd_addr[0]_i_1__0 
       (.I0(\n_0_rd_addr_reg[0] ),
        .O(p_0_in__4[0]));
LUT3 #(
    .INIT(8'h78)) 
     \rd_addr[2]_i_1__0 
       (.I0(\n_0_rd_addr_reg[1] ),
        .I1(\n_0_rd_addr_reg[0] ),
        .I2(\n_0_rd_addr_reg[2] ),
        .O(p_0_in__4[2]));
LUT4 #(
    .INIT(16'h7F80)) 
     \rd_addr[3]_i_1__0 
       (.I0(\n_0_rd_addr_reg[2] ),
        .I1(\n_0_rd_addr_reg[0] ),
        .I2(\n_0_rd_addr_reg[1] ),
        .I3(\n_0_rd_addr_reg[3] ),
        .O(p_0_in__4[3]));
LUT5 #(
    .INIT(32'h7FFF8000)) 
     \rd_addr[4]_i_1__0 
       (.I0(\n_0_rd_addr_reg[3] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .I2(\n_0_rd_addr_reg[0] ),
        .I3(\n_0_rd_addr_reg[2] ),
        .I4(\n_0_rd_addr_reg[4] ),
        .O(p_0_in__4[4]));
(* counter = "11" *) 
   FDRE \rd_addr_reg[0] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_0_in__4[0]),
        .Q(\n_0_rd_addr_reg[0] ),
        .R(I2));
(* counter = "11" *) 
   FDRE \rd_addr_reg[1] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(rd_nextgray0),
        .Q(\n_0_rd_addr_reg[1] ),
        .R(I2));
(* counter = "11" *) 
   FDRE \rd_addr_reg[2] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_0_in__4[2]),
        .Q(\n_0_rd_addr_reg[2] ),
        .R(I2));
(* counter = "11" *) 
   FDRE \rd_addr_reg[3] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_0_in__4[3]),
        .Q(\n_0_rd_addr_reg[3] ),
        .R(I2));
(* counter = "11" *) 
   FDRE \rd_addr_reg[4] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_0_in__4[4]),
        .Q(\n_0_rd_addr_reg[4] ),
        .R(I2));
FDSE \rd_gray_reg[0] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(\n_0_rd_nextgray_reg[0] ),
        .Q(\n_0_rd_gray_reg[0] ),
        .S(I2));
FDRE \rd_gray_reg[1] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_0_in58_in),
        .Q(p_3_in61_in),
        .R(I2));
FDRE \rd_gray_reg[2] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_0_in53_in),
        .Q(p_3_in56_in),
        .R(I2));
FDRE \rd_gray_reg[3] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_0_in48_in),
        .Q(p_3_in51_in),
        .R(I2));
FDSE \rd_gray_reg[4] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_0_in43_in),
        .Q(p_3_in46_in),
        .S(I2));
FDSE \rd_lastgray_reg[0] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(\n_0_rd_gray_reg[0] ),
        .Q(rd_lastgray[0]),
        .S(I2));
FDSE \rd_lastgray_reg[1] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_3_in61_in),
        .Q(rd_lastgray[1]),
        .S(I2));
FDRE \rd_lastgray_reg[2] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_3_in56_in),
        .Q(rd_lastgray[2]),
        .R(I2));
FDRE \rd_lastgray_reg[3] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_3_in51_in),
        .Q(rd_lastgray[3]),
        .R(I2));
FDSE \rd_lastgray_reg[4] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(p_3_in46_in),
        .Q(rd_lastgray[4]),
        .S(I2));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray[0]),
        .Q(rd_lastgray_wrclk0[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray[1]),
        .Q(rd_lastgray_wrclk0[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray[2]),
        .Q(rd_lastgray_wrclk0[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray[3]),
        .Q(rd_lastgray_wrclk0[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray[4]),
        .Q(rd_lastgray_wrclk0[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk0[0]),
        .Q(rd_lastgray_wrclk1[0]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk0[1]),
        .Q(rd_lastgray_wrclk1[1]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk0[2]),
        .Q(rd_lastgray_wrclk1[2]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk0[3]),
        .Q(rd_lastgray_wrclk1[3]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk0[4]),
        .Q(rd_lastgray_wrclk1[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk1[0]),
        .Q(rd_lastgray_wrclk2[0]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk1[1]),
        .Q(rd_lastgray_wrclk2[1]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk1[2]),
        .Q(rd_lastgray_wrclk2[2]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk1[3]),
        .Q(rd_lastgray_wrclk2[3]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk1[4]),
        .Q(rd_lastgray_wrclk2[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk2[0]),
        .Q(\n_0_rd_lastgray_wrclk_reg[0] ),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk2[1]),
        .Q(p_1_in37_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk2[2]),
        .Q(p_1_in32_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk2[3]),
        .Q(p_1_in27_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk2[4]),
        .Q(p_1_in23_in),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_nextgray[0]_i_1__0 
       (.I0(\n_0_rd_addr_reg[0] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .O(rd_nextgray0));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_nextgray[1]_i_1__0 
       (.I0(\n_0_rd_addr_reg[2] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .O(rd_nextgray017_out));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_nextgray[2]_i_1__0 
       (.I0(\n_0_rd_addr_reg[3] ),
        .I1(\n_0_rd_addr_reg[2] ),
        .O(rd_nextgray019_out));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_nextgray[3]_i_1__0 
       (.I0(\n_0_rd_addr_reg[4] ),
        .I1(\n_0_rd_addr_reg[3] ),
        .O(rd_nextgray021_out));
FDRE \rd_nextgray_reg[0] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(rd_nextgray0),
        .Q(\n_0_rd_nextgray_reg[0] ),
        .R(I2));
FDRE \rd_nextgray_reg[1] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(rd_nextgray017_out),
        .Q(p_0_in58_in),
        .R(I2));
FDRE \rd_nextgray_reg[2] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(rd_nextgray019_out),
        .Q(p_0_in53_in),
        .R(I2));
FDRE \rd_nextgray_reg[3] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(rd_nextgray021_out),
        .Q(p_0_in48_in),
        .R(I2));
FDSE \rd_nextgray_reg[4] 
       (.C(txusrclk2),
        .CE(n_2_dp_ram_i),
        .D(\n_0_rd_addr_reg[4] ),
        .Q(p_0_in43_in),
        .S(I2));
FDRE \rd_truegray_reg[0] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(rd_nextgray0),
        .Q(rd_truegray[0]),
        .R(I2));
FDRE \rd_truegray_reg[1] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(rd_nextgray017_out),
        .Q(rd_truegray[1]),
        .R(I2));
FDRE \rd_truegray_reg[2] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(rd_nextgray019_out),
        .Q(rd_truegray[2]),
        .R(I2));
FDRE \rd_truegray_reg[3] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(rd_nextgray021_out),
        .Q(rd_truegray[3]),
        .R(I2));
FDRE \rd_truegray_reg[4] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(\n_0_rd_addr_reg[4] ),
        .Q(rd_truegray[4]),
        .R(I2));
LUT1 #(
    .INIT(2'h1)) 
     \wr_addr[0]_i_1__0 
       (.I0(\n_0_wr_addr_reg[0] ),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_addr[1]_i_1__0 
       (.I0(\n_0_wr_addr_reg[0] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \wr_addr[2]_i_1__0 
       (.I0(\n_0_wr_addr_reg[2] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .I2(\n_0_wr_addr_reg[0] ),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \wr_addr[3]_i_1__0 
       (.I0(\n_0_wr_addr_reg[3] ),
        .I1(\n_0_wr_addr_reg[0] ),
        .I2(\n_0_wr_addr_reg[1] ),
        .I3(\n_0_wr_addr_reg[2] ),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \wr_addr[4]_i_1__0 
       (.I0(p_4_out[4]),
        .I1(\n_0_wr_addr_reg[2] ),
        .I2(\n_0_wr_addr_reg[1] ),
        .I3(\n_0_wr_addr_reg[0] ),
        .I4(\n_0_wr_addr_reg[3] ),
        .O(p_0_in__0[4]));
(* counter = "12" *) 
   FDRE \wr_addr_reg[0] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_0_in__0[0]),
        .Q(\n_0_wr_addr_reg[0] ),
        .R(out));
(* counter = "12" *) 
   FDRE \wr_addr_reg[1] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_0_in__0[1]),
        .Q(\n_0_wr_addr_reg[1] ),
        .R(out));
(* counter = "12" *) 
   FDRE \wr_addr_reg[2] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_0_in__0[2]),
        .Q(\n_0_wr_addr_reg[2] ),
        .R(out));
(* counter = "12" *) 
   FDRE \wr_addr_reg[3] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_0_in__0[3]),
        .Q(\n_0_wr_addr_reg[3] ),
        .R(out));
(* counter = "12" *) 
   FDRE \wr_addr_reg[4] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_0_in__0[4]),
        .Q(p_4_out[4]),
        .R(out));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[0] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(\n_0_wr_gray_reg[0] ),
        .Q(wr_gray_rdclk0[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[1] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(p_3_in39_in),
        .Q(wr_gray_rdclk0[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[2] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(p_3_in34_in),
        .Q(wr_gray_rdclk0[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[3] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(p_3_in29_in),
        .Q(wr_gray_rdclk0[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[4] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(p_3_in24_in),
        .Q(wr_gray_rdclk0[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[0] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk0[0]),
        .Q(wr_gray_rdclk1[0]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[1] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk0[1]),
        .Q(wr_gray_rdclk1[1]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[2] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk0[2]),
        .Q(wr_gray_rdclk1[2]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[3] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk0[3]),
        .Q(wr_gray_rdclk1[3]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[4] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk0[4]),
        .Q(wr_gray_rdclk1[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[0] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk1[0]),
        .Q(wr_gray_rdclk2[0]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[1] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk1[1]),
        .Q(wr_gray_rdclk2[1]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[2] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk1[2]),
        .Q(wr_gray_rdclk2[2]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[3] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk1[3]),
        .Q(wr_gray_rdclk2[3]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[4] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk1[4]),
        .Q(wr_gray_rdclk2[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[0] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk2[0]),
        .Q(\n_0_wr_gray_rdclk_reg[0] ),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[1] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk2[1]),
        .Q(p_1_in59_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[2] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk2[2]),
        .Q(p_1_in54_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[3] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk2[3]),
        .Q(p_1_in49_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[4] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(wr_gray_rdclk2[4]),
        .Q(p_1_in44_in),
        .R(\<const0> ));
FDSE \wr_gray_reg[0] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(\n_0_wr_nextgray_reg[0] ),
        .Q(\n_0_wr_gray_reg[0] ),
        .S(out));
FDRE \wr_gray_reg[1] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_0_in36_in),
        .Q(p_3_in39_in),
        .R(out));
FDRE \wr_gray_reg[2] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_0_in31_in),
        .Q(p_3_in34_in),
        .R(out));
FDRE \wr_gray_reg[3] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_0_in26_in),
        .Q(p_3_in29_in),
        .R(out));
FDSE \wr_gray_reg[4] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_0_in22_in),
        .Q(p_3_in24_in),
        .S(out));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[0]_i_1__0 
       (.I0(\n_0_wr_addr_reg[0] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .O(p_4_out[0]));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[1]_i_1__0 
       (.I0(\n_0_wr_addr_reg[1] ),
        .I1(\n_0_wr_addr_reg[2] ),
        .O(p_4_out[1]));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[2]_i_1__0 
       (.I0(\n_0_wr_addr_reg[2] ),
        .I1(\n_0_wr_addr_reg[3] ),
        .O(p_4_out[2]));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[3]_i_1__0 
       (.I0(\n_0_wr_addr_reg[3] ),
        .I1(p_4_out[4]),
        .O(p_4_out[3]));
FDRE \wr_nextgray_reg[0] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_4_out[0]),
        .Q(\n_0_wr_nextgray_reg[0] ),
        .R(out));
FDRE \wr_nextgray_reg[1] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_4_out[1]),
        .Q(p_0_in36_in),
        .R(out));
FDRE \wr_nextgray_reg[2] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_4_out[2]),
        .Q(p_0_in31_in),
        .R(out));
FDRE \wr_nextgray_reg[3] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_4_out[3]),
        .Q(p_0_in26_in),
        .R(out));
FDSE \wr_nextgray_reg[4] 
       (.C(clk156),
        .CE(ram_wr_en),
        .D(p_4_out[4]),
        .Q(p_0_in22_in),
        .S(out));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_asynch_fifo" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo__parameterized0
   (fifo_rd_data,
    O1,
    empty,
    p_0_in_0,
    can_insert,
    O2,
    D,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    empty_allow0,
    clk156,
    rxusrclk2,
    I25,
    I26,
    I1,
    I2,
    p_2_in,
    I3,
    I4,
    I5,
    I6,
    I7,
    out,
    I8,
    p_2_in0_in,
    can_insert_rd,
    Q,
    E,
    wr_data,
    I9);
  output [71:0]fifo_rd_data;
  output O1;
  output empty;
  output p_0_in_0;
  output can_insert;
  output O2;
  output [5:0]D;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  input empty_allow0;
  input clk156;
  input rxusrclk2;
  input I25;
  input I26;
  input I1;
  input I2;
  input p_2_in;
  input I3;
  input [0:0]I4;
  input I5;
  input I6;
  input I7;
  input [0:0]out;
  input I8;
  input p_2_in0_in;
  input can_insert_rd;
  input [1:0]Q;
  input [0:0]E;
  input [71:0]wr_data;
  input [0:0]I9;

  wire \<const0> ;
  wire \<const1> ;
  wire [5:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I25;
  wire I26;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire S0;
  wire S00_out;
  wire S01_out;
  wire S02_out;
  wire S03_out;
  wire S04_out;
  wire S05_out;
  wire S06_out;
  wire S07_out;
  wire S08_out;
  wire can_insert;
  wire can_insert_rd;
  wire clk156;
  wire empty;
  wire empty_allow0;
  wire emptyg;
  wire [71:0]fifo_rd_data;
  wire fullg;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire n_0_empty_int_i_1__0;
  wire n_0_emuxcy3;
  wire n_0_fmuxcy3;
  wire n_0_full_int_i_1__0;
  wire \n_0_rag_writesync_reg[0] ;
  wire \n_0_rag_writesync_reg[3] ;
  wire \n_0_rd_addr_reg[0] ;
  wire \n_0_rd_addr_reg[1] ;
  wire \n_0_rd_addr_reg[2] ;
  wire \n_0_rd_addr_reg[3] ;
  wire \n_0_rd_addr_reg[4] ;
  wire \n_0_rd_gray_reg[0] ;
  wire \n_0_rd_lastgray_wrclk_reg[0] ;
  wire \n_0_rd_nextgray_reg[0] ;
  wire \n_0_status[4]_i_1 ;
  wire \n_0_status[4]_i_2 ;
  wire \n_0_status[4]_i_3 ;
  wire \n_0_status[4]_i_4 ;
  wire \n_0_wr_addr_reg[0] ;
  wire \n_0_wr_addr_reg[1] ;
  wire \n_0_wr_addr_reg[2] ;
  wire \n_0_wr_addr_reg[3] ;
  wire \n_0_wr_gray_rdclk_reg[0] ;
  wire \n_0_wr_gray_reg[0] ;
  wire \n_0_wr_nextgray_reg[0] ;
  wire [0:0]out;
  wire [4:0]p_0_in;
  wire p_0_in1_in;
  wire p_0_in22_in;
  wire p_0_in26_in;
  wire p_0_in31_in;
  wire p_0_in36_in;
  wire p_0_in43_in;
  wire p_0_in48_in;
  wire p_0_in53_in;
  wire p_0_in58_in;
  wire p_0_in_0;
  wire [4:0]p_0_in__1;
  wire p_1_in;
  wire p_1_in23_in;
  wire p_1_in27_in;
  wire p_1_in32_in;
  wire p_1_in37_in;
  wire p_1_in44_in;
  wire p_1_in49_in;
  wire p_1_in54_in;
  wire p_1_in59_in;
  wire p_2_in;
  wire p_2_in0_in;
  wire p_2_in4_in;
  wire p_3_in24_in;
  wire p_3_in29_in;
  wire p_3_in34_in;
  wire p_3_in39_in;
  wire p_3_in46_in;
  wire p_3_in51_in;
  wire p_3_in56_in;
  wire p_3_in61_in;
  wire [4:0]p_4_out;
  wire [4:0]rag_writesync0;
  wire [4:0]rag_writesync1;
  wire [4:0]rag_writesync2;
  wire [4:0]rd_lastgray;
  wire [4:0]rd_lastgray_wrclk0;
  wire [4:0]rd_lastgray_wrclk1;
  wire [4:0]rd_lastgray_wrclk2;
  wire rd_nextgray0;
  wire rd_nextgray017_out;
  wire rd_nextgray019_out;
  wire rd_nextgray021_out;
  wire [4:0]rd_truegray;
  wire rxusrclk2;
  wire [4:0]wr_addr_pipe;
  wire [4:0]wr_addr_pipe0;
  wire [4:0]wr_addr_pipe1;
  wire [71:0]wr_data;
  wire [4:0]wr_gray_rdclk0;
  wire [4:0]wr_gray_rdclk1;
  wire [4:0]wr_gray_rdclk2;
  wire [2:0]NLW_emuxcy0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_emuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_emuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_S_UNCONNECTED;
  wire [2:0]NLW_fmuxcy0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_fmuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_fmuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_S_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     can_insert_fdr1_i_1
       (.I0(p_0_in_0),
        .O(can_insert));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram__parameterized0 dp_ram_i
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(empty),
        .I26(I26),
        .I3(I2),
        .I4({\n_0_rd_addr_reg[4] ,\n_0_rd_addr_reg[3] ,\n_0_rd_addr_reg[2] ,\n_0_rd_addr_reg[1] ,\n_0_rd_addr_reg[0] }),
        .I5({p_4_out[4],\n_0_wr_addr_reg[3] ,\n_0_wr_addr_reg[2] ,\n_0_wr_addr_reg[1] ,\n_0_wr_addr_reg[0] }),
        .I8(I8),
        .O1(fifo_rd_data[0]),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .can_insert_rd(can_insert_rd),
        .clk156(clk156),
        .empty_allow0(empty_allow0),
        .fifo_rd_data(fifo_rd_data[71:1]),
        .out(out),
        .p_2_in(p_2_in),
        .p_2_in0_in(p_2_in0_in),
        .rxusrclk2(rxusrclk2),
        .wr_data(wr_data));
LUT6 #(
    .INIT(64'hFFFFFFFFF0E0A0E0)) 
     empty_int_i_1__0
       (.I0(empty),
        .I1(I5),
        .I2(emptyg),
        .I3(I6),
        .I4(I7),
        .I5(out),
        .O(n_0_empty_int_i_1__0));
FDRE empty_int_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_empty_int_i_1__0),
        .Q(empty),
        .R(\<const0> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 emuxcy0_CARRY4
       (.CI(lopt),
        .CO({n_0_emuxcy3,NLW_emuxcy0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_emuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({S05_out,S06_out,S07_out,S08_out}));
GND emuxcy0_CARRY4_GND
       (.G(lopt));
LUT4 #(
    .INIT(16'hA695)) 
     emuxcy0_i_1
       (.I0(\n_0_wr_gray_rdclk_reg[0] ),
        .I1(empty),
        .I2(\n_0_rd_gray_reg[0] ),
        .I3(\n_0_rd_nextgray_reg[0] ),
        .O(S08_out));
LUT4 #(
    .INIT(16'hA695)) 
     emuxcy1_i_1
       (.I0(p_1_in59_in),
        .I1(empty),
        .I2(p_3_in61_in),
        .I3(p_0_in58_in),
        .O(S07_out));
LUT4 #(
    .INIT(16'hA695)) 
     emuxcy2_i_1
       (.I0(p_1_in54_in),
        .I1(empty),
        .I2(p_3_in56_in),
        .I3(p_0_in53_in),
        .O(S06_out));
LUT4 #(
    .INIT(16'hA695)) 
     emuxcy3_i_1
       (.I0(p_1_in49_in),
        .I1(empty),
        .I2(p_3_in51_in),
        .I3(p_0_in48_in),
        .O(S05_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 emuxcy4_CARRY4
       (.CI(n_0_emuxcy3),
        .CO({NLW_emuxcy4_CARRY4_CO_UNCONNECTED[3:1],emptyg}),
        .CYINIT(lopt_1),
        .DI({NLW_emuxcy4_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_emuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_emuxcy4_CARRY4_S_UNCONNECTED[3:1],S04_out}));
GND emuxcy4_CARRY4_GND
       (.G(lopt_1));
LUT4 #(
    .INIT(16'hA695)) 
     emuxcy4_i_1
       (.I0(p_1_in44_in),
        .I1(empty),
        .I2(p_3_in46_in),
        .I3(p_0_in43_in),
        .O(S04_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 fmuxcy0_CARRY4
       (.CI(lopt_2),
        .CO({n_0_fmuxcy3,NLW_fmuxcy0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_fmuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({S00_out,S01_out,S02_out,S03_out}));
GND fmuxcy0_CARRY4_GND
       (.G(lopt_2));
LUT4 #(
    .INIT(16'hA695)) 
     fmuxcy0_i_1
       (.I0(\n_0_rd_lastgray_wrclk_reg[0] ),
        .I1(O1),
        .I2(\n_0_wr_gray_reg[0] ),
        .I3(\n_0_wr_nextgray_reg[0] ),
        .O(S03_out));
LUT4 #(
    .INIT(16'hA695)) 
     fmuxcy1_i_1
       (.I0(p_1_in37_in),
        .I1(O1),
        .I2(p_3_in39_in),
        .I3(p_0_in36_in),
        .O(S02_out));
LUT4 #(
    .INIT(16'hA695)) 
     fmuxcy2_i_1
       (.I0(p_1_in32_in),
        .I1(O1),
        .I2(p_3_in34_in),
        .I3(p_0_in31_in),
        .O(S01_out));
LUT4 #(
    .INIT(16'hA695)) 
     fmuxcy3_i_1
       (.I0(p_1_in27_in),
        .I1(O1),
        .I2(p_3_in29_in),
        .I3(p_0_in26_in),
        .O(S00_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 fmuxcy4_CARRY4
       (.CI(n_0_fmuxcy3),
        .CO({NLW_fmuxcy4_CARRY4_CO_UNCONNECTED[3:1],fullg}),
        .CYINIT(lopt_3),
        .DI({NLW_fmuxcy4_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_fmuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_fmuxcy4_CARRY4_S_UNCONNECTED[3:1],S0}));
GND fmuxcy4_CARRY4_GND
       (.G(lopt_3));
LUT4 #(
    .INIT(16'hA695)) 
     fmuxcy4_i_1
       (.I0(p_1_in23_in),
        .I1(O1),
        .I2(p_3_in24_in),
        .I3(p_0_in22_in),
        .O(S0));
LUT4 #(
    .INIT(16'h00E0)) 
     full_int_i_1__0
       (.I0(I3),
        .I1(O1),
        .I2(fullg),
        .I3(I4),
        .O(n_0_full_int_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     full_int_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_full_int_i_1__0),
        .Q(O1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_truegray[0]),
        .Q(rag_writesync0[0]),
        .R(I4));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_truegray[1]),
        .Q(rag_writesync0[1]),
        .R(I4));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_truegray[2]),
        .Q(rag_writesync0[2]),
        .R(I4));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_truegray[3]),
        .Q(rag_writesync0[3]),
        .R(I4));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_truegray[4]),
        .Q(rag_writesync0[4]),
        .R(I4));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[0] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(rag_writesync0[0]),
        .Q(rag_writesync1[0]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[1] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(rag_writesync0[1]),
        .Q(rag_writesync1[1]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[2] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(rag_writesync0[2]),
        .Q(rag_writesync1[2]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[3] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(rag_writesync0[3]),
        .Q(rag_writesync1[3]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[4] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(rag_writesync0[4]),
        .Q(rag_writesync1[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[0] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(rag_writesync1[0]),
        .Q(rag_writesync2[0]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[1] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(rag_writesync1[1]),
        .Q(rag_writesync2[1]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[2] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(rag_writesync1[2]),
        .Q(rag_writesync2[2]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[3] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(rag_writesync1[3]),
        .Q(rag_writesync2[3]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[4] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(rag_writesync1[4]),
        .Q(rag_writesync2[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rag_writesync2[0]),
        .Q(\n_0_rag_writesync_reg[0] ),
        .R(I4));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rag_writesync2[1]),
        .Q(p_2_in4_in),
        .R(I4));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rag_writesync2[2]),
        .Q(p_1_in),
        .R(I4));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rag_writesync2[3]),
        .Q(\n_0_rag_writesync_reg[3] ),
        .R(I4));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rag_writesync2[4]),
        .Q(p_0_in1_in),
        .R(I4));
LUT1 #(
    .INIT(2'h1)) 
     \rd_addr[0]_i_1 
       (.I0(\n_0_rd_addr_reg[0] ),
        .O(p_0_in__1[0]));
LUT2 #(
    .INIT(4'h6)) 
     \rd_addr[1]_i_1 
       (.I0(\n_0_rd_addr_reg[0] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .O(p_0_in__1[1]));
LUT3 #(
    .INIT(8'h6A)) 
     \rd_addr[2]_i_1 
       (.I0(\n_0_rd_addr_reg[2] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .I2(\n_0_rd_addr_reg[0] ),
        .O(p_0_in__1[2]));
LUT4 #(
    .INIT(16'h6AAA)) 
     \rd_addr[3]_i_1 
       (.I0(\n_0_rd_addr_reg[3] ),
        .I1(\n_0_rd_addr_reg[0] ),
        .I2(\n_0_rd_addr_reg[1] ),
        .I3(\n_0_rd_addr_reg[2] ),
        .O(p_0_in__1[3]));
LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \rd_addr[4]_i_1 
       (.I0(\n_0_rd_addr_reg[4] ),
        .I1(\n_0_rd_addr_reg[2] ),
        .I2(\n_0_rd_addr_reg[1] ),
        .I3(\n_0_rd_addr_reg[0] ),
        .I4(\n_0_rd_addr_reg[3] ),
        .O(p_0_in__1[4]));
(* counter = "16" *) 
   FDRE \rd_addr_reg[0] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_0_in__1[0]),
        .Q(\n_0_rd_addr_reg[0] ),
        .R(out));
(* counter = "16" *) 
   FDRE \rd_addr_reg[1] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_0_in__1[1]),
        .Q(\n_0_rd_addr_reg[1] ),
        .R(out));
(* counter = "16" *) 
   FDRE \rd_addr_reg[2] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_0_in__1[2]),
        .Q(\n_0_rd_addr_reg[2] ),
        .R(out));
(* counter = "16" *) 
   FDRE \rd_addr_reg[3] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_0_in__1[3]),
        .Q(\n_0_rd_addr_reg[3] ),
        .R(out));
(* counter = "16" *) 
   FDRE \rd_addr_reg[4] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_0_in__1[4]),
        .Q(\n_0_rd_addr_reg[4] ),
        .R(out));
FDSE \rd_gray_reg[0] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(\n_0_rd_nextgray_reg[0] ),
        .Q(\n_0_rd_gray_reg[0] ),
        .S(out));
FDRE \rd_gray_reg[1] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_0_in58_in),
        .Q(p_3_in61_in),
        .R(out));
FDRE \rd_gray_reg[2] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_0_in53_in),
        .Q(p_3_in56_in),
        .R(out));
FDRE \rd_gray_reg[3] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_0_in48_in),
        .Q(p_3_in51_in),
        .R(out));
FDSE \rd_gray_reg[4] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_0_in43_in),
        .Q(p_3_in46_in),
        .S(out));
FDSE \rd_lastgray_reg[0] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(\n_0_rd_gray_reg[0] ),
        .Q(rd_lastgray[0]),
        .S(out));
FDSE \rd_lastgray_reg[1] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_3_in61_in),
        .Q(rd_lastgray[1]),
        .S(out));
FDRE \rd_lastgray_reg[2] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_3_in56_in),
        .Q(rd_lastgray[2]),
        .R(out));
FDRE \rd_lastgray_reg[3] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_3_in51_in),
        .Q(rd_lastgray[3]),
        .R(out));
FDSE \rd_lastgray_reg[4] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(p_3_in46_in),
        .Q(rd_lastgray[4]),
        .S(out));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray[0]),
        .Q(rd_lastgray_wrclk0[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray[1]),
        .Q(rd_lastgray_wrclk0[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray[2]),
        .Q(rd_lastgray_wrclk0[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray[3]),
        .Q(rd_lastgray_wrclk0[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray[4]),
        .Q(rd_lastgray_wrclk0[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk0[0]),
        .Q(rd_lastgray_wrclk1[0]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk0[1]),
        .Q(rd_lastgray_wrclk1[1]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk0[2]),
        .Q(rd_lastgray_wrclk1[2]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk0[3]),
        .Q(rd_lastgray_wrclk1[3]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk0[4]),
        .Q(rd_lastgray_wrclk1[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk1[0]),
        .Q(rd_lastgray_wrclk2[0]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk1[1]),
        .Q(rd_lastgray_wrclk2[1]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk1[2]),
        .Q(rd_lastgray_wrclk2[2]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk1[3]),
        .Q(rd_lastgray_wrclk2[3]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk1[4]),
        .Q(rd_lastgray_wrclk2[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk2[0]),
        .Q(\n_0_rd_lastgray_wrclk_reg[0] ),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk2[1]),
        .Q(p_1_in37_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk2[2]),
        .Q(p_1_in32_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk2[3]),
        .Q(p_1_in27_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rd_lastgray_wrclk2[4]),
        .Q(p_1_in23_in),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_nextgray[0]_i_1 
       (.I0(\n_0_rd_addr_reg[0] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .O(rd_nextgray0));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_nextgray[1]_i_1 
       (.I0(\n_0_rd_addr_reg[1] ),
        .I1(\n_0_rd_addr_reg[2] ),
        .O(rd_nextgray017_out));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_nextgray[2]_i_1 
       (.I0(\n_0_rd_addr_reg[2] ),
        .I1(\n_0_rd_addr_reg[3] ),
        .O(rd_nextgray019_out));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_nextgray[3]_i_1 
       (.I0(\n_0_rd_addr_reg[3] ),
        .I1(\n_0_rd_addr_reg[4] ),
        .O(rd_nextgray021_out));
FDRE \rd_nextgray_reg[0] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_nextgray0),
        .Q(\n_0_rd_nextgray_reg[0] ),
        .R(out));
FDRE \rd_nextgray_reg[1] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_nextgray017_out),
        .Q(p_0_in58_in),
        .R(out));
FDRE \rd_nextgray_reg[2] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_nextgray019_out),
        .Q(p_0_in53_in),
        .R(out));
FDRE \rd_nextgray_reg[3] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_nextgray021_out),
        .Q(p_0_in48_in),
        .R(out));
FDSE \rd_nextgray_reg[4] 
       (.C(clk156),
        .CE(empty_allow0),
        .D(\n_0_rd_addr_reg[4] ),
        .Q(p_0_in43_in),
        .S(out));
FDRE \rd_truegray_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_nextgray0),
        .Q(rd_truegray[0]),
        .R(out));
FDRE \rd_truegray_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_nextgray017_out),
        .Q(rd_truegray[1]),
        .R(out));
FDRE \rd_truegray_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_nextgray019_out),
        .Q(rd_truegray[2]),
        .R(out));
FDRE \rd_truegray_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(rd_nextgray021_out),
        .Q(rd_truegray[3]),
        .R(out));
FDRE \rd_truegray_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_rd_addr_reg[4] ),
        .Q(rd_truegray[4]),
        .R(out));
LUT2 #(
    .INIT(4'h8)) 
     \state[1]_i_2 
       (.I0(I25),
        .I1(p_0_in_0),
        .O(O2));
LUT6 #(
    .INIT(64'h00000000FF690069)) 
     \status[4]_i_1 
       (.I0(wr_addr_pipe[4]),
        .I1(p_0_in1_in),
        .I2(\n_0_status[4]_i_2 ),
        .I3(O1),
        .I4(p_0_in_0),
        .I5(I4),
        .O(\n_0_status[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFEBEBC3C3414100)) 
     \status[4]_i_2 
       (.I0(p_1_in),
        .I1(\n_0_rag_writesync_reg[3] ),
        .I2(p_0_in1_in),
        .I3(\n_0_status[4]_i_3 ),
        .I4(wr_addr_pipe[2]),
        .I5(wr_addr_pipe[3]),
        .O(\n_0_status[4]_i_2 ));
LUT6 #(
    .INIT(64'hEBBEBEEB82282882)) 
     \status[4]_i_3 
       (.I0(\n_0_status[4]_i_4 ),
        .I1(p_0_in1_in),
        .I2(\n_0_rag_writesync_reg[3] ),
        .I3(p_2_in4_in),
        .I4(p_1_in),
        .I5(wr_addr_pipe[1]),
        .O(\n_0_status[4]_i_3 ));
LUT6 #(
    .INIT(64'hBEEBEBBEEBBEBEEB)) 
     \status[4]_i_4 
       (.I0(wr_addr_pipe[0]),
        .I1(\n_0_rag_writesync_reg[3] ),
        .I2(p_1_in),
        .I3(\n_0_rag_writesync_reg[0] ),
        .I4(p_2_in4_in),
        .I5(p_0_in1_in),
        .O(\n_0_status[4]_i_4 ));
FDRE \status_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_status[4]_i_1 ),
        .Q(p_0_in_0),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \wr_addr[0]_i_1 
       (.I0(\n_0_wr_addr_reg[0] ),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_addr[1]_i_1 
       (.I0(\n_0_wr_addr_reg[0] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \wr_addr[2]_i_1 
       (.I0(\n_0_wr_addr_reg[2] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .I2(\n_0_wr_addr_reg[0] ),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \wr_addr[3]_i_1 
       (.I0(\n_0_wr_addr_reg[3] ),
        .I1(\n_0_wr_addr_reg[0] ),
        .I2(\n_0_wr_addr_reg[1] ),
        .I3(\n_0_wr_addr_reg[2] ),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \wr_addr[4]_i_1 
       (.I0(p_4_out[4]),
        .I1(\n_0_wr_addr_reg[2] ),
        .I2(\n_0_wr_addr_reg[1] ),
        .I3(\n_0_wr_addr_reg[0] ),
        .I4(\n_0_wr_addr_reg[3] ),
        .O(p_0_in[4]));
FDRE \wr_addr_pipe0_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_wr_addr_reg[0] ),
        .Q(wr_addr_pipe0[0]),
        .R(I4));
FDRE \wr_addr_pipe0_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_wr_addr_reg[1] ),
        .Q(wr_addr_pipe0[1]),
        .R(I4));
FDRE \wr_addr_pipe0_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_wr_addr_reg[2] ),
        .Q(wr_addr_pipe0[2]),
        .R(I4));
FDRE \wr_addr_pipe0_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_wr_addr_reg[3] ),
        .Q(wr_addr_pipe0[3]),
        .R(I4));
FDRE \wr_addr_pipe0_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(p_4_out[4]),
        .Q(wr_addr_pipe0[4]),
        .R(I4));
FDRE \wr_addr_pipe1_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(wr_addr_pipe0[0]),
        .Q(wr_addr_pipe1[0]),
        .R(I4));
FDRE \wr_addr_pipe1_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(wr_addr_pipe0[1]),
        .Q(wr_addr_pipe1[1]),
        .R(I4));
FDRE \wr_addr_pipe1_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(wr_addr_pipe0[2]),
        .Q(wr_addr_pipe1[2]),
        .R(I4));
FDRE \wr_addr_pipe1_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(wr_addr_pipe0[3]),
        .Q(wr_addr_pipe1[3]),
        .R(I4));
FDRE \wr_addr_pipe1_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(wr_addr_pipe0[4]),
        .Q(wr_addr_pipe1[4]),
        .R(I4));
FDRE \wr_addr_pipe_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(wr_addr_pipe1[0]),
        .Q(wr_addr_pipe[0]),
        .R(I4));
FDRE \wr_addr_pipe_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(wr_addr_pipe1[1]),
        .Q(wr_addr_pipe[1]),
        .R(I4));
FDRE \wr_addr_pipe_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(wr_addr_pipe1[2]),
        .Q(wr_addr_pipe[2]),
        .R(I4));
FDRE \wr_addr_pipe_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(wr_addr_pipe1[3]),
        .Q(wr_addr_pipe[3]),
        .R(I4));
FDRE \wr_addr_pipe_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(wr_addr_pipe1[4]),
        .Q(wr_addr_pipe[4]),
        .R(I4));
(* counter = "17" *) 
   FDRE \wr_addr_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in[0]),
        .Q(\n_0_wr_addr_reg[0] ),
        .R(I4));
(* counter = "17" *) 
   FDRE \wr_addr_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in[1]),
        .Q(\n_0_wr_addr_reg[1] ),
        .R(I4));
(* counter = "17" *) 
   FDRE \wr_addr_reg[2] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in[2]),
        .Q(\n_0_wr_addr_reg[2] ),
        .R(I4));
(* counter = "17" *) 
   FDRE \wr_addr_reg[3] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in[3]),
        .Q(\n_0_wr_addr_reg[3] ),
        .R(I4));
(* counter = "17" *) 
   FDRE \wr_addr_reg[4] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in[4]),
        .Q(p_4_out[4]),
        .R(I4));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_wr_gray_reg[0] ),
        .Q(wr_gray_rdclk0[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_3_in39_in),
        .Q(wr_gray_rdclk0[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_3_in34_in),
        .Q(wr_gray_rdclk0[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_3_in29_in),
        .Q(wr_gray_rdclk0[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_3_in24_in),
        .Q(wr_gray_rdclk0[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk0[0]),
        .Q(wr_gray_rdclk1[0]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk0[1]),
        .Q(wr_gray_rdclk1[1]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk0[2]),
        .Q(wr_gray_rdclk1[2]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk0[3]),
        .Q(wr_gray_rdclk1[3]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk0[4]),
        .Q(wr_gray_rdclk1[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk1[0]),
        .Q(wr_gray_rdclk2[0]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk1[1]),
        .Q(wr_gray_rdclk2[1]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk1[2]),
        .Q(wr_gray_rdclk2[2]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk1[3]),
        .Q(wr_gray_rdclk2[3]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk1[4]),
        .Q(wr_gray_rdclk2[4]),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk2[0]),
        .Q(\n_0_wr_gray_rdclk_reg[0] ),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk2[1]),
        .Q(p_1_in59_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk2[2]),
        .Q(p_1_in54_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk2[3]),
        .Q(p_1_in49_in),
        .R(\<const0> ));
(* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(wr_gray_rdclk2[4]),
        .Q(p_1_in44_in),
        .R(\<const0> ));
FDSE \wr_gray_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(\n_0_wr_nextgray_reg[0] ),
        .Q(\n_0_wr_gray_reg[0] ),
        .S(I4));
FDRE \wr_gray_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in36_in),
        .Q(p_3_in39_in),
        .R(I4));
FDRE \wr_gray_reg[2] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in31_in),
        .Q(p_3_in34_in),
        .R(I4));
FDRE \wr_gray_reg[3] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in26_in),
        .Q(p_3_in29_in),
        .R(I4));
FDSE \wr_gray_reg[4] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in22_in),
        .Q(p_3_in24_in),
        .S(I4));
LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[0]_i_1 
       (.I0(\n_0_wr_addr_reg[0] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .O(p_4_out[0]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[1]_i_1 
       (.I0(\n_0_wr_addr_reg[1] ),
        .I1(\n_0_wr_addr_reg[2] ),
        .O(p_4_out[1]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[2]_i_1 
       (.I0(\n_0_wr_addr_reg[2] ),
        .I1(\n_0_wr_addr_reg[3] ),
        .O(p_4_out[2]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[3]_i_1 
       (.I0(\n_0_wr_addr_reg[3] ),
        .I1(p_4_out[4]),
        .O(p_4_out[3]));
FDRE \wr_nextgray_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_4_out[0]),
        .Q(\n_0_wr_nextgray_reg[0] ),
        .R(I4));
FDRE \wr_nextgray_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_4_out[1]),
        .Q(p_0_in36_in),
        .R(I4));
FDRE \wr_nextgray_reg[2] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_4_out[2]),
        .Q(p_0_in31_in),
        .R(I4));
FDRE \wr_nextgray_reg[3] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_4_out[3]),
        .Q(p_0_in26_in),
        .R(I4));
FDSE \wr_nextgray_reg[4] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_4_out[4]),
        .Q(p_0_in22_in),
        .S(I4));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_common_ieee_registers
   (O1,
    status_vector,
    O2,
    clear_test_pattern_err_count,
    O3,
    SR,
    O4,
    configuration_vector,
    clk156,
    I1,
    I2,
    I3,
    out,
    tx_resetdone,
    pma_pmd_reset_clear_core_intr,
    I4,
    signal_detect_sync,
    pma_pmd_status_tx_fault_core_int,
    pcs_rx_link_up_core_sync_int,
    pma_pmd_type,
    Q,
    I5,
    I6);
  output O1;
  output [43:0]status_vector;
  output O2;
  output clear_test_pattern_err_count;
  output O3;
  output [0:0]SR;
  output [0:0]O4;
  input [7:0]configuration_vector;
  input clk156;
  input I1;
  input I2;
  input I3;
  input [0:0]out;
  input tx_resetdone;
  input pma_pmd_reset_clear_core_intr;
  input [0:0]I4;
  input signal_detect_sync;
  input pma_pmd_status_tx_fault_core_int;
  input pcs_rx_link_up_core_sync_int;
  input [2:0]pma_pmd_type;
  input [7:0]Q;
  input [5:0]I5;
  input [15:0]I6;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [5:0]I5;
  wire [15:0]I6;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire [7:0]Q;
  wire [0:0]SR;
  wire clear_test_pattern_err_count;
  wire clk156;
  wire [7:0]configuration_vector;
  wire n_1_reg_1_0_15;
  wire n_1_reg_3_0_15;
  wire n_1_reg_3_32_1;
  wire n_2_reg_3_33_15;
  wire n_3_reg_3_33_15;
  wire n_7_reg_3_0_15;
  wire [0:0]out;
  wire pcs_rx_link_up_core_sync_int;
  wire pma_pmd_reset_clear_core_intr;
  wire pma_pmd_status_tx_fault_core_int;
  wire [2:0]pma_pmd_type;
  wire re_prev;
  wire re_prev_0;
  wire re_prev_1;
  wire signal_detect_sync;
  wire [43:0]status_vector;
  wire tx_resetdone;

ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register reg_1_0_15
       (.I4(I4),
        .O1(O1),
        .O2(n_1_reg_1_0_15),
        .clk156(clk156),
        .configuration_vector(configuration_vector[0]),
        .out(out),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .signal_detect_sync(signal_detect_sync),
        .tx_resetdone(tx_resetdone));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2 reg_1_10_0
       (.I1(n_1_reg_1_0_15),
        .clk156(clk156),
        .status_vector(status_vector[5]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_28 reg_1_1_2
       (.I1(O1),
        .clk156(clk156),
        .configuration_vector(configuration_vector[2]),
        .out(out),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector[0]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1 reg_1_8_11
       (.I1(O1),
        .clk156(clk156),
        .configuration_vector(configuration_vector[3]),
        .out(out),
        .pma_pmd_status_tx_fault_core_int(pma_pmd_status_tx_fault_core_int),
        .status_vector(status_vector[4]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register_32 reg_3_0_15
       (.I1(status_vector[8]),
        .I4(I4),
        .O1(O2),
        .O2(SR),
        .O3(O3),
        .O4(O4),
        .O5(n_7_reg_3_0_15),
        .SR(n_1_reg_3_0_15),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .clk156(clk156),
        .configuration_vector({configuration_vector[7:5],configuration_vector[1]}),
        .out(out),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .re_prev(re_prev),
        .re_prev_0(re_prev_0),
        .status_vector(status_vector[6]),
        .tx_resetdone(tx_resetdone));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0 reg_3_1_2
       (.I1(status_vector[11]),
        .I2(O2),
        .clk156(clk156),
        .configuration_vector(configuration_vector[4]),
        .out(out),
        .status_vector(status_vector[7]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_33 reg_3_32_0
       (.I1(I1),
        .clk156(clk156),
        .status_vector(status_vector[9]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_34 reg_3_32_1
       (.I1(O2),
        .I2(I2),
        .I3(status_vector[26]),
        .O1(n_1_reg_3_32_1),
        .clk156(clk156),
        .configuration_vector(configuration_vector[6]),
        .out(out),
        .re_prev(re_prev_1),
        .status_vector(status_vector[10]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_29 reg_3_32_12
       (.I3(I3),
        .clk156(clk156),
        .status_vector(status_vector[11]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized3 reg_3_33_13_8
       (.I5(I5),
        .SR(n_3_reg_3_33_15),
        .clk156(clk156),
        .status_vector(status_vector[25:20]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_30 reg_3_33_14
       (.I1(n_1_reg_3_32_1),
        .clk156(clk156),
        .status_vector(status_vector[26]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_31 reg_3_33_15
       (.I1(O2),
        .I2(status_vector[9]),
        .O1(n_3_reg_3_33_15),
        .SR(n_2_reg_3_33_15),
        .clk156(clk156),
        .configuration_vector(configuration_vector[6]),
        .out(out),
        .re_prev(re_prev_1),
        .status_vector(status_vector[27]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized4 reg_3_33_7_0
       (.Q(Q),
        .SR(n_2_reg_3_33_15),
        .clk156(clk156),
        .status_vector(status_vector[19:12]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized5 reg_3_43_all
       (.I6(I6),
        .SR(n_1_reg_3_0_15),
        .clk156(clk156),
        .configuration_vector(configuration_vector[7]),
        .re_prev(re_prev),
        .status_vector(status_vector[43:28]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_26 reg_3_8_10
       (.I1(n_7_reg_3_0_15),
        .clk156(clk156),
        .status_vector(status_vector[8]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_27 reg_3_8_11
       (.clk156(clk156),
        .configuration_vector(configuration_vector[5]),
        .re_prev(re_prev_0));
LUT2 #(
    .INIT(4'h7)) 
     \status_vector[37]_INST_0 
       (.I0(pma_pmd_type[2]),
        .I1(pma_pmd_type[1]),
        .O(status_vector[1]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \status_vector[38]_INST_0 
       (.I0(pma_pmd_type[1]),
        .I1(pma_pmd_type[2]),
        .I2(pma_pmd_type[0]),
        .O(status_vector[2]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \status_vector[39]_INST_0 
       (.I0(pma_pmd_type[1]),
        .I1(pma_pmd_type[2]),
        .I2(pma_pmd_type[0]),
        .O(status_vector[3]));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_cs_ipif_access
   (D,
    O1,
    E,
    mgmt_drp_cs,
    O2,
    out,
    clk156,
    configuration_vector,
    I1,
    drp_drdy_i,
    ipif_cs_dclk_reg,
    drp_drpdo_i);
  output [15:0]D;
  output O1;
  output [0:0]E;
  output mgmt_drp_cs;
  output [5:0]O2;
  input [0:0]out;
  input clk156;
  input [1:0]configuration_vector;
  input [15:0]I1;
  input drp_drdy_i;
  input ipif_cs_dclk_reg;
  input [15:0]drp_drpdo_i;

  wire \<const1> ;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]I1;
  wire O1;
  wire [5:0]O2;
  wire clk156;
  wire [1:0]configuration_vector;
  wire drp_drdy_i;
  wire [15:0]drp_drpdo_i;
  wire ipif_cs_dclk_reg;
  wire mgmt_drp_cs;
  wire \n_0_prbs31_err_count[0]_i_1 ;
  wire \n_0_prbs31_err_count[10]_i_1 ;
  wire \n_0_prbs31_err_count[11]_i_1 ;
  wire \n_0_prbs31_err_count[12]_i_1 ;
  wire \n_0_prbs31_err_count[13]_i_1 ;
  wire \n_0_prbs31_err_count[14]_i_1 ;
  wire \n_0_prbs31_err_count[15]_i_1 ;
  wire \n_0_prbs31_err_count[15]_i_2 ;
  wire \n_0_prbs31_err_count[15]_i_3 ;
  wire \n_0_prbs31_err_count[1]_i_1 ;
  wire \n_0_prbs31_err_count[2]_i_1 ;
  wire \n_0_prbs31_err_count[3]_i_1 ;
  wire \n_0_prbs31_err_count[4]_i_1 ;
  wire \n_0_prbs31_err_count[5]_i_1 ;
  wire \n_0_prbs31_err_count[6]_i_1 ;
  wire \n_0_prbs31_err_count[7]_i_1 ;
  wire \n_0_prbs31_err_count[8]_i_1 ;
  wire \n_0_prbs31_err_count[9]_i_1 ;
  wire [1:0]new_state;
  wire [0:0]out;
  wire [15:0]prbs31_err_count;
  wire prbs31_rx_enable_config;
  wire read;
  wire [8:1]read_addr;
  wire [1:0]state;

VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \ipif_addr_dclk[1]_i_1 
       (.I0(read_addr[1]),
        .I1(state[1]),
        .I2(state[0]),
        .O(O2[0]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \ipif_addr_dclk[2]_i_1 
       (.I0(read_addr[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(O2[1]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \ipif_addr_dclk[3]_i_1 
       (.I0(read_addr[3]),
        .I1(state[1]),
        .I2(state[0]),
        .O(O2[2]));
LUT3 #(
    .INIT(8'hA8)) 
     \ipif_addr_dclk[4]_i_1 
       (.I0(read_addr[4]),
        .I1(state[1]),
        .I2(state[0]),
        .O(O2[3]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \ipif_addr_dclk[6]_i_1 
       (.I0(read_addr[6]),
        .I1(state[1]),
        .I2(state[0]),
        .O(O2[4]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'h06)) 
     \ipif_addr_dclk[8]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(ipif_cs_dclk_reg),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \ipif_addr_dclk[8]_i_2 
       (.I0(read_addr[8]),
        .I1(state[1]),
        .I2(state[0]),
        .O(O2[5]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h6)) 
     ipif_cs_dclk_reg_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .O(mgmt_drp_cs));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[0]_i_1 
       (.I0(drp_drpdo_i[0]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[0]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[10]_i_1 
       (.I0(drp_drpdo_i[10]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[10]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[11]_i_1 
       (.I0(drp_drpdo_i[11]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[11]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[12]_i_1 
       (.I0(drp_drpdo_i[12]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[12]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[13]_i_1 
       (.I0(drp_drpdo_i[13]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[13]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[14]_i_1 
       (.I0(drp_drpdo_i[14]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[14]_i_1 ));
LUT6 #(
    .INIT(64'h0440000000000000)) 
     \prbs31_err_count[15]_i_1 
       (.I0(configuration_vector[0]),
        .I1(configuration_vector[1]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(drp_drdy_i),
        .I5(\n_0_prbs31_err_count[15]_i_3 ),
        .O(\n_0_prbs31_err_count[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT5 #(
    .INIT(32'h00404000)) 
     \prbs31_err_count[15]_i_2 
       (.I0(out),
        .I1(drp_drdy_i),
        .I2(drp_drpdo_i[15]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[15]_i_2 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \prbs31_err_count[15]_i_3 
       (.I0(read_addr[2]),
        .I1(read_addr[3]),
        .I2(read_addr[1]),
        .I3(read_addr[4]),
        .I4(read_addr[6]),
        .I5(read_addr[8]),
        .O(\n_0_prbs31_err_count[15]_i_3 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[1]_i_1 
       (.I0(drp_drpdo_i[1]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[1]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[2]_i_1 
       (.I0(drp_drpdo_i[2]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[2]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[3]_i_1 
       (.I0(drp_drpdo_i[3]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[3]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[4]_i_1 
       (.I0(drp_drpdo_i[4]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[4]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[5]_i_1 
       (.I0(drp_drpdo_i[5]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[5]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[6]_i_1 
       (.I0(drp_drpdo_i[6]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[6]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[7]_i_1 
       (.I0(drp_drpdo_i[7]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[7]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[8]_i_1 
       (.I0(drp_drpdo_i[8]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[8]_i_1 ));
LUT5 #(
    .INIT(32'h00202000)) 
     \prbs31_err_count[9]_i_1 
       (.I0(drp_drpdo_i[9]),
        .I1(out),
        .I2(drp_drdy_i),
        .I3(state[0]),
        .I4(state[1]),
        .O(\n_0_prbs31_err_count[9]_i_1 ));
FDRE \prbs31_err_count_reg[0] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[0]_i_1 ),
        .Q(prbs31_err_count[0]),
        .R(out));
FDRE \prbs31_err_count_reg[10] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[10]_i_1 ),
        .Q(prbs31_err_count[10]),
        .R(out));
FDRE \prbs31_err_count_reg[11] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[11]_i_1 ),
        .Q(prbs31_err_count[11]),
        .R(out));
FDRE \prbs31_err_count_reg[12] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[12]_i_1 ),
        .Q(prbs31_err_count[12]),
        .R(out));
FDRE \prbs31_err_count_reg[13] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[13]_i_1 ),
        .Q(prbs31_err_count[13]),
        .R(out));
FDRE \prbs31_err_count_reg[14] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[14]_i_1 ),
        .Q(prbs31_err_count[14]),
        .R(out));
FDRE \prbs31_err_count_reg[15] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[15]_i_2 ),
        .Q(prbs31_err_count[15]),
        .R(out));
FDRE \prbs31_err_count_reg[1] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[1]_i_1 ),
        .Q(prbs31_err_count[1]),
        .R(out));
FDRE \prbs31_err_count_reg[2] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[2]_i_1 ),
        .Q(prbs31_err_count[2]),
        .R(out));
FDRE \prbs31_err_count_reg[3] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[3]_i_1 ),
        .Q(prbs31_err_count[3]),
        .R(out));
FDRE \prbs31_err_count_reg[4] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[4]_i_1 ),
        .Q(prbs31_err_count[4]),
        .R(out));
FDRE \prbs31_err_count_reg[5] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[5]_i_1 ),
        .Q(prbs31_err_count[5]),
        .R(out));
FDRE \prbs31_err_count_reg[6] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[6]_i_1 ),
        .Q(prbs31_err_count[6]),
        .R(out));
FDRE \prbs31_err_count_reg[7] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[7]_i_1 ),
        .Q(prbs31_err_count[7]),
        .R(out));
FDRE \prbs31_err_count_reg[8] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[8]_i_1 ),
        .Q(prbs31_err_count[8]),
        .R(out));
FDRE \prbs31_err_count_reg[9] 
       (.C(clk156),
        .CE(\n_0_prbs31_err_count[15]_i_1 ),
        .D(\n_0_prbs31_err_count[9]_i_1 ),
        .Q(prbs31_err_count[9]),
        .R(out));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[0]_i_1 
       (.I0(prbs31_err_count[0]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[0]),
        .O(D[0]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[10]_i_1 
       (.I0(prbs31_err_count[10]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[10]),
        .O(D[10]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[11]_i_1 
       (.I0(prbs31_err_count[11]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[11]),
        .O(D[11]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[12]_i_1 
       (.I0(prbs31_err_count[12]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[12]),
        .O(D[12]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[13]_i_1 
       (.I0(prbs31_err_count[13]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[13]),
        .O(D[13]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[14]_i_1 
       (.I0(prbs31_err_count[14]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[14]),
        .O(D[14]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[15]_i_1 
       (.I0(prbs31_err_count[15]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[15]),
        .O(D[15]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[1]_i_1 
       (.I0(prbs31_err_count[1]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[1]),
        .O(D[1]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[2]_i_1 
       (.I0(prbs31_err_count[2]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[2]),
        .O(D[2]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[3]_i_1 
       (.I0(prbs31_err_count[3]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[3]),
        .O(D[3]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[4]_i_1 
       (.I0(prbs31_err_count[4]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[4]),
        .O(D[4]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[5]_i_1 
       (.I0(prbs31_err_count[5]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[5]),
        .O(D[5]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[6]_i_1 
       (.I0(prbs31_err_count[6]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[6]),
        .O(D[6]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[7]_i_1 
       (.I0(prbs31_err_count[7]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[7]),
        .O(D[7]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[8]_i_1 
       (.I0(prbs31_err_count[8]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[8]),
        .O(D[8]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[9]_i_1 
       (.I0(prbs31_err_count[9]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(I1[9]),
        .O(D[9]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \read_addr[8]_i_1 
       (.I0(configuration_vector[1]),
        .I1(configuration_vector[0]),
        .O(O1));
FDRE \read_addr_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(O1),
        .Q(read_addr[1]),
        .R(out));
FDRE \read_addr_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(O1),
        .Q(read_addr[2]),
        .R(out));
FDRE \read_addr_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(O1),
        .Q(read_addr[3]),
        .R(out));
FDRE \read_addr_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(O1),
        .Q(read_addr[4]),
        .R(out));
FDRE \read_addr_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(O1),
        .Q(read_addr[6]),
        .R(out));
FDRE \read_addr_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(O1),
        .Q(read_addr[8]),
        .R(out));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'h2)) 
     read_i_1
       (.I0(configuration_vector[1]),
        .I1(configuration_vector[0]),
        .O(prbs31_rx_enable_config));
FDRE read_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(prbs31_rx_enable_config),
        .Q(read),
        .R(out));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT4 #(
    .INIT(16'h00B8)) 
     \state[0]_i_1__1 
       (.I0(drp_drdy_i),
        .I1(state[1]),
        .I2(read),
        .I3(state[0]),
        .O(new_state[0]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \state[1]_i_1__1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(new_state[1]));
FDRE \state_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(new_state[0]),
        .Q(state[0]),
        .R(out));
FDRE \state_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(new_state[1]),
        .Q(state[1]),
        .R(out));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram
   (D,
    E,
    O1,
    O2,
    txusrclk2,
    I1,
    read_enable,
    I2,
    Q,
    tx_66_fifo,
    clk156,
    I3,
    I4);
  output [1:0]D;
  output [0:0]E;
  output [0:0]O1;
  output [31:0]O2;
  input txusrclk2;
  input I1;
  input read_enable;
  input I2;
  input [0:0]Q;
  input [65:0]tx_66_fifo;
  input clk156;
  input [4:0]I3;
  input [4:0]I4;

  wire \<const0> ;
  wire [1:0]D;
  wire [0:0]E;
  wire GND_2;
  wire I1;
  wire I2;
  wire [4:0]I3;
  wire [4:0]I4;
  wire [0:0]O1;
  wire [31:0]O2;
  wire [0:0]Q;
  wire clk156;
  wire [65:2]rd_data;
  wire [65:0]rd_data_unreg;
  wire read_enable;
  wire [65:0]tx_66_fifo;
  wire txusrclk2;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[0].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[0]),
        .Q(D[0]),
        .R(GND_2));
LUT2 #(
    .INIT(4'h2)) 
     \GLOOP[0].fd_i_i_1__0 
       (.I0(read_enable),
        .I1(I2),
        .O(E));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[10].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[10]),
        .Q(rd_data[10]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[11].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[11]),
        .Q(rd_data[11]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[12].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[12]),
        .Q(rd_data[12]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[13].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[13]),
        .Q(rd_data[13]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[14].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[14]),
        .Q(rd_data[14]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[15].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[15]),
        .Q(rd_data[15]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[16].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[16]),
        .Q(rd_data[16]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[17].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[17]),
        .Q(rd_data[17]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[18].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[18]),
        .Q(rd_data[18]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[19].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[19]),
        .Q(rd_data[19]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[1].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[1]),
        .Q(D[1]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[20].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[20]),
        .Q(rd_data[20]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[21].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[21]),
        .Q(rd_data[21]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[22].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[22]),
        .Q(rd_data[22]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[23].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[23]),
        .Q(rd_data[23]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[24].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[24]),
        .Q(rd_data[24]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[25].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[25]),
        .Q(rd_data[25]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[26].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[26]),
        .Q(rd_data[26]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[27].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[27]),
        .Q(rd_data[27]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[28].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[28]),
        .Q(rd_data[28]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[29].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[29]),
        .Q(rd_data[29]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[2].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[2]),
        .Q(rd_data[2]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[30].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[30]),
        .Q(rd_data[30]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[31].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[31]),
        .Q(rd_data[31]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[32].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[32]),
        .Q(rd_data[32]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[33].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[33]),
        .Q(rd_data[33]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[34].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[34]),
        .Q(rd_data[34]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[35].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[35]),
        .Q(rd_data[35]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[36].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[36]),
        .Q(rd_data[36]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[37].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[37]),
        .Q(rd_data[37]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[38].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[38]),
        .Q(rd_data[38]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[39].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[39]),
        .Q(rd_data[39]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[3].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[3]),
        .Q(rd_data[3]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[40].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[40]),
        .Q(rd_data[40]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[41].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[41]),
        .Q(rd_data[41]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[42].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[42]),
        .Q(rd_data[42]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[43].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[43]),
        .Q(rd_data[43]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[44].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[44]),
        .Q(rd_data[44]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[45].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[45]),
        .Q(rd_data[45]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[46].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[46]),
        .Q(rd_data[46]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[47].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[47]),
        .Q(rd_data[47]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[48].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[48]),
        .Q(rd_data[48]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[49].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[49]),
        .Q(rd_data[49]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[4].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[4]),
        .Q(rd_data[4]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[50].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[50]),
        .Q(rd_data[50]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[51].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[51]),
        .Q(rd_data[51]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[52].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[52]),
        .Q(rd_data[52]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[53].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[53]),
        .Q(rd_data[53]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[54].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[54]),
        .Q(rd_data[54]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[55].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[55]),
        .Q(rd_data[55]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[56].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[56]),
        .Q(rd_data[56]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[57].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[57]),
        .Q(rd_data[57]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[58].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[58]),
        .Q(rd_data[58]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[59].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[59]),
        .Q(rd_data[59]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[5].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[5]),
        .Q(rd_data[5]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[60].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[60]),
        .Q(rd_data[60]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[61].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[61]),
        .Q(rd_data[61]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[62].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[62]),
        .Q(rd_data[62]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[63].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[63]),
        .Q(rd_data[63]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[64].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[64]),
        .Q(rd_data[64]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[65].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[65]),
        .Q(rd_data[65]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[6].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[6]),
        .Q(rd_data[6]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[7].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[7]),
        .Q(rd_data[7]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[8].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[8]),
        .Q(rd_data[8]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[9].fd_i 
       (.C(txusrclk2),
        .CE(E),
        .D(rd_data_unreg[9]),
        .Q(rd_data[9]),
        .R(GND_2));
GND GND
       (.G(\<const0> ));
GND GND_1
       (.G(GND_2));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[0]_i_1 
       (.I0(rd_data[34]),
        .I1(Q),
        .I2(rd_data[2]),
        .O(O2[0]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[10]_i_1 
       (.I0(rd_data[44]),
        .I1(Q),
        .I2(rd_data[12]),
        .O(O2[10]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[11]_i_1 
       (.I0(rd_data[45]),
        .I1(Q),
        .I2(rd_data[13]),
        .O(O2[11]));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[12]_i_1 
       (.I0(rd_data[46]),
        .I1(Q),
        .I2(rd_data[14]),
        .O(O2[12]));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[13]_i_1 
       (.I0(rd_data[47]),
        .I1(Q),
        .I2(rd_data[15]),
        .O(O2[13]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[14]_i_1 
       (.I0(rd_data[48]),
        .I1(Q),
        .I2(rd_data[16]),
        .O(O2[14]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[15]_i_1 
       (.I0(rd_data[49]),
        .I1(Q),
        .I2(rd_data[17]),
        .O(O2[15]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[16]_i_1 
       (.I0(rd_data[50]),
        .I1(Q),
        .I2(rd_data[18]),
        .O(O2[16]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[17]_i_1 
       (.I0(rd_data[51]),
        .I1(Q),
        .I2(rd_data[19]),
        .O(O2[17]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[18]_i_1 
       (.I0(rd_data[52]),
        .I1(Q),
        .I2(rd_data[20]),
        .O(O2[18]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[19]_i_1 
       (.I0(rd_data[53]),
        .I1(Q),
        .I2(rd_data[21]),
        .O(O2[19]));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[1]_i_1 
       (.I0(rd_data[35]),
        .I1(Q),
        .I2(rd_data[3]),
        .O(O2[1]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[20]_i_1 
       (.I0(rd_data[54]),
        .I1(Q),
        .I2(rd_data[22]),
        .O(O2[20]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[21]_i_1 
       (.I0(rd_data[55]),
        .I1(Q),
        .I2(rd_data[23]),
        .O(O2[21]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[22]_i_1 
       (.I0(rd_data[56]),
        .I1(Q),
        .I2(rd_data[24]),
        .O(O2[22]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[23]_i_1 
       (.I0(rd_data[57]),
        .I1(Q),
        .I2(rd_data[25]),
        .O(O2[23]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[24]_i_1 
       (.I0(rd_data[58]),
        .I1(Q),
        .I2(rd_data[26]),
        .O(O2[24]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[25]_i_1 
       (.I0(rd_data[59]),
        .I1(Q),
        .I2(rd_data[27]),
        .O(O2[25]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[26]_i_1 
       (.I0(rd_data[60]),
        .I1(Q),
        .I2(rd_data[28]),
        .O(O2[26]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[27]_i_1 
       (.I0(rd_data[61]),
        .I1(Q),
        .I2(rd_data[29]),
        .O(O2[27]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[28]_i_1 
       (.I0(rd_data[62]),
        .I1(Q),
        .I2(rd_data[30]),
        .O(O2[28]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[29]_i_1 
       (.I0(rd_data[63]),
        .I1(Q),
        .I2(rd_data[31]),
        .O(O2[29]));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[2]_i_1 
       (.I0(rd_data[36]),
        .I1(Q),
        .I2(rd_data[4]),
        .O(O2[2]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[30]_i_1 
       (.I0(rd_data[64]),
        .I1(Q),
        .I2(rd_data[32]),
        .O(O2[30]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[31]_i_1 
       (.I0(rd_data[65]),
        .I1(Q),
        .I2(rd_data[33]),
        .O(O2[31]));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[3]_i_1 
       (.I0(rd_data[37]),
        .I1(Q),
        .I2(rd_data[5]),
        .O(O2[3]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[4]_i_1 
       (.I0(rd_data[38]),
        .I1(Q),
        .I2(rd_data[6]),
        .O(O2[4]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[5]_i_1 
       (.I0(rd_data[39]),
        .I1(Q),
        .I2(rd_data[7]),
        .O(O2[5]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[6]_i_1 
       (.I0(rd_data[40]),
        .I1(Q),
        .I2(rd_data[8]),
        .O(O2[6]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[7]_i_1 
       (.I0(rd_data[41]),
        .I1(Q),
        .I2(rd_data[9]),
        .O(O2[7]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[8]_i_1 
       (.I0(rd_data[42]),
        .I1(Q),
        .I2(rd_data[10]),
        .O(O2[8]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[9]_i_1 
       (.I0(rd_data[43]),
        .I1(Q),
        .I2(rd_data[11]),
        .O(O2[9]));
RAM32M ten_gig_disti_ram_reg_0_31_0_5
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[1:0]),
        .DIB(tx_66_fifo[3:2]),
        .DIC(tx_66_fifo[5:4]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[1:0]),
        .DOB(rd_data_unreg[3:2]),
        .DOC(rd_data_unreg[5:4]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
LUT1 #(
    .INIT(2'h1)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_1__0
       (.I0(I1),
        .O(O1));
RAM32M ten_gig_disti_ram_reg_0_31_12_17
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[13:12]),
        .DIB(tx_66_fifo[15:14]),
        .DIC(tx_66_fifo[17:16]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[13:12]),
        .DOB(rd_data_unreg[15:14]),
        .DOC(rd_data_unreg[17:16]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
RAM32M ten_gig_disti_ram_reg_0_31_18_23
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[19:18]),
        .DIB(tx_66_fifo[21:20]),
        .DIC(tx_66_fifo[23:22]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[19:18]),
        .DOB(rd_data_unreg[21:20]),
        .DOC(rd_data_unreg[23:22]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
RAM32M ten_gig_disti_ram_reg_0_31_24_29
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[25:24]),
        .DIB(tx_66_fifo[27:26]),
        .DIC(tx_66_fifo[29:28]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[25:24]),
        .DOB(rd_data_unreg[27:26]),
        .DOC(rd_data_unreg[29:28]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
RAM32M ten_gig_disti_ram_reg_0_31_30_35
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[31:30]),
        .DIB(tx_66_fifo[33:32]),
        .DIC(tx_66_fifo[35:34]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[31:30]),
        .DOB(rd_data_unreg[33:32]),
        .DOC(rd_data_unreg[35:34]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
RAM32M ten_gig_disti_ram_reg_0_31_36_41
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[37:36]),
        .DIB(tx_66_fifo[39:38]),
        .DIC(tx_66_fifo[41:40]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[37:36]),
        .DOB(rd_data_unreg[39:38]),
        .DOC(rd_data_unreg[41:40]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
RAM32M ten_gig_disti_ram_reg_0_31_42_47
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[43:42]),
        .DIB(tx_66_fifo[45:44]),
        .DIC(tx_66_fifo[47:46]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[43:42]),
        .DOB(rd_data_unreg[45:44]),
        .DOC(rd_data_unreg[47:46]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
RAM32M ten_gig_disti_ram_reg_0_31_48_53
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[49:48]),
        .DIB(tx_66_fifo[51:50]),
        .DIC(tx_66_fifo[53:52]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[49:48]),
        .DOB(rd_data_unreg[51:50]),
        .DOC(rd_data_unreg[53:52]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
RAM32M ten_gig_disti_ram_reg_0_31_54_59
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[55:54]),
        .DIB(tx_66_fifo[57:56]),
        .DIC(tx_66_fifo[59:58]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[55:54]),
        .DOB(rd_data_unreg[57:56]),
        .DOC(rd_data_unreg[59:58]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
RAM32M ten_gig_disti_ram_reg_0_31_60_65
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[61:60]),
        .DIB(tx_66_fifo[63:62]),
        .DIC(tx_66_fifo[65:64]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[61:60]),
        .DOB(rd_data_unreg[63:62]),
        .DOC(rd_data_unreg[65:64]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
RAM32M ten_gig_disti_ram_reg_0_31_6_11
       (.ADDRA(I3),
        .ADDRB(I3),
        .ADDRC(I3),
        .ADDRD(I4),
        .DIA(tx_66_fifo[7:6]),
        .DIB(tx_66_fifo[9:8]),
        .DIC(tx_66_fifo[11:10]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[7:6]),
        .DOB(rd_data_unreg[9:8]),
        .DOC(rd_data_unreg[11:10]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk156),
        .WE(O1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_dp_ram" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_dp_ram__parameterized0
   (O1,
    fifo_rd_data,
    D,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    empty_allow0,
    clk156,
    I26,
    I1,
    I2,
    I3,
    p_2_in,
    out,
    I8,
    p_2_in0_in,
    can_insert_rd,
    Q,
    E,
    wr_data,
    rxusrclk2,
    I4,
    I5);
  output O1;
  output [70:0]fifo_rd_data;
  output [5:0]D;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  input empty_allow0;
  input clk156;
  input I26;
  input I1;
  input I2;
  input I3;
  input p_2_in;
  input [0:0]out;
  input I8;
  input p_2_in0_in;
  input can_insert_rd;
  input [1:0]Q;
  input [0:0]E;
  input [71:0]wr_data;
  input rxusrclk2;
  input [4:0]I4;
  input [4:0]I5;

  wire \<const0> ;
  wire [5:0]D;
  wire [0:0]E;
  wire GND_2;
  wire I1;
  wire I2;
  wire I26;
  wire I3;
  wire [4:0]I4;
  wire [4:0]I5;
  wire I8;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire can_insert_rd;
  wire clk156;
  wire empty_allow0;
  wire [70:0]fifo_rd_data;
  wire \n_0_state[2]_i_4__0 ;
  wire \n_0_state[2]_i_6 ;
  wire \n_0_state[2]_i_7 ;
  wire \n_0_state[2]_i_8 ;
  wire \n_0_state[2]_i_9 ;
  wire [0:0]out;
  wire p_2_in;
  wire p_2_in0_in;
  wire [71:0]rd_data_unreg;
  wire rxusrclk2;
  wire [71:0]wr_data;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[0].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[0]),
        .Q(O1),
        .R(GND_2));
LUT6 #(
    .INIT(64'hFFFFFF10FFFFFFFF)) 
     \GLOOP[0].fd_i_i_4 
       (.I0(p_2_in0_in),
        .I1(O25),
        .I2(O4),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(can_insert_rd),
        .O(O26));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[10].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[10]),
        .Q(fifo_rd_data[9]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[11].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[11]),
        .Q(fifo_rd_data[10]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[12].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[12]),
        .Q(fifo_rd_data[11]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[13].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[13]),
        .Q(fifo_rd_data[12]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[14].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[14]),
        .Q(fifo_rd_data[13]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[15].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[15]),
        .Q(fifo_rd_data[14]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[16].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[16]),
        .Q(fifo_rd_data[15]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[17].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[17]),
        .Q(fifo_rd_data[16]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[18].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[18]),
        .Q(fifo_rd_data[17]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[19].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[19]),
        .Q(fifo_rd_data[18]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[1].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[1]),
        .Q(fifo_rd_data[0]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[20].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[20]),
        .Q(fifo_rd_data[19]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[21].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[21]),
        .Q(fifo_rd_data[20]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[22].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[22]),
        .Q(fifo_rd_data[21]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[23].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[23]),
        .Q(fifo_rd_data[22]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[24].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[24]),
        .Q(fifo_rd_data[23]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[25].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[25]),
        .Q(fifo_rd_data[24]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[26].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[26]),
        .Q(fifo_rd_data[25]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[27].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[27]),
        .Q(fifo_rd_data[26]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[28].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[28]),
        .Q(fifo_rd_data[27]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[29].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[29]),
        .Q(fifo_rd_data[28]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[2].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[2]),
        .Q(fifo_rd_data[1]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[30].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[30]),
        .Q(fifo_rd_data[29]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[31].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[31]),
        .Q(fifo_rd_data[30]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[32].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[32]),
        .Q(fifo_rd_data[31]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[33].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[33]),
        .Q(fifo_rd_data[32]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[34].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[34]),
        .Q(fifo_rd_data[33]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[35].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[35]),
        .Q(fifo_rd_data[34]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[36].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[36]),
        .Q(fifo_rd_data[35]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[37].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[37]),
        .Q(fifo_rd_data[36]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[38].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[38]),
        .Q(fifo_rd_data[37]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[39].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[39]),
        .Q(fifo_rd_data[38]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[3].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[3]),
        .Q(fifo_rd_data[2]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[40].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[40]),
        .Q(fifo_rd_data[39]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[41].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[41]),
        .Q(fifo_rd_data[40]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[42].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[42]),
        .Q(fifo_rd_data[41]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[43].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[43]),
        .Q(fifo_rd_data[42]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[44].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[44]),
        .Q(fifo_rd_data[43]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[45].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[45]),
        .Q(fifo_rd_data[44]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[46].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[46]),
        .Q(fifo_rd_data[45]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[47].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[47]),
        .Q(fifo_rd_data[46]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[48].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[48]),
        .Q(fifo_rd_data[47]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[49].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[49]),
        .Q(fifo_rd_data[48]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[4].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[4]),
        .Q(fifo_rd_data[3]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[50].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[50]),
        .Q(fifo_rd_data[49]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[51].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[51]),
        .Q(fifo_rd_data[50]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[52].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[52]),
        .Q(fifo_rd_data[51]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[53].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[53]),
        .Q(fifo_rd_data[52]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[54].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[54]),
        .Q(fifo_rd_data[53]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[55].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[55]),
        .Q(fifo_rd_data[54]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[56].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[56]),
        .Q(fifo_rd_data[55]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[57].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[57]),
        .Q(fifo_rd_data[56]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[58].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[58]),
        .Q(fifo_rd_data[57]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[59].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[59]),
        .Q(fifo_rd_data[58]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[5].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[5]),
        .Q(fifo_rd_data[4]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[60].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[60]),
        .Q(fifo_rd_data[59]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[61].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[61]),
        .Q(fifo_rd_data[60]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[62].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[62]),
        .Q(fifo_rd_data[61]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[63].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[63]),
        .Q(fifo_rd_data[62]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[64].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[64]),
        .Q(fifo_rd_data[63]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[65].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[65]),
        .Q(fifo_rd_data[64]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[66].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[66]),
        .Q(fifo_rd_data[65]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[67].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[67]),
        .Q(fifo_rd_data[66]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[68].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[68]),
        .Q(fifo_rd_data[67]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[69].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[69]),
        .Q(fifo_rd_data[68]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[6].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[6]),
        .Q(fifo_rd_data[5]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[70].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[70]),
        .Q(fifo_rd_data[69]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[71].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[71]),
        .Q(fifo_rd_data[70]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[7].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[7]),
        .Q(fifo_rd_data[6]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[8].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[8]),
        .Q(fifo_rd_data[7]),
        .R(GND_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDE" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GLOOP[9].fd_i 
       (.C(clk156),
        .CE(empty_allow0),
        .D(rd_data_unreg[9]),
        .Q(fifo_rd_data[8]),
        .R(GND_2));
GND GND
       (.G(\<const0> ));
GND GND_1
       (.G(GND_2));
LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
     \ctrl_out[4]_i_2 
       (.I0(out),
        .I1(I8),
        .I2(I2),
        .I3(fifo_rd_data[67]),
        .I4(I3),
        .I5(fifo_rd_data[63]),
        .O(O22));
LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
     \data_out[32]_i_1 
       (.I0(I26),
        .I1(I1),
        .I2(I2),
        .I3(fifo_rd_data[31]),
        .I4(I3),
        .I5(O1),
        .O(D[0]));
LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
     \data_out[34]_i_2 
       (.I0(out),
        .I1(I8),
        .I2(I2),
        .I3(fifo_rd_data[33]),
        .I4(I3),
        .I5(fifo_rd_data[1]),
        .O(O23));
LUT6 #(
    .INIT(64'h55544454FFFFFFFF)) 
     \data_out[35]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(fifo_rd_data[34]),
        .I3(I3),
        .I4(fifo_rd_data[2]),
        .I5(I26),
        .O(D[1]));
LUT6 #(
    .INIT(64'h55544454FFFFFFFF)) 
     \data_out[36]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(fifo_rd_data[35]),
        .I3(I3),
        .I4(fifo_rd_data[3]),
        .I5(I26),
        .O(D[2]));
LUT6 #(
    .INIT(64'h55544454FFFFFFFF)) 
     \data_out[39]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(fifo_rd_data[38]),
        .I3(I3),
        .I4(fifo_rd_data[6]),
        .I5(I26),
        .O(D[3]));
LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
     \data_out[40]_i_1 
       (.I0(I26),
        .I1(I1),
        .I2(I2),
        .I3(fifo_rd_data[39]),
        .I4(I3),
        .I5(fifo_rd_data[7]),
        .O(D[4]));
LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
     \data_out[48]_i_1 
       (.I0(I26),
        .I1(I1),
        .I2(I2),
        .I3(fifo_rd_data[47]),
        .I4(I3),
        .I5(fifo_rd_data[15]),
        .O(D[5]));
LUT4 #(
    .INIT(16'h0080)) 
     muxcy_i0_i_1
       (.I0(fifo_rd_data[0]),
        .I1(O1),
        .I2(fifo_rd_data[1]),
        .I3(fifo_rd_data[2]),
        .O(O13));
LUT4 #(
    .INIT(16'h0080)) 
     muxcy_i0_i_1__0
       (.I0(fifo_rd_data[32]),
        .I1(fifo_rd_data[31]),
        .I2(fifo_rd_data[33]),
        .I3(fifo_rd_data[34]),
        .O(O21));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i1_i_1
       (.I0(fifo_rd_data[6]),
        .I1(fifo_rd_data[3]),
        .I2(fifo_rd_data[5]),
        .I3(fifo_rd_data[4]),
        .O(O3));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i1_i_1__0
       (.I0(fifo_rd_data[38]),
        .I1(fifo_rd_data[35]),
        .I2(fifo_rd_data[37]),
        .I3(fifo_rd_data[36]),
        .O(O5));
LUT4 #(
    .INIT(16'h0080)) 
     muxcy_i2_i_1__1
       (.I0(fifo_rd_data[8]),
        .I1(fifo_rd_data[7]),
        .I2(fifo_rd_data[9]),
        .I3(fifo_rd_data[10]),
        .O(O12));
LUT4 #(
    .INIT(16'h0080)) 
     muxcy_i2_i_1__2
       (.I0(fifo_rd_data[40]),
        .I1(fifo_rd_data[39]),
        .I2(fifo_rd_data[41]),
        .I3(fifo_rd_data[42]),
        .O(O20));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i3_i_1__1
       (.I0(fifo_rd_data[12]),
        .I1(fifo_rd_data[11]),
        .I2(fifo_rd_data[13]),
        .I3(fifo_rd_data[14]),
        .O(O11));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i3_i_1__2
       (.I0(fifo_rd_data[44]),
        .I1(fifo_rd_data[43]),
        .I2(fifo_rd_data[45]),
        .I3(fifo_rd_data[46]),
        .O(O19));
LUT4 #(
    .INIT(16'h0080)) 
     muxcy_i4_i_1__1
       (.I0(fifo_rd_data[16]),
        .I1(fifo_rd_data[15]),
        .I2(fifo_rd_data[17]),
        .I3(fifo_rd_data[18]),
        .O(O10));
LUT4 #(
    .INIT(16'h0080)) 
     muxcy_i4_i_1__2
       (.I0(fifo_rd_data[48]),
        .I1(fifo_rd_data[47]),
        .I2(fifo_rd_data[49]),
        .I3(fifo_rd_data[50]),
        .O(O18));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i5_i_1__1
       (.I0(fifo_rd_data[20]),
        .I1(fifo_rd_data[19]),
        .I2(fifo_rd_data[21]),
        .I3(fifo_rd_data[22]),
        .O(O9));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i5_i_1__2
       (.I0(fifo_rd_data[52]),
        .I1(fifo_rd_data[51]),
        .I2(fifo_rd_data[53]),
        .I3(fifo_rd_data[54]),
        .O(O17));
LUT4 #(
    .INIT(16'h0080)) 
     muxcy_i6_i_1__1
       (.I0(fifo_rd_data[24]),
        .I1(fifo_rd_data[23]),
        .I2(fifo_rd_data[25]),
        .I3(fifo_rd_data[26]),
        .O(O8));
LUT4 #(
    .INIT(16'h0080)) 
     muxcy_i6_i_1__2
       (.I0(fifo_rd_data[56]),
        .I1(fifo_rd_data[55]),
        .I2(fifo_rd_data[57]),
        .I3(fifo_rd_data[58]),
        .O(O16));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i7_i_1__1
       (.I0(fifo_rd_data[28]),
        .I1(fifo_rd_data[27]),
        .I2(fifo_rd_data[29]),
        .I3(fifo_rd_data[30]),
        .O(O7));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i7_i_1__2
       (.I0(fifo_rd_data[60]),
        .I1(fifo_rd_data[59]),
        .I2(fifo_rd_data[61]),
        .I3(fifo_rd_data[62]),
        .O(O15));
LUT4 #(
    .INIT(16'h8000)) 
     muxcy_i8_i_1
       (.I0(fifo_rd_data[64]),
        .I1(fifo_rd_data[63]),
        .I2(fifo_rd_data[65]),
        .I3(fifo_rd_data[66]),
        .O(O6));
LUT4 #(
    .INIT(16'h8000)) 
     muxcy_i8_i_1__0
       (.I0(fifo_rd_data[68]),
        .I1(fifo_rd_data[67]),
        .I2(fifo_rd_data[69]),
        .I3(fifo_rd_data[70]),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \state[1]_i_2__0 
       (.I0(\n_0_state[2]_i_4__0 ),
        .I1(p_2_in),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT4 #(
    .INIT(16'h00B0)) 
     \state[2]_i_2__0 
       (.I0(p_2_in),
        .I1(\n_0_state[2]_i_4__0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(O27));
LUT3 #(
    .INIT(8'hFB)) 
     \state[2]_i_3__0 
       (.I0(p_2_in0_in),
        .I1(can_insert_rd),
        .I2(O25),
        .O(O24));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
     \state[2]_i_4__0 
       (.I0(\n_0_state[2]_i_6 ),
        .I1(\n_0_state[2]_i_7 ),
        .I2(fifo_rd_data[31]),
        .I3(fifo_rd_data[32]),
        .I4(fifo_rd_data[35]),
        .I5(fifo_rd_data[33]),
        .O(\n_0_state[2]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     \state[2]_i_5 
       (.I0(\n_0_state[2]_i_8 ),
        .I1(fifo_rd_data[1]),
        .I2(fifo_rd_data[6]),
        .I3(O1),
        .I4(fifo_rd_data[63]),
        .I5(\n_0_state[2]_i_9 ),
        .O(O25));
LUT2 #(
    .INIT(4'hE)) 
     \state[2]_i_6 
       (.I0(fifo_rd_data[36]),
        .I1(fifo_rd_data[37]),
        .O(\n_0_state[2]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
     \state[2]_i_7 
       (.I0(fifo_rd_data[38]),
        .I1(fifo_rd_data[34]),
        .I2(fifo_rd_data[70]),
        .I3(fifo_rd_data[69]),
        .I4(fifo_rd_data[68]),
        .I5(fifo_rd_data[67]),
        .O(\n_0_state[2]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \state[2]_i_8 
       (.I0(fifo_rd_data[66]),
        .I1(fifo_rd_data[64]),
        .I2(fifo_rd_data[2]),
        .I3(fifo_rd_data[65]),
        .I4(fifo_rd_data[3]),
        .I5(fifo_rd_data[0]),
        .O(\n_0_state[2]_i_8 ));
LUT2 #(
    .INIT(4'hE)) 
     \state[2]_i_9 
       (.I0(fifo_rd_data[4]),
        .I1(fifo_rd_data[5]),
        .O(\n_0_state[2]_i_9 ));
RAM32M ten_gig_disti_ram_reg_0_31_0_5
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[1:0]),
        .DIB(wr_data[3:2]),
        .DIC(wr_data[5:4]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[1:0]),
        .DOB(rd_data_unreg[3:2]),
        .DOC(rd_data_unreg[5:4]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_12_17
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[13:12]),
        .DIB(wr_data[15:14]),
        .DIC(wr_data[17:16]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[13:12]),
        .DOB(rd_data_unreg[15:14]),
        .DOC(rd_data_unreg[17:16]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_18_23
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[19:18]),
        .DIB(wr_data[21:20]),
        .DIC(wr_data[23:22]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[19:18]),
        .DOB(rd_data_unreg[21:20]),
        .DOC(rd_data_unreg[23:22]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_24_29
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[25:24]),
        .DIB(wr_data[27:26]),
        .DIC(wr_data[29:28]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[25:24]),
        .DOB(rd_data_unreg[27:26]),
        .DOC(rd_data_unreg[29:28]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_30_35
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[31:30]),
        .DIB(wr_data[33:32]),
        .DIC(wr_data[35:34]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[31:30]),
        .DOB(rd_data_unreg[33:32]),
        .DOC(rd_data_unreg[35:34]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_36_41
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[37:36]),
        .DIB(wr_data[39:38]),
        .DIC(wr_data[41:40]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[37:36]),
        .DOB(rd_data_unreg[39:38]),
        .DOC(rd_data_unreg[41:40]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_42_47
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[43:42]),
        .DIB(wr_data[45:44]),
        .DIC(wr_data[47:46]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[43:42]),
        .DOB(rd_data_unreg[45:44]),
        .DOC(rd_data_unreg[47:46]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_48_53
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[49:48]),
        .DIB(wr_data[51:50]),
        .DIC(wr_data[53:52]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[49:48]),
        .DOB(rd_data_unreg[51:50]),
        .DOC(rd_data_unreg[53:52]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_54_59
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[55:54]),
        .DIB(wr_data[57:56]),
        .DIC(wr_data[59:58]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[55:54]),
        .DOB(rd_data_unreg[57:56]),
        .DOC(rd_data_unreg[59:58]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_60_65
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[61:60]),
        .DIB(wr_data[63:62]),
        .DIC(wr_data[65:64]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[61:60]),
        .DOB(rd_data_unreg[63:62]),
        .DOC(rd_data_unreg[65:64]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_66_71
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[67:66]),
        .DIB(wr_data[69:68]),
        .DIC(wr_data[71:70]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[67:66]),
        .DOB(rd_data_unreg[69:68]),
        .DOC(rd_data_unreg[71:70]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_6_11
       (.ADDRA(I4),
        .ADDRB(I4),
        .ADDRC(I4),
        .ADDRD(I5),
        .DIA(wr_data[7:6]),
        .DIB(wr_data[9:8]),
        .DIC(wr_data[11:10]),
        .DID({\<const0> ,\<const0> }),
        .DOA(rd_data_unreg[7:6]),
        .DOB(rd_data_unreg[9:8]),
        .DOC(rd_data_unreg[11:10]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(rxusrclk2),
        .WE(E));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_drp_ipif
   (ipif_cs_dclk_reg,
    drp_req,
    drp_den_o,
    drp_daddr_o,
    mgmt_drp_cs,
    dclk,
    drp_drdy_i,
    drp_gnt,
    out,
    E,
    D);
  output ipif_cs_dclk_reg;
  output drp_req;
  output drp_den_o;
  output [5:0]drp_daddr_o;
  input mgmt_drp_cs;
  input dclk;
  input drp_drdy_i;
  input drp_gnt;
  input [0:0]out;
  input [0:0]E;
  input [5:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [5:0]D;
  wire [0:0]E;
  wire dclk;
  wire [5:0]drp_daddr_o;
  wire drp_den_o;
  wire drp_drdy_i;
  wire drp_gnt;
  wire drp_req;
  wire [8:1]ipif_addr_dclk;
  wire ipif_cs_dclk_reg;
  wire mgmt_drp_cs;
  wire \n_0_state[0]_i_1 ;
  wire \n_0_state[1]_i_1 ;
  wire [0:0]out;
  wire [1:0]state;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr_o[1]_INST_0 
       (.I0(state[1]),
        .I1(ipif_addr_dclk[1]),
        .O(drp_daddr_o[0]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr_o[2]_INST_0 
       (.I0(state[1]),
        .I1(ipif_addr_dclk[2]),
        .O(drp_daddr_o[1]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr_o[3]_INST_0 
       (.I0(state[1]),
        .I1(ipif_addr_dclk[3]),
        .O(drp_daddr_o[2]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr_o[4]_INST_0 
       (.I0(state[1]),
        .I1(ipif_addr_dclk[4]),
        .O(drp_daddr_o[3]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr_o[6]_INST_0 
       (.I0(state[1]),
        .I1(ipif_addr_dclk[6]),
        .O(drp_daddr_o[4]));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr_o[8]_INST_0 
       (.I0(state[1]),
        .I1(ipif_addr_dclk[8]),
        .O(drp_daddr_o[5]));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'h2)) 
     drp_den_o_INST_0
       (.I0(state[1]),
        .I1(state[0]),
        .O(drp_den_o));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT2 #(
    .INIT(4'hE)) 
     drp_req_INST_0
       (.I0(state[1]),
        .I1(state[0]),
        .O(drp_req));
FDRE \ipif_addr_dclk_reg[1] 
       (.C(dclk),
        .CE(E),
        .D(D[0]),
        .Q(ipif_addr_dclk[1]),
        .R(\<const0> ));
FDRE \ipif_addr_dclk_reg[2] 
       (.C(dclk),
        .CE(E),
        .D(D[1]),
        .Q(ipif_addr_dclk[2]),
        .R(\<const0> ));
FDRE \ipif_addr_dclk_reg[3] 
       (.C(dclk),
        .CE(E),
        .D(D[2]),
        .Q(ipif_addr_dclk[3]),
        .R(\<const0> ));
FDRE \ipif_addr_dclk_reg[4] 
       (.C(dclk),
        .CE(E),
        .D(D[3]),
        .Q(ipif_addr_dclk[4]),
        .R(\<const0> ));
FDRE \ipif_addr_dclk_reg[6] 
       (.C(dclk),
        .CE(E),
        .D(D[4]),
        .Q(ipif_addr_dclk[6]),
        .R(\<const0> ));
FDRE \ipif_addr_dclk_reg[8] 
       (.C(dclk),
        .CE(E),
        .D(D[5]),
        .Q(ipif_addr_dclk[8]),
        .R(\<const0> ));
FDRE ipif_cs_dclk_reg_reg
       (.C(dclk),
        .CE(\<const1> ),
        .D(mgmt_drp_cs),
        .Q(ipif_cs_dclk_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h000000004F7F4C7C)) 
     \state[0]_i_1 
       (.I0(drp_drdy_i),
        .I1(state[1]),
        .I2(state[0]),
        .I3(drp_gnt),
        .I4(E),
        .I5(out),
        .O(\n_0_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'h00007C70)) 
     \state[1]_i_1 
       (.I0(drp_drdy_i),
        .I1(state[0]),
        .I2(state[1]),
        .I3(drp_gnt),
        .I4(out),
        .O(\n_0_state[1]_i_1 ));
FDRE \state_reg[0] 
       (.C(dclk),
        .CE(\<const1> ),
        .D(\n_0_state[0]_i_1 ),
        .Q(state[0]),
        .R(\<const0> ));
FDRE \state_reg[1] 
       (.C(dclk),
        .CE(\<const1> ),
        .D(\n_0_state[1]_i_1 ),
        .Q(state[1]),
        .R(\<const0> ));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_elastic_buffer
   (O1,
    xgmii_rxd_ebuff,
    xgmii_rxc_ebuff,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    clk156,
    O2,
    rxusrclk2,
    out,
    I25,
    I26,
    D,
    I27,
    E);
  output O1;
  output [63:0]xgmii_rxd_ebuff;
  output [7:0]xgmii_rxc_ebuff;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input clk156;
  input [0:0]O2;
  input rxusrclk2;
  input [0:0]out;
  input I25;
  input I26;
  input [63:0]D;
  input [7:0]I27;
  input [0:0]E;

  wire [63:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire [7:0]I27;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [0:0]O2;
  wire VCC_1;
  wire can_insert;
  wire can_insert_rd;
  wire can_insert_rd_tmp;
  wire can_insert_rd_tmp2;
  wire can_insert_rd_tmp3;
  wire can_insert_wra;
  wire can_insert_wra2;
  wire can_insert_wra_comb;
  wire clk156;
  wire empty;
  wire empty_allow0;
  wire [7:0]fifo_ctrl_out;
  wire [63:0]fifo_data_out;
  wire [71:0]fifo_rd_data;
  wire n_100_asynch_fifo_i;
  wire n_101_asynch_fifo_i;
  wire n_102_asynch_fifo_i;
  wire n_103_asynch_fifo_i;
  wire n_104_asynch_fifo_i;
  wire n_105_asynch_fifo_i;
  wire n_106_asynch_fifo_i;
  wire n_107_asynch_fifo_i;
  wire n_10_idle_insert_i;
  wire n_1_idle_delete_i;
  wire n_2_idle_insert_i;
  wire n_6_idle_insert_i;
  wire n_72_asynch_fifo_i;
  wire n_76_asynch_fifo_i;
  wire n_79_asynch_fifo_i;
  wire n_80_asynch_fifo_i;
  wire n_81_asynch_fifo_i;
  wire n_83_asynch_fifo_i;
  wire n_84_asynch_fifo_i;
  wire n_85_asynch_fifo_i;
  wire n_86_asynch_fifo_i;
  wire n_87_asynch_fifo_i;
  wire n_88_asynch_fifo_i;
  wire n_89_asynch_fifo_i;
  wire n_8_idle_insert_i;
  wire n_90_asynch_fifo_i;
  wire n_91_asynch_fifo_i;
  wire n_92_asynch_fifo_i;
  wire n_93_asynch_fifo_i;
  wire n_94_asynch_fifo_i;
  wire n_95_asynch_fifo_i;
  wire n_96_asynch_fifo_i;
  wire n_97_asynch_fifo_i;
  wire n_98_asynch_fifo_i;
  wire n_99_asynch_fifo_i;
  wire n_9_idle_insert_i;
  wire [0:0]out;
  wire p_0_in_0;
  wire [48:32]p_2_in;
  wire p_2_in0_in;
  wire p_2_in_0;
  wire ram_wr_en;
  wire rxusrclk2;
  wire [2:1]state;
  wire [7:0]xgmii_rxc_ebuff;
  wire [63:0]xgmii_rxd_ebuff;

VCC VCC
       (.P(VCC_1));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo__parameterized0 asynch_fifo_i
       (.D({p_2_in[48],p_2_in[40],n_79_asynch_fifo_i,n_80_asynch_fifo_i,n_81_asynch_fifo_i,p_2_in[32]}),
        .E(ram_wr_en),
        .I1(n_6_idle_insert_i),
        .I2(n_2_idle_insert_i),
        .I25(I25),
        .I26(I26),
        .I3(n_1_idle_delete_i),
        .I4(O2),
        .I5(n_9_idle_insert_i),
        .I6(n_8_idle_insert_i),
        .I7(n_10_idle_insert_i),
        .I8(O1),
        .I9(E),
        .O1(n_72_asynch_fifo_i),
        .O10(n_90_asynch_fifo_i),
        .O11(n_91_asynch_fifo_i),
        .O12(n_92_asynch_fifo_i),
        .O13(n_93_asynch_fifo_i),
        .O14(n_94_asynch_fifo_i),
        .O15(n_95_asynch_fifo_i),
        .O16(n_96_asynch_fifo_i),
        .O17(n_97_asynch_fifo_i),
        .O18(n_98_asynch_fifo_i),
        .O19(n_99_asynch_fifo_i),
        .O2(n_76_asynch_fifo_i),
        .O20(n_100_asynch_fifo_i),
        .O21(n_101_asynch_fifo_i),
        .O22(n_102_asynch_fifo_i),
        .O23(n_103_asynch_fifo_i),
        .O24(n_104_asynch_fifo_i),
        .O25(n_105_asynch_fifo_i),
        .O26(n_106_asynch_fifo_i),
        .O27(n_107_asynch_fifo_i),
        .O3(n_83_asynch_fifo_i),
        .O4(n_84_asynch_fifo_i),
        .O5(n_85_asynch_fifo_i),
        .O6(n_86_asynch_fifo_i),
        .O7(n_87_asynch_fifo_i),
        .O8(n_88_asynch_fifo_i),
        .O9(n_89_asynch_fifo_i),
        .Q(state),
        .can_insert(can_insert),
        .can_insert_rd(can_insert_rd),
        .clk156(clk156),
        .empty(empty),
        .empty_allow0(empty_allow0),
        .fifo_rd_data(fifo_rd_data),
        .out(out),
        .p_0_in_0(p_0_in_0),
        .p_2_in(p_2_in_0),
        .p_2_in0_in(p_2_in0_in),
        .rxusrclk2(rxusrclk2),
        .wr_data({fifo_ctrl_out,fifo_data_out}));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     can_insert_fdr1
       (.C(rxusrclk2),
        .CE(VCC_1),
        .D(can_insert),
        .Q(can_insert_wra),
        .R(O2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     can_insert_fdr2
       (.C(rxusrclk2),
        .CE(VCC_1),
        .D(can_insert_wra),
        .Q(can_insert_wra2),
        .R(O2));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     can_insert_fdr3
       (.C(clk156),
        .CE(VCC_1),
        .D(can_insert_wra_comb),
        .Q(can_insert_rd_tmp),
        .R(out));
LUT2 #(
    .INIT(4'hE)) 
     can_insert_fdr3_i_1
       (.I0(can_insert_wra),
        .I1(can_insert_wra2),
        .O(can_insert_wra_comb));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     can_insert_fdr4
       (.C(clk156),
        .CE(VCC_1),
        .D(can_insert_rd_tmp),
        .Q(can_insert_rd_tmp2),
        .R(out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     can_insert_fdr5
       (.C(clk156),
        .CE(VCC_1),
        .D(can_insert_rd_tmp2),
        .Q(can_insert_rd_tmp3),
        .R(out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     can_insert_fdr6
       (.C(clk156),
        .CE(VCC_1),
        .D(can_insert_rd_tmp3),
        .Q(can_insert_rd),
        .R(out));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_delete idle_delete_i
       (.D(D),
        .E(ram_wr_en),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(n_72_asynch_fifo_i),
        .I27(n_76_asynch_fifo_i),
        .I28(I27),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_1_idle_delete_i),
        .O2(O2),
        .p_0_in_0(p_0_in_0),
        .rxusrclk2(rxusrclk2),
        .wr_data({fifo_ctrl_out,fifo_data_out}));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_insert idle_insert_i
       (.D({p_2_in[48],p_2_in[40],n_79_asynch_fifo_i,n_80_asynch_fifo_i,n_81_asynch_fifo_i,p_2_in[32]}),
        .I1(n_93_asynch_fifo_i),
        .I10(n_101_asynch_fifo_i),
        .I11(n_85_asynch_fifo_i),
        .I12(n_100_asynch_fifo_i),
        .I13(n_99_asynch_fifo_i),
        .I14(n_98_asynch_fifo_i),
        .I15(n_97_asynch_fifo_i),
        .I16(n_96_asynch_fifo_i),
        .I17(n_95_asynch_fifo_i),
        .I18(n_94_asynch_fifo_i),
        .I19(n_105_asynch_fifo_i),
        .I2(n_83_asynch_fifo_i),
        .I20(n_104_asynch_fifo_i),
        .I21(n_84_asynch_fifo_i),
        .I22(n_107_asynch_fifo_i),
        .I23(n_102_asynch_fifo_i),
        .I24(n_103_asynch_fifo_i),
        .I25(n_106_asynch_fifo_i),
        .I26(I26),
        .I3(n_92_asynch_fifo_i),
        .I4(n_91_asynch_fifo_i),
        .I5(n_90_asynch_fifo_i),
        .I6(n_89_asynch_fifo_i),
        .I7(n_88_asynch_fifo_i),
        .I8(n_87_asynch_fifo_i),
        .I9(n_86_asynch_fifo_i),
        .O1(n_2_idle_insert_i),
        .O2(O1),
        .O3(n_6_idle_insert_i),
        .O4(n_8_idle_insert_i),
        .O5(n_9_idle_insert_i),
        .O6(n_10_idle_insert_i),
        .Q(state),
        .can_insert_rd(can_insert_rd),
        .clk156(clk156),
        .empty(empty),
        .empty_allow0(empty_allow0),
        .fifo_rd_data(fifo_rd_data),
        .out(out),
        .p_2_in(p_2_in_0),
        .p_2_in0_in(p_2_in0_in),
        .xgmii_rxc_ebuff(xgmii_rxc_ebuff),
        .xgmii_rxd_ebuff(xgmii_rxd_ebuff));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register
   (O1,
    O2,
    clk156,
    tx_resetdone,
    pma_pmd_reset_clear_core_intr,
    I4,
    configuration_vector,
    out,
    signal_detect_sync);
  output O1;
  output O2;
  input clk156;
  input tx_resetdone;
  input pma_pmd_reset_clear_core_intr;
  input [0:0]I4;
  input [0:0]configuration_vector;
  input [0:0]out;
  input signal_detect_sync;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]I4;
  wire O1;
  wire O2;
  wire clk156;
  wire [0:0]configuration_vector;
  wire \n_0_q[0]_i_1 ;
  wire [0:0]out;
  wire pma_pmd_reset_clear_core_intr;
  wire signal_detect_sync;
  wire tx_resetdone;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'hFFFFA2AA)) 
     \q[0]_i_1 
       (.I0(O1),
        .I1(tx_resetdone),
        .I2(pma_pmd_reset_clear_core_intr),
        .I3(I4),
        .I4(configuration_vector),
        .O(\n_0_q[0]_i_1 ));
LUT3 #(
    .INIT(8'h10)) 
     \q[0]_i_1__10 
       (.I0(O1),
        .I1(out),
        .I2(signal_detect_sync),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_q[0]_i_1 ),
        .Q(O1),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register_32
   (O1,
    SR,
    clear_test_pattern_err_count,
    O3,
    O2,
    status_vector,
    O4,
    O5,
    clk156,
    out,
    configuration_vector,
    re_prev,
    pcs_rx_link_up_core_sync_int,
    re_prev_0,
    I1,
    tx_resetdone,
    pma_pmd_reset_clear_core_intr,
    I4);
  output O1;
  output [0:0]SR;
  output clear_test_pattern_err_count;
  output O3;
  output [0:0]O2;
  output [0:0]status_vector;
  output [0:0]O4;
  output O5;
  input clk156;
  input [0:0]out;
  input [3:0]configuration_vector;
  input re_prev;
  input pcs_rx_link_up_core_sync_int;
  input re_prev_0;
  input [0:0]I1;
  input tx_resetdone;
  input pma_pmd_reset_clear_core_intr;
  input [0:0]I4;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]I1;
  wire [0:0]I4;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire [0:0]O4;
  wire O5;
  wire [0:0]SR;
  wire clear_test_pattern_err_count;
  wire clk156;
  wire [3:0]configuration_vector;
  wire \n_0_q[0]_i_1__6 ;
  wire [0:0]out;
  wire pcs_rx_link_up_core_sync_int;
  wire pma_pmd_reset_clear_core_intr;
  wire re_prev;
  wire re_prev_0;
  wire [0:0]status_vector;
  wire tx_resetdone;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     clear_test_pattern_err_count_reg_i_1
       (.I0(configuration_vector[3]),
        .I1(O1),
        .I2(out),
        .O(clear_test_pattern_err_count));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \pcs_ber_count[5]_i_1 
       (.I0(configuration_vector[2]),
        .I1(O1),
        .I2(out),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \pcs_error_block_count[7]_i_1 
       (.I0(configuration_vector[2]),
        .I1(O1),
        .I2(out),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \pcs_test_pattern_error_count[0]_i_1 
       (.I0(configuration_vector[3]),
        .I1(O1),
        .I2(out),
        .O(O3));
LUT6 #(
    .INIT(64'h0303550301015501)) 
     \q[0]_i_1__3 
       (.I0(pcs_rx_link_up_core_sync_int),
        .I1(out),
        .I2(O1),
        .I3(configuration_vector[1]),
        .I4(re_prev_0),
        .I5(I1),
        .O(O5));
LUT5 #(
    .INIT(32'hFFFFA2AA)) 
     \q[0]_i_1__6 
       (.I0(O1),
        .I1(tx_resetdone),
        .I2(pma_pmd_reset_clear_core_intr),
        .I3(I4),
        .I4(configuration_vector[0]),
        .O(\n_0_q[0]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'hEEFE)) 
     \q[15]_i_1 
       (.I0(O1),
        .I1(out),
        .I2(configuration_vector[3]),
        .I3(re_prev),
        .O(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_q[0]_i_1__6 ),
        .Q(O1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \status_vector[223]_INST_0 
       (.I0(O1),
        .I1(out),
        .O(status_vector));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0
   (status_vector,
    configuration_vector,
    clk156,
    I1,
    out,
    I2);
  output [0:0]status_vector;
  input [0:0]configuration_vector;
  input clk156;
  input [0:0]I1;
  input [0:0]out;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]I1;
  wire I2;
  wire clk156;
  wire [0:0]configuration_vector;
  wire \n_0_q[0]_i_1__2 ;
  wire [0:0]out;
  wire re_prev;
  wire [0:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h202020AA20202020)) 
     \q[0]_i_1__2 
       (.I0(I1),
        .I1(re_prev),
        .I2(configuration_vector),
        .I3(out),
        .I4(I2),
        .I5(status_vector),
        .O(\n_0_q[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_q[0]_i_1__2 ),
        .Q(status_vector),
        .R(\<const0> ));
FDRE re_prev_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(re_prev),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_28
   (status_vector,
    configuration_vector,
    clk156,
    signal_detect_sync,
    out,
    I1);
  output [0:0]status_vector;
  input [0:0]configuration_vector;
  input clk156;
  input signal_detect_sync;
  input [0:0]out;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire [0:0]configuration_vector;
  wire \n_0_q[0]_i_1__0 ;
  wire [0:0]out;
  wire re_prev;
  wire signal_detect_sync;
  wire [0:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h202020AA20202020)) 
     \q[0]_i_1__0 
       (.I0(signal_detect_sync),
        .I1(re_prev),
        .I2(configuration_vector),
        .I3(out),
        .I4(I1),
        .I5(status_vector),
        .O(\n_0_q[0]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_q[0]_i_1__0 ),
        .Q(status_vector),
        .R(\<const0> ));
FDRE re_prev_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(re_prev),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized0_31
   (re_prev,
    status_vector,
    SR,
    O1,
    configuration_vector,
    clk156,
    I1,
    out,
    I2);
  output re_prev;
  output [0:0]status_vector;
  output [0:0]SR;
  output [0:0]O1;
  input [0:0]configuration_vector;
  input clk156;
  input I1;
  input [0:0]out;
  input [0:0]I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [0:0]I2;
  wire [0:0]O1;
  wire [0:0]SR;
  wire clk156;
  wire [0:0]configuration_vector;
  wire \n_0_q[0]_i_1__5 ;
  wire [0:0]out;
  wire re_prev;
  wire [0:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h00080008AAAA0008)) 
     \q[0]_i_1__5 
       (.I0(I2),
        .I1(status_vector),
        .I2(out),
        .I3(I1),
        .I4(configuration_vector),
        .I5(re_prev),
        .O(\n_0_q[0]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT4 #(
    .INIT(16'hFFF4)) 
     \q[5]_i_1 
       (.I0(re_prev),
        .I1(configuration_vector),
        .I2(I1),
        .I3(out),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT4 #(
    .INIT(16'hFFF4)) 
     \q[7]_i_1 
       (.I0(re_prev),
        .I1(configuration_vector),
        .I2(I1),
        .I3(out),
        .O(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_q[0]_i_1__5 ),
        .Q(status_vector),
        .R(\<const0> ));
FDRE re_prev_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(re_prev),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1
   (status_vector,
    configuration_vector,
    clk156,
    pma_pmd_status_tx_fault_core_int,
    out,
    I1);
  output [0:0]status_vector;
  input [0:0]configuration_vector;
  input clk156;
  input pma_pmd_status_tx_fault_core_int;
  input [0:0]out;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire [0:0]configuration_vector;
  wire \n_0_q[0]_i_1__1 ;
  wire [0:0]out;
  wire pma_pmd_status_tx_fault_core_int;
  wire \reg_1_8_10/re_prev ;
  wire [0:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0303AA030202AA02)) 
     \q[0]_i_1__1 
       (.I0(pma_pmd_status_tx_fault_core_int),
        .I1(out),
        .I2(I1),
        .I3(configuration_vector),
        .I4(\reg_1_8_10/re_prev ),
        .I5(status_vector),
        .O(\n_0_q[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_q[0]_i_1__1 ),
        .Q(status_vector),
        .R(\<const0> ));
FDRE re_prev_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(\reg_1_8_10/re_prev ),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_26
   (status_vector,
    I1,
    clk156);
  output [0:0]status_vector;
  input I1;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire [0:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I1),
        .Q(status_vector),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_27
   (re_prev,
    configuration_vector,
    clk156);
  output re_prev;
  input [0:0]configuration_vector;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire clk156;
  wire [0:0]configuration_vector;
  wire re_prev;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE re_prev_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(re_prev),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized1_30
   (status_vector,
    I1,
    clk156);
  output [0:0]status_vector;
  input I1;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire [0:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I1),
        .Q(status_vector),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2
   (status_vector,
    I1,
    clk156);
  output [0:0]status_vector;
  input I1;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire [0:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I1),
        .Q(status_vector),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_29
   (status_vector,
    I3,
    clk156);
  output [0:0]status_vector;
  input I3;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire I3;
  wire clk156;
  wire [0:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I3),
        .Q(status_vector),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_33
   (status_vector,
    I1,
    clk156);
  output [0:0]status_vector;
  input I1;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire [0:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I1),
        .Q(status_vector),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized2_34
   (status_vector,
    O1,
    I2,
    clk156,
    out,
    I1,
    configuration_vector,
    re_prev,
    I3);
  output [0:0]status_vector;
  output O1;
  input I2;
  input clk156;
  input [0:0]out;
  input I1;
  input [0:0]configuration_vector;
  input re_prev;
  input [0:0]I3;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire O1;
  wire clk156;
  wire [0:0]configuration_vector;
  wire [0:0]out;
  wire re_prev;
  wire [0:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0303AA030202AA02)) 
     \q[0]_i_1__4 
       (.I0(status_vector),
        .I1(out),
        .I2(I1),
        .I3(configuration_vector),
        .I4(re_prev),
        .I5(I3),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I2),
        .Q(status_vector),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized3
   (status_vector,
    SR,
    I5,
    clk156);
  output [5:0]status_vector;
  input [0:0]SR;
  input [5:0]I5;
  input clk156;

  wire \<const1> ;
  wire [5:0]I5;
  wire [0:0]SR;
  wire clk156;
  wire [5:0]status_vector;

VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I5[0]),
        .Q(status_vector[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I5[1]),
        .Q(status_vector[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I5[2]),
        .Q(status_vector[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I5[3]),
        .Q(status_vector[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I5[4]),
        .Q(status_vector[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I5[5]),
        .Q(status_vector[5]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized4
   (status_vector,
    SR,
    Q,
    clk156);
  output [7:0]status_vector;
  input [0:0]SR;
  input [7:0]Q;
  input clk156;

  wire \<const1> ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire clk156;
  wire [7:0]status_vector;

VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(Q[0]),
        .Q(status_vector[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(Q[1]),
        .Q(status_vector[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(Q[2]),
        .Q(status_vector[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(Q[3]),
        .Q(status_vector[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(Q[4]),
        .Q(status_vector[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(Q[5]),
        .Q(status_vector[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(Q[6]),
        .Q(status_vector[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(Q[7]),
        .Q(status_vector[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_register" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_register__parameterized5
   (re_prev,
    status_vector,
    configuration_vector,
    clk156,
    SR,
    I6);
  output re_prev;
  output [15:0]status_vector;
  input [0:0]configuration_vector;
  input clk156;
  input [0:0]SR;
  input [15:0]I6;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:0]I6;
  wire [0:0]SR;
  wire clk156;
  wire [0:0]configuration_vector;
  wire re_prev;
  wire [15:0]status_vector;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[0]),
        .Q(status_vector[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[10] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[10]),
        .Q(status_vector[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[11] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[11]),
        .Q(status_vector[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[12]),
        .Q(status_vector[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[13]),
        .Q(status_vector[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[14] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[14]),
        .Q(status_vector[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[15]),
        .Q(status_vector[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[1]),
        .Q(status_vector[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[2]),
        .Q(status_vector[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[3]),
        .Q(status_vector[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[4]),
        .Q(status_vector[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[5]),
        .Q(status_vector[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[6]),
        .Q(status_vector[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[7]),
        .Q(status_vector[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[8]),
        .Q(status_vector[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(I6[9]),
        .Q(status_vector[9]),
        .R(SR));
FDRE re_prev_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(re_prev),
        .R(\<const0> ));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs
   (core_status,
    pcs_rx_link_up_core_sync_int,
    O1,
    O2,
    O3,
    b_lock,
    clk156,
    hiber,
    pcs_rx_link_up_core_reg,
    out,
    p_0_in2_in);
  output [0:0]core_status;
  output pcs_rx_link_up_core_sync_int;
  output O1;
  output O2;
  output O3;
  input b_lock;
  input clk156;
  input hiber;
  input pcs_rx_link_up_core_reg;
  input [0:0]out;
  input p_0_in2_in;

  wire O1;
  wire O2;
  wire O3;
  wire b_lock;
  wire clk156;
  wire [0:0]core_status;
  wire hiber;
  wire [0:0]out;
  wire p_0_in2_in;
  wire pcs_rx_link_up_core_reg;
  wire pcs_rx_link_up_core_sync_int;

ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable \resynch[0].synch_inst 
       (.O3(O3),
        .b_lock(b_lock),
        .clk156(clk156),
        .core_status(core_status),
        .out(out),
        .p_0_in2_in(p_0_in2_in));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_10 \resynch[1].synch_inst 
       (.O2(O2),
        .clk156(clk156),
        .hiber(hiber),
        .out(out),
        .p_0_in2_in(p_0_in2_in));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_11 \resynch[2].synch_inst 
       (.O1(O1),
        .clk156(clk156),
        .out(out),
        .p_0_in2_in(p_0_in2_in),
        .pcs_rx_link_up_core_reg(pcs_rx_link_up_core_reg),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_resyncs" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized0
   (rx_test_data_patt_sel_int,
    rx_test_patt_sel_int,
    rx_test_mode_int,
    O1,
    O2,
    clear_rx_prbs_err_count0,
    O3,
    O4,
    clear_test_pattern_err_count_reg,
    rxusrclk2,
    configuration_vector,
    prbs31_rx_enable_core_reg,
    I1,
    rx_test_mode_int_reg,
    err_block_count_inc,
    pcs_rxreset_int,
    I2,
    b_lock);
  output rx_test_data_patt_sel_int;
  output rx_test_patt_sel_int;
  output rx_test_mode_int;
  output O1;
  output O2;
  output clear_rx_prbs_err_count0;
  output O3;
  output O4;
  input clear_test_pattern_err_count_reg;
  input rxusrclk2;
  input [2:0]configuration_vector;
  input prbs31_rx_enable_core_reg;
  input I1;
  input rx_test_mode_int_reg;
  input err_block_count_inc;
  input pcs_rxreset_int;
  input [0:0]I2;
  input b_lock;

  wire I1;
  wire [0:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire b_lock;
  wire clear_rx_prbs_err_count0;
  wire clear_test_pattern_err_count_reg;
  wire [2:0]configuration_vector;
  wire err_block_count_inc;
  wire pcs_rxreset_int;
  wire prbs31_rx_enable_core_reg;
  wire rx_test_data_patt_sel_int;
  wire rx_test_mode_int;
  wire rx_test_mode_int_reg;
  wire rx_test_patt_sel_int;
  wire rxusrclk2;

ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_20 \resynch[0].synch_inst 
       (.I1(I1),
        .I2(I2),
        .I3(rx_test_mode_int),
        .I4(O1),
        .clear_rx_prbs_err_count0(clear_rx_prbs_err_count0),
        .clear_test_pattern_err_count_reg(clear_test_pattern_err_count_reg),
        .pcs_rxreset_int(pcs_rxreset_int),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_22 \resynch[1].synch_inst 
       (.I1(I1),
        .O4(O4),
        .configuration_vector(configuration_vector[0]),
        .rx_test_data_patt_sel_int(rx_test_data_patt_sel_int),
        .rx_test_patt_sel_int(rx_test_patt_sel_int),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_19 \resynch[2].synch_inst 
       (.I1(I1),
        .configuration_vector(configuration_vector[1]),
        .rx_test_patt_sel_int(rx_test_patt_sel_int),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_21 \resynch[3].synch_inst 
       (.I1(I1),
        .O1(rx_test_mode_int),
        .O3(O3),
        .b_lock(b_lock),
        .configuration_vector(configuration_vector[2]),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_23 \resynch[4].synch_inst 
       (.I1(I1),
        .O1(O1),
        .O2(O2),
        .err_block_count_inc(err_block_count_inc),
        .prbs31_rx_enable_core_reg(prbs31_rx_enable_core_reg),
        .rx_test_mode_int_reg(rx_test_mode_int_reg),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_resyncs" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized1
   (pcs_rxreset_int,
    pcs_rxreset,
    pcs_reset_core_reg,
    rxusrclk2,
    O2);
  output pcs_rxreset_int;
  output pcs_rxreset;
  input pcs_reset_core_reg;
  input rxusrclk2;
  input [0:0]O2;

  wire [0:0]O2;
  wire pcs_reset_core_reg;
  wire pcs_rxreset;
  wire pcs_rxreset_int;
  wire rxusrclk2;

ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_15 \resynch[0].synch_inst 
       (.O2(O2),
        .pcs_reset_core_reg(pcs_reset_core_reg),
        .pcs_rxreset(pcs_rxreset),
        .pcs_rxreset_int(pcs_rxreset_int),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_g_resyncs" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized2
   (TXPRBSSEL,
    SR,
    prbs31_tx_enable_core_reg,
    txusrclk2,
    configuration_vector);
  output [0:0]TXPRBSSEL;
  output [0:0]SR;
  input prbs31_tx_enable_core_reg;
  input txusrclk2;
  input [0:0]configuration_vector;

  wire [0:0]SR;
  wire [0:0]TXPRBSSEL;
  wire [0:0]configuration_vector;
  wire prbs31_tx_enable_core_reg;
  wire txusrclk2;

ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_24 \resynch[0].synch_inst 
       (.TXPRBSSEL(TXPRBSSEL),
        .prbs31_tx_enable_core_reg(prbs31_tx_enable_core_reg),
        .txusrclk2(txusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_25 \resynch[1].synch_inst 
       (.SR(SR),
        .configuration_vector(configuration_vector),
        .txusrclk2(txusrclk2));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_delete
   (E,
    O1,
    wr_data,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    O2,
    I25,
    rxusrclk2,
    I26,
    p_0_in_0,
    I27,
    D,
    I28);
  output [0:0]E;
  output O1;
  output [71:0]wr_data;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input [0:0]O2;
  input I25;
  input rxusrclk2;
  input I26;
  input p_0_in_0;
  input I27;
  input [63:0]D;
  input [7:0]I28;

  wire [63:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire [7:0]I28;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [0:0]O2;
  wire [7:4]ctrl_delay;
  wire [7:0]ctrl_pipe;
  wire [63:32]data_delay;
  wire [63:0]data_pipe;
  wire [1:0]input_is_idle_comb;
  wire [1:0]input_is_seq_comb;
  wire input_was_idle;
  wire input_was_seq;
  wire \n_0_fifo_ctrl_out[0]_i_1 ;
  wire \n_0_fifo_ctrl_out[1]_i_1 ;
  wire \n_0_fifo_ctrl_out[2]_i_1 ;
  wire \n_0_fifo_ctrl_out[3]_i_1 ;
  wire \n_0_fifo_ctrl_out[4]_i_1 ;
  wire \n_0_fifo_ctrl_out[5]_i_1 ;
  wire \n_0_fifo_ctrl_out[6]_i_1 ;
  wire \n_0_fifo_ctrl_out[7]_i_1 ;
  wire \n_0_fifo_data_out[0]_i_1 ;
  wire \n_0_fifo_data_out[10]_i_1 ;
  wire \n_0_fifo_data_out[11]_i_1 ;
  wire \n_0_fifo_data_out[12]_i_1 ;
  wire \n_0_fifo_data_out[13]_i_1 ;
  wire \n_0_fifo_data_out[14]_i_1 ;
  wire \n_0_fifo_data_out[15]_i_1 ;
  wire \n_0_fifo_data_out[16]_i_1 ;
  wire \n_0_fifo_data_out[17]_i_1 ;
  wire \n_0_fifo_data_out[18]_i_1 ;
  wire \n_0_fifo_data_out[19]_i_1 ;
  wire \n_0_fifo_data_out[1]_i_1 ;
  wire \n_0_fifo_data_out[20]_i_1 ;
  wire \n_0_fifo_data_out[21]_i_1 ;
  wire \n_0_fifo_data_out[22]_i_1 ;
  wire \n_0_fifo_data_out[23]_i_1 ;
  wire \n_0_fifo_data_out[24]_i_1 ;
  wire \n_0_fifo_data_out[25]_i_1 ;
  wire \n_0_fifo_data_out[26]_i_1 ;
  wire \n_0_fifo_data_out[27]_i_1 ;
  wire \n_0_fifo_data_out[28]_i_1 ;
  wire \n_0_fifo_data_out[29]_i_1 ;
  wire \n_0_fifo_data_out[2]_i_1 ;
  wire \n_0_fifo_data_out[30]_i_1 ;
  wire \n_0_fifo_data_out[31]_i_1 ;
  wire \n_0_fifo_data_out[32]_i_1 ;
  wire \n_0_fifo_data_out[33]_i_1 ;
  wire \n_0_fifo_data_out[34]_i_1 ;
  wire \n_0_fifo_data_out[35]_i_1 ;
  wire \n_0_fifo_data_out[36]_i_1 ;
  wire \n_0_fifo_data_out[37]_i_1 ;
  wire \n_0_fifo_data_out[38]_i_1 ;
  wire \n_0_fifo_data_out[39]_i_1 ;
  wire \n_0_fifo_data_out[3]_i_1 ;
  wire \n_0_fifo_data_out[40]_i_1 ;
  wire \n_0_fifo_data_out[41]_i_1 ;
  wire \n_0_fifo_data_out[42]_i_1 ;
  wire \n_0_fifo_data_out[43]_i_1 ;
  wire \n_0_fifo_data_out[44]_i_1 ;
  wire \n_0_fifo_data_out[45]_i_1 ;
  wire \n_0_fifo_data_out[46]_i_1 ;
  wire \n_0_fifo_data_out[47]_i_1 ;
  wire \n_0_fifo_data_out[48]_i_1 ;
  wire \n_0_fifo_data_out[49]_i_1 ;
  wire \n_0_fifo_data_out[4]_i_1 ;
  wire \n_0_fifo_data_out[50]_i_1 ;
  wire \n_0_fifo_data_out[51]_i_1 ;
  wire \n_0_fifo_data_out[52]_i_1 ;
  wire \n_0_fifo_data_out[53]_i_1 ;
  wire \n_0_fifo_data_out[54]_i_1 ;
  wire \n_0_fifo_data_out[55]_i_1 ;
  wire \n_0_fifo_data_out[56]_i_1 ;
  wire \n_0_fifo_data_out[57]_i_1 ;
  wire \n_0_fifo_data_out[58]_i_1 ;
  wire \n_0_fifo_data_out[59]_i_1 ;
  wire \n_0_fifo_data_out[5]_i_1 ;
  wire \n_0_fifo_data_out[60]_i_1 ;
  wire \n_0_fifo_data_out[61]_i_1 ;
  wire \n_0_fifo_data_out[62]_i_1 ;
  wire \n_0_fifo_data_out[63]_i_1 ;
  wire \n_0_fifo_data_out[6]_i_1 ;
  wire \n_0_fifo_data_out[7]_i_1 ;
  wire \n_0_fifo_data_out[8]_i_1 ;
  wire \n_0_fifo_data_out[9]_i_1 ;
  wire \n_0_input_is_idle_reg[0] ;
  wire \n_0_input_is_idle_reg[1] ;
  wire \n_0_input_is_seq_reg[0] ;
  wire \n_0_input_is_seq_reg[1] ;
  wire \n_0_state[2]_i_2 ;
  wire \n_0_state[2]_i_3 ;
  wire \n_0_state[2]_i_4 ;
  wire [2:0]next_state;
  wire p_0_in_0;
  wire rxusrclk2;
  wire [2:0]state;
  wire [71:0]wr_data;

FDSE \ctrl_delay_reg[4] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(ctrl_pipe[4]),
        .Q(ctrl_delay[4]),
        .S(O2));
FDRE \ctrl_delay_reg[5] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(ctrl_pipe[5]),
        .Q(ctrl_delay[5]),
        .R(O2));
FDRE \ctrl_delay_reg[6] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(ctrl_pipe[6]),
        .Q(ctrl_delay[6]),
        .R(O2));
FDRE \ctrl_delay_reg[7] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(ctrl_pipe[7]),
        .Q(ctrl_delay[7]),
        .R(O2));
FDSE \ctrl_pipe_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I28[0]),
        .Q(ctrl_pipe[0]),
        .S(O2));
FDRE \ctrl_pipe_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I28[1]),
        .Q(ctrl_pipe[1]),
        .R(O2));
FDRE \ctrl_pipe_reg[2] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I28[2]),
        .Q(ctrl_pipe[2]),
        .R(O2));
FDRE \ctrl_pipe_reg[3] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I28[3]),
        .Q(ctrl_pipe[3]),
        .R(O2));
FDSE \ctrl_pipe_reg[4] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I28[4]),
        .Q(ctrl_pipe[4]),
        .S(O2));
FDRE \ctrl_pipe_reg[5] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I28[5]),
        .Q(ctrl_pipe[5]),
        .R(O2));
FDRE \ctrl_pipe_reg[6] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I28[6]),
        .Q(ctrl_pipe[6]),
        .R(O2));
FDRE \ctrl_pipe_reg[7] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I28[7]),
        .Q(ctrl_pipe[7]),
        .R(O2));
FDRE \data_delay_reg[32] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[32]),
        .Q(data_delay[32]),
        .R(O2));
FDRE \data_delay_reg[33] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[33]),
        .Q(data_delay[33]),
        .R(O2));
FDSE \data_delay_reg[34] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[34]),
        .Q(data_delay[34]),
        .S(O2));
FDSE \data_delay_reg[35] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[35]),
        .Q(data_delay[35]),
        .S(O2));
FDSE \data_delay_reg[36] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[36]),
        .Q(data_delay[36]),
        .S(O2));
FDRE \data_delay_reg[37] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[37]),
        .Q(data_delay[37]),
        .R(O2));
FDRE \data_delay_reg[38] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[38]),
        .Q(data_delay[38]),
        .R(O2));
FDSE \data_delay_reg[39] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[39]),
        .Q(data_delay[39]),
        .S(O2));
FDRE \data_delay_reg[40] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[40]),
        .Q(data_delay[40]),
        .R(O2));
FDRE \data_delay_reg[41] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[41]),
        .Q(data_delay[41]),
        .R(O2));
FDRE \data_delay_reg[42] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[42]),
        .Q(data_delay[42]),
        .R(O2));
FDRE \data_delay_reg[43] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[43]),
        .Q(data_delay[43]),
        .R(O2));
FDRE \data_delay_reg[44] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[44]),
        .Q(data_delay[44]),
        .R(O2));
FDRE \data_delay_reg[45] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[45]),
        .Q(data_delay[45]),
        .R(O2));
FDRE \data_delay_reg[46] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[46]),
        .Q(data_delay[46]),
        .R(O2));
FDRE \data_delay_reg[47] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[47]),
        .Q(data_delay[47]),
        .R(O2));
FDRE \data_delay_reg[48] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[48]),
        .Q(data_delay[48]),
        .R(O2));
FDRE \data_delay_reg[49] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[49]),
        .Q(data_delay[49]),
        .R(O2));
FDRE \data_delay_reg[50] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[50]),
        .Q(data_delay[50]),
        .R(O2));
FDRE \data_delay_reg[51] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[51]),
        .Q(data_delay[51]),
        .R(O2));
FDRE \data_delay_reg[52] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[52]),
        .Q(data_delay[52]),
        .R(O2));
FDRE \data_delay_reg[53] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[53]),
        .Q(data_delay[53]),
        .R(O2));
FDRE \data_delay_reg[54] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[54]),
        .Q(data_delay[54]),
        .R(O2));
FDRE \data_delay_reg[55] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[55]),
        .Q(data_delay[55]),
        .R(O2));
FDSE \data_delay_reg[56] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[56]),
        .Q(data_delay[56]),
        .S(O2));
FDRE \data_delay_reg[57] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[57]),
        .Q(data_delay[57]),
        .R(O2));
FDRE \data_delay_reg[58] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[58]),
        .Q(data_delay[58]),
        .R(O2));
FDRE \data_delay_reg[59] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[59]),
        .Q(data_delay[59]),
        .R(O2));
FDRE \data_delay_reg[60] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[60]),
        .Q(data_delay[60]),
        .R(O2));
FDRE \data_delay_reg[61] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[61]),
        .Q(data_delay[61]),
        .R(O2));
FDRE \data_delay_reg[62] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[62]),
        .Q(data_delay[62]),
        .R(O2));
FDRE \data_delay_reg[63] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(data_pipe[63]),
        .Q(data_delay[63]),
        .R(O2));
FDRE \data_pipe_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[0]),
        .Q(data_pipe[0]),
        .R(O2));
FDRE \data_pipe_reg[10] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[10]),
        .Q(data_pipe[10]),
        .R(O2));
FDRE \data_pipe_reg[11] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[11]),
        .Q(data_pipe[11]),
        .R(O2));
FDRE \data_pipe_reg[12] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[12]),
        .Q(data_pipe[12]),
        .R(O2));
FDRE \data_pipe_reg[13] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[13]),
        .Q(data_pipe[13]),
        .R(O2));
FDRE \data_pipe_reg[14] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[14]),
        .Q(data_pipe[14]),
        .R(O2));
FDRE \data_pipe_reg[15] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[15]),
        .Q(data_pipe[15]),
        .R(O2));
FDRE \data_pipe_reg[16] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[16]),
        .Q(data_pipe[16]),
        .R(O2));
FDRE \data_pipe_reg[17] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[17]),
        .Q(data_pipe[17]),
        .R(O2));
FDRE \data_pipe_reg[18] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[18]),
        .Q(data_pipe[18]),
        .R(O2));
FDRE \data_pipe_reg[19] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[19]),
        .Q(data_pipe[19]),
        .R(O2));
FDRE \data_pipe_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[1]),
        .Q(data_pipe[1]),
        .R(O2));
FDRE \data_pipe_reg[20] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[20]),
        .Q(data_pipe[20]),
        .R(O2));
FDRE \data_pipe_reg[21] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[21]),
        .Q(data_pipe[21]),
        .R(O2));
FDRE \data_pipe_reg[22] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[22]),
        .Q(data_pipe[22]),
        .R(O2));
FDRE \data_pipe_reg[23] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[23]),
        .Q(data_pipe[23]),
        .R(O2));
FDSE \data_pipe_reg[24] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[24]),
        .Q(data_pipe[24]),
        .S(O2));
FDRE \data_pipe_reg[25] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[25]),
        .Q(data_pipe[25]),
        .R(O2));
FDRE \data_pipe_reg[26] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[26]),
        .Q(data_pipe[26]),
        .R(O2));
FDRE \data_pipe_reg[27] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[27]),
        .Q(data_pipe[27]),
        .R(O2));
FDRE \data_pipe_reg[28] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[28]),
        .Q(data_pipe[28]),
        .R(O2));
FDRE \data_pipe_reg[29] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[29]),
        .Q(data_pipe[29]),
        .R(O2));
FDSE \data_pipe_reg[2] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[2]),
        .Q(data_pipe[2]),
        .S(O2));
FDRE \data_pipe_reg[30] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[30]),
        .Q(data_pipe[30]),
        .R(O2));
FDRE \data_pipe_reg[31] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[31]),
        .Q(data_pipe[31]),
        .R(O2));
FDRE \data_pipe_reg[32] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[32]),
        .Q(data_pipe[32]),
        .R(O2));
FDRE \data_pipe_reg[33] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[33]),
        .Q(data_pipe[33]),
        .R(O2));
FDSE \data_pipe_reg[34] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[34]),
        .Q(data_pipe[34]),
        .S(O2));
FDSE \data_pipe_reg[35] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[35]),
        .Q(data_pipe[35]),
        .S(O2));
FDSE \data_pipe_reg[36] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[36]),
        .Q(data_pipe[36]),
        .S(O2));
FDRE \data_pipe_reg[37] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[37]),
        .Q(data_pipe[37]),
        .R(O2));
FDRE \data_pipe_reg[38] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[38]),
        .Q(data_pipe[38]),
        .R(O2));
FDSE \data_pipe_reg[39] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[39]),
        .Q(data_pipe[39]),
        .S(O2));
FDSE \data_pipe_reg[3] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[3]),
        .Q(data_pipe[3]),
        .S(O2));
FDRE \data_pipe_reg[40] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[40]),
        .Q(data_pipe[40]),
        .R(O2));
FDRE \data_pipe_reg[41] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[41]),
        .Q(data_pipe[41]),
        .R(O2));
FDRE \data_pipe_reg[42] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[42]),
        .Q(data_pipe[42]),
        .R(O2));
FDRE \data_pipe_reg[43] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[43]),
        .Q(data_pipe[43]),
        .R(O2));
FDRE \data_pipe_reg[44] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[44]),
        .Q(data_pipe[44]),
        .R(O2));
FDRE \data_pipe_reg[45] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[45]),
        .Q(data_pipe[45]),
        .R(O2));
FDRE \data_pipe_reg[46] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[46]),
        .Q(data_pipe[46]),
        .R(O2));
FDRE \data_pipe_reg[47] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[47]),
        .Q(data_pipe[47]),
        .R(O2));
FDRE \data_pipe_reg[48] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[48]),
        .Q(data_pipe[48]),
        .R(O2));
FDRE \data_pipe_reg[49] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[49]),
        .Q(data_pipe[49]),
        .R(O2));
FDSE \data_pipe_reg[4] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[4]),
        .Q(data_pipe[4]),
        .S(O2));
FDRE \data_pipe_reg[50] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[50]),
        .Q(data_pipe[50]),
        .R(O2));
FDRE \data_pipe_reg[51] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[51]),
        .Q(data_pipe[51]),
        .R(O2));
FDRE \data_pipe_reg[52] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[52]),
        .Q(data_pipe[52]),
        .R(O2));
FDRE \data_pipe_reg[53] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[53]),
        .Q(data_pipe[53]),
        .R(O2));
FDRE \data_pipe_reg[54] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[54]),
        .Q(data_pipe[54]),
        .R(O2));
FDRE \data_pipe_reg[55] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[55]),
        .Q(data_pipe[55]),
        .R(O2));
FDSE \data_pipe_reg[56] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[56]),
        .Q(data_pipe[56]),
        .S(O2));
FDRE \data_pipe_reg[57] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[57]),
        .Q(data_pipe[57]),
        .R(O2));
FDRE \data_pipe_reg[58] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[58]),
        .Q(data_pipe[58]),
        .R(O2));
FDRE \data_pipe_reg[59] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[59]),
        .Q(data_pipe[59]),
        .R(O2));
FDRE \data_pipe_reg[5] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[5]),
        .Q(data_pipe[5]),
        .R(O2));
FDRE \data_pipe_reg[60] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[60]),
        .Q(data_pipe[60]),
        .R(O2));
FDRE \data_pipe_reg[61] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[61]),
        .Q(data_pipe[61]),
        .R(O2));
FDRE \data_pipe_reg[62] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[62]),
        .Q(data_pipe[62]),
        .R(O2));
FDRE \data_pipe_reg[63] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[63]),
        .Q(data_pipe[63]),
        .R(O2));
FDRE \data_pipe_reg[6] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[6]),
        .Q(data_pipe[6]),
        .R(O2));
FDSE \data_pipe_reg[7] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[7]),
        .Q(data_pipe[7]),
        .S(O2));
FDRE \data_pipe_reg[8] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[8]),
        .Q(data_pipe[8]),
        .R(O2));
FDRE \data_pipe_reg[9] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[9]),
        .Q(data_pipe[9]),
        .R(O2));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_ctrl_out[0]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(ctrl_pipe[0]),
        .I5(ctrl_delay[4]),
        .O(\n_0_fifo_ctrl_out[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_ctrl_out[1]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(ctrl_pipe[1]),
        .I5(ctrl_delay[5]),
        .O(\n_0_fifo_ctrl_out[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_ctrl_out[2]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(ctrl_pipe[2]),
        .I5(ctrl_delay[6]),
        .O(\n_0_fifo_ctrl_out[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_ctrl_out[3]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(ctrl_pipe[3]),
        .I5(ctrl_delay[7]),
        .O(\n_0_fifo_ctrl_out[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_ctrl_out[4]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(ctrl_pipe[0]),
        .I5(ctrl_pipe[4]),
        .O(\n_0_fifo_ctrl_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_ctrl_out[5]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(ctrl_pipe[1]),
        .I5(ctrl_pipe[5]),
        .O(\n_0_fifo_ctrl_out[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_ctrl_out[6]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(ctrl_pipe[2]),
        .I5(ctrl_pipe[6]),
        .O(\n_0_fifo_ctrl_out[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_ctrl_out[7]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(ctrl_pipe[3]),
        .I5(ctrl_pipe[7]),
        .O(\n_0_fifo_ctrl_out[7]_i_1 ));
FDSE \fifo_ctrl_out_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_ctrl_out[0]_i_1 ),
        .Q(wr_data[64]),
        .S(O2));
FDRE \fifo_ctrl_out_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_ctrl_out[1]_i_1 ),
        .Q(wr_data[65]),
        .R(O2));
FDRE \fifo_ctrl_out_reg[2] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_ctrl_out[2]_i_1 ),
        .Q(wr_data[66]),
        .R(O2));
FDRE \fifo_ctrl_out_reg[3] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_ctrl_out[3]_i_1 ),
        .Q(wr_data[67]),
        .R(O2));
FDSE \fifo_ctrl_out_reg[4] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_ctrl_out[4]_i_1 ),
        .Q(wr_data[68]),
        .S(O2));
FDRE \fifo_ctrl_out_reg[5] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_ctrl_out[5]_i_1 ),
        .Q(wr_data[69]),
        .R(O2));
FDRE \fifo_ctrl_out_reg[6] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_ctrl_out[6]_i_1 ),
        .Q(wr_data[70]),
        .R(O2));
FDRE \fifo_ctrl_out_reg[7] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_ctrl_out[7]_i_1 ),
        .Q(wr_data[71]),
        .R(O2));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[0]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[0]),
        .I5(data_delay[32]),
        .O(\n_0_fifo_data_out[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[10]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[10]),
        .I5(data_delay[42]),
        .O(\n_0_fifo_data_out[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[11]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[11]),
        .I5(data_delay[43]),
        .O(\n_0_fifo_data_out[11]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[12]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[12]),
        .I5(data_delay[44]),
        .O(\n_0_fifo_data_out[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[13]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[13]),
        .I5(data_delay[45]),
        .O(\n_0_fifo_data_out[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[14]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[14]),
        .I5(data_delay[46]),
        .O(\n_0_fifo_data_out[14]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[15]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[15]),
        .I5(data_delay[47]),
        .O(\n_0_fifo_data_out[15]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[16]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[16]),
        .I5(data_delay[48]),
        .O(\n_0_fifo_data_out[16]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[17]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[17]),
        .I5(data_delay[49]),
        .O(\n_0_fifo_data_out[17]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[18]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[18]),
        .I5(data_delay[50]),
        .O(\n_0_fifo_data_out[18]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[19]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[19]),
        .I5(data_delay[51]),
        .O(\n_0_fifo_data_out[19]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[1]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[1]),
        .I5(data_delay[33]),
        .O(\n_0_fifo_data_out[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[20]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[20]),
        .I5(data_delay[52]),
        .O(\n_0_fifo_data_out[20]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[21]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[21]),
        .I5(data_delay[53]),
        .O(\n_0_fifo_data_out[21]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[22]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[22]),
        .I5(data_delay[54]),
        .O(\n_0_fifo_data_out[22]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[23]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[23]),
        .I5(data_delay[55]),
        .O(\n_0_fifo_data_out[23]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[24]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[24]),
        .I5(data_delay[56]),
        .O(\n_0_fifo_data_out[24]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[25]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[25]),
        .I5(data_delay[57]),
        .O(\n_0_fifo_data_out[25]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[26]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[26]),
        .I5(data_delay[58]),
        .O(\n_0_fifo_data_out[26]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[27]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[27]),
        .I5(data_delay[59]),
        .O(\n_0_fifo_data_out[27]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[28]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[28]),
        .I5(data_delay[60]),
        .O(\n_0_fifo_data_out[28]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[29]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[29]),
        .I5(data_delay[61]),
        .O(\n_0_fifo_data_out[29]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[2]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[2]),
        .I5(data_delay[34]),
        .O(\n_0_fifo_data_out[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[30]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[30]),
        .I5(data_delay[62]),
        .O(\n_0_fifo_data_out[30]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[31]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[31]),
        .I5(data_delay[63]),
        .O(\n_0_fifo_data_out[31]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[32]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[0]),
        .I5(data_pipe[32]),
        .O(\n_0_fifo_data_out[32]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[33]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[1]),
        .I5(data_pipe[33]),
        .O(\n_0_fifo_data_out[33]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[34]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[2]),
        .I5(data_pipe[34]),
        .O(\n_0_fifo_data_out[34]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[35]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[3]),
        .I5(data_pipe[35]),
        .O(\n_0_fifo_data_out[35]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[36]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[4]),
        .I5(data_pipe[36]),
        .O(\n_0_fifo_data_out[36]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[37]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[5]),
        .I5(data_pipe[37]),
        .O(\n_0_fifo_data_out[37]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[38]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[6]),
        .I5(data_pipe[38]),
        .O(\n_0_fifo_data_out[38]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[39]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[7]),
        .I5(data_pipe[39]),
        .O(\n_0_fifo_data_out[39]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[3]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[3]),
        .I5(data_delay[35]),
        .O(\n_0_fifo_data_out[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[40]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[8]),
        .I5(data_pipe[40]),
        .O(\n_0_fifo_data_out[40]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[41]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[9]),
        .I5(data_pipe[41]),
        .O(\n_0_fifo_data_out[41]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[42]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[10]),
        .I5(data_pipe[42]),
        .O(\n_0_fifo_data_out[42]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[43]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[11]),
        .I5(data_pipe[43]),
        .O(\n_0_fifo_data_out[43]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[44]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[12]),
        .I5(data_pipe[44]),
        .O(\n_0_fifo_data_out[44]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[45]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[13]),
        .I5(data_pipe[45]),
        .O(\n_0_fifo_data_out[45]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[46]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[14]),
        .I5(data_pipe[46]),
        .O(\n_0_fifo_data_out[46]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[47]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[15]),
        .I5(data_pipe[47]),
        .O(\n_0_fifo_data_out[47]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[48]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[16]),
        .I5(data_pipe[48]),
        .O(\n_0_fifo_data_out[48]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[49]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[17]),
        .I5(data_pipe[49]),
        .O(\n_0_fifo_data_out[49]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[4]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[4]),
        .I5(data_delay[36]),
        .O(\n_0_fifo_data_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[50]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[18]),
        .I5(data_pipe[50]),
        .O(\n_0_fifo_data_out[50]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[51]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[19]),
        .I5(data_pipe[51]),
        .O(\n_0_fifo_data_out[51]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[52]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[20]),
        .I5(data_pipe[52]),
        .O(\n_0_fifo_data_out[52]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[53]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[21]),
        .I5(data_pipe[53]),
        .O(\n_0_fifo_data_out[53]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[54]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[22]),
        .I5(data_pipe[54]),
        .O(\n_0_fifo_data_out[54]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[55]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[23]),
        .I5(data_pipe[55]),
        .O(\n_0_fifo_data_out[55]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[56]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[24]),
        .I5(data_pipe[56]),
        .O(\n_0_fifo_data_out[56]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[57]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[25]),
        .I5(data_pipe[57]),
        .O(\n_0_fifo_data_out[57]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[58]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[26]),
        .I5(data_pipe[58]),
        .O(\n_0_fifo_data_out[58]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[59]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[27]),
        .I5(data_pipe[59]),
        .O(\n_0_fifo_data_out[59]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[5]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[5]),
        .I5(data_delay[37]),
        .O(\n_0_fifo_data_out[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[60]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[28]),
        .I5(data_pipe[60]),
        .O(\n_0_fifo_data_out[60]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[61]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[29]),
        .I5(data_pipe[61]),
        .O(\n_0_fifo_data_out[61]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[62]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[30]),
        .I5(data_pipe[62]),
        .O(\n_0_fifo_data_out[62]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC83037C0000)) 
     \fifo_data_out[63]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[31]),
        .I5(data_pipe[63]),
        .O(\n_0_fifo_data_out[63]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[6]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[6]),
        .I5(data_delay[38]),
        .O(\n_0_fifo_data_out[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[7]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[7]),
        .I5(data_delay[39]),
        .O(\n_0_fifo_data_out[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[8]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[8]),
        .I5(data_delay[40]),
        .O(\n_0_fifo_data_out[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF037CFC830000)) 
     \fifo_data_out[9]_i_1 
       (.I0(\n_0_state[2]_i_2 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data_pipe[9]),
        .I5(data_delay[41]),
        .O(\n_0_fifo_data_out[9]_i_1 ));
FDRE \fifo_data_out_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[0]_i_1 ),
        .Q(wr_data[0]),
        .R(O2));
FDRE \fifo_data_out_reg[10] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[10]_i_1 ),
        .Q(wr_data[10]),
        .R(O2));
FDRE \fifo_data_out_reg[11] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[11]_i_1 ),
        .Q(wr_data[11]),
        .R(O2));
FDRE \fifo_data_out_reg[12] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[12]_i_1 ),
        .Q(wr_data[12]),
        .R(O2));
FDRE \fifo_data_out_reg[13] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[13]_i_1 ),
        .Q(wr_data[13]),
        .R(O2));
FDRE \fifo_data_out_reg[14] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[14]_i_1 ),
        .Q(wr_data[14]),
        .R(O2));
FDRE \fifo_data_out_reg[15] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[15]_i_1 ),
        .Q(wr_data[15]),
        .R(O2));
FDRE \fifo_data_out_reg[16] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[16]_i_1 ),
        .Q(wr_data[16]),
        .R(O2));
FDRE \fifo_data_out_reg[17] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[17]_i_1 ),
        .Q(wr_data[17]),
        .R(O2));
FDRE \fifo_data_out_reg[18] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[18]_i_1 ),
        .Q(wr_data[18]),
        .R(O2));
FDRE \fifo_data_out_reg[19] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[19]_i_1 ),
        .Q(wr_data[19]),
        .R(O2));
FDRE \fifo_data_out_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[1]_i_1 ),
        .Q(wr_data[1]),
        .R(O2));
FDRE \fifo_data_out_reg[20] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[20]_i_1 ),
        .Q(wr_data[20]),
        .R(O2));
FDRE \fifo_data_out_reg[21] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[21]_i_1 ),
        .Q(wr_data[21]),
        .R(O2));
FDRE \fifo_data_out_reg[22] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[22]_i_1 ),
        .Q(wr_data[22]),
        .R(O2));
FDRE \fifo_data_out_reg[23] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[23]_i_1 ),
        .Q(wr_data[23]),
        .R(O2));
FDSE \fifo_data_out_reg[24] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[24]_i_1 ),
        .Q(wr_data[24]),
        .S(O2));
FDRE \fifo_data_out_reg[25] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[25]_i_1 ),
        .Q(wr_data[25]),
        .R(O2));
FDRE \fifo_data_out_reg[26] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[26]_i_1 ),
        .Q(wr_data[26]),
        .R(O2));
FDRE \fifo_data_out_reg[27] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[27]_i_1 ),
        .Q(wr_data[27]),
        .R(O2));
FDRE \fifo_data_out_reg[28] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[28]_i_1 ),
        .Q(wr_data[28]),
        .R(O2));
FDRE \fifo_data_out_reg[29] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[29]_i_1 ),
        .Q(wr_data[29]),
        .R(O2));
FDSE \fifo_data_out_reg[2] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[2]_i_1 ),
        .Q(wr_data[2]),
        .S(O2));
FDRE \fifo_data_out_reg[30] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[30]_i_1 ),
        .Q(wr_data[30]),
        .R(O2));
FDRE \fifo_data_out_reg[31] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[31]_i_1 ),
        .Q(wr_data[31]),
        .R(O2));
FDRE \fifo_data_out_reg[32] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[32]_i_1 ),
        .Q(wr_data[32]),
        .R(O2));
FDRE \fifo_data_out_reg[33] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[33]_i_1 ),
        .Q(wr_data[33]),
        .R(O2));
FDSE \fifo_data_out_reg[34] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[34]_i_1 ),
        .Q(wr_data[34]),
        .S(O2));
FDSE \fifo_data_out_reg[35] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[35]_i_1 ),
        .Q(wr_data[35]),
        .S(O2));
FDSE \fifo_data_out_reg[36] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[36]_i_1 ),
        .Q(wr_data[36]),
        .S(O2));
FDRE \fifo_data_out_reg[37] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[37]_i_1 ),
        .Q(wr_data[37]),
        .R(O2));
FDRE \fifo_data_out_reg[38] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[38]_i_1 ),
        .Q(wr_data[38]),
        .R(O2));
FDSE \fifo_data_out_reg[39] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[39]_i_1 ),
        .Q(wr_data[39]),
        .S(O2));
FDSE \fifo_data_out_reg[3] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[3]_i_1 ),
        .Q(wr_data[3]),
        .S(O2));
FDRE \fifo_data_out_reg[40] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[40]_i_1 ),
        .Q(wr_data[40]),
        .R(O2));
FDRE \fifo_data_out_reg[41] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[41]_i_1 ),
        .Q(wr_data[41]),
        .R(O2));
FDRE \fifo_data_out_reg[42] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[42]_i_1 ),
        .Q(wr_data[42]),
        .R(O2));
FDRE \fifo_data_out_reg[43] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[43]_i_1 ),
        .Q(wr_data[43]),
        .R(O2));
FDRE \fifo_data_out_reg[44] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[44]_i_1 ),
        .Q(wr_data[44]),
        .R(O2));
FDRE \fifo_data_out_reg[45] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[45]_i_1 ),
        .Q(wr_data[45]),
        .R(O2));
FDRE \fifo_data_out_reg[46] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[46]_i_1 ),
        .Q(wr_data[46]),
        .R(O2));
FDRE \fifo_data_out_reg[47] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[47]_i_1 ),
        .Q(wr_data[47]),
        .R(O2));
FDRE \fifo_data_out_reg[48] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[48]_i_1 ),
        .Q(wr_data[48]),
        .R(O2));
FDRE \fifo_data_out_reg[49] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[49]_i_1 ),
        .Q(wr_data[49]),
        .R(O2));
FDSE \fifo_data_out_reg[4] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[4]_i_1 ),
        .Q(wr_data[4]),
        .S(O2));
FDRE \fifo_data_out_reg[50] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[50]_i_1 ),
        .Q(wr_data[50]),
        .R(O2));
FDRE \fifo_data_out_reg[51] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[51]_i_1 ),
        .Q(wr_data[51]),
        .R(O2));
FDRE \fifo_data_out_reg[52] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[52]_i_1 ),
        .Q(wr_data[52]),
        .R(O2));
FDRE \fifo_data_out_reg[53] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[53]_i_1 ),
        .Q(wr_data[53]),
        .R(O2));
FDRE \fifo_data_out_reg[54] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[54]_i_1 ),
        .Q(wr_data[54]),
        .R(O2));
FDRE \fifo_data_out_reg[55] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[55]_i_1 ),
        .Q(wr_data[55]),
        .R(O2));
FDSE \fifo_data_out_reg[56] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[56]_i_1 ),
        .Q(wr_data[56]),
        .S(O2));
FDRE \fifo_data_out_reg[57] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[57]_i_1 ),
        .Q(wr_data[57]),
        .R(O2));
FDRE \fifo_data_out_reg[58] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[58]_i_1 ),
        .Q(wr_data[58]),
        .R(O2));
FDRE \fifo_data_out_reg[59] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[59]_i_1 ),
        .Q(wr_data[59]),
        .R(O2));
FDRE \fifo_data_out_reg[5] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[5]_i_1 ),
        .Q(wr_data[5]),
        .R(O2));
FDRE \fifo_data_out_reg[60] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[60]_i_1 ),
        .Q(wr_data[60]),
        .R(O2));
FDRE \fifo_data_out_reg[61] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[61]_i_1 ),
        .Q(wr_data[61]),
        .R(O2));
FDRE \fifo_data_out_reg[62] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[62]_i_1 ),
        .Q(wr_data[62]),
        .R(O2));
FDRE \fifo_data_out_reg[63] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[63]_i_1 ),
        .Q(wr_data[63]),
        .R(O2));
FDRE \fifo_data_out_reg[6] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[6]_i_1 ),
        .Q(wr_data[6]),
        .R(O2));
FDSE \fifo_data_out_reg[7] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[7]_i_1 ),
        .Q(wr_data[7]),
        .S(O2));
FDRE \fifo_data_out_reg[8] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[8]_i_1 ),
        .Q(wr_data[8]),
        .R(O2));
FDRE \fifo_data_out_reg[9] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_fifo_data_out[9]_i_1 ),
        .Q(wr_data[9]),
        .R(O2));
LUT4 #(
    .INIT(16'hA88A)) 
     full_int_i_2
       (.I0(I25),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(O1));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_9 idle_detect_i0
       (.D(input_is_idle_comb[0]),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_7 idle_detect_i1
       (.D(input_is_idle_comb[1]),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18));
FDRE \input_is_idle_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(input_is_idle_comb[0]),
        .Q(\n_0_input_is_idle_reg[0] ),
        .R(O2));
FDRE \input_is_idle_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(input_is_idle_comb[1]),
        .Q(\n_0_input_is_idle_reg[1] ),
        .R(O2));
FDSE \input_is_seq_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(input_is_seq_comb[0]),
        .Q(\n_0_input_is_seq_reg[0] ),
        .S(O2));
FDSE \input_is_seq_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(input_is_seq_comb[1]),
        .Q(\n_0_input_is_seq_reg[1] ),
        .S(O2));
FDRE input_was_idle_reg
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_input_is_idle_reg[1] ),
        .Q(input_was_idle),
        .R(O2));
FDRE input_was_seq_reg
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_input_is_seq_reg[1] ),
        .Q(input_was_seq),
        .R(O2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect seq_detect_i0
       (.D(input_is_seq_comb[0]),
        .I19(I19),
        .I20(I20),
        .I21(I21));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect_8 seq_detect_i1
       (.D(input_is_seq_comb[1]),
        .I22(I22),
        .I23(I23),
        .I24(I24));
LUT6 #(
    .INIT(64'hF0FFF0F000020002)) 
     \state[0]_i_1 
       (.I0(\n_0_state[2]_i_3 ),
        .I1(\n_0_state[2]_i_2 ),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\n_0_state[2]_i_4 ),
        .I5(state[2]),
        .O(next_state[0]));
LUT6 #(
    .INIT(64'hC0CBC0C8C0C8C0C8)) 
     \state[1]_i_1 
       (.I0(\n_0_state[2]_i_4 ),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\n_0_state[2]_i_2 ),
        .I5(I27),
        .O(next_state[1]));
LUT6 #(
    .INIT(64'hDFAADFAADFAADFEE)) 
     \state[2]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(\n_0_state[2]_i_2 ),
        .I3(state[1]),
        .I4(\n_0_state[2]_i_3 ),
        .I5(\n_0_state[2]_i_4 ),
        .O(next_state[2]));
LUT4 #(
    .INIT(16'hF888)) 
     \state[2]_i_2 
       (.I0(input_was_idle),
        .I1(\n_0_input_is_idle_reg[0] ),
        .I2(input_was_seq),
        .I3(\n_0_input_is_seq_reg[0] ),
        .O(\n_0_state[2]_i_2 ));
LUT6 #(
    .INIT(64'h8888800080008000)) 
     \state[2]_i_3 
       (.I0(p_0_in_0),
        .I1(I25),
        .I2(\n_0_input_is_idle_reg[0] ),
        .I3(\n_0_input_is_idle_reg[1] ),
        .I4(\n_0_input_is_seq_reg[0] ),
        .I5(\n_0_input_is_seq_reg[1] ),
        .O(\n_0_state[2]_i_3 ));
LUT6 #(
    .INIT(64'h0080888800800080)) 
     \state[2]_i_4 
       (.I0(p_0_in_0),
        .I1(I25),
        .I2(\n_0_input_is_idle_reg[1] ),
        .I3(\n_0_input_is_idle_reg[0] ),
        .I4(\n_0_input_is_seq_reg[0] ),
        .I5(\n_0_input_is_seq_reg[1] ),
        .O(\n_0_state[2]_i_4 ));
FDRE \state_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(next_state[0]),
        .Q(state[0]),
        .R(O2));
FDRE \state_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(next_state[1]),
        .Q(state[1]),
        .R(O2));
FDRE \state_reg[2] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(next_state[2]),
        .Q(state[2]),
        .R(O2));
LUT5 #(
    .INIT(32'h0000F900)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(I25),
        .I4(I26),
        .O(E));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect
   (O1,
    D,
    empty_allow0,
    O4,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    Q,
    can_insert_rd,
    I21,
    I19,
    empty,
    I10,
    I22,
    I20,
    I11,
    I25);
  output O1;
  output [0:0]D;
  output empty_allow0;
  output O4;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input [2:0]Q;
  input can_insert_rd;
  input I21;
  input I19;
  input empty;
  input I10;
  input I22;
  input I20;
  input I11;
  input I25;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I25;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O4;
  wire [2:0]Q;
  wire can_insert_rd;
  wire empty;
  wire empty_allow0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire \n_0_GLOOP[0].fd_i_i_5 ;
  wire n_0_muxcy_i3;
  wire n_0_muxcy_i7;
  wire \n_0_state[0]_i_2 ;
  wire [2:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [2:0]NLW_muxcy_i4_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_S_UNCONNECTED;

LUT6 #(
    .INIT(64'h000000000000C8CF)) 
     \GLOOP[0].fd_i_i_1 
       (.I0(Q[2]),
        .I1(O4),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(empty),
        .I5(I10),
        .O(empty_allow0));
LUT6 #(
    .INIT(64'hFF2FFFFFFFFFFFFF)) 
     \GLOOP[0].fd_i_i_2 
       (.I0(I22),
        .I1(I20),
        .I2(Q[0]),
        .I3(I11),
        .I4(I25),
        .I5(\n_0_GLOOP[0].fd_i_i_5 ),
        .O(O4));
LUT6 #(
    .INIT(64'h5555FFF755555555)) 
     \GLOOP[0].fd_i_i_5 
       (.I0(Q[0]),
        .I1(I21),
        .I2(I19),
        .I3(O1),
        .I4(Q[1]),
        .I5(can_insert_rd),
        .O(\n_0_GLOOP[0].fd_i_i_5 ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(lopt),
        .CO({n_0_muxcy_i3,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({I4,I3,I2,I1}));
GND muxcy_i0_CARRY4_GND
       (.G(lopt));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i4_CARRY4
       (.CI(n_0_muxcy_i3),
        .CO({n_0_muxcy_i7,NLW_muxcy_i4_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(lopt_1),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_muxcy_i4_CARRY4_O_UNCONNECTED[3:0]),
        .S({I8,I7,I6,I5}));
GND muxcy_i4_CARRY4_GND
       (.G(lopt_1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i8_CARRY4
       (.CI(n_0_muxcy_i7),
        .CO({NLW_muxcy_i8_CARRY4_CO_UNCONNECTED[3:1],O1}),
        .CYINIT(lopt_2),
        .DI({NLW_muxcy_i8_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_muxcy_i8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i8_CARRY4_S_UNCONNECTED[3:1],I9}));
GND muxcy_i8_CARRY4_GND
       (.G(lopt_2));
LUT6 #(
    .INIT(64'hF7FFF7F704000404)) 
     \state[0]_i_1__0 
       (.I0(Q[2]),
        .I1(can_insert_rd),
        .I2(Q[1]),
        .I3(\n_0_state[0]_i_2 ),
        .I4(I21),
        .I5(Q[0]),
        .O(D));
LUT2 #(
    .INIT(4'hE)) 
     \state[0]_i_2 
       (.I0(O1),
        .I1(I19),
        .O(\n_0_state[0]_i_2 ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_idle_detect" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_6
   (p_2_in,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18);
  output p_2_in;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;

  wire \<const0> ;
  wire \<const1> ;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire n_0_muxcy_i3;
  wire n_0_muxcy_i7;
  wire p_2_in;
  wire [2:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [2:0]NLW_muxcy_i4_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_S_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(lopt),
        .CO({n_0_muxcy_i3,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({I13,I12,I11,I10}));
GND muxcy_i0_CARRY4_GND
       (.G(lopt));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i4_CARRY4
       (.CI(n_0_muxcy_i3),
        .CO({n_0_muxcy_i7,NLW_muxcy_i4_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(lopt_1),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_muxcy_i4_CARRY4_O_UNCONNECTED[3:0]),
        .S({I17,I16,I15,I14}));
GND muxcy_i4_CARRY4_GND
       (.G(lopt_1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i8_CARRY4
       (.CI(n_0_muxcy_i7),
        .CO({NLW_muxcy_i8_CARRY4_CO_UNCONNECTED[3:1],p_2_in}),
        .CYINIT(lopt_2),
        .DI({NLW_muxcy_i8_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_muxcy_i8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i8_CARRY4_S_UNCONNECTED[3:1],I18}));
GND muxcy_i8_CARRY4_GND
       (.G(lopt_2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_idle_detect" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_7
   (D,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18);
  output [0:0]D;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire n_0_muxcy_i3;
  wire n_0_muxcy_i7;
  wire [2:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [2:0]NLW_muxcy_i4_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_S_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(lopt),
        .CO({n_0_muxcy_i3,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({I13,I12,I11,I10}));
GND muxcy_i0_CARRY4_GND
       (.G(lopt));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i4_CARRY4
       (.CI(n_0_muxcy_i3),
        .CO({n_0_muxcy_i7,NLW_muxcy_i4_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(lopt_1),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_muxcy_i4_CARRY4_O_UNCONNECTED[3:0]),
        .S({I17,I16,I15,I14}));
GND muxcy_i4_CARRY4_GND
       (.G(lopt_1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i8_CARRY4
       (.CI(n_0_muxcy_i7),
        .CO({NLW_muxcy_i8_CARRY4_CO_UNCONNECTED[3:1],D}),
        .CYINIT(lopt_2),
        .DI({NLW_muxcy_i8_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_muxcy_i8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i8_CARRY4_S_UNCONNECTED[3:1],I18}));
GND muxcy_i8_CARRY4_GND
       (.G(lopt_2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_idle_detect" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_9
   (D,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9);
  output [0:0]D;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire n_0_muxcy_i3;
  wire n_0_muxcy_i7;
  wire [2:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [2:0]NLW_muxcy_i4_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_S_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(lopt),
        .CO({n_0_muxcy_i3,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({I4,I3,I2,I1}));
GND muxcy_i0_CARRY4_GND
       (.G(lopt));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i4_CARRY4
       (.CI(n_0_muxcy_i3),
        .CO({n_0_muxcy_i7,NLW_muxcy_i4_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(lopt_1),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_muxcy_i4_CARRY4_O_UNCONNECTED[3:0]),
        .S({I8,I7,I6,I5}));
GND muxcy_i4_CARRY4_GND
       (.G(lopt_1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i8_CARRY4
       (.CI(n_0_muxcy_i7),
        .CO({NLW_muxcy_i8_CARRY4_CO_UNCONNECTED[3:1],D}),
        .CYINIT(lopt_2),
        .DI({NLW_muxcy_i8_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_muxcy_i8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i8_CARRY4_S_UNCONNECTED[3:1],I9}));
GND muxcy_i8_CARRY4_GND
       (.G(lopt_2));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_insert
   (p_2_in0_in,
    p_2_in,
    O1,
    Q,
    O2,
    O3,
    empty_allow0,
    O4,
    O5,
    O6,
    xgmii_rxd_ebuff,
    xgmii_rxc_ebuff,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    D,
    empty,
    I26,
    fifo_rd_data,
    can_insert_rd,
    I19,
    I20,
    I21,
    I22,
    out,
    I23,
    I24,
    I25,
    clk156);
  output p_2_in0_in;
  output p_2_in;
  output O1;
  output [1:0]Q;
  output O2;
  output O3;
  output empty_allow0;
  output O4;
  output O5;
  output O6;
  output [63:0]xgmii_rxd_ebuff;
  output [7:0]xgmii_rxc_ebuff;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input [5:0]D;
  input empty;
  input I26;
  input [71:0]fifo_rd_data;
  input can_insert_rd;
  input I19;
  input I20;
  input I21;
  input I22;
  input [0:0]out;
  input I23;
  input I24;
  input I25;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire [5:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [1:0]Q;
  wire can_insert_rd;
  wire clk156;
  wire empty;
  wire empty_allow0;
  wire [7:4]fifo_ctrl_delay;
  wire [63:32]fifo_data_delay;
  wire [71:0]fifo_rd_data;
  wire \n_0_GLOOP[0].fd_i_i_3 ;
  wire \n_0_ctrl_out[0]_i_1 ;
  wire \n_0_ctrl_out[1]_i_1 ;
  wire \n_0_ctrl_out[2]_i_1 ;
  wire \n_0_ctrl_out[3]_i_1 ;
  wire \n_0_ctrl_out[4]_i_1 ;
  wire \n_0_ctrl_out[5]_i_1 ;
  wire \n_0_ctrl_out[6]_i_1 ;
  wire \n_0_ctrl_out[7]_i_1 ;
  wire \n_0_data_out[10]_i_1 ;
  wire \n_0_data_out[11]_i_1 ;
  wire \n_0_data_out[12]_i_1 ;
  wire \n_0_data_out[13]_i_1 ;
  wire \n_0_data_out[14]_i_1 ;
  wire \n_0_data_out[15]_i_1 ;
  wire \n_0_data_out[17]_i_1 ;
  wire \n_0_data_out[18]_i_1 ;
  wire \n_0_data_out[19]_i_1 ;
  wire \n_0_data_out[1]_i_1 ;
  wire \n_0_data_out[20]_i_1 ;
  wire \n_0_data_out[21]_i_1 ;
  wire \n_0_data_out[22]_i_1 ;
  wire \n_0_data_out[23]_i_1 ;
  wire \n_0_data_out[24]_i_1 ;
  wire \n_0_data_out[25]_i_1 ;
  wire \n_0_data_out[26]_i_1 ;
  wire \n_0_data_out[26]_i_2 ;
  wire \n_0_data_out[27]_i_1 ;
  wire \n_0_data_out[28]_i_1 ;
  wire \n_0_data_out[29]_i_1 ;
  wire \n_0_data_out[2]_i_1 ;
  wire \n_0_data_out[30]_i_1 ;
  wire \n_0_data_out[31]_i_1 ;
  wire \n_0_data_out[33]_i_1 ;
  wire \n_0_data_out[34]_i_1 ;
  wire \n_0_data_out[37]_i_1 ;
  wire \n_0_data_out[38]_i_1 ;
  wire \n_0_data_out[41]_i_1 ;
  wire \n_0_data_out[42]_i_1 ;
  wire \n_0_data_out[43]_i_1 ;
  wire \n_0_data_out[44]_i_1 ;
  wire \n_0_data_out[45]_i_1 ;
  wire \n_0_data_out[46]_i_1 ;
  wire \n_0_data_out[47]_i_1 ;
  wire \n_0_data_out[49]_i_1 ;
  wire \n_0_data_out[50]_i_1 ;
  wire \n_0_data_out[51]_i_1 ;
  wire \n_0_data_out[52]_i_1 ;
  wire \n_0_data_out[53]_i_1 ;
  wire \n_0_data_out[54]_i_1 ;
  wire \n_0_data_out[55]_i_1 ;
  wire \n_0_data_out[56]_i_1 ;
  wire \n_0_data_out[57]_i_1 ;
  wire \n_0_data_out[58]_i_2 ;
  wire \n_0_data_out[58]_i_3 ;
  wire \n_0_data_out[58]_i_4 ;
  wire \n_0_data_out[59]_i_1 ;
  wire \n_0_data_out[5]_i_1 ;
  wire \n_0_data_out[60]_i_1 ;
  wire \n_0_data_out[61]_i_1 ;
  wire \n_0_data_out[62]_i_1 ;
  wire \n_0_data_out[63]_i_1 ;
  wire \n_0_data_out[6]_i_1 ;
  wire \n_0_data_out[9]_i_1 ;
  wire n_0_local_fault_i_1;
  wire \n_0_state[1]_i_3 ;
  wire [2:0]next_state;
  wire [0:0]out;
  wire p_1_in0;
  wire p_2_in;
  wire p_2_in0_in;
  wire [16:0]p_2_in__0;
  wire [0:0]state;
  wire [7:0]xgmii_rxc_ebuff;
  wire [63:0]xgmii_rxd_ebuff;

(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GLOOP[0].fd_i_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\n_0_GLOOP[0].fd_i_i_3 ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE2FFFF)) 
     \ctrl_out[0]_i_1 
       (.I0(fifo_rd_data[64]),
        .I1(O1),
        .I2(fifo_ctrl_delay[4]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(I26),
        .I5(empty),
        .O(\n_0_ctrl_out[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \ctrl_out[1]_i_1 
       (.I0(fifo_rd_data[65]),
        .I1(O1),
        .I2(fifo_ctrl_delay[5]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(empty),
        .O(\n_0_ctrl_out[1]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \ctrl_out[2]_i_1 
       (.I0(fifo_rd_data[66]),
        .I1(O1),
        .I2(fifo_ctrl_delay[6]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(empty),
        .O(\n_0_ctrl_out[2]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \ctrl_out[3]_i_1 
       (.I0(fifo_rd_data[67]),
        .I1(O1),
        .I2(fifo_ctrl_delay[7]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(empty),
        .O(\n_0_ctrl_out[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT5 #(
    .INIT(32'hFFFF0100)) 
     \ctrl_out[4]_i_1 
       (.I0(O2),
        .I1(Q[1]),
        .I2(state),
        .I3(\n_0_data_out[58]_i_4 ),
        .I4(I23),
        .O(\n_0_ctrl_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF444)) 
     \ctrl_out[5]_i_1 
       (.I0(\n_0_data_out[58]_i_3 ),
        .I1(\n_0_data_out[58]_i_4 ),
        .I2(fifo_rd_data[65]),
        .I3(O1),
        .I4(fifo_rd_data[69]),
        .I5(empty),
        .O(\n_0_ctrl_out[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF444)) 
     \ctrl_out[6]_i_1 
       (.I0(\n_0_data_out[58]_i_3 ),
        .I1(\n_0_data_out[58]_i_4 ),
        .I2(fifo_rd_data[66]),
        .I3(O1),
        .I4(fifo_rd_data[70]),
        .I5(empty),
        .O(\n_0_ctrl_out[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF444)) 
     \ctrl_out[7]_i_1 
       (.I0(\n_0_data_out[58]_i_3 ),
        .I1(\n_0_data_out[58]_i_4 ),
        .I2(fifo_rd_data[67]),
        .I3(O1),
        .I4(fifo_rd_data[71]),
        .I5(empty),
        .O(\n_0_ctrl_out[7]_i_1 ));
FDRE \ctrl_out_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_ctrl_out[0]_i_1 ),
        .Q(xgmii_rxc_ebuff[0]),
        .R(\<const0> ));
FDRE \ctrl_out_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_ctrl_out[1]_i_1 ),
        .Q(xgmii_rxc_ebuff[1]),
        .R(p_1_in0));
FDRE \ctrl_out_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_ctrl_out[2]_i_1 ),
        .Q(xgmii_rxc_ebuff[2]),
        .R(p_1_in0));
FDRE \ctrl_out_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_ctrl_out[3]_i_1 ),
        .Q(xgmii_rxc_ebuff[3]),
        .R(p_1_in0));
FDRE \ctrl_out_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_ctrl_out[4]_i_1 ),
        .Q(xgmii_rxc_ebuff[4]),
        .R(\<const0> ));
FDRE \ctrl_out_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_ctrl_out[5]_i_1 ),
        .Q(xgmii_rxc_ebuff[5]),
        .R(p_1_in0));
FDRE \ctrl_out_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_ctrl_out[6]_i_1 ),
        .Q(xgmii_rxc_ebuff[6]),
        .R(p_1_in0));
FDRE \ctrl_out_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_ctrl_out[7]_i_1 ),
        .Q(xgmii_rxc_ebuff[7]),
        .R(p_1_in0));
LUT6 #(
    .INIT(64'hCCCCCCCC40444000)) 
     \data_out[0]_i_1 
       (.I0(empty),
        .I1(I26),
        .I2(fifo_data_delay[32]),
        .I3(O1),
        .I4(fifo_rd_data[0]),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(p_2_in__0[0]));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \data_out[10]_i_1 
       (.I0(fifo_rd_data[10]),
        .I1(O1),
        .I2(fifo_data_delay[42]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(empty),
        .O(\n_0_data_out[10]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[11]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[43]),
        .I2(O1),
        .I3(fifo_rd_data[11]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[11]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[12]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[44]),
        .I2(O1),
        .I3(fifo_rd_data[12]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[12]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[13]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[45]),
        .I2(O1),
        .I3(fifo_rd_data[13]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[13]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[14]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[46]),
        .I2(O1),
        .I3(fifo_rd_data[14]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[14]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[15]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[47]),
        .I2(O1),
        .I3(fifo_rd_data[15]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[15]_i_1 ));
LUT6 #(
    .INIT(64'hCCCCCCCC40444000)) 
     \data_out[16]_i_1 
       (.I0(empty),
        .I1(I26),
        .I2(fifo_data_delay[48]),
        .I3(O1),
        .I4(fifo_rd_data[16]),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(p_2_in__0[16]));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \data_out[17]_i_1 
       (.I0(fifo_rd_data[17]),
        .I1(O1),
        .I2(fifo_data_delay[49]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(empty),
        .O(\n_0_data_out[17]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \data_out[18]_i_1 
       (.I0(fifo_rd_data[18]),
        .I1(O1),
        .I2(fifo_data_delay[50]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(empty),
        .O(\n_0_data_out[18]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[19]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[51]),
        .I2(O1),
        .I3(fifo_rd_data[19]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[19]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \data_out[1]_i_1 
       (.I0(fifo_rd_data[1]),
        .I1(O1),
        .I2(fifo_data_delay[33]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(empty),
        .O(\n_0_data_out[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[20]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[52]),
        .I2(O1),
        .I3(fifo_rd_data[20]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[20]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[21]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[53]),
        .I2(O1),
        .I3(fifo_rd_data[21]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[21]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[22]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[54]),
        .I2(O1),
        .I3(fifo_rd_data[22]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[22]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[23]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[55]),
        .I2(O1),
        .I3(fifo_rd_data[23]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[23]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF4540FFFF)) 
     \data_out[24]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[56]),
        .I2(O1),
        .I3(fifo_rd_data[24]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[24]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \data_out[25]_i_1 
       (.I0(fifo_rd_data[25]),
        .I1(O1),
        .I2(fifo_data_delay[57]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(empty),
        .O(\n_0_data_out[25]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \data_out[26]_i_1 
       (.I0(fifo_rd_data[26]),
        .I1(O1),
        .I2(fifo_data_delay[58]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(empty),
        .O(\n_0_data_out[26]_i_1 ));
LUT4 #(
    .INIT(16'h0014)) 
     \data_out[26]_i_2 
       (.I0(O2),
        .I1(state),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\n_0_data_out[26]_i_2 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[27]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[59]),
        .I2(O1),
        .I3(fifo_rd_data[27]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[27]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[28]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[60]),
        .I2(O1),
        .I3(fifo_rd_data[28]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[28]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[29]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[61]),
        .I2(O1),
        .I3(fifo_rd_data[29]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[29]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE2FFFF)) 
     \data_out[2]_i_1 
       (.I0(fifo_rd_data[2]),
        .I1(O1),
        .I2(fifo_data_delay[34]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(I26),
        .I5(empty),
        .O(\n_0_data_out[2]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[30]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[62]),
        .I2(O1),
        .I3(fifo_rd_data[30]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[30]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[31]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[63]),
        .I2(O1),
        .I3(fifo_rd_data[31]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[31]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF444)) 
     \data_out[33]_i_1 
       (.I0(\n_0_data_out[58]_i_3 ),
        .I1(\n_0_data_out[58]_i_4 ),
        .I2(fifo_rd_data[1]),
        .I3(O1),
        .I4(fifo_rd_data[33]),
        .I5(empty),
        .O(\n_0_data_out[33]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT5 #(
    .INIT(32'hFFFF0100)) 
     \data_out[34]_i_1 
       (.I0(O2),
        .I1(Q[1]),
        .I2(state),
        .I3(\n_0_data_out[58]_i_4 ),
        .I4(I24),
        .O(\n_0_data_out[34]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[37]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[5]),
        .I2(O1),
        .I3(fifo_rd_data[37]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[37]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[38]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[6]),
        .I2(O1),
        .I3(fifo_rd_data[38]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[38]_i_1 ));
LUT6 #(
    .INIT(64'h0000FFB8FFFFFFFF)) 
     \data_out[3]_i_1 
       (.I0(fifo_data_delay[35]),
        .I1(O1),
        .I2(fifo_rd_data[3]),
        .I3(empty),
        .I4(\n_0_data_out[26]_i_2 ),
        .I5(I26),
        .O(p_2_in__0[3]));
LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF444)) 
     \data_out[41]_i_1 
       (.I0(\n_0_data_out[58]_i_3 ),
        .I1(\n_0_data_out[58]_i_4 ),
        .I2(fifo_rd_data[9]),
        .I3(O1),
        .I4(fifo_rd_data[41]),
        .I5(empty),
        .O(\n_0_data_out[41]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF444)) 
     \data_out[42]_i_1 
       (.I0(\n_0_data_out[58]_i_3 ),
        .I1(\n_0_data_out[58]_i_4 ),
        .I2(fifo_rd_data[10]),
        .I3(O1),
        .I4(fifo_rd_data[42]),
        .I5(empty),
        .O(\n_0_data_out[42]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[43]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[11]),
        .I2(O1),
        .I3(fifo_rd_data[43]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[43]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[44]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[12]),
        .I2(O1),
        .I3(fifo_rd_data[44]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[44]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[45]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[13]),
        .I2(O1),
        .I3(fifo_rd_data[45]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[45]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[46]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[14]),
        .I2(O1),
        .I3(fifo_rd_data[46]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[46]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[47]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[15]),
        .I2(O1),
        .I3(fifo_rd_data[47]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[47]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \data_out[48]_i_3 
       (.I0(\n_0_data_out[58]_i_4 ),
        .I1(state),
        .I2(Q[1]),
        .I3(O2),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF444)) 
     \data_out[49]_i_1 
       (.I0(\n_0_data_out[58]_i_3 ),
        .I1(\n_0_data_out[58]_i_4 ),
        .I2(fifo_rd_data[17]),
        .I3(O1),
        .I4(fifo_rd_data[49]),
        .I5(empty),
        .O(\n_0_data_out[49]_i_1 ));
LUT6 #(
    .INIT(64'h0000FFB8FFFFFFFF)) 
     \data_out[4]_i_1 
       (.I0(fifo_data_delay[36]),
        .I1(O1),
        .I2(fifo_rd_data[4]),
        .I3(empty),
        .I4(\n_0_data_out[26]_i_2 ),
        .I5(I26),
        .O(p_2_in__0[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF444)) 
     \data_out[50]_i_1 
       (.I0(\n_0_data_out[58]_i_3 ),
        .I1(\n_0_data_out[58]_i_4 ),
        .I2(fifo_rd_data[18]),
        .I3(O1),
        .I4(fifo_rd_data[50]),
        .I5(empty),
        .O(\n_0_data_out[50]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[51]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[19]),
        .I2(O1),
        .I3(fifo_rd_data[51]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[51]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[52]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[20]),
        .I2(O1),
        .I3(fifo_rd_data[52]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[52]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[53]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[21]),
        .I2(O1),
        .I3(fifo_rd_data[53]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[53]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[54]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[22]),
        .I2(O1),
        .I3(fifo_rd_data[54]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[54]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[55]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[23]),
        .I2(O1),
        .I3(fifo_rd_data[55]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[55]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF4540FFFF)) 
     \data_out[56]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[24]),
        .I2(O1),
        .I3(fifo_rd_data[56]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[56]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF444)) 
     \data_out[57]_i_1 
       (.I0(\n_0_data_out[58]_i_3 ),
        .I1(\n_0_data_out[58]_i_4 ),
        .I2(fifo_rd_data[25]),
        .I3(O1),
        .I4(fifo_rd_data[57]),
        .I5(empty),
        .O(\n_0_data_out[57]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \data_out[58]_i_1 
       (.I0(O2),
        .I1(out),
        .O(p_1_in0));
LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF444)) 
     \data_out[58]_i_2 
       (.I0(\n_0_data_out[58]_i_3 ),
        .I1(\n_0_data_out[58]_i_4 ),
        .I2(fifo_rd_data[26]),
        .I3(O1),
        .I4(fifo_rd_data[58]),
        .I5(empty),
        .O(\n_0_data_out[58]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \data_out[58]_i_3 
       (.I0(O2),
        .I1(Q[1]),
        .I2(state),
        .O(\n_0_data_out[58]_i_3 ));
LUT6 #(
    .INIT(64'hFF10FF10FF10FF00)) 
     \data_out[58]_i_4 
       (.I0(Q[1]),
        .I1(state),
        .I2(can_insert_rd),
        .I3(Q[0]),
        .I4(I19),
        .I5(p_2_in0_in),
        .O(\n_0_data_out[58]_i_4 ));
LUT4 #(
    .INIT(16'h0074)) 
     \data_out[58]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(state),
        .I3(O2),
        .O(O1));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[59]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[27]),
        .I2(O1),
        .I3(fifo_rd_data[59]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[59]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[5]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[37]),
        .I2(O1),
        .I3(fifo_rd_data[5]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[60]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[28]),
        .I2(O1),
        .I3(fifo_rd_data[60]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[60]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[61]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[29]),
        .I2(O1),
        .I3(fifo_rd_data[61]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[61]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[62]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[30]),
        .I2(O1),
        .I3(fifo_rd_data[62]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[62]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[63]_i_1 
       (.I0(empty),
        .I1(fifo_rd_data[31]),
        .I2(O1),
        .I3(fifo_rd_data[63]),
        .I4(I26),
        .I5(O3),
        .O(\n_0_data_out[63]_i_1 ));
LUT6 #(
    .INIT(64'h00000000EFEA0000)) 
     \data_out[6]_i_1 
       (.I0(empty),
        .I1(fifo_data_delay[38]),
        .I2(O1),
        .I3(fifo_rd_data[6]),
        .I4(I26),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(\n_0_data_out[6]_i_1 ));
LUT6 #(
    .INIT(64'h0000FFB8FFFFFFFF)) 
     \data_out[7]_i_1 
       (.I0(fifo_data_delay[39]),
        .I1(O1),
        .I2(fifo_rd_data[7]),
        .I3(empty),
        .I4(\n_0_data_out[26]_i_2 ),
        .I5(I26),
        .O(p_2_in__0[7]));
LUT6 #(
    .INIT(64'hCCCCCCCC40444000)) 
     \data_out[8]_i_1 
       (.I0(empty),
        .I1(I26),
        .I2(fifo_data_delay[40]),
        .I3(O1),
        .I4(fifo_rd_data[8]),
        .I5(\n_0_data_out[26]_i_2 ),
        .O(p_2_in__0[8]));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \data_out[9]_i_1 
       (.I0(fifo_rd_data[9]),
        .I1(O1),
        .I2(fifo_data_delay[41]),
        .I3(\n_0_data_out[26]_i_2 ),
        .I4(empty),
        .O(\n_0_data_out[9]_i_1 ));
FDRE \data_out_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_2_in__0[0]),
        .Q(xgmii_rxd_ebuff[0]),
        .R(\<const0> ));
FDRE \data_out_reg[10] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[10]_i_1 ),
        .Q(xgmii_rxd_ebuff[10]),
        .R(p_1_in0));
FDRE \data_out_reg[11] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[11]_i_1 ),
        .Q(xgmii_rxd_ebuff[11]),
        .R(\<const0> ));
FDRE \data_out_reg[12] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[12]_i_1 ),
        .Q(xgmii_rxd_ebuff[12]),
        .R(\<const0> ));
FDRE \data_out_reg[13] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[13]_i_1 ),
        .Q(xgmii_rxd_ebuff[13]),
        .R(\<const0> ));
FDRE \data_out_reg[14] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[14]_i_1 ),
        .Q(xgmii_rxd_ebuff[14]),
        .R(\<const0> ));
FDRE \data_out_reg[15] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[15]_i_1 ),
        .Q(xgmii_rxd_ebuff[15]),
        .R(\<const0> ));
FDRE \data_out_reg[16] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_2_in__0[16]),
        .Q(xgmii_rxd_ebuff[16]),
        .R(\<const0> ));
FDRE \data_out_reg[17] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[17]_i_1 ),
        .Q(xgmii_rxd_ebuff[17]),
        .R(p_1_in0));
FDRE \data_out_reg[18] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[18]_i_1 ),
        .Q(xgmii_rxd_ebuff[18]),
        .R(p_1_in0));
FDRE \data_out_reg[19] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[19]_i_1 ),
        .Q(xgmii_rxd_ebuff[19]),
        .R(\<const0> ));
FDRE \data_out_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[1]_i_1 ),
        .Q(xgmii_rxd_ebuff[1]),
        .R(p_1_in0));
FDRE \data_out_reg[20] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[20]_i_1 ),
        .Q(xgmii_rxd_ebuff[20]),
        .R(\<const0> ));
FDRE \data_out_reg[21] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[21]_i_1 ),
        .Q(xgmii_rxd_ebuff[21]),
        .R(\<const0> ));
FDRE \data_out_reg[22] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[22]_i_1 ),
        .Q(xgmii_rxd_ebuff[22]),
        .R(\<const0> ));
FDRE \data_out_reg[23] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[23]_i_1 ),
        .Q(xgmii_rxd_ebuff[23]),
        .R(\<const0> ));
FDRE \data_out_reg[24] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[24]_i_1 ),
        .Q(xgmii_rxd_ebuff[24]),
        .R(\<const0> ));
FDRE \data_out_reg[25] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[25]_i_1 ),
        .Q(xgmii_rxd_ebuff[25]),
        .R(p_1_in0));
FDRE \data_out_reg[26] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[26]_i_1 ),
        .Q(xgmii_rxd_ebuff[26]),
        .R(p_1_in0));
FDRE \data_out_reg[27] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[27]_i_1 ),
        .Q(xgmii_rxd_ebuff[27]),
        .R(\<const0> ));
FDRE \data_out_reg[28] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[28]_i_1 ),
        .Q(xgmii_rxd_ebuff[28]),
        .R(\<const0> ));
FDRE \data_out_reg[29] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[29]_i_1 ),
        .Q(xgmii_rxd_ebuff[29]),
        .R(\<const0> ));
FDRE \data_out_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[2]_i_1 ),
        .Q(xgmii_rxd_ebuff[2]),
        .R(\<const0> ));
FDRE \data_out_reg[30] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[30]_i_1 ),
        .Q(xgmii_rxd_ebuff[30]),
        .R(\<const0> ));
FDRE \data_out_reg[31] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[31]_i_1 ),
        .Q(xgmii_rxd_ebuff[31]),
        .R(\<const0> ));
FDRE \data_out_reg[32] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[0]),
        .Q(xgmii_rxd_ebuff[32]),
        .R(\<const0> ));
FDRE \data_out_reg[33] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[33]_i_1 ),
        .Q(xgmii_rxd_ebuff[33]),
        .R(p_1_in0));
FDRE \data_out_reg[34] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[34]_i_1 ),
        .Q(xgmii_rxd_ebuff[34]),
        .R(\<const0> ));
FDRE \data_out_reg[35] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[1]),
        .Q(xgmii_rxd_ebuff[35]),
        .R(\<const0> ));
FDRE \data_out_reg[36] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[2]),
        .Q(xgmii_rxd_ebuff[36]),
        .R(\<const0> ));
FDRE \data_out_reg[37] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[37]_i_1 ),
        .Q(xgmii_rxd_ebuff[37]),
        .R(\<const0> ));
FDRE \data_out_reg[38] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[38]_i_1 ),
        .Q(xgmii_rxd_ebuff[38]),
        .R(\<const0> ));
FDRE \data_out_reg[39] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[3]),
        .Q(xgmii_rxd_ebuff[39]),
        .R(\<const0> ));
FDRE \data_out_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_2_in__0[3]),
        .Q(xgmii_rxd_ebuff[3]),
        .R(\<const0> ));
FDRE \data_out_reg[40] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[4]),
        .Q(xgmii_rxd_ebuff[40]),
        .R(\<const0> ));
FDRE \data_out_reg[41] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[41]_i_1 ),
        .Q(xgmii_rxd_ebuff[41]),
        .R(p_1_in0));
FDRE \data_out_reg[42] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[42]_i_1 ),
        .Q(xgmii_rxd_ebuff[42]),
        .R(p_1_in0));
FDRE \data_out_reg[43] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[43]_i_1 ),
        .Q(xgmii_rxd_ebuff[43]),
        .R(\<const0> ));
FDRE \data_out_reg[44] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[44]_i_1 ),
        .Q(xgmii_rxd_ebuff[44]),
        .R(\<const0> ));
FDRE \data_out_reg[45] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[45]_i_1 ),
        .Q(xgmii_rxd_ebuff[45]),
        .R(\<const0> ));
FDRE \data_out_reg[46] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[46]_i_1 ),
        .Q(xgmii_rxd_ebuff[46]),
        .R(\<const0> ));
FDRE \data_out_reg[47] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[47]_i_1 ),
        .Q(xgmii_rxd_ebuff[47]),
        .R(\<const0> ));
FDRE \data_out_reg[48] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[5]),
        .Q(xgmii_rxd_ebuff[48]),
        .R(\<const0> ));
FDRE \data_out_reg[49] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[49]_i_1 ),
        .Q(xgmii_rxd_ebuff[49]),
        .R(p_1_in0));
FDRE \data_out_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_2_in__0[4]),
        .Q(xgmii_rxd_ebuff[4]),
        .R(\<const0> ));
FDRE \data_out_reg[50] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[50]_i_1 ),
        .Q(xgmii_rxd_ebuff[50]),
        .R(p_1_in0));
FDRE \data_out_reg[51] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[51]_i_1 ),
        .Q(xgmii_rxd_ebuff[51]),
        .R(\<const0> ));
FDRE \data_out_reg[52] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[52]_i_1 ),
        .Q(xgmii_rxd_ebuff[52]),
        .R(\<const0> ));
FDRE \data_out_reg[53] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[53]_i_1 ),
        .Q(xgmii_rxd_ebuff[53]),
        .R(\<const0> ));
FDRE \data_out_reg[54] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[54]_i_1 ),
        .Q(xgmii_rxd_ebuff[54]),
        .R(\<const0> ));
FDRE \data_out_reg[55] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[55]_i_1 ),
        .Q(xgmii_rxd_ebuff[55]),
        .R(\<const0> ));
FDRE \data_out_reg[56] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[56]_i_1 ),
        .Q(xgmii_rxd_ebuff[56]),
        .R(\<const0> ));
FDRE \data_out_reg[57] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[57]_i_1 ),
        .Q(xgmii_rxd_ebuff[57]),
        .R(p_1_in0));
FDRE \data_out_reg[58] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[58]_i_2 ),
        .Q(xgmii_rxd_ebuff[58]),
        .R(p_1_in0));
FDRE \data_out_reg[59] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[59]_i_1 ),
        .Q(xgmii_rxd_ebuff[59]),
        .R(\<const0> ));
FDRE \data_out_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[5]_i_1 ),
        .Q(xgmii_rxd_ebuff[5]),
        .R(\<const0> ));
FDRE \data_out_reg[60] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[60]_i_1 ),
        .Q(xgmii_rxd_ebuff[60]),
        .R(\<const0> ));
FDRE \data_out_reg[61] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[61]_i_1 ),
        .Q(xgmii_rxd_ebuff[61]),
        .R(\<const0> ));
FDRE \data_out_reg[62] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[62]_i_1 ),
        .Q(xgmii_rxd_ebuff[62]),
        .R(\<const0> ));
FDRE \data_out_reg[63] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[63]_i_1 ),
        .Q(xgmii_rxd_ebuff[63]),
        .R(\<const0> ));
FDRE \data_out_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[6]_i_1 ),
        .Q(xgmii_rxd_ebuff[6]),
        .R(\<const0> ));
FDRE \data_out_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_2_in__0[7]),
        .Q(xgmii_rxd_ebuff[7]),
        .R(\<const0> ));
FDRE \data_out_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_2_in__0[8]),
        .Q(xgmii_rxd_ebuff[8]),
        .R(\<const0> ));
FDRE \data_out_reg[9] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_data_out[9]_i_1 ),
        .Q(xgmii_rxd_ebuff[9]),
        .R(p_1_in0));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     empty_int_i_2
       (.I0(state),
        .I1(Q[0]),
        .I2(empty),
        .I3(O2),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT5 #(
    .INIT(32'h000000EF)) 
     empty_int_i_3
       (.I0(Q[1]),
        .I1(state),
        .I2(Q[0]),
        .I3(empty),
        .I4(O2),
        .O(O6));
FDSE \fifo_ctrl_delay_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[68]),
        .Q(fifo_ctrl_delay[4]),
        .S(out));
FDRE \fifo_ctrl_delay_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[69]),
        .Q(fifo_ctrl_delay[5]),
        .R(out));
FDRE \fifo_ctrl_delay_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[70]),
        .Q(fifo_ctrl_delay[6]),
        .R(out));
FDRE \fifo_ctrl_delay_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[71]),
        .Q(fifo_ctrl_delay[7]),
        .R(out));
FDRE \fifo_data_delay_reg[32] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[32]),
        .Q(fifo_data_delay[32]),
        .R(out));
FDRE \fifo_data_delay_reg[33] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[33]),
        .Q(fifo_data_delay[33]),
        .R(out));
FDSE \fifo_data_delay_reg[34] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[34]),
        .Q(fifo_data_delay[34]),
        .S(out));
FDSE \fifo_data_delay_reg[35] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[35]),
        .Q(fifo_data_delay[35]),
        .S(out));
FDSE \fifo_data_delay_reg[36] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[36]),
        .Q(fifo_data_delay[36]),
        .S(out));
FDRE \fifo_data_delay_reg[37] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[37]),
        .Q(fifo_data_delay[37]),
        .R(out));
FDRE \fifo_data_delay_reg[38] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[38]),
        .Q(fifo_data_delay[38]),
        .R(out));
FDSE \fifo_data_delay_reg[39] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[39]),
        .Q(fifo_data_delay[39]),
        .S(out));
FDRE \fifo_data_delay_reg[40] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[40]),
        .Q(fifo_data_delay[40]),
        .R(out));
FDRE \fifo_data_delay_reg[41] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[41]),
        .Q(fifo_data_delay[41]),
        .R(out));
FDRE \fifo_data_delay_reg[42] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[42]),
        .Q(fifo_data_delay[42]),
        .R(out));
FDRE \fifo_data_delay_reg[43] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[43]),
        .Q(fifo_data_delay[43]),
        .R(out));
FDRE \fifo_data_delay_reg[44] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[44]),
        .Q(fifo_data_delay[44]),
        .R(out));
FDRE \fifo_data_delay_reg[45] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[45]),
        .Q(fifo_data_delay[45]),
        .R(out));
FDRE \fifo_data_delay_reg[46] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[46]),
        .Q(fifo_data_delay[46]),
        .R(out));
FDRE \fifo_data_delay_reg[47] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[47]),
        .Q(fifo_data_delay[47]),
        .R(out));
FDRE \fifo_data_delay_reg[48] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[48]),
        .Q(fifo_data_delay[48]),
        .R(out));
FDRE \fifo_data_delay_reg[49] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[49]),
        .Q(fifo_data_delay[49]),
        .R(out));
FDRE \fifo_data_delay_reg[50] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[50]),
        .Q(fifo_data_delay[50]),
        .R(out));
FDRE \fifo_data_delay_reg[51] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[51]),
        .Q(fifo_data_delay[51]),
        .R(out));
FDRE \fifo_data_delay_reg[52] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[52]),
        .Q(fifo_data_delay[52]),
        .R(out));
FDRE \fifo_data_delay_reg[53] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[53]),
        .Q(fifo_data_delay[53]),
        .R(out));
FDRE \fifo_data_delay_reg[54] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[54]),
        .Q(fifo_data_delay[54]),
        .R(out));
FDRE \fifo_data_delay_reg[55] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[55]),
        .Q(fifo_data_delay[55]),
        .R(out));
FDSE \fifo_data_delay_reg[56] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[56]),
        .Q(fifo_data_delay[56]),
        .S(out));
FDRE \fifo_data_delay_reg[57] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[57]),
        .Q(fifo_data_delay[57]),
        .R(out));
FDRE \fifo_data_delay_reg[58] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[58]),
        .Q(fifo_data_delay[58]),
        .R(out));
FDRE \fifo_data_delay_reg[59] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[59]),
        .Q(fifo_data_delay[59]),
        .R(out));
FDRE \fifo_data_delay_reg[60] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[60]),
        .Q(fifo_data_delay[60]),
        .R(out));
FDRE \fifo_data_delay_reg[61] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[61]),
        .Q(fifo_data_delay[61]),
        .R(out));
FDRE \fifo_data_delay_reg[62] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[62]),
        .Q(fifo_data_delay[62]),
        .R(out));
FDRE \fifo_data_delay_reg[63] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(fifo_rd_data[63]),
        .Q(fifo_data_delay[63]),
        .R(out));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect idle_detect_i0
       (.D(next_state[0]),
        .I1(I1),
        .I10(O2),
        .I11(\n_0_GLOOP[0].fd_i_i_3 ),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I25(I25),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(p_2_in0_in),
        .O4(O4),
        .Q({Q,state}),
        .can_insert_rd(can_insert_rd),
        .empty(empty),
        .empty_allow0(empty_allow0));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_idle_detect_6 idle_detect_i1
       (.I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .p_2_in(p_2_in));
LUT4 #(
    .INIT(16'hFFF8)) 
     local_fault_i_1
       (.I0(O2),
        .I1(can_insert_rd),
        .I2(out),
        .I3(empty),
        .O(n_0_local_fault_i_1));
FDRE local_fault_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_local_fault_i_1),
        .Q(O2),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF040000)) 
     \state[1]_i_1__0 
       (.I0(I20),
        .I1(state),
        .I2(I21),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\n_0_state[1]_i_3 ),
        .O(next_state[1]));
LUT6 #(
    .INIT(64'h0000000000000E00)) 
     \state[1]_i_3 
       (.I0(p_2_in0_in),
        .I1(I19),
        .I2(Q[0]),
        .I3(can_insert_rd),
        .I4(state),
        .I5(Q[1]),
        .O(\n_0_state[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT5 #(
    .INIT(32'hFFD0D0D0)) 
     \state[2]_i_1__0 
       (.I0(I22),
        .I1(I20),
        .I2(state),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(next_state[2]));
FDRE \state_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(next_state[0]),
        .Q(state),
        .R(out));
FDRE \state_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(next_state[1]),
        .Q(Q[0]),
        .R(out));
FDRE \state_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(next_state[2]),
        .Q(Q[1]),
        .R(out));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_counters
   (Q,
    O2,
    O1,
    out,
    O3,
    O4,
    O5,
    pcs_error_block_count_control_core_int,
    SR,
    E,
    clk156,
    I1,
    I2,
    pcs_test_pattern_error_count0);
  output [5:0]Q;
  output O2;
  output [7:0]O1;
  output [15:0]out;
  output O3;
  output O4;
  output O5;
  input pcs_error_block_count_control_core_int;
  input [0:0]SR;
  input [0:0]E;
  input clk156;
  input [0:0]I1;
  input I2;
  input pcs_test_pattern_error_count0;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire [0:0]I1;
  wire I2;
  wire [7:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [5:0]Q;
  wire [0:0]SR;
  wire clk156;
  wire \n_0_pcs_error_block_count[7]_i_4 ;
  wire \n_0_pcs_test_pattern_error_count[0]_i_10 ;
  wire \n_0_pcs_test_pattern_error_count[0]_i_7 ;
  wire \n_0_pcs_test_pattern_error_count[0]_i_8 ;
  wire \n_0_pcs_test_pattern_error_count[0]_i_9 ;
  wire \n_0_pcs_test_pattern_error_count[12]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count[12]_i_3 ;
  wire \n_0_pcs_test_pattern_error_count[12]_i_4 ;
  wire \n_0_pcs_test_pattern_error_count[12]_i_5 ;
  wire \n_0_pcs_test_pattern_error_count[4]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count[4]_i_3 ;
  wire \n_0_pcs_test_pattern_error_count[4]_i_4 ;
  wire \n_0_pcs_test_pattern_error_count[4]_i_5 ;
  wire \n_0_pcs_test_pattern_error_count[8]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count[8]_i_3 ;
  wire \n_0_pcs_test_pattern_error_count[8]_i_4 ;
  wire \n_0_pcs_test_pattern_error_count[8]_i_5 ;
  wire \n_0_pcs_test_pattern_error_count_reg[0]_i_3 ;
  wire \n_0_pcs_test_pattern_error_count_reg[4]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[8]_i_1 ;
  wire \n_1_pcs_test_pattern_error_count_reg[0]_i_3 ;
  wire \n_1_pcs_test_pattern_error_count_reg[12]_i_1 ;
  wire \n_1_pcs_test_pattern_error_count_reg[4]_i_1 ;
  wire \n_1_pcs_test_pattern_error_count_reg[8]_i_1 ;
  wire \n_2_pcs_test_pattern_error_count_reg[0]_i_3 ;
  wire \n_2_pcs_test_pattern_error_count_reg[12]_i_1 ;
  wire \n_2_pcs_test_pattern_error_count_reg[4]_i_1 ;
  wire \n_2_pcs_test_pattern_error_count_reg[8]_i_1 ;
  wire \n_3_pcs_test_pattern_error_count_reg[0]_i_3 ;
  wire \n_3_pcs_test_pattern_error_count_reg[12]_i_1 ;
  wire \n_3_pcs_test_pattern_error_count_reg[4]_i_1 ;
  wire \n_3_pcs_test_pattern_error_count_reg[8]_i_1 ;
  wire \n_4_pcs_test_pattern_error_count_reg[0]_i_3 ;
  wire \n_4_pcs_test_pattern_error_count_reg[12]_i_1 ;
  wire \n_4_pcs_test_pattern_error_count_reg[4]_i_1 ;
  wire \n_4_pcs_test_pattern_error_count_reg[8]_i_1 ;
  wire \n_5_pcs_test_pattern_error_count_reg[0]_i_3 ;
  wire \n_5_pcs_test_pattern_error_count_reg[12]_i_1 ;
  wire \n_5_pcs_test_pattern_error_count_reg[4]_i_1 ;
  wire \n_5_pcs_test_pattern_error_count_reg[8]_i_1 ;
  wire \n_6_pcs_test_pattern_error_count_reg[0]_i_3 ;
  wire \n_6_pcs_test_pattern_error_count_reg[12]_i_1 ;
  wire \n_6_pcs_test_pattern_error_count_reg[4]_i_1 ;
  wire \n_6_pcs_test_pattern_error_count_reg[8]_i_1 ;
  wire \n_7_pcs_test_pattern_error_count_reg[0]_i_3 ;
  wire \n_7_pcs_test_pattern_error_count_reg[12]_i_1 ;
  wire \n_7_pcs_test_pattern_error_count_reg[4]_i_1 ;
  wire \n_7_pcs_test_pattern_error_count_reg[8]_i_1 ;
  wire [15:0]out;
  wire [5:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire pcs_error_block_count0;
  wire pcs_error_block_count_control_core_int;
  wire pcs_test_pattern_error_count0;
  wire [3:3]\NLW_pcs_test_pattern_error_count_reg[12]_i_1_CO_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \pcs_ber_count[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in__2[0]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \pcs_ber_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__2[1]));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \pcs_ber_count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in__2[2]));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \pcs_ber_count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_in__2[3]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \pcs_ber_count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(p_0_in__2[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \pcs_ber_count[5]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(p_0_in__2[5]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \pcs_ber_count[5]_i_4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(O2));
(* counter = "18" *) 
   FDRE \pcs_ber_count_reg[0] 
       (.C(clk156),
        .CE(E),
        .D(p_0_in__2[0]),
        .Q(Q[0]),
        .R(SR));
(* counter = "18" *) 
   FDRE \pcs_ber_count_reg[1] 
       (.C(clk156),
        .CE(E),
        .D(p_0_in__2[1]),
        .Q(Q[1]),
        .R(SR));
(* counter = "18" *) 
   FDRE \pcs_ber_count_reg[2] 
       (.C(clk156),
        .CE(E),
        .D(p_0_in__2[2]),
        .Q(Q[2]),
        .R(SR));
(* counter = "18" *) 
   FDRE \pcs_ber_count_reg[3] 
       (.C(clk156),
        .CE(E),
        .D(p_0_in__2[3]),
        .Q(Q[3]),
        .R(SR));
(* counter = "18" *) 
   FDRE \pcs_ber_count_reg[4] 
       (.C(clk156),
        .CE(E),
        .D(p_0_in__2[4]),
        .Q(Q[4]),
        .R(SR));
(* counter = "18" *) 
   FDRE \pcs_ber_count_reg[5] 
       (.C(clk156),
        .CE(E),
        .D(p_0_in__2[5]),
        .Q(Q[5]),
        .R(SR));
LUT1 #(
    .INIT(2'h1)) 
     \pcs_error_block_count[0]_i_1 
       (.I0(O1[0]),
        .O(p_0_in__3[0]));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \pcs_error_block_count[1]_i_1 
       (.I0(O1[0]),
        .I1(O1[1]),
        .O(p_0_in__3[1]));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \pcs_error_block_count[2]_i_1 
       (.I0(O1[2]),
        .I1(O1[1]),
        .I2(O1[0]),
        .O(p_0_in__3[2]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \pcs_error_block_count[3]_i_1 
       (.I0(O1[3]),
        .I1(O1[0]),
        .I2(O1[1]),
        .I3(O1[2]),
        .O(p_0_in__3[3]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \pcs_error_block_count[4]_i_1 
       (.I0(O1[4]),
        .I1(O1[2]),
        .I2(O1[1]),
        .I3(O1[0]),
        .I4(O1[3]),
        .O(p_0_in__3[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \pcs_error_block_count[5]_i_1 
       (.I0(O1[5]),
        .I1(O1[3]),
        .I2(O1[0]),
        .I3(O1[1]),
        .I4(O1[2]),
        .I5(O1[4]),
        .O(p_0_in__3[5]));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \pcs_error_block_count[6]_i_1 
       (.I0(O1[6]),
        .I1(\n_0_pcs_error_block_count[7]_i_4 ),
        .O(p_0_in__3[6]));
LUT4 #(
    .INIT(16'h2AAA)) 
     \pcs_error_block_count[7]_i_2 
       (.I0(pcs_error_block_count_control_core_int),
        .I1(O1[6]),
        .I2(\n_0_pcs_error_block_count[7]_i_4 ),
        .I3(O1[7]),
        .O(pcs_error_block_count0));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \pcs_error_block_count[7]_i_3 
       (.I0(O1[7]),
        .I1(\n_0_pcs_error_block_count[7]_i_4 ),
        .I2(O1[6]),
        .O(p_0_in__3[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \pcs_error_block_count[7]_i_4 
       (.I0(O1[5]),
        .I1(O1[3]),
        .I2(O1[0]),
        .I3(O1[1]),
        .I4(O1[2]),
        .I5(O1[4]),
        .O(\n_0_pcs_error_block_count[7]_i_4 ));
(* counter = "19" *) 
   FDRE \pcs_error_block_count_reg[0] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__3[0]),
        .Q(O1[0]),
        .R(I1));
(* counter = "19" *) 
   FDRE \pcs_error_block_count_reg[1] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__3[1]),
        .Q(O1[1]),
        .R(I1));
(* counter = "19" *) 
   FDRE \pcs_error_block_count_reg[2] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__3[2]),
        .Q(O1[2]),
        .R(I1));
(* counter = "19" *) 
   FDRE \pcs_error_block_count_reg[3] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__3[3]),
        .Q(O1[3]),
        .R(I1));
(* counter = "19" *) 
   FDRE \pcs_error_block_count_reg[4] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__3[4]),
        .Q(O1[4]),
        .R(I1));
(* counter = "19" *) 
   FDRE \pcs_error_block_count_reg[5] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__3[5]),
        .Q(O1[5]),
        .R(I1));
(* counter = "19" *) 
   FDRE \pcs_error_block_count_reg[6] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__3[6]),
        .Q(O1[6]),
        .R(I1));
(* counter = "19" *) 
   FDRE \pcs_error_block_count_reg[7] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__3[7]),
        .Q(O1[7]),
        .R(I1));
LUT1 #(
    .INIT(2'h1)) 
     \pcs_test_pattern_error_count[0]_i_10 
       (.I0(out[0]),
        .O(\n_0_pcs_test_pattern_error_count[0]_i_10 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \pcs_test_pattern_error_count[0]_i_4 
       (.I0(out[5]),
        .I1(out[4]),
        .I2(out[8]),
        .I3(out[9]),
        .I4(out[6]),
        .I5(out[7]),
        .O(O4));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \pcs_test_pattern_error_count[0]_i_5 
       (.I0(out[11]),
        .I1(out[10]),
        .I2(out[14]),
        .I3(out[15]),
        .I4(out[12]),
        .I5(out[13]),
        .O(O3));
LUT4 #(
    .INIT(16'h8000)) 
     \pcs_test_pattern_error_count[0]_i_6 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[2]),
        .O(O5));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[0]_i_7 
       (.I0(out[3]),
        .O(\n_0_pcs_test_pattern_error_count[0]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[0]_i_8 
       (.I0(out[2]),
        .O(\n_0_pcs_test_pattern_error_count[0]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[0]_i_9 
       (.I0(out[1]),
        .O(\n_0_pcs_test_pattern_error_count[0]_i_9 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[12]_i_2 
       (.I0(out[15]),
        .O(\n_0_pcs_test_pattern_error_count[12]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[12]_i_3 
       (.I0(out[14]),
        .O(\n_0_pcs_test_pattern_error_count[12]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[12]_i_4 
       (.I0(out[13]),
        .O(\n_0_pcs_test_pattern_error_count[12]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[12]_i_5 
       (.I0(out[12]),
        .O(\n_0_pcs_test_pattern_error_count[12]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[4]_i_2 
       (.I0(out[7]),
        .O(\n_0_pcs_test_pattern_error_count[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[4]_i_3 
       (.I0(out[6]),
        .O(\n_0_pcs_test_pattern_error_count[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[4]_i_4 
       (.I0(out[5]),
        .O(\n_0_pcs_test_pattern_error_count[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[4]_i_5 
       (.I0(out[4]),
        .O(\n_0_pcs_test_pattern_error_count[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[8]_i_2 
       (.I0(out[11]),
        .O(\n_0_pcs_test_pattern_error_count[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[8]_i_3 
       (.I0(out[10]),
        .O(\n_0_pcs_test_pattern_error_count[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[8]_i_4 
       (.I0(out[9]),
        .O(\n_0_pcs_test_pattern_error_count[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_test_pattern_error_count[8]_i_5 
       (.I0(out[8]),
        .O(\n_0_pcs_test_pattern_error_count[8]_i_5 ));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[0] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_7_pcs_test_pattern_error_count_reg[0]_i_3 ),
        .Q(out[0]),
        .R(I2));
CARRY4 \pcs_test_pattern_error_count_reg[0]_i_3 
       (.CI(\<const0> ),
        .CO({\n_0_pcs_test_pattern_error_count_reg[0]_i_3 ,\n_1_pcs_test_pattern_error_count_reg[0]_i_3 ,\n_2_pcs_test_pattern_error_count_reg[0]_i_3 ,\n_3_pcs_test_pattern_error_count_reg[0]_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_pcs_test_pattern_error_count_reg[0]_i_3 ,\n_5_pcs_test_pattern_error_count_reg[0]_i_3 ,\n_6_pcs_test_pattern_error_count_reg[0]_i_3 ,\n_7_pcs_test_pattern_error_count_reg[0]_i_3 }),
        .S({\n_0_pcs_test_pattern_error_count[0]_i_7 ,\n_0_pcs_test_pattern_error_count[0]_i_8 ,\n_0_pcs_test_pattern_error_count[0]_i_9 ,\n_0_pcs_test_pattern_error_count[0]_i_10 }));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[10] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_5_pcs_test_pattern_error_count_reg[8]_i_1 ),
        .Q(out[10]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[11] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_4_pcs_test_pattern_error_count_reg[8]_i_1 ),
        .Q(out[11]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[12] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_7_pcs_test_pattern_error_count_reg[12]_i_1 ),
        .Q(out[12]),
        .R(I2));
CARRY4 \pcs_test_pattern_error_count_reg[12]_i_1 
       (.CI(\n_0_pcs_test_pattern_error_count_reg[8]_i_1 ),
        .CO({\NLW_pcs_test_pattern_error_count_reg[12]_i_1_CO_UNCONNECTED [3],\n_1_pcs_test_pattern_error_count_reg[12]_i_1 ,\n_2_pcs_test_pattern_error_count_reg[12]_i_1 ,\n_3_pcs_test_pattern_error_count_reg[12]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_pcs_test_pattern_error_count_reg[12]_i_1 ,\n_5_pcs_test_pattern_error_count_reg[12]_i_1 ,\n_6_pcs_test_pattern_error_count_reg[12]_i_1 ,\n_7_pcs_test_pattern_error_count_reg[12]_i_1 }),
        .S({\n_0_pcs_test_pattern_error_count[12]_i_2 ,\n_0_pcs_test_pattern_error_count[12]_i_3 ,\n_0_pcs_test_pattern_error_count[12]_i_4 ,\n_0_pcs_test_pattern_error_count[12]_i_5 }));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[13] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_6_pcs_test_pattern_error_count_reg[12]_i_1 ),
        .Q(out[13]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[14] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_5_pcs_test_pattern_error_count_reg[12]_i_1 ),
        .Q(out[14]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[15] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_4_pcs_test_pattern_error_count_reg[12]_i_1 ),
        .Q(out[15]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[1] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_6_pcs_test_pattern_error_count_reg[0]_i_3 ),
        .Q(out[1]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[2] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_5_pcs_test_pattern_error_count_reg[0]_i_3 ),
        .Q(out[2]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[3] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_4_pcs_test_pattern_error_count_reg[0]_i_3 ),
        .Q(out[3]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[4] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_7_pcs_test_pattern_error_count_reg[4]_i_1 ),
        .Q(out[4]),
        .R(I2));
CARRY4 \pcs_test_pattern_error_count_reg[4]_i_1 
       (.CI(\n_0_pcs_test_pattern_error_count_reg[0]_i_3 ),
        .CO({\n_0_pcs_test_pattern_error_count_reg[4]_i_1 ,\n_1_pcs_test_pattern_error_count_reg[4]_i_1 ,\n_2_pcs_test_pattern_error_count_reg[4]_i_1 ,\n_3_pcs_test_pattern_error_count_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_pcs_test_pattern_error_count_reg[4]_i_1 ,\n_5_pcs_test_pattern_error_count_reg[4]_i_1 ,\n_6_pcs_test_pattern_error_count_reg[4]_i_1 ,\n_7_pcs_test_pattern_error_count_reg[4]_i_1 }),
        .S({\n_0_pcs_test_pattern_error_count[4]_i_2 ,\n_0_pcs_test_pattern_error_count[4]_i_3 ,\n_0_pcs_test_pattern_error_count[4]_i_4 ,\n_0_pcs_test_pattern_error_count[4]_i_5 }));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[5] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_6_pcs_test_pattern_error_count_reg[4]_i_1 ),
        .Q(out[5]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[6] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_5_pcs_test_pattern_error_count_reg[4]_i_1 ),
        .Q(out[6]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[7] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_4_pcs_test_pattern_error_count_reg[4]_i_1 ),
        .Q(out[7]),
        .R(I2));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[8] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_7_pcs_test_pattern_error_count_reg[8]_i_1 ),
        .Q(out[8]),
        .R(I2));
CARRY4 \pcs_test_pattern_error_count_reg[8]_i_1 
       (.CI(\n_0_pcs_test_pattern_error_count_reg[4]_i_1 ),
        .CO({\n_0_pcs_test_pattern_error_count_reg[8]_i_1 ,\n_1_pcs_test_pattern_error_count_reg[8]_i_1 ,\n_2_pcs_test_pattern_error_count_reg[8]_i_1 ,\n_3_pcs_test_pattern_error_count_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_pcs_test_pattern_error_count_reg[8]_i_1 ,\n_5_pcs_test_pattern_error_count_reg[8]_i_1 ,\n_6_pcs_test_pattern_error_count_reg[8]_i_1 ,\n_7_pcs_test_pattern_error_count_reg[8]_i_1 }),
        .S({\n_0_pcs_test_pattern_error_count[8]_i_2 ,\n_0_pcs_test_pattern_error_count[8]_i_3 ,\n_0_pcs_test_pattern_error_count[8]_i_4 ,\n_0_pcs_test_pattern_error_count[8]_i_5 }));
(* counter = "20" *) 
   FDRE \pcs_test_pattern_error_count_reg[9] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_6_pcs_test_pattern_error_count_reg[8]_i_1 ),
        .Q(out[9]),
        .R(I2));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_registers
   (O1,
    status_vector,
    O2,
    clear_test_pattern_err_count,
    O3,
    SR,
    O4,
    configuration_vector,
    clk156,
    I1,
    I2,
    I3,
    out,
    tx_resetdone,
    pma_pmd_reset_clear_core_intr,
    I4,
    signal_detect_sync,
    pma_pmd_status_tx_fault_core_int,
    pcs_rx_link_up_core_sync_int,
    pma_pmd_type,
    Q,
    I5,
    I6);
  output O1;
  output [43:0]status_vector;
  output O2;
  output clear_test_pattern_err_count;
  output O3;
  output [0:0]SR;
  output [0:0]O4;
  input [7:0]configuration_vector;
  input clk156;
  input I1;
  input I2;
  input I3;
  input [0:0]out;
  input tx_resetdone;
  input pma_pmd_reset_clear_core_intr;
  input [0:0]I4;
  input signal_detect_sync;
  input pma_pmd_status_tx_fault_core_int;
  input pcs_rx_link_up_core_sync_int;
  input [2:0]pma_pmd_type;
  input [7:0]Q;
  input [5:0]I5;
  input [15:0]I6;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [5:0]I5;
  wire [15:0]I6;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire [7:0]Q;
  wire [0:0]SR;
  wire clear_test_pattern_err_count;
  wire clk156;
  wire [7:0]configuration_vector;
  wire [0:0]out;
  wire pcs_rx_link_up_core_sync_int;
  wire pma_pmd_reset_clear_core_intr;
  wire pma_pmd_status_tx_fault_core_int;
  wire [2:0]pma_pmd_type;
  wire signal_detect_sync;
  wire [43:0]status_vector;
  wire tx_resetdone;

ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_common_ieee_registers common_reg_block
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .SR(SR),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .clk156(clk156),
        .configuration_vector(configuration_vector),
        .out(out),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .pma_pmd_status_tx_fault_core_int(pma_pmd_status_tx_fault_core_int),
        .pma_pmd_type(pma_pmd_type),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector),
        .tx_resetdone(tx_resetdone));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_cs
   (D,
    O1,
    E,
    mgmt_drp_cs,
    O2,
    out,
    clk156,
    configuration_vector,
    I1,
    drp_drdy_i,
    ipif_cs_dclk_reg,
    drp_drpdo_i);
  output [15:0]D;
  output O1;
  output [0:0]E;
  output mgmt_drp_cs;
  output [5:0]O2;
  input [0:0]out;
  input clk156;
  input [1:0]configuration_vector;
  input [15:0]I1;
  input drp_drdy_i;
  input ipif_cs_dclk_reg;
  input [15:0]drp_drpdo_i;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]I1;
  wire O1;
  wire [5:0]O2;
  wire clk156;
  wire [1:0]configuration_vector;
  wire drp_drdy_i;
  wire [15:0]drp_drpdo_i;
  wire ipif_cs_dclk_reg;
  wire mgmt_drp_cs;
  wire [0:0]out;

ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_cs_ipif_access ipif_access_inst
       (.D(D),
        .E(E),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .clk156(clk156),
        .configuration_vector(configuration_vector),
        .drp_drdy_i(drp_drdy_i),
        .drp_drpdo_i(drp_drpdo_i),
        .ipif_cs_dclk_reg(ipif_cs_dclk_reg),
        .mgmt_drp_cs(mgmt_drp_cs),
        .out(out));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_top
   (O1,
    status_vector,
    p_0_in2_in,
    clear_test_pattern_err_count,
    prbs31_rx_enable_core_int,
    drp_req,
    Q,
    O2,
    drp_den_o,
    drp_daddr_o,
    O3,
    O4,
    O5,
    configuration_vector,
    clk156,
    dclk,
    out,
    I1,
    I2,
    I3,
    drp_drdy_i,
    pcs_error_block_count_control_core_int,
    tx_resetdone,
    pma_pmd_reset_clear_core_intr,
    I4,
    signal_detect_sync,
    pma_pmd_status_tx_fault_core_int,
    pcs_rx_link_up_core_sync_int,
    drp_drpdo_i,
    pma_pmd_type,
    drp_gnt,
    E,
    pcs_test_pattern_error_count0);
  output O1;
  output [43:0]status_vector;
  output p_0_in2_in;
  output clear_test_pattern_err_count;
  output prbs31_rx_enable_core_int;
  output drp_req;
  output [0:0]Q;
  output O2;
  output drp_den_o;
  output [5:0]drp_daddr_o;
  output O3;
  output O4;
  output O5;
  input [9:0]configuration_vector;
  input clk156;
  input dclk;
  input [0:0]out;
  input I1;
  input I2;
  input I3;
  input drp_drdy_i;
  input pcs_error_block_count_control_core_int;
  input tx_resetdone;
  input pma_pmd_reset_clear_core_intr;
  input [0:0]I4;
  input signal_detect_sync;
  input pma_pmd_status_tx_fault_core_int;
  input pcs_rx_link_up_core_sync_int;
  input [15:0]drp_drpdo_i;
  input [2:0]pma_pmd_type;
  input drp_gnt;
  input [0:0]E;
  input pcs_test_pattern_error_count0;

  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]Q;
  wire clear_test_pattern_err_count;
  wire clk156;
  wire [9:0]configuration_vector;
  wire dclk;
  wire [5:0]drp_daddr_o;
  wire drp_den_o;
  wire drp_drdy_i;
  wire [15:0]drp_drpdo_i;
  wire drp_gnt;
  wire drp_req;
  wire ipif_addr_dclk0;
  wire ipif_cs_dclk_reg;
  wire mgmt_drp_cs;
  wire n_0_management_cs_i;
  wire n_10_management_cs_i;
  wire n_11_management_cs_i;
  wire n_12_management_cs_i;
  wire n_13_management_cs_i;
  wire n_14_management_cs_i;
  wire n_15_management_cs_i;
  wire n_19_management_cs_i;
  wire n_1_management_cs_i;
  wire n_20_management_cs_i;
  wire n_21_management_cs_i;
  wire n_22_management_cs_i;
  wire n_23_management_cs_i;
  wire n_24_management_cs_i;
  wire n_2_management_cs_i;
  wire n_3_management_cs_i;
  wire n_47_ieee_registers_i;
  wire n_48_ieee_registers_i;
  wire n_49_ieee_registers_i;
  wire n_4_management_cs_i;
  wire n_5_management_cs_i;
  wire n_6_management_cs_i;
  wire n_7_management_cs_i;
  wire n_8_management_cs_i;
  wire n_9_management_cs_i;
  wire [0:0]out;
  wire p_0_in2_in;
  wire [4:0]pcs_ber_count;
  wire [7:0]pcs_error_block_count;
  wire pcs_error_block_count_control_core_int;
  wire pcs_rx_link_up_core_sync_int;
  wire [15:0]pcs_test_pattern_error_count;
  wire pcs_test_pattern_error_count0;
  wire pma_pmd_reset_clear_core_intr;
  wire pma_pmd_status_tx_fault_core_int;
  wire [2:0]pma_pmd_type;
  wire prbs31_rx_enable_core_int;
  wire [15:0]prbs_err_count;
  wire signal_detect_sync;
  wire [43:0]status_vector;
  wire tx_resetdone;

VCC VCC
       (.P(\<const1> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_drp_ipif drp_ipif_i
       (.D({n_19_management_cs_i,n_20_management_cs_i,n_21_management_cs_i,n_22_management_cs_i,n_23_management_cs_i,n_24_management_cs_i}),
        .E(ipif_addr_dclk0),
        .dclk(dclk),
        .drp_daddr_o(drp_daddr_o),
        .drp_den_o(drp_den_o),
        .drp_drdy_i(drp_drdy_i),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .ipif_cs_dclk_reg(ipif_cs_dclk_reg),
        .mgmt_drp_cs(mgmt_drp_cs),
        .out(out));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_counters ieee_counters_i
       (.E(E),
        .I1(n_48_ieee_registers_i),
        .I2(n_47_ieee_registers_i),
        .O1(pcs_error_block_count),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q({Q,pcs_ber_count}),
        .SR(n_49_ieee_registers_i),
        .clk156(clk156),
        .out(pcs_test_pattern_error_count),
        .pcs_error_block_count_control_core_int(pcs_error_block_count_control_core_int),
        .pcs_test_pattern_error_count0(pcs_test_pattern_error_count0));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ieee_registers ieee_registers_i
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5({Q,pcs_ber_count}),
        .I6(prbs_err_count),
        .O1(O1),
        .O2(p_0_in2_in),
        .O3(n_47_ieee_registers_i),
        .O4(n_49_ieee_registers_i),
        .Q(pcs_error_block_count),
        .SR(n_48_ieee_registers_i),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .clk156(clk156),
        .configuration_vector({configuration_vector[9:4],configuration_vector[1:0]}),
        .out(out),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .pma_pmd_status_tx_fault_core_int(pma_pmd_status_tx_fault_core_int),
        .pma_pmd_type(pma_pmd_type),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector),
        .tx_resetdone(tx_resetdone));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_cs management_cs_i
       (.D({n_0_management_cs_i,n_1_management_cs_i,n_2_management_cs_i,n_3_management_cs_i,n_4_management_cs_i,n_5_management_cs_i,n_6_management_cs_i,n_7_management_cs_i,n_8_management_cs_i,n_9_management_cs_i,n_10_management_cs_i,n_11_management_cs_i,n_12_management_cs_i,n_13_management_cs_i,n_14_management_cs_i,n_15_management_cs_i}),
        .E(ipif_addr_dclk0),
        .I1(pcs_test_pattern_error_count),
        .O1(prbs31_rx_enable_core_int),
        .O2({n_19_management_cs_i,n_20_management_cs_i,n_21_management_cs_i,n_22_management_cs_i,n_23_management_cs_i,n_24_management_cs_i}),
        .clk156(clk156),
        .configuration_vector(configuration_vector[3:2]),
        .drp_drdy_i(drp_drdy_i),
        .drp_drpdo_i(drp_drpdo_i),
        .ipif_cs_dclk_reg(ipif_cs_dclk_reg),
        .mgmt_drp_cs(mgmt_drp_cs),
        .out(out));
FDRE \prbs_err_count_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_15_management_cs_i),
        .Q(prbs_err_count[0]),
        .R(out));
FDRE \prbs_err_count_reg[10] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_5_management_cs_i),
        .Q(prbs_err_count[10]),
        .R(out));
FDRE \prbs_err_count_reg[11] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_4_management_cs_i),
        .Q(prbs_err_count[11]),
        .R(out));
FDRE \prbs_err_count_reg[12] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_3_management_cs_i),
        .Q(prbs_err_count[12]),
        .R(out));
FDRE \prbs_err_count_reg[13] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_2_management_cs_i),
        .Q(prbs_err_count[13]),
        .R(out));
FDRE \prbs_err_count_reg[14] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_1_management_cs_i),
        .Q(prbs_err_count[14]),
        .R(out));
FDRE \prbs_err_count_reg[15] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_management_cs_i),
        .Q(prbs_err_count[15]),
        .R(out));
FDRE \prbs_err_count_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_14_management_cs_i),
        .Q(prbs_err_count[1]),
        .R(out));
FDRE \prbs_err_count_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_13_management_cs_i),
        .Q(prbs_err_count[2]),
        .R(out));
FDRE \prbs_err_count_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_12_management_cs_i),
        .Q(prbs_err_count[3]),
        .R(out));
FDRE \prbs_err_count_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_11_management_cs_i),
        .Q(prbs_err_count[4]),
        .R(out));
FDRE \prbs_err_count_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_10_management_cs_i),
        .Q(prbs_err_count[5]),
        .R(out));
FDRE \prbs_err_count_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_9_management_cs_i),
        .Q(prbs_err_count[6]),
        .R(out));
FDRE \prbs_err_count_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_8_management_cs_i),
        .Q(prbs_err_count[7]),
        .R(out));
FDRE \prbs_err_count_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_7_management_cs_i),
        .Q(prbs_err_count[8]),
        .R(out));
FDRE \prbs_err_count_reg[9] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_6_management_cs_i),
        .Q(prbs_err_count[9]),
        .R(out));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_descramble
   (O1,
    O2,
    O3,
    rx_66_enc,
    O4,
    O5,
    O23,
    O7,
    O8,
    O9,
    SR,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O24,
    I1,
    I2,
    D,
    I3,
    I10,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    err_block_count_inc,
    O6,
    rx_test_mode_int,
    I11,
    I12,
    rx_test_data_patt_sel_int,
    rx_test_patt_sel_int,
    I13,
    S,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    rxusrclk2);
  output O1;
  output O2;
  output O3;
  output [57:0]rx_66_enc;
  output O4;
  output O5;
  output O23;
  output O7;
  output O8;
  output [7:0]O9;
  output [0:0]SR;
  output [7:0]O10;
  output [0:0]O11;
  output [6:0]O12;
  output [0:0]O13;
  output [6:0]O14;
  output [0:0]O15;
  output [7:0]O16;
  output [0:0]O17;
  output [7:0]O18;
  output [0:0]O19;
  output [7:0]O20;
  output [0:0]O21;
  output [6:0]O22;
  output [0:0]O24;
  input I1;
  input I2;
  input [2:0]D;
  input I3;
  input [65:0]I10;
  input [5:0]I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input err_block_count_inc;
  input O6;
  input rx_test_mode_int;
  input I11;
  input I12;
  input rx_test_data_patt_sel_int;
  input rx_test_patt_sel_int;
  input [1:0]I13;
  input [1:0]S;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input [0:0]I20;
  input rxusrclk2;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire I1;
  wire [65:0]I10;
  wire I11;
  wire I12;
  wire [1:0]I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire [0:0]I20;
  wire I3;
  wire [5:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [7:0]O10;
  wire [0:0]O11;
  wire [6:0]O12;
  wire [0:0]O13;
  wire [6:0]O14;
  wire [0:0]O15;
  wire [7:0]O16;
  wire [0:0]O17;
  wire [7:0]O18;
  wire [0:0]O19;
  wire O2;
  wire [7:0]O20;
  wire [0:0]O21;
  wire [6:0]O22;
  wire O23;
  wire [0:0]O24;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [7:0]O9;
  wire [1:0]S;
  wire [0:0]SR;
  wire err_block_count_inc;
  wire \n_0_mcp1_dec_c0[0]_i_2 ;
  wire \n_0_mcp1_dec_c0[1]_i_2 ;
  wire \n_0_mcp1_dec_c0[1]_i_3 ;
  wire \n_0_mcp1_dec_c0[3]_i_2 ;
  wire \n_0_mcp1_dec_c0[3]_i_3 ;
  wire \n_0_mcp1_dec_c0[5]_i_2 ;
  wire \n_0_mcp1_dec_c0[5]_i_3 ;
  wire \n_0_mcp1_dec_c0[5]_i_4 ;
  wire \n_0_mcp1_dec_c0[6]_i_2 ;
  wire \n_0_mcp1_dec_c0[7]_i_3 ;
  wire \n_0_mcp1_dec_c0[7]_i_4 ;
  wire \n_0_mcp1_dec_c0[7]_i_5 ;
  wire \n_0_mcp1_dec_c0[7]_i_6 ;
  wire \n_0_mcp1_dec_c0[7]_i_7 ;
  wire \n_0_mcp1_dec_c0[7]_i_8 ;
  wire \n_0_mcp1_dec_c0[7]_i_9 ;
  wire \n_0_mcp1_dec_c1[0]_i_2 ;
  wire \n_0_mcp1_dec_c1[1]_i_2 ;
  wire \n_0_mcp1_dec_c1[1]_i_3 ;
  wire \n_0_mcp1_dec_c1[3]_i_2 ;
  wire \n_0_mcp1_dec_c1[3]_i_3 ;
  wire \n_0_mcp1_dec_c1[5]_i_2 ;
  wire \n_0_mcp1_dec_c1[5]_i_3 ;
  wire \n_0_mcp1_dec_c1[5]_i_4 ;
  wire \n_0_mcp1_dec_c1[6]_i_2 ;
  wire \n_0_mcp1_dec_c1[7]_i_3 ;
  wire \n_0_mcp1_dec_c1[7]_i_4 ;
  wire \n_0_mcp1_dec_c1[7]_i_5 ;
  wire \n_0_mcp1_dec_c1[7]_i_6 ;
  wire \n_0_mcp1_dec_c1[7]_i_7 ;
  wire \n_0_mcp1_dec_c1[7]_i_8 ;
  wire \n_0_mcp1_dec_c1[7]_i_9 ;
  wire \n_0_mcp1_dec_c2[1]_i_2 ;
  wire \n_0_mcp1_dec_c2[2]_i_2 ;
  wire \n_0_mcp1_dec_c2[2]_i_3 ;
  wire \n_0_mcp1_dec_c2[2]_i_4 ;
  wire \n_0_mcp1_dec_c2[3]_i_2 ;
  wire \n_0_mcp1_dec_c2[3]_i_3 ;
  wire \n_0_mcp1_dec_c2[4]_i_2 ;
  wire \n_0_mcp1_dec_c2[5]_i_2 ;
  wire \n_0_mcp1_dec_c2[5]_i_3 ;
  wire \n_0_mcp1_dec_c2[6]_i_2 ;
  wire \n_0_mcp1_dec_c2[6]_i_3 ;
  wire \n_0_mcp1_dec_c2[7]_i_3 ;
  wire \n_0_mcp1_dec_c2[7]_i_4 ;
  wire \n_0_mcp1_dec_c3[2]_i_2 ;
  wire \n_0_mcp1_dec_c3[2]_i_3 ;
  wire \n_0_mcp1_dec_c3[2]_i_4 ;
  wire \n_0_mcp1_dec_c3[3]_i_2 ;
  wire \n_0_mcp1_dec_c3[3]_i_3 ;
  wire \n_0_mcp1_dec_c3[4]_i_2 ;
  wire \n_0_mcp1_dec_c3[5]_i_2 ;
  wire \n_0_mcp1_dec_c3[5]_i_3 ;
  wire \n_0_mcp1_dec_c3[5]_i_4 ;
  wire \n_0_mcp1_dec_c3[5]_i_5 ;
  wire \n_0_mcp1_dec_c3[6]_i_2 ;
  wire \n_0_mcp1_dec_c3[6]_i_3 ;
  wire \n_0_mcp1_dec_c3[7]_i_3 ;
  wire \n_0_mcp1_dec_c3[7]_i_4 ;
  wire \n_0_mcp1_dec_c4[0]_i_2 ;
  wire \n_0_mcp1_dec_c4[1]_i_2 ;
  wire \n_0_mcp1_dec_c4[1]_i_3 ;
  wire \n_0_mcp1_dec_c4[3]_i_2 ;
  wire \n_0_mcp1_dec_c4[4]_i_2 ;
  wire \n_0_mcp1_dec_c4[5]_i_2 ;
  wire \n_0_mcp1_dec_c4[5]_i_3 ;
  wire \n_0_mcp1_dec_c4[5]_i_4 ;
  wire \n_0_mcp1_dec_c4[6]_i_2 ;
  wire \n_0_mcp1_dec_c4[6]_i_3 ;
  wire \n_0_mcp1_dec_c4[7]_i_3 ;
  wire \n_0_mcp1_dec_c4[7]_i_4 ;
  wire \n_0_mcp1_dec_c4[7]_i_5 ;
  wire \n_0_mcp1_dec_c4[7]_i_6 ;
  wire \n_0_mcp1_dec_c4[7]_i_7 ;
  wire \n_0_mcp1_dec_c4[7]_i_8 ;
  wire \n_0_mcp1_dec_c5[0]_i_2 ;
  wire \n_0_mcp1_dec_c5[1]_i_2 ;
  wire \n_0_mcp1_dec_c5[3]_i_2 ;
  wire \n_0_mcp1_dec_c5[4]_i_2 ;
  wire \n_0_mcp1_dec_c5[5]_i_2 ;
  wire \n_0_mcp1_dec_c5[5]_i_3 ;
  wire \n_0_mcp1_dec_c5[5]_i_4 ;
  wire \n_0_mcp1_dec_c5[6]_i_2 ;
  wire \n_0_mcp1_dec_c5[6]_i_3 ;
  wire \n_0_mcp1_dec_c5[7]_i_3 ;
  wire \n_0_mcp1_dec_c5[7]_i_4 ;
  wire \n_0_mcp1_dec_c5[7]_i_5 ;
  wire \n_0_mcp1_dec_c5[7]_i_6 ;
  wire \n_0_mcp1_dec_c5[7]_i_7 ;
  wire \n_0_mcp1_dec_c5[7]_i_8 ;
  wire \n_0_mcp1_dec_c6[0]_i_2 ;
  wire \n_0_mcp1_dec_c6[1]_i_2 ;
  wire \n_0_mcp1_dec_c6[1]_i_3 ;
  wire \n_0_mcp1_dec_c6[2]_i_2 ;
  wire \n_0_mcp1_dec_c6[2]_i_3 ;
  wire \n_0_mcp1_dec_c6[2]_i_4 ;
  wire \n_0_mcp1_dec_c6[3]_i_2 ;
  wire \n_0_mcp1_dec_c6[4]_i_2 ;
  wire \n_0_mcp1_dec_c6[5]_i_2 ;
  wire \n_0_mcp1_dec_c6[5]_i_3 ;
  wire \n_0_mcp1_dec_c6[6]_i_2 ;
  wire \n_0_mcp1_dec_c6[7]_i_3 ;
  wire \n_0_mcp1_dec_c6[7]_i_4 ;
  wire \n_0_mcp1_dec_c7[1]_i_2 ;
  wire \n_0_mcp1_dec_c7[3]_i_2 ;
  wire \n_0_mcp1_dec_c7[3]_i_3 ;
  wire \n_0_mcp1_dec_c7[5]_i_2 ;
  wire \n_0_mcp1_dec_c7[5]_i_3 ;
  wire \n_0_mcp1_dec_c7[7]_i_3 ;
  wire \n_0_mcp1_dec_c7[7]_i_5 ;
  wire \n_0_mcp1_descr_reg_reg[0] ;
  wire n_0_mcp1_err_block_count_inc_out_i_2;
  wire n_0_mcp1_ignore_next_mismatch_i_13;
  wire n_0_mcp1_ignore_next_mismatch_i_14;
  wire n_0_mcp1_ignore_next_mismatch_i_15;
  wire n_0_mcp1_ignore_next_mismatch_i_16;
  wire n_0_mcp1_ignore_next_mismatch_i_18;
  wire n_0_mcp1_ignore_next_mismatch_i_19;
  wire n_0_mcp1_ignore_next_mismatch_i_20;
  wire n_0_mcp1_ignore_next_mismatch_i_21;
  wire n_0_mcp1_ignore_next_mismatch_i_23;
  wire n_0_mcp1_ignore_next_mismatch_i_24;
  wire n_0_mcp1_ignore_next_mismatch_i_25;
  wire n_0_mcp1_ignore_next_mismatch_i_26;
  wire n_0_mcp1_ignore_next_mismatch_i_29;
  wire n_0_mcp1_ignore_next_mismatch_i_30;
  wire n_0_mcp1_ignore_next_mismatch_i_31;
  wire n_0_mcp1_ignore_next_mismatch_i_32;
  wire n_0_mcp1_ignore_next_mismatch_i_34;
  wire n_0_mcp1_ignore_next_mismatch_i_35;
  wire n_0_mcp1_ignore_next_mismatch_i_36;
  wire n_0_mcp1_ignore_next_mismatch_i_37;
  wire n_0_mcp1_ignore_next_mismatch_i_39;
  wire n_0_mcp1_ignore_next_mismatch_i_40;
  wire n_0_mcp1_ignore_next_mismatch_i_41;
  wire n_0_mcp1_ignore_next_mismatch_i_42;
  wire n_0_mcp1_ignore_next_mismatch_i_44;
  wire n_0_mcp1_ignore_next_mismatch_i_45;
  wire n_0_mcp1_ignore_next_mismatch_i_46;
  wire n_0_mcp1_ignore_next_mismatch_i_47;
  wire n_0_mcp1_ignore_next_mismatch_i_49;
  wire n_0_mcp1_ignore_next_mismatch_i_50;
  wire n_0_mcp1_ignore_next_mismatch_i_51;
  wire n_0_mcp1_ignore_next_mismatch_i_52;
  wire n_0_mcp1_ignore_next_mismatch_i_53;
  wire n_0_mcp1_ignore_next_mismatch_i_54;
  wire n_0_mcp1_ignore_next_mismatch_i_55;
  wire n_0_mcp1_ignore_next_mismatch_i_56;
  wire n_0_mcp1_ignore_next_mismatch_i_57;
  wire n_0_mcp1_ignore_next_mismatch_i_58;
  wire n_0_mcp1_ignore_next_mismatch_i_59;
  wire n_0_mcp1_ignore_next_mismatch_i_60;
  wire n_0_mcp1_ignore_next_mismatch_i_61;
  wire n_0_mcp1_ignore_next_mismatch_i_62;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_12;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_17;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_22;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_28;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_33;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_38;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_43;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_48;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_6;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_9;
  wire \n_0_mcp1_r_type_next_reg[0]_i_2 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_3 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_5 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_6 ;
  wire \n_0_mcp1_r_type_next_reg[1]_i_2 ;
  wire \n_0_mcp1_r_type_next_reg[1]_i_3 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_10 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_11 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_12 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_13 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_14 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_15 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_16 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_17 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_18 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_19 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_20 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_21 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_22 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_23 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_24 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_25 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_26 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_27 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_28 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_29 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_3 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_30 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_31 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_32 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_33 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_34 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_35 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_36 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_37 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_38 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_39 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_4 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_40 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_41 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_5 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_6 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_7 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_8 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_9 ;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_12;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_17;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_22;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_28;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_33;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_38;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_43;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_48;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_6;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_9;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_12;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_17;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_22;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_28;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_33;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_38;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_43;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_48;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_6;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_9;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_12;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_17;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_22;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_28;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_33;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_38;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_4;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_43;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_48;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_5;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_6;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_9;
  wire p_0_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in108_in;
  wire p_0_in111_in;
  wire p_0_in114_in;
  wire p_0_in117_in;
  wire p_0_in120_in;
  wire p_0_in123_in;
  wire p_0_in126_in;
  wire p_0_in12_in;
  wire p_0_in16_in;
  wire p_0_in1_in;
  wire p_0_in20_in;
  wire p_0_in24_in;
  wire p_0_in28_in;
  wire p_0_in32_in;
  wire p_0_in36_in;
  wire p_0_in40_in;
  wire p_0_in44_in;
  wire p_0_in48_in;
  wire p_0_in4_in;
  wire p_0_in52_in;
  wire p_0_in56_in;
  wire p_0_in60_in;
  wire p_0_in64_in;
  wire p_0_in68_in;
  wire p_0_in72_in;
  wire p_0_in75_in;
  wire p_0_in78_in;
  wire p_0_in81_in;
  wire p_0_in84_in;
  wire p_0_in87_in;
  wire p_0_in8_in;
  wire p_0_in90_in;
  wire p_0_in93_in;
  wire p_0_in96_in;
  wire p_0_in99_in;
  wire p_2_in;
  wire p_2_in13_in;
  wire p_2_in17_in;
  wire p_2_in21_in;
  wire p_2_in25_in;
  wire p_2_in29_in;
  wire p_2_in2_in;
  wire p_2_in33_in;
  wire p_2_in37_in;
  wire p_2_in41_in;
  wire p_2_in45_in;
  wire p_2_in49_in;
  wire p_2_in53_in;
  wire p_2_in57_in;
  wire p_2_in5_in;
  wire p_2_in61_in;
  wire p_2_in65_in;
  wire p_2_in69_in;
  wire p_2_in9_in;
  wire [57:0]rx_66_enc;
  wire \rx_pcs_test_i/mcp1_err_block_count_inc_out2 ;
  wire \rx_pcs_test_i/mcp1_err_block_count_inc_out20_out ;
  wire rx_test_data_patt_sel_int;
  wire rx_test_mode_int;
  wire rx_test_patt_sel_int;
  wire rxusrclk2;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_17_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_22_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_28_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_33_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_38_O_UNCONNECTED;
  wire [3:2]NLW_mcp1_ignore_next_mismatch_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_43_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_48_O_UNCONNECTED;
  wire [3:2]NLW_mcp1_ignore_next_mismatch_reg_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_9_O_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h1000000000000001)) 
     \mcp1_dec_c0[0]_i_1 
       (.I0(\n_0_mcp1_dec_c0[0]_i_2 ),
        .I1(rx_66_enc[8]),
        .I2(rx_66_enc[13]),
        .I3(rx_66_enc[14]),
        .I4(rx_66_enc[12]),
        .I5(rx_66_enc[11]),
        .O(O9[0]));
LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_dec_c0[0]_i_2 
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(I10[12]),
        .I3(p_2_in33_in),
        .I4(p_0_in32_in),
        .I5(I10[11]),
        .O(\n_0_mcp1_dec_c0[0]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c0[1]_i_1 
       (.I0(\n_0_mcp1_dec_c0[1]_i_2 ),
        .I1(O9[0]),
        .O(O9[1]));
LUT6 #(
    .INIT(64'h0000000000080000)) 
     \mcp1_dec_c0[1]_i_2 
       (.I0(rx_66_enc[11]),
        .I1(rx_66_enc[12]),
        .I2(rx_66_enc[13]),
        .I3(rx_66_enc[14]),
        .I4(\n_0_mcp1_dec_c0[1]_i_3 ),
        .I5(rx_66_enc[8]),
        .O(\n_0_mcp1_dec_c0[1]_i_2 ));
LUT6 #(
    .INIT(64'h9600009600969600)) 
     \mcp1_dec_c0[1]_i_3 
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(I10[12]),
        .I3(p_2_in33_in),
        .I4(p_0_in32_in),
        .I5(I10[11]),
        .O(\n_0_mcp1_dec_c0[1]_i_3 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \mcp1_dec_c0[2]_i_1 
       (.I0(\n_0_mcp1_dec_c0[7]_i_3 ),
        .O(O9[2]));
LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAEA)) 
     \mcp1_dec_c0[3]_i_1 
       (.I0(\n_0_mcp1_dec_c0[3]_i_2 ),
        .I1(rx_66_enc[13]),
        .I2(rx_66_enc[14]),
        .I3(\n_0_mcp1_dec_c0[3]_i_3 ),
        .I4(rx_66_enc[12]),
        .I5(rx_66_enc[11]),
        .O(O9[3]));
LUT6 #(
    .INIT(64'h0069000000000096)) 
     \mcp1_dec_c0[3]_i_2 
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(I10[12]),
        .I3(\n_0_mcp1_dec_c0[5]_i_2 ),
        .I4(\n_0_mcp1_dec_c0[7]_i_6 ),
        .I5(rx_66_enc[9]),
        .O(\n_0_mcp1_dec_c0[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'h96FFFFFF)) 
     \mcp1_dec_c0[3]_i_3 
       (.I0(p_2_in29_in),
        .I1(p_0_in28_in),
        .I2(I10[10]),
        .I3(rx_66_enc[9]),
        .I4(rx_66_enc[10]),
        .O(\n_0_mcp1_dec_c0[3]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00410028)) 
     \mcp1_dec_c0[4]_i_1 
       (.I0(rx_66_enc[9]),
        .I1(rx_66_enc[11]),
        .I2(rx_66_enc[13]),
        .I3(\n_0_mcp1_dec_c0[5]_i_2 ),
        .I4(rx_66_enc[10]),
        .I5(\n_0_mcp1_dec_c0[7]_i_4 ),
        .O(O9[4]));
LUT6 #(
    .INIT(64'hFFFFFFFF00040410)) 
     \mcp1_dec_c0[5]_i_1 
       (.I0(\n_0_mcp1_dec_c0[5]_i_2 ),
        .I1(rx_66_enc[9]),
        .I2(rx_66_enc[10]),
        .I3(rx_66_enc[13]),
        .I4(rx_66_enc[11]),
        .I5(\n_0_mcp1_dec_c0[5]_i_3 ),
        .O(O9[5]));
LUT6 #(
    .INIT(64'h9FFFFF9FFF9F9FFF)) 
     \mcp1_dec_c0[5]_i_2 
       (.I0(rx_66_enc[12]),
        .I1(rx_66_enc[11]),
        .I2(\n_0_mcp1_dec_c0[7]_i_7 ),
        .I3(p_2_in29_in),
        .I4(p_0_in28_in),
        .I5(I10[10]),
        .O(\n_0_mcp1_dec_c0[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000001000020)) 
     \mcp1_dec_c0[5]_i_3 
       (.I0(rx_66_enc[14]),
        .I1(rx_66_enc[8]),
        .I2(rx_66_enc[13]),
        .I3(rx_66_enc[9]),
        .I4(rx_66_enc[10]),
        .I5(\n_0_mcp1_dec_c0[5]_i_4 ),
        .O(\n_0_mcp1_dec_c0[5]_i_3 ));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c0[5]_i_4 
       (.I0(p_2_in45_in),
        .I1(p_0_in44_in),
        .I2(I10[14]),
        .I3(p_2_in41_in),
        .I4(p_0_in40_in),
        .I5(I10[13]),
        .O(\n_0_mcp1_dec_c0[5]_i_4 ));
LUT5 #(
    .INIT(32'hAAAABAAA)) 
     \mcp1_dec_c0[6]_i_1 
       (.I0(\n_0_mcp1_dec_c0[7]_i_4 ),
        .I1(\n_0_mcp1_dec_c0[6]_i_2 ),
        .I2(rx_66_enc[8]),
        .I3(rx_66_enc[9]),
        .I4(rx_66_enc[10]),
        .O(O9[6]));
LUT6 #(
    .INIT(64'hFFFFFFFFFF69FFFF)) 
     \mcp1_dec_c0[6]_i_2 
       (.I0(I10[16]),
        .I1(p_0_in52_in),
        .I2(p_2_in53_in),
        .I3(rx_66_enc[13]),
        .I4(rx_66_enc[11]),
        .I5(rx_66_enc[12]),
        .O(\n_0_mcp1_dec_c0[6]_i_2 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_dec_c0[7]_i_1 
       (.I0(I1),
        .I1(\n_0_mcp1_dec_c0[7]_i_3 ),
        .O(SR));
LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \mcp1_dec_c0[7]_i_2 
       (.I0(\n_0_mcp1_dec_c0[7]_i_4 ),
        .I1(rx_66_enc[14]),
        .I2(rx_66_enc[8]),
        .I3(rx_66_enc[12]),
        .I4(\n_0_mcp1_dec_c0[7]_i_5 ),
        .O(O9[7]));
LUT6 #(
    .INIT(64'hE7FFFFFFFFFFFF7E)) 
     \mcp1_dec_c0[7]_i_3 
       (.I0(rx_66_enc[9]),
        .I1(\n_0_mcp1_dec_c0[7]_i_6 ),
        .I2(rx_66_enc[10]),
        .I3(rx_66_enc[8]),
        .I4(\n_0_mcp1_dec_c0[7]_i_7 ),
        .I5(\n_0_mcp1_dec_c0[7]_i_8 ),
        .O(\n_0_mcp1_dec_c0[7]_i_3 ));
LUT6 #(
    .INIT(64'h0410000000004000)) 
     \mcp1_dec_c0[7]_i_4 
       (.I0(\n_0_mcp1_dec_c0[7]_i_9 ),
        .I1(rx_66_enc[12]),
        .I2(rx_66_enc[13]),
        .I3(rx_66_enc[11]),
        .I4(rx_66_enc[9]),
        .I5(rx_66_enc[10]),
        .O(\n_0_mcp1_dec_c0[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000004114)) 
     \mcp1_dec_c0[7]_i_5 
       (.I0(rx_66_enc[9]),
        .I1(I10[12]),
        .I2(p_0_in36_in),
        .I3(p_2_in37_in),
        .I4(rx_66_enc[13]),
        .I5(rx_66_enc[11]),
        .O(\n_0_mcp1_dec_c0[7]_i_5 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c0[7]_i_6 
       (.I0(p_2_in41_in),
        .I1(p_0_in40_in),
        .I2(I10[13]),
        .I3(p_2_in49_in),
        .I4(p_0_in48_in),
        .I5(I10[15]),
        .O(\n_0_mcp1_dec_c0[7]_i_6 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c0[7]_i_7 
       (.I0(p_2_in53_in),
        .I1(p_0_in52_in),
        .I2(I10[16]),
        .I3(p_2_in49_in),
        .I4(p_0_in48_in),
        .I5(I10[15]),
        .O(\n_0_mcp1_dec_c0[7]_i_7 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c0[7]_i_8 
       (.I0(p_2_in45_in),
        .I1(p_0_in44_in),
        .I2(I10[14]),
        .I3(p_2_in41_in),
        .I4(p_0_in40_in),
        .I5(I10[13]),
        .O(\n_0_mcp1_dec_c0[7]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'hBEEBEBBE)) 
     \mcp1_dec_c0[7]_i_9 
       (.I0(rx_66_enc[8]),
        .I1(rx_66_enc[13]),
        .I2(I10[16]),
        .I3(p_0_in52_in),
        .I4(p_2_in53_in),
        .O(\n_0_mcp1_dec_c0[7]_i_9 ));
LUT6 #(
    .INIT(64'h1000000000000001)) 
     \mcp1_dec_c1[0]_i_1 
       (.I0(\n_0_mcp1_dec_c1[0]_i_2 ),
        .I1(rx_66_enc[15]),
        .I2(rx_66_enc[20]),
        .I3(rx_66_enc[21]),
        .I4(rx_66_enc[19]),
        .I5(rx_66_enc[18]),
        .O(O10[0]));
LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_dec_c1[0]_i_2 
       (.I0(p_2_in65_in),
        .I1(p_0_in64_in),
        .I2(I10[19]),
        .I3(p_2_in61_in),
        .I4(p_0_in60_in),
        .I5(I10[18]),
        .O(\n_0_mcp1_dec_c1[0]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c1[1]_i_1 
       (.I0(\n_0_mcp1_dec_c1[1]_i_2 ),
        .I1(O10[0]),
        .O(O10[1]));
LUT6 #(
    .INIT(64'h0000000000080000)) 
     \mcp1_dec_c1[1]_i_2 
       (.I0(rx_66_enc[18]),
        .I1(rx_66_enc[19]),
        .I2(rx_66_enc[20]),
        .I3(rx_66_enc[21]),
        .I4(\n_0_mcp1_dec_c1[1]_i_3 ),
        .I5(rx_66_enc[15]),
        .O(\n_0_mcp1_dec_c1[1]_i_2 ));
LUT6 #(
    .INIT(64'h9600009600969600)) 
     \mcp1_dec_c1[1]_i_3 
       (.I0(p_2_in65_in),
        .I1(p_0_in64_in),
        .I2(I10[19]),
        .I3(p_2_in61_in),
        .I4(p_0_in60_in),
        .I5(I10[18]),
        .O(\n_0_mcp1_dec_c1[1]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_dec_c1[2]_i_1 
       (.I0(\n_0_mcp1_dec_c1[7]_i_3 ),
        .O(O10[2]));
LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAEA)) 
     \mcp1_dec_c1[3]_i_1 
       (.I0(\n_0_mcp1_dec_c1[3]_i_2 ),
        .I1(rx_66_enc[20]),
        .I2(rx_66_enc[21]),
        .I3(\n_0_mcp1_dec_c1[3]_i_3 ),
        .I4(rx_66_enc[19]),
        .I5(rx_66_enc[18]),
        .O(O10[3]));
LUT6 #(
    .INIT(64'h0069000000000096)) 
     \mcp1_dec_c1[3]_i_2 
       (.I0(p_2_in65_in),
        .I1(p_0_in64_in),
        .I2(I10[19]),
        .I3(\n_0_mcp1_dec_c1[5]_i_2 ),
        .I4(\n_0_mcp1_dec_c1[7]_i_6 ),
        .I5(rx_66_enc[16]),
        .O(\n_0_mcp1_dec_c1[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'h96FFFFFF)) 
     \mcp1_dec_c1[3]_i_3 
       (.I0(p_2_in57_in),
        .I1(p_0_in56_in),
        .I2(I10[17]),
        .I3(rx_66_enc[16]),
        .I4(rx_66_enc[17]),
        .O(\n_0_mcp1_dec_c1[3]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00410028)) 
     \mcp1_dec_c1[4]_i_1 
       (.I0(rx_66_enc[16]),
        .I1(rx_66_enc[18]),
        .I2(rx_66_enc[20]),
        .I3(\n_0_mcp1_dec_c1[5]_i_2 ),
        .I4(rx_66_enc[17]),
        .I5(\n_0_mcp1_dec_c1[7]_i_4 ),
        .O(O10[4]));
LUT6 #(
    .INIT(64'hFFFFFFFF00040410)) 
     \mcp1_dec_c1[5]_i_1 
       (.I0(\n_0_mcp1_dec_c1[5]_i_2 ),
        .I1(rx_66_enc[16]),
        .I2(rx_66_enc[17]),
        .I3(rx_66_enc[20]),
        .I4(rx_66_enc[18]),
        .I5(\n_0_mcp1_dec_c1[5]_i_3 ),
        .O(O10[5]));
LUT6 #(
    .INIT(64'h9FFFFF9FFF9F9FFF)) 
     \mcp1_dec_c1[5]_i_2 
       (.I0(rx_66_enc[19]),
        .I1(rx_66_enc[18]),
        .I2(\n_0_mcp1_dec_c1[7]_i_7 ),
        .I3(p_2_in57_in),
        .I4(p_0_in56_in),
        .I5(I10[17]),
        .O(\n_0_mcp1_dec_c1[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000001000020)) 
     \mcp1_dec_c1[5]_i_3 
       (.I0(rx_66_enc[21]),
        .I1(rx_66_enc[15]),
        .I2(rx_66_enc[20]),
        .I3(rx_66_enc[16]),
        .I4(rx_66_enc[17]),
        .I5(\n_0_mcp1_dec_c1[5]_i_4 ),
        .O(\n_0_mcp1_dec_c1[5]_i_3 ));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c1[5]_i_4 
       (.I0(p_0_in),
        .I1(p_0_in72_in),
        .I2(I10[21]),
        .I3(p_2_in69_in),
        .I4(p_0_in68_in),
        .I5(I10[20]),
        .O(\n_0_mcp1_dec_c1[5]_i_4 ));
LUT5 #(
    .INIT(32'hAAAABAAA)) 
     \mcp1_dec_c1[6]_i_1 
       (.I0(\n_0_mcp1_dec_c1[7]_i_4 ),
        .I1(\n_0_mcp1_dec_c1[6]_i_2 ),
        .I2(rx_66_enc[15]),
        .I3(rx_66_enc[16]),
        .I4(rx_66_enc[17]),
        .O(O10[6]));
LUT6 #(
    .INIT(64'hFFFFFFFFFF69FFFF)) 
     \mcp1_dec_c1[6]_i_2 
       (.I0(I10[23]),
        .I1(p_0_in78_in),
        .I2(p_0_in4_in),
        .I3(rx_66_enc[20]),
        .I4(rx_66_enc[18]),
        .I5(rx_66_enc[19]),
        .O(\n_0_mcp1_dec_c1[6]_i_2 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_dec_c1[7]_i_1 
       (.I0(I1),
        .I1(\n_0_mcp1_dec_c1[7]_i_3 ),
        .O(O11));
LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \mcp1_dec_c1[7]_i_2 
       (.I0(\n_0_mcp1_dec_c1[7]_i_4 ),
        .I1(rx_66_enc[21]),
        .I2(rx_66_enc[15]),
        .I3(rx_66_enc[19]),
        .I4(\n_0_mcp1_dec_c1[7]_i_5 ),
        .O(O10[7]));
LUT6 #(
    .INIT(64'hE7FFFFFFFFFFFF7E)) 
     \mcp1_dec_c1[7]_i_3 
       (.I0(rx_66_enc[16]),
        .I1(\n_0_mcp1_dec_c1[7]_i_6 ),
        .I2(rx_66_enc[17]),
        .I3(rx_66_enc[15]),
        .I4(\n_0_mcp1_dec_c1[7]_i_7 ),
        .I5(\n_0_mcp1_dec_c1[7]_i_8 ),
        .O(\n_0_mcp1_dec_c1[7]_i_3 ));
LUT6 #(
    .INIT(64'h0410000000004000)) 
     \mcp1_dec_c1[7]_i_4 
       (.I0(\n_0_mcp1_dec_c1[7]_i_9 ),
        .I1(rx_66_enc[19]),
        .I2(rx_66_enc[20]),
        .I3(rx_66_enc[18]),
        .I4(rx_66_enc[16]),
        .I5(rx_66_enc[17]),
        .O(\n_0_mcp1_dec_c1[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000004114)) 
     \mcp1_dec_c1[7]_i_5 
       (.I0(rx_66_enc[16]),
        .I1(I10[19]),
        .I2(p_0_in64_in),
        .I3(p_2_in65_in),
        .I4(rx_66_enc[20]),
        .I5(rx_66_enc[18]),
        .O(\n_0_mcp1_dec_c1[7]_i_5 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c1[7]_i_6 
       (.I0(p_2_in69_in),
        .I1(p_0_in68_in),
        .I2(I10[20]),
        .I3(p_0_in1_in),
        .I4(p_0_in75_in),
        .I5(I10[22]),
        .O(\n_0_mcp1_dec_c1[7]_i_6 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c1[7]_i_7 
       (.I0(p_0_in4_in),
        .I1(p_0_in78_in),
        .I2(I10[23]),
        .I3(p_0_in1_in),
        .I4(p_0_in75_in),
        .I5(I10[22]),
        .O(\n_0_mcp1_dec_c1[7]_i_7 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c1[7]_i_8 
       (.I0(p_0_in),
        .I1(p_0_in72_in),
        .I2(I10[21]),
        .I3(p_2_in69_in),
        .I4(p_0_in68_in),
        .I5(I10[20]),
        .O(\n_0_mcp1_dec_c1[7]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'hBEEBEBBE)) 
     \mcp1_dec_c1[7]_i_9 
       (.I0(rx_66_enc[15]),
        .I1(rx_66_enc[20]),
        .I2(I10[23]),
        .I3(p_0_in78_in),
        .I4(p_0_in4_in),
        .O(\n_0_mcp1_dec_c1[7]_i_9 ));
LUT6 #(
    .INIT(64'h0000000000008004)) 
     \mcp1_dec_c2[0]_i_1 
       (.I0(rx_66_enc[26]),
        .I1(\n_0_mcp1_dec_c2[1]_i_2 ),
        .I2(rx_66_enc[27]),
        .I3(rx_66_enc[25]),
        .I4(rx_66_enc[24]),
        .I5(rx_66_enc[23]),
        .O(O12[0]));
LUT6 #(
    .INIT(64'h1080000000010000)) 
     \mcp1_dec_c2[1]_i_1 
       (.I0(rx_66_enc[23]),
        .I1(rx_66_enc[24]),
        .I2(rx_66_enc[25]),
        .I3(rx_66_enc[27]),
        .I4(\n_0_mcp1_dec_c2[1]_i_2 ),
        .I5(rx_66_enc[26]),
        .O(O12[1]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'h41141441)) 
     \mcp1_dec_c2[1]_i_2 
       (.I0(rx_66_enc[22]),
        .I1(rx_66_enc[27]),
        .I2(I10[30]),
        .I3(p_0_in99_in),
        .I4(p_0_in32_in),
        .O(\n_0_mcp1_dec_c2[1]_i_2 ));
LUT6 #(
    .INIT(64'h1800000000000081)) 
     \mcp1_dec_c2[2]_i_1 
       (.I0(rx_66_enc[23]),
        .I1(\n_0_mcp1_dec_c2[2]_i_2 ),
        .I2(rx_66_enc[24]),
        .I3(rx_66_enc[22]),
        .I4(\n_0_mcp1_dec_c2[2]_i_3 ),
        .I5(\n_0_mcp1_dec_c2[2]_i_4 ),
        .O(O7));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c2[2]_i_2 
       (.I0(p_0_in20_in),
        .I1(p_0_in90_in),
        .I2(I10[27]),
        .I3(p_0_in28_in),
        .I4(p_0_in96_in),
        .I5(I10[29]),
        .O(\n_0_mcp1_dec_c2[2]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c2[2]_i_3 
       (.I0(p_0_in32_in),
        .I1(p_0_in99_in),
        .I2(I10[30]),
        .I3(p_0_in28_in),
        .I4(p_0_in96_in),
        .I5(I10[29]),
        .O(\n_0_mcp1_dec_c2[2]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c2[2]_i_4 
       (.I0(p_0_in24_in),
        .I1(p_0_in93_in),
        .I2(I10[28]),
        .I3(p_0_in20_in),
        .I4(p_0_in90_in),
        .I5(I10[27]),
        .O(\n_0_mcp1_dec_c2[2]_i_4 ));
LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAEA)) 
     \mcp1_dec_c2[3]_i_1 
       (.I0(\n_0_mcp1_dec_c2[4]_i_2 ),
        .I1(rx_66_enc[27]),
        .I2(rx_66_enc[28]),
        .I3(\n_0_mcp1_dec_c2[3]_i_2 ),
        .I4(rx_66_enc[26]),
        .I5(rx_66_enc[25]),
        .O(O12[2]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT4 #(
    .INIT(16'hFF96)) 
     \mcp1_dec_c2[3]_i_2 
       (.I0(p_0_in8_in),
        .I1(p_0_in81_in),
        .I2(I10[24]),
        .I3(\n_0_mcp1_dec_c2[3]_i_3 ),
        .O(\n_0_mcp1_dec_c2[3]_i_2 ));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c2[3]_i_3 
       (.I0(p_0_in16_in),
        .I1(p_0_in87_in),
        .I2(I10[26]),
        .I3(p_0_in12_in),
        .I4(p_0_in84_in),
        .I5(I10[25]),
        .O(\n_0_mcp1_dec_c2[3]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c2[4]_i_1 
       (.I0(\n_0_mcp1_dec_c2[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c2[7]_i_3 ),
        .O(O12[3]));
LUT6 #(
    .INIT(64'h1441000000004114)) 
     \mcp1_dec_c2[4]_i_2 
       (.I0(\n_0_mcp1_dec_c2[5]_i_3 ),
        .I1(p_0_in16_in),
        .I2(p_0_in87_in),
        .I3(I10[26]),
        .I4(\n_0_mcp1_dec_c2[2]_i_2 ),
        .I5(rx_66_enc[23]),
        .O(\n_0_mcp1_dec_c2[4]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAABAAABAABAA)) 
     \mcp1_dec_c2[5]_i_1 
       (.I0(\n_0_mcp1_dec_c2[5]_i_2 ),
        .I1(\n_0_mcp1_dec_c2[5]_i_3 ),
        .I2(rx_66_enc[23]),
        .I3(rx_66_enc[24]),
        .I4(rx_66_enc[27]),
        .I5(rx_66_enc[25]),
        .O(O12[4]));
LUT6 #(
    .INIT(64'h2008000000000000)) 
     \mcp1_dec_c2[5]_i_2 
       (.I0(\n_0_mcp1_dec_c2[1]_i_2 ),
        .I1(rx_66_enc[27]),
        .I2(rx_66_enc[24]),
        .I3(rx_66_enc[23]),
        .I4(rx_66_enc[26]),
        .I5(rx_66_enc[25]),
        .O(\n_0_mcp1_dec_c2[5]_i_2 ));
LUT6 #(
    .INIT(64'h9FFFFF9FFF9F9FFF)) 
     \mcp1_dec_c2[5]_i_3 
       (.I0(rx_66_enc[26]),
        .I1(rx_66_enc[25]),
        .I2(\n_0_mcp1_dec_c2[2]_i_3 ),
        .I3(p_0_in8_in),
        .I4(p_0_in81_in),
        .I5(I10[24]),
        .O(\n_0_mcp1_dec_c2[5]_i_3 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
     \mcp1_dec_c2[6]_i_1 
       (.I0(\n_0_mcp1_dec_c2[7]_i_3 ),
        .I1(rx_66_enc[25]),
        .I2(rx_66_enc[26]),
        .I3(\n_0_mcp1_dec_c2[6]_i_2 ),
        .I4(rx_66_enc[27]),
        .I5(\n_0_mcp1_dec_c2[6]_i_3 ),
        .O(O12[5]));
LUT6 #(
    .INIT(64'h96FFFF96FF9696FF)) 
     \mcp1_dec_c2[6]_i_2 
       (.I0(p_0_in16_in),
        .I1(p_0_in87_in),
        .I2(I10[26]),
        .I3(p_0_in12_in),
        .I4(p_0_in84_in),
        .I5(I10[25]),
        .O(\n_0_mcp1_dec_c2[6]_i_2 ));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c2[6]_i_3 
       (.I0(p_0_in32_in),
        .I1(p_0_in99_in),
        .I2(I10[30]),
        .I3(p_0_in8_in),
        .I4(p_0_in81_in),
        .I5(I10[24]),
        .O(\n_0_mcp1_dec_c2[6]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_dec_c2[7]_i_1 
       (.I0(I1),
        .I1(O7),
        .O(O13));
LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \mcp1_dec_c2[7]_i_2 
       (.I0(\n_0_mcp1_dec_c2[7]_i_3 ),
        .I1(rx_66_enc[22]),
        .I2(rx_66_enc[28]),
        .I3(rx_66_enc[26]),
        .I4(\n_0_mcp1_dec_c2[7]_i_4 ),
        .O(O12[6]));
LUT6 #(
    .INIT(64'h0820000000008000)) 
     \mcp1_dec_c2[7]_i_3 
       (.I0(\n_0_mcp1_dec_c2[1]_i_2 ),
        .I1(rx_66_enc[26]),
        .I2(rx_66_enc[27]),
        .I3(rx_66_enc[25]),
        .I4(rx_66_enc[24]),
        .I5(rx_66_enc[23]),
        .O(\n_0_mcp1_dec_c2[7]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000004114)) 
     \mcp1_dec_c2[7]_i_4 
       (.I0(rx_66_enc[23]),
        .I1(I10[26]),
        .I2(p_0_in87_in),
        .I3(p_0_in16_in),
        .I4(rx_66_enc[27]),
        .I5(rx_66_enc[25]),
        .O(\n_0_mcp1_dec_c2[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000008100)) 
     \mcp1_dec_c3[0]_i_1 
       (.I0(rx_66_enc[34]),
        .I1(rx_66_enc[33]),
        .I2(rx_66_enc[32]),
        .I3(\n_0_mcp1_dec_c3[5]_i_3 ),
        .I4(rx_66_enc[31]),
        .I5(rx_66_enc[30]),
        .O(O14[0]));
LUT6 #(
    .INIT(64'h0080000000008004)) 
     \mcp1_dec_c3[1]_i_1 
       (.I0(rx_66_enc[33]),
        .I1(\n_0_mcp1_dec_c3[5]_i_3 ),
        .I2(rx_66_enc[32]),
        .I3(rx_66_enc[34]),
        .I4(rx_66_enc[31]),
        .I5(rx_66_enc[30]),
        .O(O14[1]));
LUT6 #(
    .INIT(64'h1800000000000081)) 
     \mcp1_dec_c3[2]_i_1 
       (.I0(rx_66_enc[30]),
        .I1(\n_0_mcp1_dec_c3[2]_i_2 ),
        .I2(rx_66_enc[31]),
        .I3(rx_66_enc[29]),
        .I4(\n_0_mcp1_dec_c3[2]_i_3 ),
        .I5(\n_0_mcp1_dec_c3[2]_i_4 ),
        .O(O3));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c3[2]_i_2 
       (.I0(p_0_in48_in),
        .I1(p_0_in111_in),
        .I2(I10[34]),
        .I3(p_0_in56_in),
        .I4(p_0_in117_in),
        .I5(I10[36]),
        .O(\n_0_mcp1_dec_c3[2]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c3[2]_i_3 
       (.I0(p_0_in60_in),
        .I1(p_0_in120_in),
        .I2(I10[37]),
        .I3(p_0_in56_in),
        .I4(p_0_in117_in),
        .I5(I10[36]),
        .O(\n_0_mcp1_dec_c3[2]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c3[2]_i_4 
       (.I0(p_0_in48_in),
        .I1(p_0_in111_in),
        .I2(I10[34]),
        .I3(p_0_in52_in),
        .I4(p_0_in114_in),
        .I5(I10[35]),
        .O(\n_0_mcp1_dec_c3[2]_i_4 ));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
     \mcp1_dec_c3[3]_i_1 
       (.I0(\n_0_mcp1_dec_c3[4]_i_2 ),
        .I1(rx_66_enc[34]),
        .I2(rx_66_enc[35]),
        .I3(\n_0_mcp1_dec_c3[3]_i_2 ),
        .I4(rx_66_enc[33]),
        .I5(rx_66_enc[32]),
        .O(O14[2]));
LUT4 #(
    .INIT(16'h0069)) 
     \mcp1_dec_c3[3]_i_2 
       (.I0(p_0_in36_in),
        .I1(p_0_in102_in),
        .I2(I10[31]),
        .I3(\n_0_mcp1_dec_c3[3]_i_3 ),
        .O(\n_0_mcp1_dec_c3[3]_i_2 ));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c3[3]_i_3 
       (.I0(p_0_in44_in),
        .I1(p_0_in108_in),
        .I2(I10[33]),
        .I3(p_0_in40_in),
        .I4(p_0_in105_in),
        .I5(I10[32]),
        .O(\n_0_mcp1_dec_c3[3]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c3[4]_i_1 
       (.I0(\n_0_mcp1_dec_c3[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c3[7]_i_3 ),
        .O(O14[3]));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'h01104004)) 
     \mcp1_dec_c3[4]_i_2 
       (.I0(\n_0_mcp1_dec_c3[5]_i_5 ),
        .I1(rx_66_enc[31]),
        .I2(rx_66_enc[34]),
        .I3(rx_66_enc[32]),
        .I4(rx_66_enc[30]),
        .O(\n_0_mcp1_dec_c3[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF01400000)) 
     \mcp1_dec_c3[5]_i_1 
       (.I0(\n_0_mcp1_dec_c3[5]_i_2 ),
        .I1(rx_66_enc[30]),
        .I2(rx_66_enc[31]),
        .I3(rx_66_enc[34]),
        .I4(\n_0_mcp1_dec_c3[5]_i_3 ),
        .I5(\n_0_mcp1_dec_c3[5]_i_4 ),
        .O(O14[4]));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c3[5]_i_2 
       (.I0(p_0_in48_in),
        .I1(p_0_in111_in),
        .I2(I10[34]),
        .I3(p_0_in52_in),
        .I4(p_0_in114_in),
        .I5(I10[35]),
        .O(\n_0_mcp1_dec_c3[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT5 #(
    .INIT(32'h69000069)) 
     \mcp1_dec_c3[5]_i_3 
       (.I0(p_0_in36_in),
        .I1(p_0_in102_in),
        .I2(I10[31]),
        .I3(rx_66_enc[34]),
        .I4(rx_66_enc[35]),
        .O(\n_0_mcp1_dec_c3[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'h00000610)) 
     \mcp1_dec_c3[5]_i_4 
       (.I0(rx_66_enc[32]),
        .I1(rx_66_enc[34]),
        .I2(rx_66_enc[31]),
        .I3(rx_66_enc[30]),
        .I4(\n_0_mcp1_dec_c3[5]_i_5 ),
        .O(\n_0_mcp1_dec_c3[5]_i_4 ));
LUT6 #(
    .INIT(64'h9FFFFF9FFF9F9FFF)) 
     \mcp1_dec_c3[5]_i_5 
       (.I0(rx_66_enc[32]),
        .I1(rx_66_enc[33]),
        .I2(\n_0_mcp1_dec_c3[2]_i_3 ),
        .I3(p_0_in36_in),
        .I4(p_0_in102_in),
        .I5(I10[31]),
        .O(\n_0_mcp1_dec_c3[5]_i_5 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
     \mcp1_dec_c3[6]_i_1 
       (.I0(\n_0_mcp1_dec_c3[7]_i_3 ),
        .I1(\n_0_mcp1_dec_c3[6]_i_2 ),
        .I2(\n_0_mcp1_dec_c3[6]_i_3 ),
        .I3(rx_66_enc[33]),
        .I4(rx_66_enc[30]),
        .I5(rx_66_enc[31]),
        .O(O14[5]));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c3[6]_i_2 
       (.I0(p_0_in60_in),
        .I1(p_0_in120_in),
        .I2(I10[37]),
        .I3(p_0_in36_in),
        .I4(p_0_in102_in),
        .I5(I10[31]),
        .O(\n_0_mcp1_dec_c3[6]_i_2 ));
LUT6 #(
    .INIT(64'h0096960096000096)) 
     \mcp1_dec_c3[6]_i_3 
       (.I0(p_0_in48_in),
        .I1(p_0_in111_in),
        .I2(I10[34]),
        .I3(p_0_in56_in),
        .I4(p_0_in117_in),
        .I5(I10[36]),
        .O(\n_0_mcp1_dec_c3[6]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_dec_c3[7]_i_1 
       (.I0(I1),
        .I1(O3),
        .O(O15));
LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \mcp1_dec_c3[7]_i_2 
       (.I0(\n_0_mcp1_dec_c3[7]_i_3 ),
        .I1(rx_66_enc[29]),
        .I2(rx_66_enc[35]),
        .I3(rx_66_enc[33]),
        .I4(\n_0_mcp1_dec_c3[7]_i_4 ),
        .O(O14[6]));
LUT6 #(
    .INIT(64'h0800008020000000)) 
     \mcp1_dec_c3[7]_i_3 
       (.I0(\n_0_mcp1_dec_c3[5]_i_3 ),
        .I1(rx_66_enc[32]),
        .I2(rx_66_enc[34]),
        .I3(rx_66_enc[31]),
        .I4(rx_66_enc[30]),
        .I5(rx_66_enc[33]),
        .O(\n_0_mcp1_dec_c3[7]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000004114)) 
     \mcp1_dec_c3[7]_i_4 
       (.I0(rx_66_enc[30]),
        .I1(I10[33]),
        .I2(p_0_in108_in),
        .I3(p_0_in44_in),
        .I4(rx_66_enc[34]),
        .I5(rx_66_enc[32]),
        .O(\n_0_mcp1_dec_c3[7]_i_4 ));
LUT6 #(
    .INIT(64'h0040000000000001)) 
     \mcp1_dec_c4[0]_i_1 
       (.I0(rx_66_enc[36]),
        .I1(rx_66_enc[42]),
        .I2(rx_66_enc[40]),
        .I3(\n_0_mcp1_dec_c4[0]_i_2 ),
        .I4(rx_66_enc[39]),
        .I5(rx_66_enc[41]),
        .O(O16[0]));
LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_dec_c4[0]_i_2 
       (.I0(p_0_in72_in),
        .I1(\n_0_mcp1_descr_reg_reg[0] ),
        .I2(I10[40]),
        .I3(p_0_in68_in),
        .I4(p_0_in126_in),
        .I5(I10[39]),
        .O(\n_0_mcp1_dec_c4[0]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c4[1]_i_1 
       (.I0(\n_0_mcp1_dec_c4[1]_i_2 ),
        .I1(O16[0]),
        .O(O16[1]));
LUT6 #(
    .INIT(64'h0000000000080000)) 
     \mcp1_dec_c4[1]_i_2 
       (.I0(rx_66_enc[39]),
        .I1(rx_66_enc[40]),
        .I2(rx_66_enc[41]),
        .I3(rx_66_enc[42]),
        .I4(\n_0_mcp1_dec_c4[1]_i_3 ),
        .I5(rx_66_enc[36]),
        .O(\n_0_mcp1_dec_c4[1]_i_2 ));
LUT6 #(
    .INIT(64'h9600009600969600)) 
     \mcp1_dec_c4[1]_i_3 
       (.I0(p_0_in72_in),
        .I1(\n_0_mcp1_descr_reg_reg[0] ),
        .I2(I10[40]),
        .I3(p_0_in68_in),
        .I4(p_0_in126_in),
        .I5(I10[39]),
        .O(\n_0_mcp1_dec_c4[1]_i_3 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \mcp1_dec_c4[2]_i_1 
       (.I0(\n_0_mcp1_dec_c4[7]_i_3 ),
        .O(O16[2]));
LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAEA)) 
     \mcp1_dec_c4[3]_i_1 
       (.I0(\n_0_mcp1_dec_c4[4]_i_2 ),
        .I1(rx_66_enc[41]),
        .I2(rx_66_enc[42]),
        .I3(\n_0_mcp1_dec_c4[3]_i_2 ),
        .I4(rx_66_enc[39]),
        .I5(rx_66_enc[40]),
        .O(O16[3]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'hBFFBFBBF)) 
     \mcp1_dec_c4[3]_i_2 
       (.I0(rx_66_enc[36]),
        .I1(rx_66_enc[37]),
        .I2(I10[40]),
        .I3(\n_0_mcp1_descr_reg_reg[0] ),
        .I4(p_0_in72_in),
        .O(\n_0_mcp1_dec_c4[3]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c4[4]_i_1 
       (.I0(\n_0_mcp1_dec_c4[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c4[7]_i_4 ),
        .O(O16[4]));
LUT6 #(
    .INIT(64'h0080000000008000)) 
     \mcp1_dec_c4[4]_i_2 
       (.I0(rx_66_enc[36]),
        .I1(\n_0_mcp1_dec_c4[7]_i_7 ),
        .I2(\n_0_mcp1_dec_c4[5]_i_3 ),
        .I3(rx_66_enc[38]),
        .I4(\n_0_mcp1_dec_c4[7]_i_6 ),
        .I5(rx_66_enc[37]),
        .O(\n_0_mcp1_dec_c4[4]_i_2 ));
LUT6 #(
    .INIT(64'h0080800003808000)) 
     \mcp1_dec_c4[5]_i_1 
       (.I0(\n_0_mcp1_dec_c4[5]_i_2 ),
        .I1(rx_66_enc[36]),
        .I2(\n_0_mcp1_dec_c4[5]_i_3 ),
        .I3(rx_66_enc[39]),
        .I4(rx_66_enc[40]),
        .I5(\n_0_mcp1_dec_c4[5]_i_4 ),
        .O(O16[5]));
LUT6 #(
    .INIT(64'h0000288228824114)) 
     \mcp1_dec_c4[5]_i_2 
       (.I0(rx_66_enc[37]),
        .I1(I10[40]),
        .I2(\n_0_mcp1_descr_reg_reg[0] ),
        .I3(p_0_in72_in),
        .I4(rx_66_enc[41]),
        .I5(rx_66_enc[39]),
        .O(\n_0_mcp1_dec_c4[5]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c4[5]_i_3 
       (.I0(p_0_in84_in),
        .I1(I10[5]),
        .I2(I10[44]),
        .I3(p_0_in81_in),
        .I4(I10[4]),
        .I5(I10[43]),
        .O(\n_0_mcp1_dec_c4[5]_i_3 ));
LUT5 #(
    .INIT(32'hBDDBDBBD)) 
     \mcp1_dec_c4[5]_i_4 
       (.I0(rx_66_enc[41]),
        .I1(rx_66_enc[37]),
        .I2(I10[40]),
        .I3(\n_0_mcp1_descr_reg_reg[0] ),
        .I4(p_0_in72_in),
        .O(\n_0_mcp1_dec_c4[5]_i_4 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
     \mcp1_dec_c4[6]_i_1 
       (.I0(\n_0_mcp1_dec_c4[7]_i_4 ),
        .I1(rx_66_enc[42]),
        .I2(rx_66_enc[41]),
        .I3(\n_0_mcp1_dec_c4[6]_i_2 ),
        .I4(\n_0_mcp1_dec_c4[6]_i_3 ),
        .I5(rx_66_enc[40]),
        .O(O16[6]));
LUT6 #(
    .INIT(64'h96FFFF96FF9696FF)) 
     \mcp1_dec_c4[6]_i_2 
       (.I0(p_0_in72_in),
        .I1(\n_0_mcp1_descr_reg_reg[0] ),
        .I2(I10[40]),
        .I3(p_0_in68_in),
        .I4(p_0_in126_in),
        .I5(I10[39]),
        .O(\n_0_mcp1_dec_c4[6]_i_2 ));
LUT6 #(
    .INIT(64'h9600009600969600)) 
     \mcp1_dec_c4[6]_i_3 
       (.I0(p_0_in75_in),
        .I1(I10[2]),
        .I2(I10[41]),
        .I3(p_0_in64_in),
        .I4(p_0_in123_in),
        .I5(I10[38]),
        .O(\n_0_mcp1_dec_c4[6]_i_3 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_dec_c4[7]_i_1 
       (.I0(I1),
        .I1(\n_0_mcp1_dec_c4[7]_i_3 ),
        .O(O17));
LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \mcp1_dec_c4[7]_i_2 
       (.I0(\n_0_mcp1_dec_c4[7]_i_4 ),
        .I1(rx_66_enc[42]),
        .I2(rx_66_enc[36]),
        .I3(rx_66_enc[40]),
        .I4(\n_0_mcp1_dec_c4[7]_i_5 ),
        .O(O16[7]));
LUT6 #(
    .INIT(64'hBDFFFFFFFFFFFF7E)) 
     \mcp1_dec_c4[7]_i_3 
       (.I0(rx_66_enc[38]),
        .I1(rx_66_enc[37]),
        .I2(\n_0_mcp1_dec_c4[7]_i_6 ),
        .I3(\n_0_mcp1_dec_c4[7]_i_7 ),
        .I4(\n_0_mcp1_dec_c4[5]_i_3 ),
        .I5(rx_66_enc[36]),
        .O(\n_0_mcp1_dec_c4[7]_i_3 ));
LUT6 #(
    .INIT(64'h08A800000000A000)) 
     \mcp1_dec_c4[7]_i_4 
       (.I0(\n_0_mcp1_dec_c4[7]_i_8 ),
        .I1(rx_66_enc[40]),
        .I2(rx_66_enc[41]),
        .I3(rx_66_enc[39]),
        .I4(rx_66_enc[37]),
        .I5(rx_66_enc[38]),
        .O(\n_0_mcp1_dec_c4[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000004114)) 
     \mcp1_dec_c4[7]_i_5 
       (.I0(rx_66_enc[37]),
        .I1(I10[40]),
        .I2(\n_0_mcp1_descr_reg_reg[0] ),
        .I3(p_0_in72_in),
        .I4(rx_66_enc[41]),
        .I5(rx_66_enc[39]),
        .O(\n_0_mcp1_dec_c4[7]_i_5 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c4[7]_i_6 
       (.I0(p_0_in75_in),
        .I1(I10[2]),
        .I2(I10[41]),
        .I3(p_0_in81_in),
        .I4(I10[4]),
        .I5(I10[43]),
        .O(\n_0_mcp1_dec_c4[7]_i_6 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c4[7]_i_7 
       (.I0(p_0_in78_in),
        .I1(I10[3]),
        .I2(I10[42]),
        .I3(p_0_in75_in),
        .I4(I10[2]),
        .I5(I10[41]),
        .O(\n_0_mcp1_dec_c4[7]_i_7 ));
LUT5 #(
    .INIT(32'h00009009)) 
     \mcp1_dec_c4[7]_i_8 
       (.I0(rx_66_enc[39]),
        .I1(rx_66_enc[40]),
        .I2(rx_66_enc[42]),
        .I3(rx_66_enc[41]),
        .I4(rx_66_enc[36]),
        .O(\n_0_mcp1_dec_c4[7]_i_8 ));
LUT6 #(
    .INIT(64'h0004000000000001)) 
     \mcp1_dec_c5[0]_i_1 
       (.I0(\n_0_mcp1_dec_c5[0]_i_2 ),
        .I1(rx_66_enc[47]),
        .I2(rx_66_enc[45]),
        .I3(rx_66_enc[44]),
        .I4(rx_66_enc[46]),
        .I5(rx_66_enc[48]),
        .O(O18[0]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT5 #(
    .INIT(32'hBEEBEBBE)) 
     \mcp1_dec_c5[0]_i_2 
       (.I0(rx_66_enc[43]),
        .I1(rx_66_enc[48]),
        .I2(I10[51]),
        .I3(I10[12]),
        .I4(p_0_in105_in),
        .O(\n_0_mcp1_dec_c5[0]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c5[1]_i_1 
       (.I0(\n_0_mcp1_dec_c5[1]_i_2 ),
        .I1(O18[0]),
        .O(O18[1]));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \mcp1_dec_c5[1]_i_2 
       (.I0(\n_0_mcp1_dec_c5[5]_i_4 ),
        .I1(rx_66_enc[48]),
        .I2(rx_66_enc[44]),
        .I3(rx_66_enc[45]),
        .I4(rx_66_enc[43]),
        .I5(rx_66_enc[49]),
        .O(\n_0_mcp1_dec_c5[1]_i_2 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \mcp1_dec_c5[2]_i_1 
       (.I0(\n_0_mcp1_dec_c5[7]_i_3 ),
        .O(O18[2]));
LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAEA)) 
     \mcp1_dec_c5[3]_i_1 
       (.I0(\n_0_mcp1_dec_c5[4]_i_2 ),
        .I1(rx_66_enc[48]),
        .I2(rx_66_enc[49]),
        .I3(\n_0_mcp1_dec_c5[3]_i_2 ),
        .I4(rx_66_enc[46]),
        .I5(rx_66_enc[47]),
        .O(O18[3]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'h96FFFFFF)) 
     \mcp1_dec_c5[3]_i_2 
       (.I0(p_0_in87_in),
        .I1(I10[6]),
        .I2(I10[45]),
        .I3(rx_66_enc[44]),
        .I4(rx_66_enc[45]),
        .O(\n_0_mcp1_dec_c5[3]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c5[4]_i_1 
       (.I0(\n_0_mcp1_dec_c5[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c5[7]_i_4 ),
        .O(O18[4]));
LUT6 #(
    .INIT(64'h0080000000008000)) 
     \mcp1_dec_c5[4]_i_2 
       (.I0(rx_66_enc[43]),
        .I1(\n_0_mcp1_dec_c5[7]_i_7 ),
        .I2(\n_0_mcp1_dec_c5[7]_i_8 ),
        .I3(rx_66_enc[45]),
        .I4(\n_0_mcp1_dec_c5[7]_i_6 ),
        .I5(rx_66_enc[44]),
        .O(\n_0_mcp1_dec_c5[4]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAABAAABAABAA)) 
     \mcp1_dec_c5[5]_i_1 
       (.I0(\n_0_mcp1_dec_c5[5]_i_2 ),
        .I1(\n_0_mcp1_dec_c5[5]_i_3 ),
        .I2(rx_66_enc[44]),
        .I3(rx_66_enc[45]),
        .I4(rx_66_enc[48]),
        .I5(rx_66_enc[46]),
        .O(O18[5]));
LUT6 #(
    .INIT(64'h0000000001000020)) 
     \mcp1_dec_c5[5]_i_2 
       (.I0(rx_66_enc[49]),
        .I1(rx_66_enc[43]),
        .I2(rx_66_enc[48]),
        .I3(rx_66_enc[45]),
        .I4(rx_66_enc[44]),
        .I5(\n_0_mcp1_dec_c5[5]_i_4 ),
        .O(\n_0_mcp1_dec_c5[5]_i_2 ));
LUT6 #(
    .INIT(64'hFF6969FFFFFFFFFF)) 
     \mcp1_dec_c5[5]_i_3 
       (.I0(p_0_in87_in),
        .I1(I10[6]),
        .I2(I10[45]),
        .I3(rx_66_enc[47]),
        .I4(rx_66_enc[46]),
        .I5(\n_0_mcp1_dec_c5[7]_i_8 ),
        .O(\n_0_mcp1_dec_c5[5]_i_3 ));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c5[5]_i_4 
       (.I0(p_0_in99_in),
        .I1(I10[10]),
        .I2(I10[49]),
        .I3(p_0_in96_in),
        .I4(I10[9]),
        .I5(I10[48]),
        .O(\n_0_mcp1_dec_c5[5]_i_4 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
     \mcp1_dec_c5[6]_i_1 
       (.I0(\n_0_mcp1_dec_c5[7]_i_4 ),
        .I1(rx_66_enc[46]),
        .I2(rx_66_enc[47]),
        .I3(\n_0_mcp1_dec_c5[6]_i_2 ),
        .I4(rx_66_enc[48]),
        .I5(\n_0_mcp1_dec_c5[6]_i_3 ),
        .O(O18[6]));
LUT6 #(
    .INIT(64'h96FFFF96FF9696FF)) 
     \mcp1_dec_c5[6]_i_2 
       (.I0(p_0_in93_in),
        .I1(I10[8]),
        .I2(I10[47]),
        .I3(p_0_in90_in),
        .I4(I10[7]),
        .I5(I10[46]),
        .O(\n_0_mcp1_dec_c5[6]_i_2 ));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c5[6]_i_3 
       (.I0(p_0_in105_in),
        .I1(I10[12]),
        .I2(I10[51]),
        .I3(p_0_in87_in),
        .I4(I10[6]),
        .I5(I10[45]),
        .O(\n_0_mcp1_dec_c5[6]_i_3 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_dec_c5[7]_i_1 
       (.I0(I1),
        .I1(\n_0_mcp1_dec_c5[7]_i_3 ),
        .O(O19));
LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \mcp1_dec_c5[7]_i_2 
       (.I0(\n_0_mcp1_dec_c5[7]_i_4 ),
        .I1(rx_66_enc[43]),
        .I2(rx_66_enc[49]),
        .I3(rx_66_enc[47]),
        .I4(\n_0_mcp1_dec_c5[7]_i_5 ),
        .O(O18[7]));
LUT6 #(
    .INIT(64'hBDFFFFFFFFFFFF7E)) 
     \mcp1_dec_c5[7]_i_3 
       (.I0(rx_66_enc[45]),
        .I1(rx_66_enc[44]),
        .I2(\n_0_mcp1_dec_c5[7]_i_6 ),
        .I3(\n_0_mcp1_dec_c5[7]_i_7 ),
        .I4(\n_0_mcp1_dec_c5[7]_i_8 ),
        .I5(rx_66_enc[43]),
        .O(\n_0_mcp1_dec_c5[7]_i_3 ));
LUT6 #(
    .INIT(64'h0410000000004000)) 
     \mcp1_dec_c5[7]_i_4 
       (.I0(\n_0_mcp1_dec_c5[0]_i_2 ),
        .I1(rx_66_enc[46]),
        .I2(rx_66_enc[48]),
        .I3(rx_66_enc[47]),
        .I4(rx_66_enc[45]),
        .I5(rx_66_enc[44]),
        .O(\n_0_mcp1_dec_c5[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000004114)) 
     \mcp1_dec_c5[7]_i_5 
       (.I0(rx_66_enc[44]),
        .I1(I10[47]),
        .I2(I10[8]),
        .I3(p_0_in93_in),
        .I4(rx_66_enc[48]),
        .I5(rx_66_enc[46]),
        .O(\n_0_mcp1_dec_c5[7]_i_5 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c5[7]_i_6 
       (.I0(p_0_in96_in),
        .I1(I10[9]),
        .I2(I10[48]),
        .I3(p_0_in102_in),
        .I4(I10[11]),
        .I5(I10[50]),
        .O(\n_0_mcp1_dec_c5[7]_i_6 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c5[7]_i_7 
       (.I0(p_0_in99_in),
        .I1(I10[10]),
        .I2(I10[49]),
        .I3(p_0_in96_in),
        .I4(I10[9]),
        .I5(I10[48]),
        .O(\n_0_mcp1_dec_c5[7]_i_7 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c5[7]_i_8 
       (.I0(p_0_in105_in),
        .I1(I10[12]),
        .I2(I10[51]),
        .I3(p_0_in102_in),
        .I4(I10[11]),
        .I5(I10[50]),
        .O(\n_0_mcp1_dec_c5[7]_i_8 ));
LUT6 #(
    .INIT(64'h0010000000000001)) 
     \mcp1_dec_c6[0]_i_1 
       (.I0(rx_66_enc[52]),
        .I1(rx_66_enc[51]),
        .I2(rx_66_enc[55]),
        .I3(\n_0_mcp1_dec_c6[0]_i_2 ),
        .I4(rx_66_enc[54]),
        .I5(rx_66_enc[53]),
        .O(O20[0]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT5 #(
    .INIT(32'hBEEBEBBE)) 
     \mcp1_dec_c6[0]_i_2 
       (.I0(rx_66_enc[50]),
        .I1(rx_66_enc[55]),
        .I2(I10[58]),
        .I3(I10[19]),
        .I4(p_0_in126_in),
        .O(\n_0_mcp1_dec_c6[0]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c6[1]_i_1 
       (.I0(O20[0]),
        .I1(\n_0_mcp1_dec_c6[1]_i_2 ),
        .O(O20[1]));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \mcp1_dec_c6[1]_i_2 
       (.I0(\n_0_mcp1_dec_c6[1]_i_3 ),
        .I1(rx_66_enc[55]),
        .I2(rx_66_enc[51]),
        .I3(rx_66_enc[52]),
        .I4(rx_66_enc[50]),
        .I5(rx_66_enc[56]),
        .O(\n_0_mcp1_dec_c6[1]_i_2 ));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c6[1]_i_3 
       (.I0(p_0_in120_in),
        .I1(I10[17]),
        .I2(I10[56]),
        .I3(p_0_in117_in),
        .I4(I10[16]),
        .I5(I10[55]),
        .O(\n_0_mcp1_dec_c6[1]_i_3 ));
LUT6 #(
    .INIT(64'h1800000000000081)) 
     \mcp1_dec_c6[2]_i_1 
       (.I0(rx_66_enc[51]),
        .I1(\n_0_mcp1_dec_c6[2]_i_2 ),
        .I2(rx_66_enc[52]),
        .I3(\n_0_mcp1_dec_c6[2]_i_3 ),
        .I4(\n_0_mcp1_dec_c6[2]_i_4 ),
        .I5(rx_66_enc[50]),
        .O(O20[2]));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c6[2]_i_2 
       (.I0(p_0_in117_in),
        .I1(I10[16]),
        .I2(I10[55]),
        .I3(p_0_in123_in),
        .I4(I10[18]),
        .I5(I10[57]),
        .O(\n_0_mcp1_dec_c6[2]_i_2 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c6[2]_i_3 
       (.I0(p_0_in126_in),
        .I1(I10[19]),
        .I2(I10[58]),
        .I3(p_0_in123_in),
        .I4(I10[18]),
        .I5(I10[57]),
        .O(\n_0_mcp1_dec_c6[2]_i_3 ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c6[2]_i_4 
       (.I0(p_0_in120_in),
        .I1(I10[17]),
        .I2(I10[56]),
        .I3(p_0_in117_in),
        .I4(I10[16]),
        .I5(I10[55]),
        .O(\n_0_mcp1_dec_c6[2]_i_4 ));
LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAEA)) 
     \mcp1_dec_c6[3]_i_1 
       (.I0(\n_0_mcp1_dec_c6[4]_i_2 ),
        .I1(rx_66_enc[55]),
        .I2(rx_66_enc[56]),
        .I3(\n_0_mcp1_dec_c6[3]_i_2 ),
        .I4(rx_66_enc[54]),
        .I5(rx_66_enc[53]),
        .O(O20[3]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT5 #(
    .INIT(32'h96FFFFFF)) 
     \mcp1_dec_c6[3]_i_2 
       (.I0(p_0_in108_in),
        .I1(I10[13]),
        .I2(I10[52]),
        .I3(rx_66_enc[51]),
        .I4(rx_66_enc[52]),
        .O(\n_0_mcp1_dec_c6[3]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c6[4]_i_1 
       (.I0(\n_0_mcp1_dec_c6[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c6[7]_i_3 ),
        .O(O20[4]));
LUT6 #(
    .INIT(64'h1441000000004114)) 
     \mcp1_dec_c6[4]_i_2 
       (.I0(\n_0_mcp1_dec_c6[5]_i_2 ),
        .I1(p_0_in114_in),
        .I2(I10[15]),
        .I3(I10[54]),
        .I4(\n_0_mcp1_dec_c6[2]_i_2 ),
        .I5(rx_66_enc[51]),
        .O(\n_0_mcp1_dec_c6[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00040410)) 
     \mcp1_dec_c6[5]_i_1 
       (.I0(\n_0_mcp1_dec_c6[5]_i_2 ),
        .I1(rx_66_enc[51]),
        .I2(rx_66_enc[52]),
        .I3(rx_66_enc[55]),
        .I4(rx_66_enc[53]),
        .I5(\n_0_mcp1_dec_c6[5]_i_3 ),
        .O(O20[5]));
LUT6 #(
    .INIT(64'hD77D7DD7FFFFFFFF)) 
     \mcp1_dec_c6[5]_i_2 
       (.I0(rx_66_enc[50]),
        .I1(p_0_in120_in),
        .I2(I10[17]),
        .I3(I10[56]),
        .I4(rx_66_enc[53]),
        .I5(\n_0_mcp1_dec_c6[2]_i_3 ),
        .O(\n_0_mcp1_dec_c6[5]_i_2 ));
LUT6 #(
    .INIT(64'h1004000000000000)) 
     \mcp1_dec_c6[5]_i_3 
       (.I0(\n_0_mcp1_dec_c6[0]_i_2 ),
        .I1(rx_66_enc[55]),
        .I2(rx_66_enc[52]),
        .I3(rx_66_enc[51]),
        .I4(rx_66_enc[54]),
        .I5(rx_66_enc[53]),
        .O(\n_0_mcp1_dec_c6[5]_i_3 ));
LUT5 #(
    .INIT(32'hAAAABAAA)) 
     \mcp1_dec_c6[6]_i_1 
       (.I0(\n_0_mcp1_dec_c6[7]_i_3 ),
        .I1(\n_0_mcp1_dec_c6[6]_i_2 ),
        .I2(rx_66_enc[50]),
        .I3(rx_66_enc[51]),
        .I4(rx_66_enc[52]),
        .O(O20[6]));
LUT6 #(
    .INIT(64'hFFFFFFFFFF69FFFF)) 
     \mcp1_dec_c6[6]_i_2 
       (.I0(I10[58]),
        .I1(I10[19]),
        .I2(p_0_in126_in),
        .I3(rx_66_enc[55]),
        .I4(rx_66_enc[53]),
        .I5(rx_66_enc[54]),
        .O(\n_0_mcp1_dec_c6[6]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_dec_c6[7]_i_1 
       (.I0(I1),
        .I1(O20[2]),
        .O(O21));
LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \mcp1_dec_c6[7]_i_2 
       (.I0(\n_0_mcp1_dec_c6[7]_i_3 ),
        .I1(rx_66_enc[56]),
        .I2(rx_66_enc[50]),
        .I3(rx_66_enc[54]),
        .I4(\n_0_mcp1_dec_c6[7]_i_4 ),
        .O(O20[7]));
LUT6 #(
    .INIT(64'h0410000000004000)) 
     \mcp1_dec_c6[7]_i_3 
       (.I0(\n_0_mcp1_dec_c6[0]_i_2 ),
        .I1(rx_66_enc[54]),
        .I2(rx_66_enc[55]),
        .I3(rx_66_enc[53]),
        .I4(rx_66_enc[52]),
        .I5(rx_66_enc[51]),
        .O(\n_0_mcp1_dec_c6[7]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000004114)) 
     \mcp1_dec_c6[7]_i_4 
       (.I0(rx_66_enc[51]),
        .I1(I10[54]),
        .I2(I10[15]),
        .I3(p_0_in114_in),
        .I4(rx_66_enc[55]),
        .I5(rx_66_enc[53]),
        .O(\n_0_mcp1_dec_c6[7]_i_4 ));
LUT6 #(
    .INIT(64'h1000000000000001)) 
     \mcp1_dec_c7[0]_i_1 
       (.I0(I18),
        .I1(rx_66_enc[57]),
        .I2(I4[4]),
        .I3(I4[5]),
        .I4(I4[3]),
        .I5(I4[2]),
        .O(O22[0]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c7[1]_i_1 
       (.I0(O22[0]),
        .I1(\n_0_mcp1_dec_c7[1]_i_2 ),
        .O(O22[1]));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \mcp1_dec_c7[1]_i_2 
       (.I0(I19),
        .I1(rx_66_enc[57]),
        .I2(I4[2]),
        .I3(I4[3]),
        .I4(I4[4]),
        .I5(I4[5]),
        .O(\n_0_mcp1_dec_c7[1]_i_2 ));
LUT6 #(
    .INIT(64'h1800000000000081)) 
     \mcp1_dec_c7[2]_i_1 
       (.I0(I4[0]),
        .I1(I6),
        .I2(I4[1]),
        .I3(I7),
        .I4(I8),
        .I5(rx_66_enc[57]),
        .O(O4));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
     \mcp1_dec_c7[3]_i_1 
       (.I0(\n_0_mcp1_dec_c7[3]_i_2 ),
        .I1(I4[4]),
        .I2(I4[5]),
        .I3(\n_0_mcp1_dec_c7[3]_i_3 ),
        .I4(I4[3]),
        .I5(I4[2]),
        .O(O22[2]));
LUT6 #(
    .INIT(64'h0280800280020280)) 
     \mcp1_dec_c7[3]_i_2 
       (.I0(\n_0_mcp1_dec_c7[5]_i_2 ),
        .I1(I4[0]),
        .I2(I6),
        .I3(I10[61]),
        .I4(I10[22]),
        .I5(I10[3]),
        .O(\n_0_mcp1_dec_c7[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT5 #(
    .INIT(32'h69000000)) 
     \mcp1_dec_c7[3]_i_3 
       (.I0(\n_0_mcp1_descr_reg_reg[0] ),
        .I1(I10[20]),
        .I2(I10[59]),
        .I3(I4[0]),
        .I4(I4[1]),
        .O(\n_0_mcp1_dec_c7[3]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF14820000)) 
     \mcp1_dec_c7[4]_i_1 
       (.I0(I4[1]),
        .I1(I4[2]),
        .I2(I4[4]),
        .I3(I4[0]),
        .I4(\n_0_mcp1_dec_c7[5]_i_2 ),
        .I5(\n_0_mcp1_dec_c7[7]_i_3 ),
        .O(O22[3]));
LUT6 #(
    .INIT(64'hFFFFFFFF02240000)) 
     \mcp1_dec_c7[5]_i_1 
       (.I0(I4[0]),
        .I1(I4[1]),
        .I2(I4[4]),
        .I3(I4[2]),
        .I4(\n_0_mcp1_dec_c7[5]_i_2 ),
        .I5(\n_0_mcp1_dec_c7[5]_i_3 ),
        .O(O22[4]));
LUT6 #(
    .INIT(64'h0096960000000000)) 
     \mcp1_dec_c7[5]_i_2 
       (.I0(\n_0_mcp1_descr_reg_reg[0] ),
        .I1(I10[20]),
        .I2(I10[59]),
        .I3(I4[3]),
        .I4(I4[2]),
        .I5(I7),
        .O(\n_0_mcp1_dec_c7[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000001000020)) 
     \mcp1_dec_c7[5]_i_3 
       (.I0(I4[5]),
        .I1(rx_66_enc[57]),
        .I2(I4[4]),
        .I3(I4[1]),
        .I4(I4[0]),
        .I5(I5),
        .O(\n_0_mcp1_dec_c7[5]_i_3 ));
LUT5 #(
    .INIT(32'hAAAABAAA)) 
     \mcp1_dec_c7[6]_i_1 
       (.I0(\n_0_mcp1_dec_c7[7]_i_3 ),
        .I1(I17),
        .I2(rx_66_enc[57]),
        .I3(I4[0]),
        .I4(I4[1]),
        .O(O22[5]));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_dec_c7[7]_i_1 
       (.I0(I1),
        .I1(O4),
        .O(O24));
LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \mcp1_dec_c7[7]_i_2 
       (.I0(\n_0_mcp1_dec_c7[7]_i_3 ),
        .I1(I4[5]),
        .I2(rx_66_enc[57]),
        .I3(I4[3]),
        .I4(I16),
        .O(O22[6]));
LUT6 #(
    .INIT(64'h0410000000004000)) 
     \mcp1_dec_c7[7]_i_3 
       (.I0(\n_0_mcp1_dec_c7[7]_i_5 ),
        .I1(I4[3]),
        .I2(I4[4]),
        .I3(I4[2]),
        .I4(I4[1]),
        .I5(I4[0]),
        .O(\n_0_mcp1_dec_c7[7]_i_3 ));
LUT5 #(
    .INIT(32'hBEEBEBBE)) 
     \mcp1_dec_c7[7]_i_5 
       (.I0(rx_66_enc[57]),
        .I1(I4[4]),
        .I2(I10[65]),
        .I3(I10[26]),
        .I4(I10[7]),
        .O(\n_0_mcp1_dec_c7[7]_i_5 ));
FDRE \mcp1_descr_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[65]),
        .Q(\n_0_mcp1_descr_reg_reg[0] ),
        .R(I20));
FDRE \mcp1_descr_reg_reg[10] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[55]),
        .Q(p_0_in99_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[11] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[54]),
        .Q(p_0_in96_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[12] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[53]),
        .Q(p_0_in93_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[13] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[52]),
        .Q(p_0_in90_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[14] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[51]),
        .Q(p_0_in87_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[15] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[50]),
        .Q(p_0_in84_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[16] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[49]),
        .Q(p_0_in81_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[17] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[48]),
        .Q(p_0_in78_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[18] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[47]),
        .Q(p_0_in75_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[19] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[46]),
        .Q(p_0_in72_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[64]),
        .Q(p_0_in126_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[20] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[45]),
        .Q(p_0_in68_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[21] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[44]),
        .Q(p_0_in64_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[22] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[43]),
        .Q(p_0_in60_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[23] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[42]),
        .Q(p_0_in56_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[24] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[41]),
        .Q(p_0_in52_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[25] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[40]),
        .Q(p_0_in48_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[26] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[39]),
        .Q(p_0_in44_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[27] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[38]),
        .Q(p_0_in40_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[28] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[37]),
        .Q(p_0_in36_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[29] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[36]),
        .Q(p_0_in32_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[63]),
        .Q(p_0_in123_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[30] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[35]),
        .Q(p_0_in28_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[31] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[34]),
        .Q(p_0_in24_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[32] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[33]),
        .Q(p_0_in20_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[33] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[32]),
        .Q(p_0_in16_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[34] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[31]),
        .Q(p_0_in12_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[35] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[30]),
        .Q(p_0_in8_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[36] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[29]),
        .Q(p_0_in4_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[37] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[28]),
        .Q(p_0_in1_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[38] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[27]),
        .Q(p_0_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[39] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[26]),
        .Q(p_2_in69_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[62]),
        .Q(p_0_in120_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[40] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[25]),
        .Q(p_2_in65_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[41] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[24]),
        .Q(p_2_in61_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[42] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[23]),
        .Q(p_2_in57_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[43] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[22]),
        .Q(p_2_in53_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[44] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[21]),
        .Q(p_2_in49_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[45] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[20]),
        .Q(p_2_in45_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[46] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[19]),
        .Q(p_2_in41_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[47] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[18]),
        .Q(p_2_in37_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[48] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[17]),
        .Q(p_2_in33_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[49] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[16]),
        .Q(p_2_in29_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[61]),
        .Q(p_0_in117_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[50] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[15]),
        .Q(p_2_in25_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[51] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[14]),
        .Q(p_2_in21_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[52] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[13]),
        .Q(p_2_in17_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[53] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[12]),
        .Q(p_2_in13_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[54] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[11]),
        .Q(p_2_in9_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[55] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[10]),
        .Q(p_2_in5_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[56] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[9]),
        .Q(p_2_in2_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[57] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[8]),
        .Q(p_2_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[60]),
        .Q(p_0_in114_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[59]),
        .Q(p_0_in111_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[58]),
        .Q(p_0_in108_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[8] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[57]),
        .Q(p_0_in105_in),
        .R(I20));
FDRE \mcp1_descr_reg_reg[9] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I10[56]),
        .Q(p_0_in102_in),
        .R(I20));
LUT4 #(
    .INIT(16'hABAA)) 
     mcp1_err_block_count_inc_out_i_1
       (.I0(n_0_mcp1_err_block_count_inc_out_i_2),
        .I1(I1),
        .I2(I9),
        .I3(err_block_count_inc),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000008FFFFFF)) 
     mcp1_err_block_count_inc_out_i_2
       (.I0(\rx_pcs_test_i/mcp1_err_block_count_inc_out2 ),
        .I1(\rx_pcs_test_i/mcp1_err_block_count_inc_out20_out ),
        .I2(O6),
        .I3(rx_test_mode_int),
        .I4(I11),
        .I5(I12),
        .O(n_0_mcp1_err_block_count_inc_out_i_2));
LUT5 #(
    .INIT(32'h01101001)) 
     mcp1_ignore_next_mismatch_i_13
       (.I0(I4[0]),
        .I1(rx_66_enc[57]),
        .I2(I10[61]),
        .I3(I10[22]),
        .I4(I10[3]),
        .O(n_0_mcp1_ignore_next_mismatch_i_13));
LUT6 #(
    .INIT(64'h1001011001101001)) 
     mcp1_ignore_next_mismatch_i_14
       (.I0(rx_66_enc[54]),
        .I1(rx_66_enc[55]),
        .I2(I10[58]),
        .I3(I14),
        .I4(I10[19]),
        .I5(p_0_in126_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_14));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_15
       (.I0(p_0_in114_in),
        .I1(I10[15]),
        .I2(I10[54]),
        .I3(rx_66_enc[51]),
        .I4(rx_66_enc[53]),
        .O(n_0_mcp1_ignore_next_mismatch_i_15));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_16
       (.I0(p_0_in105_in),
        .I1(I10[12]),
        .I2(I10[51]),
        .I3(rx_66_enc[48]),
        .I4(rx_66_enc[50]),
        .O(n_0_mcp1_ignore_next_mismatch_i_16));
LUT5 #(
    .INIT(32'h80080880)) 
     mcp1_ignore_next_mismatch_i_18
       (.I0(I4[0]),
        .I1(rx_66_enc[57]),
        .I2(I10[61]),
        .I3(I10[22]),
        .I4(I10[3]),
        .O(n_0_mcp1_ignore_next_mismatch_i_18));
LUT6 #(
    .INIT(64'h6996000000000000)) 
     mcp1_ignore_next_mismatch_i_19
       (.I0(I10[58]),
        .I1(I14),
        .I2(I10[19]),
        .I3(p_0_in126_in),
        .I4(rx_66_enc[54]),
        .I5(rx_66_enc[55]),
        .O(n_0_mcp1_ignore_next_mismatch_i_19));
LUT5 #(
    .INIT(32'h80000000)) 
     mcp1_ignore_next_mismatch_i_2
       (.I0(\rx_pcs_test_i/mcp1_err_block_count_inc_out20_out ),
        .I1(rx_test_mode_int),
        .I2(I11),
        .I3(O6),
        .I4(\rx_pcs_test_i/mcp1_err_block_count_inc_out2 ),
        .O(O23));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_20
       (.I0(p_0_in114_in),
        .I1(I10[15]),
        .I2(I10[54]),
        .I3(rx_66_enc[51]),
        .I4(rx_66_enc[53]),
        .O(n_0_mcp1_ignore_next_mismatch_i_20));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_21
       (.I0(p_0_in105_in),
        .I1(I10[12]),
        .I2(I10[51]),
        .I3(rx_66_enc[48]),
        .I4(rx_66_enc[50]),
        .O(n_0_mcp1_ignore_next_mismatch_i_21));
LUT5 #(
    .INIT(32'h01101001)) 
     mcp1_ignore_next_mismatch_i_23
       (.I0(rx_66_enc[46]),
        .I1(rx_66_enc[45]),
        .I2(I10[49]),
        .I3(I10[10]),
        .I4(p_0_in99_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_23));
LUT5 #(
    .INIT(32'h00001441)) 
     mcp1_ignore_next_mismatch_i_24
       (.I0(rx_66_enc[43]),
        .I1(I10[44]),
        .I2(I10[5]),
        .I3(p_0_in84_in),
        .I4(rx_66_enc[44]),
        .O(n_0_mcp1_ignore_next_mismatch_i_24));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_25
       (.I0(p_0_in78_in),
        .I1(I10[3]),
        .I2(I10[42]),
        .I3(rx_66_enc[39]),
        .I4(rx_66_enc[41]),
        .O(n_0_mcp1_ignore_next_mismatch_i_25));
LUT5 #(
    .INIT(32'h01101001)) 
     mcp1_ignore_next_mismatch_i_26
       (.I0(rx_66_enc[37]),
        .I1(rx_66_enc[36]),
        .I2(I10[40]),
        .I3(\n_0_mcp1_descr_reg_reg[0] ),
        .I4(p_0_in72_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_26));
LUT5 #(
    .INIT(32'h80080880)) 
     mcp1_ignore_next_mismatch_i_29
       (.I0(rx_66_enc[46]),
        .I1(rx_66_enc[45]),
        .I2(I10[49]),
        .I3(I10[10]),
        .I4(p_0_in99_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_29));
LUT5 #(
    .INIT(32'h82280000)) 
     mcp1_ignore_next_mismatch_i_30
       (.I0(rx_66_enc[43]),
        .I1(I10[44]),
        .I2(I10[5]),
        .I3(p_0_in84_in),
        .I4(rx_66_enc[44]),
        .O(n_0_mcp1_ignore_next_mismatch_i_30));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_31
       (.I0(p_0_in78_in),
        .I1(I10[3]),
        .I2(I10[42]),
        .I3(rx_66_enc[39]),
        .I4(rx_66_enc[41]),
        .O(n_0_mcp1_ignore_next_mismatch_i_31));
LUT5 #(
    .INIT(32'h80080880)) 
     mcp1_ignore_next_mismatch_i_32
       (.I0(rx_66_enc[37]),
        .I1(rx_66_enc[36]),
        .I2(I10[40]),
        .I3(\n_0_mcp1_descr_reg_reg[0] ),
        .I4(p_0_in72_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_32));
LUT5 #(
    .INIT(32'h01101001)) 
     mcp1_ignore_next_mismatch_i_34
       (.I0(rx_66_enc[34]),
        .I1(rx_66_enc[33]),
        .I2(I10[37]),
        .I3(p_0_in120_in),
        .I4(p_0_in60_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_34));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_35
       (.I0(p_0_in44_in),
        .I1(p_0_in108_in),
        .I2(I10[33]),
        .I3(rx_66_enc[30]),
        .I4(rx_66_enc[32]),
        .O(n_0_mcp1_ignore_next_mismatch_i_35));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_36
       (.I0(p_0_in32_in),
        .I1(p_0_in99_in),
        .I2(I10[30]),
        .I3(rx_66_enc[27]),
        .I4(rx_66_enc[29]),
        .O(n_0_mcp1_ignore_next_mismatch_i_36));
LUT6 #(
    .INIT(64'h1001011001101001)) 
     mcp1_ignore_next_mismatch_i_37
       (.I0(rx_66_enc[25]),
        .I1(rx_66_enc[26]),
        .I2(I10[26]),
        .I3(I14),
        .I4(p_0_in87_in),
        .I5(p_0_in16_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_37));
LUT5 #(
    .INIT(32'h80080880)) 
     mcp1_ignore_next_mismatch_i_39
       (.I0(rx_66_enc[34]),
        .I1(rx_66_enc[33]),
        .I2(I10[37]),
        .I3(p_0_in120_in),
        .I4(p_0_in60_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_39));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_40
       (.I0(p_0_in44_in),
        .I1(p_0_in108_in),
        .I2(I10[33]),
        .I3(rx_66_enc[30]),
        .I4(rx_66_enc[32]),
        .O(n_0_mcp1_ignore_next_mismatch_i_40));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_41
       (.I0(p_0_in32_in),
        .I1(p_0_in99_in),
        .I2(I10[30]),
        .I3(rx_66_enc[27]),
        .I4(rx_66_enc[29]),
        .O(n_0_mcp1_ignore_next_mismatch_i_41));
LUT6 #(
    .INIT(64'h6996000000000000)) 
     mcp1_ignore_next_mismatch_i_42
       (.I0(I10[26]),
        .I1(I14),
        .I2(p_0_in87_in),
        .I3(p_0_in16_in),
        .I4(rx_66_enc[25]),
        .I5(rx_66_enc[26]),
        .O(n_0_mcp1_ignore_next_mismatch_i_42));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_44
       (.I0(p_0_in8_in),
        .I1(p_0_in81_in),
        .I2(I10[24]),
        .I3(rx_66_enc[21]),
        .I4(rx_66_enc[23]),
        .O(n_0_mcp1_ignore_next_mismatch_i_44));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_45
       (.I0(p_0_in),
        .I1(p_0_in72_in),
        .I2(I10[21]),
        .I3(rx_66_enc[18]),
        .I4(rx_66_enc[20]),
        .O(n_0_mcp1_ignore_next_mismatch_i_45));
LUT5 #(
    .INIT(32'h01101001)) 
     mcp1_ignore_next_mismatch_i_46
       (.I0(rx_66_enc[16]),
        .I1(rx_66_enc[15]),
        .I2(I10[19]),
        .I3(p_0_in64_in),
        .I4(p_2_in65_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_46));
LUT5 #(
    .INIT(32'h01101001)) 
     mcp1_ignore_next_mismatch_i_47
       (.I0(rx_66_enc[13]),
        .I1(rx_66_enc[12]),
        .I2(I10[16]),
        .I3(p_0_in52_in),
        .I4(p_2_in53_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_47));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_49
       (.I0(p_0_in8_in),
        .I1(p_0_in81_in),
        .I2(I10[24]),
        .I3(rx_66_enc[21]),
        .I4(rx_66_enc[23]),
        .O(n_0_mcp1_ignore_next_mismatch_i_49));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_50
       (.I0(p_0_in),
        .I1(p_0_in72_in),
        .I2(I10[21]),
        .I3(rx_66_enc[18]),
        .I4(rx_66_enc[20]),
        .O(n_0_mcp1_ignore_next_mismatch_i_50));
LUT5 #(
    .INIT(32'h80080880)) 
     mcp1_ignore_next_mismatch_i_51
       (.I0(rx_66_enc[16]),
        .I1(rx_66_enc[15]),
        .I2(I10[19]),
        .I3(p_0_in64_in),
        .I4(p_2_in65_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_51));
LUT5 #(
    .INIT(32'h80080880)) 
     mcp1_ignore_next_mismatch_i_52
       (.I0(rx_66_enc[13]),
        .I1(rx_66_enc[12]),
        .I2(I10[16]),
        .I3(p_0_in52_in),
        .I4(p_2_in53_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_52));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_53
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(I10[12]),
        .I3(rx_66_enc[9]),
        .I4(rx_66_enc[11]),
        .O(n_0_mcp1_ignore_next_mismatch_i_53));
LUT6 #(
    .INIT(64'h1001011001101001)) 
     mcp1_ignore_next_mismatch_i_54
       (.I0(rx_66_enc[7]),
        .I1(rx_66_enc[8]),
        .I2(I10[8]),
        .I3(I14),
        .I4(p_0_in20_in),
        .I5(p_2_in21_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_54));
LUT6 #(
    .INIT(64'h1001011001101001)) 
     mcp1_ignore_next_mismatch_i_55
       (.I0(rx_66_enc[3]),
        .I1(rx_66_enc[5]),
        .I2(I10[6]),
        .I3(I14),
        .I4(p_0_in12_in),
        .I5(p_2_in13_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_55));
LUT6 #(
    .INIT(64'h0000000000009669)) 
     mcp1_ignore_next_mismatch_i_56
       (.I0(p_2_in),
        .I1(p_0_in),
        .I2(I14),
        .I3(I10[2]),
        .I4(rx_66_enc[1]),
        .I5(n_0_mcp1_ignore_next_mismatch_i_61),
        .O(n_0_mcp1_ignore_next_mismatch_i_56));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_57
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(I10[12]),
        .I3(rx_66_enc[9]),
        .I4(rx_66_enc[11]),
        .O(n_0_mcp1_ignore_next_mismatch_i_57));
LUT6 #(
    .INIT(64'h6996000000000000)) 
     mcp1_ignore_next_mismatch_i_58
       (.I0(I10[8]),
        .I1(I14),
        .I2(p_0_in20_in),
        .I3(p_2_in21_in),
        .I4(rx_66_enc[7]),
        .I5(rx_66_enc[8]),
        .O(n_0_mcp1_ignore_next_mismatch_i_58));
LUT6 #(
    .INIT(64'h6996000000000000)) 
     mcp1_ignore_next_mismatch_i_59
       (.I0(I10[6]),
        .I1(I14),
        .I2(p_0_in12_in),
        .I3(p_2_in13_in),
        .I4(rx_66_enc[3]),
        .I5(rx_66_enc[5]),
        .O(n_0_mcp1_ignore_next_mismatch_i_59));
LUT6 #(
    .INIT(64'h6996000000000000)) 
     mcp1_ignore_next_mismatch_i_60
       (.I0(I10[4]),
        .I1(I14),
        .I2(p_0_in4_in),
        .I3(p_2_in5_in),
        .I4(n_0_mcp1_ignore_next_mismatch_i_62),
        .I5(rx_66_enc[1]),
        .O(n_0_mcp1_ignore_next_mismatch_i_60));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT5 #(
    .INIT(32'h99966669)) 
     mcp1_ignore_next_mismatch_i_61
       (.I0(p_2_in5_in),
        .I1(p_0_in4_in),
        .I2(rx_test_data_patt_sel_int),
        .I3(rx_test_patt_sel_int),
        .I4(I10[4]),
        .O(n_0_mcp1_ignore_next_mismatch_i_61));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'h99966669)) 
     mcp1_ignore_next_mismatch_i_62
       (.I0(p_2_in),
        .I1(p_0_in),
        .I2(rx_test_data_patt_sel_int),
        .I3(rx_test_patt_sel_int),
        .I4(I10[2]),
        .O(n_0_mcp1_ignore_next_mismatch_i_62));
CARRY4 mcp1_ignore_next_mismatch_reg_i_12
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_22),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_12,n_1_mcp1_ignore_next_mismatch_reg_i_12,n_2_mcp1_ignore_next_mismatch_reg_i_12,n_3_mcp1_ignore_next_mismatch_reg_i_12}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_12_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_23,n_0_mcp1_ignore_next_mismatch_i_24,n_0_mcp1_ignore_next_mismatch_i_25,n_0_mcp1_ignore_next_mismatch_i_26}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_17
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_28),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_17,n_1_mcp1_ignore_next_mismatch_reg_i_17,n_2_mcp1_ignore_next_mismatch_reg_i_17,n_3_mcp1_ignore_next_mismatch_reg_i_17}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_17_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_29,n_0_mcp1_ignore_next_mismatch_i_30,n_0_mcp1_ignore_next_mismatch_i_31,n_0_mcp1_ignore_next_mismatch_i_32}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_22
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_33),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_22,n_1_mcp1_ignore_next_mismatch_reg_i_22,n_2_mcp1_ignore_next_mismatch_reg_i_22,n_3_mcp1_ignore_next_mismatch_reg_i_22}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_22_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_34,n_0_mcp1_ignore_next_mismatch_i_35,n_0_mcp1_ignore_next_mismatch_i_36,n_0_mcp1_ignore_next_mismatch_i_37}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_28
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_38),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_28,n_1_mcp1_ignore_next_mismatch_reg_i_28,n_2_mcp1_ignore_next_mismatch_reg_i_28,n_3_mcp1_ignore_next_mismatch_reg_i_28}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_28_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_39,n_0_mcp1_ignore_next_mismatch_i_40,n_0_mcp1_ignore_next_mismatch_i_41,n_0_mcp1_ignore_next_mismatch_i_42}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_33
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_43),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_33,n_1_mcp1_ignore_next_mismatch_reg_i_33,n_2_mcp1_ignore_next_mismatch_reg_i_33,n_3_mcp1_ignore_next_mismatch_reg_i_33}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_33_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_44,n_0_mcp1_ignore_next_mismatch_i_45,n_0_mcp1_ignore_next_mismatch_i_46,n_0_mcp1_ignore_next_mismatch_i_47}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_38
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_48),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_38,n_1_mcp1_ignore_next_mismatch_reg_i_38,n_2_mcp1_ignore_next_mismatch_reg_i_38,n_3_mcp1_ignore_next_mismatch_reg_i_38}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_38_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_49,n_0_mcp1_ignore_next_mismatch_i_50,n_0_mcp1_ignore_next_mismatch_i_51,n_0_mcp1_ignore_next_mismatch_i_52}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_4
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_6),
        .CO({NLW_mcp1_ignore_next_mismatch_reg_i_4_CO_UNCONNECTED[3:2],\rx_pcs_test_i/mcp1_err_block_count_inc_out20_out ,n_3_mcp1_ignore_next_mismatch_reg_i_4}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_4_O_UNCONNECTED[3:0]),
        .S({\<const0> ,\<const0> ,S}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_43
       (.CI(\<const0> ),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_43,n_1_mcp1_ignore_next_mismatch_reg_i_43,n_2_mcp1_ignore_next_mismatch_reg_i_43,n_3_mcp1_ignore_next_mismatch_reg_i_43}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_43_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_53,n_0_mcp1_ignore_next_mismatch_i_54,n_0_mcp1_ignore_next_mismatch_i_55,n_0_mcp1_ignore_next_mismatch_i_56}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_48
       (.CI(\<const0> ),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_48,n_1_mcp1_ignore_next_mismatch_reg_i_48,n_2_mcp1_ignore_next_mismatch_reg_i_48,n_3_mcp1_ignore_next_mismatch_reg_i_48}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_48_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_57,n_0_mcp1_ignore_next_mismatch_i_58,n_0_mcp1_ignore_next_mismatch_i_59,n_0_mcp1_ignore_next_mismatch_i_60}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_5
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_9),
        .CO({NLW_mcp1_ignore_next_mismatch_reg_i_5_CO_UNCONNECTED[3:2],\rx_pcs_test_i/mcp1_err_block_count_inc_out2 ,n_3_mcp1_ignore_next_mismatch_reg_i_5}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_5_O_UNCONNECTED[3:0]),
        .S({\<const0> ,\<const0> ,I13}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_6
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_12),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_6,n_1_mcp1_ignore_next_mismatch_reg_i_6,n_2_mcp1_ignore_next_mismatch_reg_i_6,n_3_mcp1_ignore_next_mismatch_reg_i_6}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_6_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_13,n_0_mcp1_ignore_next_mismatch_i_14,n_0_mcp1_ignore_next_mismatch_i_15,n_0_mcp1_ignore_next_mismatch_i_16}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_9
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_17),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_9,n_1_mcp1_ignore_next_mismatch_reg_i_9,n_2_mcp1_ignore_next_mismatch_reg_i_9,n_3_mcp1_ignore_next_mismatch_reg_i_9}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_9_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_18,n_0_mcp1_ignore_next_mismatch_i_19,n_0_mcp1_ignore_next_mismatch_i_20,n_0_mcp1_ignore_next_mismatch_i_21}));
LUT6 #(
    .INIT(64'h8888B8FF8888B800)) 
     \mcp1_r_type_next_reg[0]_i_1 
       (.I0(\n_0_mcp1_r_type_next_reg[0]_i_2 ),
        .I1(\n_0_mcp1_r_type_next_reg[0]_i_3 ),
        .I2(I15),
        .I3(I1),
        .I4(I2),
        .I5(D[0]),
        .O(O8));
LUT6 #(
    .INIT(64'h000000000D0DFF0D)) 
     \mcp1_r_type_next_reg[0]_i_2 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_9 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_11 ),
        .I2(\n_0_mcp1_r_type_next_reg[1]_i_3 ),
        .I3(I10[1]),
        .I4(I10[0]),
        .I5(I2),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_2 ));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEFEE)) 
     \mcp1_r_type_next_reg[0]_i_3 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_7 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_6 ),
        .I2(\n_0_mcp1_r_type_next_reg[0]_i_5 ),
        .I3(rx_66_enc[7]),
        .I4(rx_66_enc[0]),
        .I5(\n_0_mcp1_r_type_next_reg[0]_i_6 ),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT5 #(
    .INIT(32'hEEE0FFFF)) 
     \mcp1_r_type_next_reg[0]_i_5 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_17 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_16 ),
        .I2(\n_0_mcp1_dec_c5[7]_i_3 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_15 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_14 ),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_5 ));
LUT6 #(
    .INIT(64'h96FFFF96FF9696FF)) 
     \mcp1_r_type_next_reg[0]_i_6 
       (.I0(p_2_in2_in),
        .I1(p_0_in1_in),
        .I2(I10[3]),
        .I3(p_2_in5_in),
        .I4(p_0_in4_in),
        .I5(I10[4]),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_6 ));
LUT5 #(
    .INIT(32'hBB8BBB88)) 
     \mcp1_r_type_next_reg[1]_i_1 
       (.I0(\n_0_mcp1_r_type_next_reg[1]_i_2 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_3 ),
        .I2(I1),
        .I3(I2),
        .I4(D[1]),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFF0BFFFFFF0B00)) 
     \mcp1_r_type_next_reg[1]_i_2 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_11 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_9 ),
        .I2(\n_0_mcp1_r_type_next_reg[1]_i_3 ),
        .I3(I1),
        .I4(I2),
        .I5(D[1]),
        .O(\n_0_mcp1_r_type_next_reg[1]_i_2 ));
LUT3 #(
    .INIT(8'hFB)) 
     \mcp1_r_type_next_reg[1]_i_3 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_12 ),
        .I1(I10[0]),
        .I2(I10[1]),
        .O(\n_0_mcp1_r_type_next_reg[1]_i_3 ));
LUT6 #(
    .INIT(64'hB8B8B8B8B800FF00)) 
     \mcp1_r_type_next_reg[2]_i_1 
       (.I0(I3),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_3 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_4 ),
        .I3(D[2]),
        .I4(I2),
        .I5(I1),
        .O(O2));
LUT6 #(
    .INIT(64'hEEEEEEEE0EEEEEEE)) 
     \mcp1_r_type_next_reg[2]_i_10 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_25 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_19 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_27 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_28 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_14 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_16 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'hFFFFEFFF)) 
     \mcp1_r_type_next_reg[2]_i_11 
       (.I0(rx_66_enc[3]),
        .I1(rx_66_enc[6]),
        .I2(rx_66_enc[5]),
        .I3(rx_66_enc[4]),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_29 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_11 ));
LUT6 #(
    .INIT(64'h000000001100000F)) 
     \mcp1_r_type_next_reg[2]_i_12 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_26 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_30 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_31 ),
        .I3(rx_66_enc[1]),
        .I4(rx_66_enc[2]),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_32 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_12 ));
LUT6 #(
    .INIT(64'h0000000028820000)) 
     \mcp1_r_type_next_reg[2]_i_13 
       (.I0(rx_66_enc[7]),
        .I1(I10[2]),
        .I2(p_0_in),
        .I3(p_2_in),
        .I4(rx_66_enc[2]),
        .I5(rx_66_enc[1]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_13 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_r_type_next_reg[2]_i_14 
       (.I0(O20[2]),
        .I1(O4),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_14 ));
LUT6 #(
    .INIT(64'hFF96FFFFFFFFFFFF)) 
     \mcp1_r_type_next_reg[2]_i_15 
       (.I0(I10[6]),
        .I1(p_0_in12_in),
        .I2(p_2_in13_in),
        .I3(rx_66_enc[5]),
        .I4(rx_66_enc[6]),
        .I5(rx_66_enc[3]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \mcp1_r_type_next_reg[2]_i_16 
       (.I0(\n_0_mcp1_dec_c4[7]_i_3 ),
        .I1(\n_0_mcp1_dec_c5[7]_i_3 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_16 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF69FF)) 
     \mcp1_r_type_next_reg[2]_i_17 
       (.I0(I10[6]),
        .I1(p_0_in12_in),
        .I2(p_2_in13_in),
        .I3(rx_66_enc[5]),
        .I4(rx_66_enc[6]),
        .I5(rx_66_enc[3]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_17 ));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \mcp1_r_type_next_reg[2]_i_18 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_33 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_34 ),
        .I2(rx_66_enc[3]),
        .I3(rx_66_enc[6]),
        .I4(O7),
        .I5(\n_0_mcp1_dec_c1[7]_i_3 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_18 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD77DFFFF)) 
     \mcp1_r_type_next_reg[2]_i_19 
       (.I0(rx_66_enc[5]),
        .I1(I10[6]),
        .I2(p_0_in12_in),
        .I3(p_2_in13_in),
        .I4(rx_66_enc[3]),
        .I5(rx_66_enc[6]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_19 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD77DFFFF)) 
     \mcp1_r_type_next_reg[2]_i_20 
       (.I0(rx_66_enc[7]),
        .I1(I10[2]),
        .I2(p_0_in),
        .I3(p_2_in),
        .I4(rx_66_enc[1]),
        .I5(rx_66_enc[2]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_20 ));
LUT4 #(
    .INIT(16'hFFF7)) 
     \mcp1_r_type_next_reg[2]_i_21 
       (.I0(O3),
        .I1(O7),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_35 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_36 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_21 ));
LUT6 #(
    .INIT(64'h000000000F000044)) 
     \mcp1_r_type_next_reg[2]_i_22 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_30 ),
        .I1(O4),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_31 ),
        .I3(rx_66_enc[1]),
        .I4(rx_66_enc[2]),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_37 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_22 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF69FFFF)) 
     \mcp1_r_type_next_reg[2]_i_23 
       (.I0(I10[6]),
        .I1(p_0_in12_in),
        .I2(p_2_in13_in),
        .I3(rx_66_enc[5]),
        .I4(rx_66_enc[6]),
        .I5(rx_66_enc[3]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_23 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF7)) 
     \mcp1_r_type_next_reg[2]_i_24 
       (.I0(rx_66_enc[3]),
        .I1(rx_66_enc[6]),
        .I2(rx_66_enc[5]),
        .I3(rx_66_enc[4]),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_29 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_24 ));
LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFE)) 
     \mcp1_r_type_next_reg[2]_i_25 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_38 ),
        .I1(\n_0_mcp1_r_type_next_reg[0]_i_6 ),
        .I2(rx_66_enc[37]),
        .I3(rx_66_enc[38]),
        .I4(rx_66_enc[36]),
        .I5(rx_66_enc[39]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_25 ));
LUT6 #(
    .INIT(64'h7FF7F77FFEEFEFFE)) 
     \mcp1_r_type_next_reg[2]_i_26 
       (.I0(rx_66_enc[32]),
        .I1(rx_66_enc[33]),
        .I2(p_0_in60_in),
        .I3(p_0_in120_in),
        .I4(I10[37]),
        .I5(rx_66_enc[34]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_26 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \mcp1_r_type_next_reg[2]_i_27 
       (.I0(\n_0_mcp1_dec_c7[1]_i_2 ),
        .I1(\n_0_mcp1_dec_c0[1]_i_2 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_39 ),
        .I3(\n_0_mcp1_dec_c1[1]_i_2 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_27 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \mcp1_r_type_next_reg[2]_i_28 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_36 ),
        .I1(\n_0_mcp1_dec_c4[1]_i_2 ),
        .I2(\n_0_mcp1_dec_c5[1]_i_2 ),
        .I3(\n_0_mcp1_dec_c6[1]_i_2 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_40 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_41 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_28 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD77DFFFF)) 
     \mcp1_r_type_next_reg[2]_i_29 
       (.I0(rx_66_enc[1]),
        .I1(I10[4]),
        .I2(p_0_in4_in),
        .I3(p_2_in5_in),
        .I4(rx_66_enc[0]),
        .I5(rx_66_enc[7]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_29 ));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
     \mcp1_r_type_next_reg[2]_i_3 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_5 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_6 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_7 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_8 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_9 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_10 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD77DFFFF)) 
     \mcp1_r_type_next_reg[2]_i_30 
       (.I0(rx_66_enc[5]),
        .I1(I10[6]),
        .I2(p_0_in12_in),
        .I3(p_2_in13_in),
        .I4(rx_66_enc[6]),
        .I5(rx_66_enc[3]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_30 ));
LUT6 #(
    .INIT(64'h69FFFFFFFFFFFFFF)) 
     \mcp1_r_type_next_reg[2]_i_31 
       (.I0(I10[6]),
        .I1(p_0_in12_in),
        .I2(p_2_in13_in),
        .I3(rx_66_enc[5]),
        .I4(rx_66_enc[6]),
        .I5(rx_66_enc[3]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_31 ));
LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_r_type_next_reg[2]_i_32 
       (.I0(p_2_in25_in),
        .I1(p_0_in24_in),
        .I2(I10[9]),
        .I3(p_2_in),
        .I4(p_0_in),
        .I5(I10[2]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_32 ));
LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_r_type_next_reg[2]_i_33 
       (.I0(p_2_in17_in),
        .I1(p_0_in16_in),
        .I2(I10[7]),
        .I3(p_2_in13_in),
        .I4(p_0_in12_in),
        .I5(I10[6]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_33 ));
LUT6 #(
    .INIT(64'h8228000000000000)) 
     \mcp1_r_type_next_reg[2]_i_34 
       (.I0(rx_66_enc[1]),
        .I1(I10[4]),
        .I2(p_0_in4_in),
        .I3(p_2_in5_in),
        .I4(rx_66_enc[0]),
        .I5(rx_66_enc[7]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_34 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF69FF)) 
     \mcp1_r_type_next_reg[2]_i_35 
       (.I0(I10[2]),
        .I1(p_0_in),
        .I2(p_2_in),
        .I3(rx_66_enc[7]),
        .I4(rx_66_enc[1]),
        .I5(rx_66_enc[2]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_35 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD77DFFFF)) 
     \mcp1_r_type_next_reg[2]_i_36 
       (.I0(rx_66_enc[3]),
        .I1(I10[8]),
        .I2(p_0_in20_in),
        .I3(p_2_in21_in),
        .I4(rx_66_enc[4]),
        .I5(rx_66_enc[5]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_36 ));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_r_type_next_reg[2]_i_37 
       (.I0(p_2_in25_in),
        .I1(p_0_in24_in),
        .I2(I10[9]),
        .I3(p_2_in),
        .I4(p_0_in),
        .I5(I10[2]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_37 ));
LUT6 #(
    .INIT(64'h96FFFF96FF9696FF)) 
     \mcp1_r_type_next_reg[2]_i_38 
       (.I0(p_2_in25_in),
        .I1(p_0_in24_in),
        .I2(I10[9]),
        .I3(p_2_in),
        .I4(p_0_in),
        .I5(I10[2]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_38 ));
LUT6 #(
    .INIT(64'h0000000000020000)) 
     \mcp1_r_type_next_reg[2]_i_39 
       (.I0(rx_66_enc[26]),
        .I1(rx_66_enc[22]),
        .I2(rx_66_enc[28]),
        .I3(rx_66_enc[27]),
        .I4(rx_66_enc[25]),
        .I5(\n_0_mcp1_dec_c2[3]_i_3 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_39 ));
LUT6 #(
    .INIT(64'h00000000FF0D00FF)) 
     \mcp1_r_type_next_reg[2]_i_4 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_9 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_11 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_12 ),
        .I3(I10[1]),
        .I4(I10[0]),
        .I5(I2),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7DD7)) 
     \mcp1_r_type_next_reg[2]_i_40 
       (.I0(rx_66_enc[1]),
        .I1(I10[4]),
        .I2(p_0_in4_in),
        .I3(p_2_in5_in),
        .I4(rx_66_enc[0]),
        .I5(rx_66_enc[7]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_40 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \mcp1_r_type_next_reg[2]_i_41 
       (.I0(\n_0_mcp1_dec_c3[3]_i_3 ),
        .I1(rx_66_enc[29]),
        .I2(\n_0_mcp1_dec_c3[5]_i_2 ),
        .I3(rx_66_enc[35]),
        .I4(rx_66_enc[34]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_41 ));
LUT6 #(
    .INIT(64'h0008000800088888)) 
     \mcp1_r_type_next_reg[2]_i_5 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_13 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_14 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_15 ),
        .I3(\n_0_mcp1_dec_c5[7]_i_3 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_16 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_17 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_5 ));
LUT6 #(
    .INIT(64'h00000000AB000000)) 
     \mcp1_r_type_next_reg[2]_i_6 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_18 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_19 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_20 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_14 ),
        .I4(O3),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_16 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_6 ));
LUT6 #(
    .INIT(64'hF1F0F1F0F1F0FFF0)) 
     \mcp1_r_type_next_reg[2]_i_7 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_21 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_16 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_22 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_14 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_23 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_20 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_7 ));
LUT6 #(
    .INIT(64'h00000000101010FF)) 
     \mcp1_r_type_next_reg[2]_i_8 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_16 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_24 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_14 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_23 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_25 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_26 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \mcp1_r_type_next_reg[2]_i_9 
       (.I0(O7),
        .I1(O3),
        .I2(\n_0_mcp1_dec_c0[7]_i_3 ),
        .I3(\n_0_mcp1_dec_c1[7]_i_3 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[10]_i_1 
       (.I0(I10[10]),
        .I1(p_0_in28_in),
        .I2(p_2_in29_in),
        .O(rx_66_enc[8]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[11]_i_1 
       (.I0(I10[11]),
        .I1(p_0_in32_in),
        .I2(p_2_in33_in),
        .O(rx_66_enc[9]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[12]_i_1 
       (.I0(I10[12]),
        .I1(p_0_in36_in),
        .I2(p_2_in37_in),
        .O(rx_66_enc[10]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[13]_i_1 
       (.I0(I10[13]),
        .I1(p_0_in40_in),
        .I2(p_2_in41_in),
        .O(rx_66_enc[11]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[14]_i_1 
       (.I0(I10[14]),
        .I1(p_0_in44_in),
        .I2(p_2_in45_in),
        .O(rx_66_enc[12]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[15]_i_1 
       (.I0(I10[15]),
        .I1(p_0_in48_in),
        .I2(p_2_in49_in),
        .O(rx_66_enc[13]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[16]_i_1 
       (.I0(I10[16]),
        .I1(p_0_in52_in),
        .I2(p_2_in53_in),
        .O(rx_66_enc[14]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[17]_i_1 
       (.I0(I10[17]),
        .I1(p_0_in56_in),
        .I2(p_2_in57_in),
        .O(rx_66_enc[15]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[18]_i_1 
       (.I0(I10[18]),
        .I1(p_0_in60_in),
        .I2(p_2_in61_in),
        .O(rx_66_enc[16]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[19]_i_1 
       (.I0(I10[19]),
        .I1(p_0_in64_in),
        .I2(p_2_in65_in),
        .O(rx_66_enc[17]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[20]_i_1 
       (.I0(I10[20]),
        .I1(p_0_in68_in),
        .I2(p_2_in69_in),
        .O(rx_66_enc[18]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[21]_i_1 
       (.I0(I10[21]),
        .I1(p_0_in72_in),
        .I2(p_0_in),
        .O(rx_66_enc[19]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[22]_i_1 
       (.I0(I10[22]),
        .I1(p_0_in75_in),
        .I2(p_0_in1_in),
        .O(rx_66_enc[20]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[23]_i_1 
       (.I0(I10[23]),
        .I1(p_0_in78_in),
        .I2(p_0_in4_in),
        .O(rx_66_enc[21]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[24]_i_1 
       (.I0(I10[24]),
        .I1(p_0_in81_in),
        .I2(p_0_in8_in),
        .O(rx_66_enc[22]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[25]_i_1 
       (.I0(I10[25]),
        .I1(p_0_in84_in),
        .I2(p_0_in12_in),
        .O(rx_66_enc[23]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[26]_i_1 
       (.I0(I10[26]),
        .I1(p_0_in87_in),
        .I2(p_0_in16_in),
        .O(rx_66_enc[24]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[27]_i_1 
       (.I0(I10[27]),
        .I1(p_0_in90_in),
        .I2(p_0_in20_in),
        .O(rx_66_enc[25]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[28]_i_1 
       (.I0(I10[28]),
        .I1(p_0_in93_in),
        .I2(p_0_in24_in),
        .O(rx_66_enc[26]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[29]_i_1 
       (.I0(I10[29]),
        .I1(p_0_in96_in),
        .I2(p_0_in28_in),
        .O(rx_66_enc[27]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[2]_i_1 
       (.I0(I10[2]),
        .I1(p_0_in),
        .I2(p_2_in),
        .O(rx_66_enc[0]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[30]_i_1 
       (.I0(I10[30]),
        .I1(p_0_in99_in),
        .I2(p_0_in32_in),
        .O(rx_66_enc[28]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[31]_i_1 
       (.I0(I10[31]),
        .I1(p_0_in102_in),
        .I2(p_0_in36_in),
        .O(rx_66_enc[29]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[32]_i_1 
       (.I0(I10[32]),
        .I1(p_0_in105_in),
        .I2(p_0_in40_in),
        .O(rx_66_enc[30]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[33]_i_1 
       (.I0(I10[33]),
        .I1(p_0_in108_in),
        .I2(p_0_in44_in),
        .O(rx_66_enc[31]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[34]_i_1 
       (.I0(I10[34]),
        .I1(p_0_in111_in),
        .I2(p_0_in48_in),
        .O(rx_66_enc[32]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[35]_i_1 
       (.I0(I10[35]),
        .I1(p_0_in114_in),
        .I2(p_0_in52_in),
        .O(rx_66_enc[33]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[36]_i_1 
       (.I0(I10[36]),
        .I1(p_0_in117_in),
        .I2(p_0_in56_in),
        .O(rx_66_enc[34]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[37]_i_1 
       (.I0(I10[37]),
        .I1(p_0_in120_in),
        .I2(p_0_in60_in),
        .O(rx_66_enc[35]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[38]_i_1 
       (.I0(I10[38]),
        .I1(p_0_in123_in),
        .I2(p_0_in64_in),
        .O(rx_66_enc[36]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[39]_i_1 
       (.I0(I10[39]),
        .I1(p_0_in126_in),
        .I2(p_0_in68_in),
        .O(rx_66_enc[37]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[3]_i_1 
       (.I0(I10[3]),
        .I1(p_0_in1_in),
        .I2(p_2_in2_in),
        .O(rx_66_enc[1]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[40]_i_1 
       (.I0(I10[40]),
        .I1(\n_0_mcp1_descr_reg_reg[0] ),
        .I2(p_0_in72_in),
        .O(rx_66_enc[38]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[41]_i_1 
       (.I0(I10[41]),
        .I1(I10[2]),
        .I2(p_0_in75_in),
        .O(rx_66_enc[39]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[42]_i_1 
       (.I0(I10[42]),
        .I1(I10[3]),
        .I2(p_0_in78_in),
        .O(rx_66_enc[40]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[43]_i_1 
       (.I0(I10[43]),
        .I1(I10[4]),
        .I2(p_0_in81_in),
        .O(rx_66_enc[41]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[44]_i_1 
       (.I0(I10[44]),
        .I1(I10[5]),
        .I2(p_0_in84_in),
        .O(rx_66_enc[42]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[45]_i_1 
       (.I0(I10[45]),
        .I1(I10[6]),
        .I2(p_0_in87_in),
        .O(rx_66_enc[43]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[46]_i_1 
       (.I0(I10[46]),
        .I1(I10[7]),
        .I2(p_0_in90_in),
        .O(rx_66_enc[44]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[47]_i_1 
       (.I0(I10[47]),
        .I1(I10[8]),
        .I2(p_0_in93_in),
        .O(rx_66_enc[45]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[48]_i_1 
       (.I0(I10[48]),
        .I1(I10[9]),
        .I2(p_0_in96_in),
        .O(rx_66_enc[46]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[49]_i_1 
       (.I0(I10[49]),
        .I1(I10[10]),
        .I2(p_0_in99_in),
        .O(rx_66_enc[47]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[4]_i_1 
       (.I0(I10[4]),
        .I1(p_0_in4_in),
        .I2(p_2_in5_in),
        .O(rx_66_enc[2]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[50]_i_1 
       (.I0(I10[50]),
        .I1(I10[11]),
        .I2(p_0_in102_in),
        .O(rx_66_enc[48]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[51]_i_1 
       (.I0(I10[51]),
        .I1(I10[12]),
        .I2(p_0_in105_in),
        .O(rx_66_enc[49]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[52]_i_1 
       (.I0(I10[52]),
        .I1(I10[13]),
        .I2(p_0_in108_in),
        .O(rx_66_enc[50]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[53]_i_1 
       (.I0(I10[53]),
        .I1(I10[14]),
        .I2(p_0_in111_in),
        .O(rx_66_enc[51]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[54]_i_1 
       (.I0(I10[54]),
        .I1(I10[15]),
        .I2(p_0_in114_in),
        .O(rx_66_enc[52]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[55]_i_1 
       (.I0(I10[55]),
        .I1(I10[16]),
        .I2(p_0_in117_in),
        .O(rx_66_enc[53]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[56]_i_1 
       (.I0(I10[56]),
        .I1(I10[17]),
        .I2(p_0_in120_in),
        .O(rx_66_enc[54]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[57]_i_1 
       (.I0(I10[57]),
        .I1(I10[18]),
        .I2(p_0_in123_in),
        .O(rx_66_enc[55]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[58]_i_1 
       (.I0(I10[58]),
        .I1(I10[19]),
        .I2(p_0_in126_in),
        .O(rx_66_enc[56]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[59]_i_1 
       (.I0(I10[59]),
        .I1(I10[20]),
        .I2(\n_0_mcp1_descr_reg_reg[0] ),
        .O(rx_66_enc[57]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[5]_i_1 
       (.I0(I10[5]),
        .I1(p_0_in8_in),
        .I2(p_2_in9_in),
        .O(rx_66_enc[3]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[6]_i_1 
       (.I0(I10[6]),
        .I1(p_0_in12_in),
        .I2(p_2_in13_in),
        .O(rx_66_enc[4]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[7]_i_1 
       (.I0(I10[7]),
        .I1(p_0_in16_in),
        .I2(p_2_in17_in),
        .O(rx_66_enc[5]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[8]_i_1 
       (.I0(I10[8]),
        .I1(p_0_in20_in),
        .I2(p_2_in21_in),
        .O(rx_66_enc[6]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[9]_i_1 
       (.I0(I10[9]),
        .I1(p_0_in24_in),
        .I2(p_2_in25_in),
        .O(rx_66_enc[7]));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_scramble
   (tx_66_fifo,
    clk156,
    Q,
    configuration_vector,
    I1);
  output [63:0]tx_66_fifo;
  input clk156;
  input [63:0]Q;
  input [118:0]configuration_vector;
  input I1;

  wire \<const1> ;
  wire I1;
  wire [63:0]Q;
  wire [6:0]block_count_reg__0;
  wire clk156;
  wire [118:0]configuration_vector;
  wire \n_0_block_count[6]_i_2 ;
  wire n_0_new_tx_test_seed_i_1;
  wire \n_0_scr_reg[0]_i_1 ;
  wire \n_0_scr_reg[10]_i_1 ;
  wire \n_0_scr_reg[11]_i_1 ;
  wire \n_0_scr_reg[12]_i_1 ;
  wire \n_0_scr_reg[13]_i_1 ;
  wire \n_0_scr_reg[14]_i_1 ;
  wire \n_0_scr_reg[15]_i_1 ;
  wire \n_0_scr_reg[16]_i_1 ;
  wire \n_0_scr_reg[17]_i_1 ;
  wire \n_0_scr_reg[18]_i_1 ;
  wire \n_0_scr_reg[19]_i_1 ;
  wire \n_0_scr_reg[1]_i_1 ;
  wire \n_0_scr_reg[20]_i_1 ;
  wire \n_0_scr_reg[21]_i_1 ;
  wire \n_0_scr_reg[22]_i_1 ;
  wire \n_0_scr_reg[23]_i_1 ;
  wire \n_0_scr_reg[24]_i_1 ;
  wire \n_0_scr_reg[25]_i_1 ;
  wire \n_0_scr_reg[26]_i_1 ;
  wire \n_0_scr_reg[27]_i_1 ;
  wire \n_0_scr_reg[28]_i_1 ;
  wire \n_0_scr_reg[29]_i_1 ;
  wire \n_0_scr_reg[2]_i_1 ;
  wire \n_0_scr_reg[30]_i_1 ;
  wire \n_0_scr_reg[31]_i_1 ;
  wire \n_0_scr_reg[32]_i_1 ;
  wire \n_0_scr_reg[33]_i_1 ;
  wire \n_0_scr_reg[34]_i_1 ;
  wire \n_0_scr_reg[35]_i_1 ;
  wire \n_0_scr_reg[36]_i_1 ;
  wire \n_0_scr_reg[37]_i_1 ;
  wire \n_0_scr_reg[38]_i_1 ;
  wire \n_0_scr_reg[39]_i_1 ;
  wire \n_0_scr_reg[3]_i_1 ;
  wire \n_0_scr_reg[40]_i_1 ;
  wire \n_0_scr_reg[41]_i_1 ;
  wire \n_0_scr_reg[42]_i_1 ;
  wire \n_0_scr_reg[43]_i_1 ;
  wire \n_0_scr_reg[44]_i_1 ;
  wire \n_0_scr_reg[45]_i_1 ;
  wire \n_0_scr_reg[46]_i_1 ;
  wire \n_0_scr_reg[47]_i_1 ;
  wire \n_0_scr_reg[48]_i_1 ;
  wire \n_0_scr_reg[49]_i_1 ;
  wire \n_0_scr_reg[4]_i_1 ;
  wire \n_0_scr_reg[50]_i_1 ;
  wire \n_0_scr_reg[51]_i_1 ;
  wire \n_0_scr_reg[52]_i_1 ;
  wire \n_0_scr_reg[53]_i_1 ;
  wire \n_0_scr_reg[54]_i_1 ;
  wire \n_0_scr_reg[55]_i_1 ;
  wire \n_0_scr_reg[56]_i_1 ;
  wire \n_0_scr_reg[57]_i_1 ;
  wire \n_0_scr_reg[5]_i_1 ;
  wire \n_0_scr_reg[6]_i_1 ;
  wire \n_0_scr_reg[7]_i_1 ;
  wire \n_0_scr_reg[8]_i_1 ;
  wire \n_0_scr_reg[9]_i_1 ;
  wire \n_0_scr_reg_reg[0] ;
  wire \n_0_scr_reg_reg[13] ;
  wire n_0_ten_gig_disti_ram_reg_0_31_0_5_i_10;
  wire n_0_ten_gig_disti_ram_reg_0_31_54_59_i_13;
  wire n_0_ten_gig_disti_ram_reg_0_31_54_59_i_14;
  wire \n_0_tx_test_patt_seed_sel[1]_i_1 ;
  wire \n_0_tx_test_patt_seed_sel[1]_i_3 ;
  wire new_tx_test_seed;
  wire [6:0]p_0_in;
  wire p_0_in0_in;
  wire p_0_in12_in;
  wire p_0_in151_in;
  wire p_0_in160_in;
  wire p_0_in16_in;
  wire p_0_in170_in;
  wire p_0_in180_in;
  wire p_0_in190_in;
  wire p_0_in200_in;
  wire p_0_in20_in;
  wire p_0_in24_in;
  wire p_0_in28_in;
  wire p_0_in32_in;
  wire p_0_in36_in;
  wire p_0_in40_in;
  wire p_0_in44_in;
  wire p_0_in4_in;
  wire p_0_in8_in;
  wire [1:0]p_1_in;
  wire p_1_in172_in;
  wire p_1_in192_in;
  wire p_1_in204_in;
  wire p_1_in75_in;
  wire [63:0]p_1_in_0;
  wire p_2_in;
  wire p_2_in103_in;
  wire p_2_in109_in;
  wire p_2_in115_in;
  wire p_2_in121_in;
  wire p_2_in127_in;
  wire p_2_in133_in;
  wire p_2_in139_in;
  wire p_2_in13_in;
  wire p_2_in145_in;
  wire p_2_in152_in;
  wire p_2_in161_in;
  wire p_2_in171_in;
  wire p_2_in17_in;
  wire p_2_in181_in;
  wire p_2_in191_in;
  wire p_2_in1_in;
  wire p_2_in201_in;
  wire p_2_in21_in;
  wire p_2_in25_in;
  wire p_2_in29_in;
  wire p_2_in33_in;
  wire p_2_in37_in;
  wire p_2_in41_in;
  wire p_2_in45_in;
  wire p_2_in48_in;
  wire p_2_in52_in;
  wire p_2_in56_in;
  wire p_2_in5_in;
  wire p_2_in60_in;
  wire p_2_in64_in;
  wire p_2_in68_in;
  wire p_2_in74_in;
  wire p_2_in79_in;
  wire p_2_in85_in;
  wire p_2_in91_in;
  wire p_2_in97_in;
  wire p_2_in9_in;
  wire scr_reg1;
  wire [63:0]tx_66_fifo;
  wire [1:0]tx_test_patt_seed_sel;

VCC VCC
       (.P(\<const1> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \block_count[0]_i_1 
       (.I0(block_count_reg__0[0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \block_count[1]_i_1 
       (.I0(block_count_reg__0[0]),
        .I1(block_count_reg__0[1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \block_count[2]_i_1 
       (.I0(block_count_reg__0[0]),
        .I1(block_count_reg__0[1]),
        .I2(block_count_reg__0[2]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \block_count[3]_i_1 
       (.I0(block_count_reg__0[0]),
        .I1(block_count_reg__0[1]),
        .I2(block_count_reg__0[2]),
        .I3(block_count_reg__0[3]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \block_count[4]_i_1 
       (.I0(block_count_reg__0[2]),
        .I1(block_count_reg__0[1]),
        .I2(block_count_reg__0[0]),
        .I3(block_count_reg__0[3]),
        .I4(block_count_reg__0[4]),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \block_count[5]_i_1 
       (.I0(block_count_reg__0[2]),
        .I1(block_count_reg__0[1]),
        .I2(block_count_reg__0[0]),
        .I3(block_count_reg__0[3]),
        .I4(block_count_reg__0[4]),
        .I5(block_count_reg__0[5]),
        .O(p_0_in[5]));
LUT5 #(
    .INIT(32'h7FFF8000)) 
     \block_count[6]_i_1 
       (.I0(\n_0_block_count[6]_i_2 ),
        .I1(block_count_reg__0[4]),
        .I2(block_count_reg__0[5]),
        .I3(block_count_reg__0[3]),
        .I4(block_count_reg__0[6]),
        .O(p_0_in[6]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \block_count[6]_i_2 
       (.I0(block_count_reg__0[2]),
        .I1(block_count_reg__0[1]),
        .I2(block_count_reg__0[0]),
        .O(\n_0_block_count[6]_i_2 ));
(* counter = "14" *) 
   FDRE \block_count_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_0_in[0]),
        .Q(block_count_reg__0[0]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
(* counter = "14" *) 
   FDRE \block_count_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_0_in[1]),
        .Q(block_count_reg__0[1]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
(* counter = "14" *) 
   FDRE \block_count_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_0_in[2]),
        .Q(block_count_reg__0[2]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
(* counter = "14" *) 
   FDRE \block_count_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_0_in[3]),
        .Q(block_count_reg__0[3]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
(* counter = "14" *) 
   FDRE \block_count_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_0_in[4]),
        .Q(block_count_reg__0[4]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
(* counter = "14" *) 
   FDRE \block_count_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_0_in[5]),
        .Q(block_count_reg__0[5]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
(* counter = "14" *) 
   FDRE \block_count_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_0_in[6]),
        .Q(block_count_reg__0[6]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     new_tx_test_seed_i_1
       (.I0(\n_0_tx_test_patt_seed_sel[1]_i_3 ),
        .I1(block_count_reg__0[1]),
        .O(n_0_new_tx_test_seed_i_1));
FDRE new_tx_test_seed_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_new_tx_test_seed_i_1),
        .Q(new_tx_test_seed),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[0]_i_1 
       (.I0(configuration_vector[58]),
        .I1(p_1_in_0[63]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[0]),
        .O(\n_0_scr_reg[0]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[0]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[63]),
        .I4(p_1_in_0[24]),
        .I5(p_1_in_0[5]),
        .O(p_1_in_0[63]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[10]_i_1 
       (.I0(configuration_vector[68]),
        .I1(p_1_in_0[53]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[10]),
        .O(\n_0_scr_reg[10]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[10]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[53]),
        .I4(p_1_in_0[14]),
        .I5(p_0_in32_in),
        .O(p_1_in_0[53]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[11]_i_1 
       (.I0(configuration_vector[69]),
        .I1(p_1_in_0[52]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[11]),
        .O(\n_0_scr_reg[11]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[11]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[52]),
        .I4(p_1_in_0[13]),
        .I5(p_0_in28_in),
        .O(p_1_in_0[52]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[12]_i_1 
       (.I0(configuration_vector[70]),
        .I1(p_1_in_0[51]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[12]),
        .O(\n_0_scr_reg[12]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[12]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[51]),
        .I4(p_1_in_0[12]),
        .I5(p_0_in24_in),
        .O(p_1_in_0[51]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[13]_i_1 
       (.I0(configuration_vector[71]),
        .I1(p_1_in_0[50]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[13]),
        .O(\n_0_scr_reg[13]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[13]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[50]),
        .I4(p_1_in_0[11]),
        .I5(p_0_in20_in),
        .O(p_1_in_0[50]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[14]_i_1 
       (.I0(configuration_vector[72]),
        .I1(p_1_in_0[49]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[14]),
        .O(\n_0_scr_reg[14]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[14]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[49]),
        .I4(p_1_in_0[10]),
        .I5(p_0_in16_in),
        .O(p_1_in_0[49]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[15]_i_1 
       (.I0(configuration_vector[73]),
        .I1(p_1_in_0[48]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[15]),
        .O(\n_0_scr_reg[15]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[15]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[48]),
        .I4(p_1_in_0[9]),
        .I5(p_0_in12_in),
        .O(p_1_in_0[48]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[16]_i_1 
       (.I0(configuration_vector[74]),
        .I1(p_1_in_0[47]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[16]),
        .O(\n_0_scr_reg[16]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[16]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[47]),
        .I4(p_1_in_0[8]),
        .I5(p_0_in8_in),
        .O(p_1_in_0[47]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[17]_i_1 
       (.I0(configuration_vector[75]),
        .I1(p_1_in_0[46]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[17]),
        .O(\n_0_scr_reg[17]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[17]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[46]),
        .I4(p_1_in_0[7]),
        .I5(p_0_in4_in),
        .O(p_1_in_0[46]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[18]_i_1 
       (.I0(configuration_vector[76]),
        .I1(p_1_in_0[45]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[18]),
        .O(\n_0_scr_reg[18]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[18]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[45]),
        .I4(p_1_in_0[6]),
        .I5(p_0_in0_in),
        .O(p_1_in_0[45]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[19]_i_1 
       (.I0(configuration_vector[77]),
        .I1(p_1_in_0[44]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[19]),
        .O(\n_0_scr_reg[19]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[19]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[44]),
        .I4(p_1_in_0[5]),
        .I5(\n_0_scr_reg_reg[13] ),
        .O(p_1_in_0[44]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[1]_i_1 
       (.I0(configuration_vector[59]),
        .I1(p_1_in_0[62]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[1]),
        .O(\n_0_scr_reg[1]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[1]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[62]),
        .I4(p_1_in_0[23]),
        .I5(p_1_in_0[4]),
        .O(p_1_in_0[62]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[20]_i_1 
       (.I0(configuration_vector[78]),
        .I1(p_1_in_0[43]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[20]),
        .O(\n_0_scr_reg[20]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[20]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[43]),
        .I4(p_1_in_0[4]),
        .I5(p_2_in68_in),
        .O(p_1_in_0[43]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[21]_i_1 
       (.I0(configuration_vector[79]),
        .I1(p_1_in_0[42]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[21]),
        .O(\n_0_scr_reg[21]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[21]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[42]),
        .I4(p_1_in_0[3]),
        .I5(p_2_in64_in),
        .O(p_1_in_0[42]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[22]_i_1 
       (.I0(configuration_vector[80]),
        .I1(p_1_in_0[41]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[22]),
        .O(\n_0_scr_reg[22]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[22]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[41]),
        .I4(p_1_in_0[2]),
        .I5(p_2_in60_in),
        .O(p_1_in_0[41]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[23]_i_1 
       (.I0(configuration_vector[81]),
        .I1(p_1_in_0[40]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[23]),
        .O(\n_0_scr_reg[23]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[23]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[40]),
        .I4(p_1_in_0[1]),
        .I5(p_2_in56_in),
        .O(p_1_in_0[40]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[24]_i_1 
       (.I0(configuration_vector[82]),
        .I1(p_1_in_0[39]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[24]),
        .O(\n_0_scr_reg[24]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[24]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[39]),
        .I4(p_1_in_0[0]),
        .I5(p_2_in52_in),
        .O(p_1_in_0[39]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[25]_i_1 
       (.I0(configuration_vector[83]),
        .I1(p_1_in_0[38]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[25]),
        .O(\n_0_scr_reg[25]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[25]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[38]),
        .I4(\n_0_scr_reg_reg[0] ),
        .I5(p_2_in48_in),
        .O(p_1_in_0[38]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[26]_i_1 
       (.I0(configuration_vector[84]),
        .I1(p_1_in_0[37]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[26]),
        .O(\n_0_scr_reg[26]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[26]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[37]),
        .I4(p_0_in44_in),
        .I5(p_2_in45_in),
        .O(p_1_in_0[37]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[27]_i_1 
       (.I0(configuration_vector[85]),
        .I1(p_1_in_0[36]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[27]),
        .O(\n_0_scr_reg[27]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[27]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[36]),
        .I4(p_0_in40_in),
        .I5(p_2_in41_in),
        .O(p_1_in_0[36]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[28]_i_1 
       (.I0(configuration_vector[86]),
        .I1(p_1_in_0[35]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[28]),
        .O(\n_0_scr_reg[28]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[28]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[35]),
        .I4(p_0_in36_in),
        .I5(p_2_in37_in),
        .O(p_1_in_0[35]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[29]_i_1 
       (.I0(configuration_vector[87]),
        .I1(p_1_in_0[34]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[29]),
        .O(\n_0_scr_reg[29]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[29]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[34]),
        .I4(p_0_in32_in),
        .I5(p_2_in33_in),
        .O(p_1_in_0[34]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[2]_i_1 
       (.I0(configuration_vector[60]),
        .I1(p_1_in_0[61]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[2]),
        .O(\n_0_scr_reg[2]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[2]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[61]),
        .I4(p_1_in_0[22]),
        .I5(p_1_in_0[3]),
        .O(p_1_in_0[61]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[30]_i_1 
       (.I0(configuration_vector[88]),
        .I1(p_1_in_0[33]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[30]),
        .O(\n_0_scr_reg[30]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[30]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[33]),
        .I4(p_0_in28_in),
        .I5(p_2_in29_in),
        .O(p_1_in_0[33]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[31]_i_1 
       (.I0(configuration_vector[89]),
        .I1(p_1_in_0[32]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[31]),
        .O(\n_0_scr_reg[31]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[31]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[32]),
        .I4(p_0_in24_in),
        .I5(p_2_in25_in),
        .O(p_1_in_0[32]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[32]_i_1 
       (.I0(configuration_vector[90]),
        .I1(p_1_in_0[31]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[32]),
        .O(\n_0_scr_reg[32]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[32]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[31]),
        .I4(p_0_in20_in),
        .I5(p_2_in21_in),
        .O(p_1_in_0[31]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[33]_i_1 
       (.I0(configuration_vector[91]),
        .I1(p_1_in_0[30]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[33]),
        .O(\n_0_scr_reg[33]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[33]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[30]),
        .I4(p_0_in16_in),
        .I5(p_2_in17_in),
        .O(p_1_in_0[30]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[34]_i_1 
       (.I0(configuration_vector[92]),
        .I1(p_1_in_0[29]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[34]),
        .O(\n_0_scr_reg[34]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[34]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[29]),
        .I4(p_0_in12_in),
        .I5(p_2_in13_in),
        .O(p_1_in_0[29]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[35]_i_1 
       (.I0(configuration_vector[93]),
        .I1(p_1_in_0[28]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[35]),
        .O(\n_0_scr_reg[35]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[35]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[28]),
        .I4(p_0_in8_in),
        .I5(p_2_in9_in),
        .O(p_1_in_0[28]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[36]_i_1 
       (.I0(configuration_vector[94]),
        .I1(p_1_in_0[27]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[36]),
        .O(\n_0_scr_reg[36]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[36]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[27]),
        .I4(p_0_in4_in),
        .I5(p_2_in5_in),
        .O(p_1_in_0[27]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[37]_i_1 
       (.I0(configuration_vector[95]),
        .I1(p_1_in_0[26]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[37]),
        .O(\n_0_scr_reg[37]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[37]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[26]),
        .I4(p_0_in0_in),
        .I5(p_2_in1_in),
        .O(p_1_in_0[26]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[38]_i_1 
       (.I0(configuration_vector[96]),
        .I1(p_1_in_0[25]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[38]),
        .O(\n_0_scr_reg[38]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[38]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[25]),
        .I4(\n_0_scr_reg_reg[13] ),
        .I5(p_2_in),
        .O(p_1_in_0[25]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[39]_i_1 
       (.I0(configuration_vector[97]),
        .I1(p_1_in_0[24]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[39]),
        .O(\n_0_scr_reg[39]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[3]_i_1 
       (.I0(configuration_vector[61]),
        .I1(p_1_in_0[60]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[3]),
        .O(\n_0_scr_reg[3]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[3]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[60]),
        .I4(p_1_in_0[21]),
        .I5(p_1_in_0[2]),
        .O(p_1_in_0[60]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[40]_i_1 
       (.I0(configuration_vector[98]),
        .I1(p_1_in_0[23]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[40]),
        .O(\n_0_scr_reg[40]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[41]_i_1 
       (.I0(configuration_vector[99]),
        .I1(p_1_in_0[22]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[41]),
        .O(\n_0_scr_reg[41]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[42]_i_1 
       (.I0(configuration_vector[100]),
        .I1(p_1_in_0[21]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[42]),
        .O(\n_0_scr_reg[42]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[43]_i_1 
       (.I0(configuration_vector[101]),
        .I1(p_1_in_0[20]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[43]),
        .O(\n_0_scr_reg[43]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[44]_i_1 
       (.I0(configuration_vector[102]),
        .I1(p_1_in_0[19]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[44]),
        .O(\n_0_scr_reg[44]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[45]_i_1 
       (.I0(configuration_vector[103]),
        .I1(p_1_in_0[18]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[45]),
        .O(\n_0_scr_reg[45]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[46]_i_1 
       (.I0(configuration_vector[104]),
        .I1(p_1_in_0[17]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[46]),
        .O(\n_0_scr_reg[46]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[46]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[17]),
        .I4(p_2_in41_in),
        .I5(p_2_in139_in),
        .O(p_1_in_0[17]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[47]_i_1 
       (.I0(configuration_vector[105]),
        .I1(p_1_in_0[16]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[47]),
        .O(\n_0_scr_reg[47]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[48]_i_1 
       (.I0(configuration_vector[106]),
        .I1(p_1_in_0[15]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[48]),
        .O(\n_0_scr_reg[48]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[49]_i_1 
       (.I0(configuration_vector[107]),
        .I1(p_1_in_0[14]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[49]),
        .O(\n_0_scr_reg[49]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[4]_i_1 
       (.I0(configuration_vector[62]),
        .I1(p_1_in_0[59]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[4]),
        .O(\n_0_scr_reg[4]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[4]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[59]),
        .I4(p_1_in_0[20]),
        .I5(p_1_in_0[1]),
        .O(p_1_in_0[59]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[50]_i_1 
       (.I0(configuration_vector[108]),
        .I1(p_1_in_0[13]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[50]),
        .O(\n_0_scr_reg[50]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[51]_i_1 
       (.I0(configuration_vector[109]),
        .I1(p_1_in_0[12]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[51]),
        .O(\n_0_scr_reg[51]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[52]_i_1 
       (.I0(configuration_vector[110]),
        .I1(p_1_in_0[11]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[52]),
        .O(\n_0_scr_reg[52]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[53]_i_1 
       (.I0(configuration_vector[111]),
        .I1(p_1_in_0[10]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[53]),
        .O(\n_0_scr_reg[53]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[54]_i_1 
       (.I0(configuration_vector[112]),
        .I1(p_1_in_0[9]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[54]),
        .O(\n_0_scr_reg[54]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[55]_i_1 
       (.I0(configuration_vector[113]),
        .I1(p_1_in_0[8]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[55]),
        .O(\n_0_scr_reg[55]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[56]_i_1 
       (.I0(configuration_vector[114]),
        .I1(p_1_in_0[7]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[56]),
        .O(\n_0_scr_reg[56]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[57]_i_1 
       (.I0(configuration_vector[115]),
        .I1(p_1_in_0[6]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[57]),
        .O(\n_0_scr_reg[57]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \scr_reg[57]_i_2 
       (.I0(configuration_vector[118]),
        .I1(new_tx_test_seed),
        .O(scr_reg1));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[5]_i_1 
       (.I0(configuration_vector[63]),
        .I1(p_1_in_0[58]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[5]),
        .O(\n_0_scr_reg[5]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[5]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[58]),
        .I4(p_1_in_0[19]),
        .I5(p_1_in_0[0]),
        .O(p_1_in_0[58]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[6]_i_1 
       (.I0(configuration_vector[64]),
        .I1(p_1_in_0[57]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[6]),
        .O(\n_0_scr_reg[6]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[6]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[57]),
        .I4(p_1_in_0[18]),
        .I5(\n_0_scr_reg_reg[0] ),
        .O(p_1_in_0[57]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[7]_i_1 
       (.I0(configuration_vector[65]),
        .I1(p_1_in_0[56]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[7]),
        .O(\n_0_scr_reg[7]_i_1 ));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[8]_i_1 
       (.I0(configuration_vector[66]),
        .I1(p_1_in_0[55]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[8]),
        .O(\n_0_scr_reg[8]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[8]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[55]),
        .I4(p_1_in_0[16]),
        .I5(p_0_in40_in),
        .O(p_1_in_0[55]));
LUT6 #(
    .INIT(64'h5C0CACFC5CFCAC0C)) 
     \scr_reg[9]_i_1 
       (.I0(configuration_vector[67]),
        .I1(p_1_in_0[54]),
        .I2(scr_reg1),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(configuration_vector[9]),
        .O(\n_0_scr_reg[9]_i_1 ));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     \scr_reg[9]_i_2 
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[54]),
        .I4(p_1_in_0[15]),
        .I5(p_0_in36_in),
        .O(p_1_in_0[54]));
FDRE \scr_reg_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[0]_i_1 ),
        .Q(\n_0_scr_reg_reg[0] ),
        .R(I1));
FDRE \scr_reg_reg[10] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[10]_i_1 ),
        .Q(p_0_in8_in),
        .R(I1));
FDRE \scr_reg_reg[11] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[11]_i_1 ),
        .Q(p_0_in4_in),
        .R(I1));
FDRE \scr_reg_reg[12] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[12]_i_1 ),
        .Q(p_0_in0_in),
        .R(I1));
FDRE \scr_reg_reg[13] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[13]_i_1 ),
        .Q(\n_0_scr_reg_reg[13] ),
        .R(I1));
FDRE \scr_reg_reg[14] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[14]_i_1 ),
        .Q(p_2_in68_in),
        .R(I1));
FDRE \scr_reg_reg[15] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[15]_i_1 ),
        .Q(p_2_in64_in),
        .R(I1));
FDRE \scr_reg_reg[16] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[16]_i_1 ),
        .Q(p_2_in60_in),
        .R(I1));
FDRE \scr_reg_reg[17] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[17]_i_1 ),
        .Q(p_2_in56_in),
        .R(I1));
FDRE \scr_reg_reg[18] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[18]_i_1 ),
        .Q(p_2_in52_in),
        .R(I1));
FDRE \scr_reg_reg[19] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[19]_i_1 ),
        .Q(p_2_in48_in),
        .R(I1));
FDRE \scr_reg_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[1]_i_1 ),
        .Q(p_0_in44_in),
        .R(I1));
FDRE \scr_reg_reg[20] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[20]_i_1 ),
        .Q(p_2_in45_in),
        .R(I1));
FDRE \scr_reg_reg[21] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[21]_i_1 ),
        .Q(p_2_in41_in),
        .R(I1));
FDRE \scr_reg_reg[22] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[22]_i_1 ),
        .Q(p_2_in37_in),
        .R(I1));
FDRE \scr_reg_reg[23] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[23]_i_1 ),
        .Q(p_2_in33_in),
        .R(I1));
FDRE \scr_reg_reg[24] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[24]_i_1 ),
        .Q(p_2_in29_in),
        .R(I1));
FDRE \scr_reg_reg[25] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[25]_i_1 ),
        .Q(p_2_in25_in),
        .R(I1));
FDRE \scr_reg_reg[26] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[26]_i_1 ),
        .Q(p_2_in21_in),
        .R(I1));
FDRE \scr_reg_reg[27] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[27]_i_1 ),
        .Q(p_2_in17_in),
        .R(I1));
FDRE \scr_reg_reg[28] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[28]_i_1 ),
        .Q(p_2_in13_in),
        .R(I1));
FDRE \scr_reg_reg[29] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[29]_i_1 ),
        .Q(p_2_in9_in),
        .R(I1));
FDRE \scr_reg_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[2]_i_1 ),
        .Q(p_0_in40_in),
        .R(I1));
FDRE \scr_reg_reg[30] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[30]_i_1 ),
        .Q(p_2_in5_in),
        .R(I1));
FDRE \scr_reg_reg[31] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[31]_i_1 ),
        .Q(p_2_in1_in),
        .R(I1));
FDRE \scr_reg_reg[32] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[32]_i_1 ),
        .Q(p_2_in),
        .R(I1));
FDRE \scr_reg_reg[33] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[33]_i_1 ),
        .Q(p_0_in200_in),
        .R(I1));
FDRE \scr_reg_reg[34] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[34]_i_1 ),
        .Q(p_0_in190_in),
        .R(I1));
FDRE \scr_reg_reg[35] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[35]_i_1 ),
        .Q(p_0_in180_in),
        .R(I1));
FDRE \scr_reg_reg[36] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[36]_i_1 ),
        .Q(p_0_in170_in),
        .R(I1));
FDRE \scr_reg_reg[37] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[37]_i_1 ),
        .Q(p_0_in160_in),
        .R(I1));
FDRE \scr_reg_reg[38] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[38]_i_1 ),
        .Q(p_0_in151_in),
        .R(I1));
FDRE \scr_reg_reg[39] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[39]_i_1 ),
        .Q(p_2_in145_in),
        .R(I1));
FDRE \scr_reg_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[3]_i_1 ),
        .Q(p_0_in36_in),
        .R(I1));
FDRE \scr_reg_reg[40] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[40]_i_1 ),
        .Q(p_2_in139_in),
        .R(I1));
FDRE \scr_reg_reg[41] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[41]_i_1 ),
        .Q(p_2_in133_in),
        .R(I1));
FDRE \scr_reg_reg[42] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[42]_i_1 ),
        .Q(p_2_in127_in),
        .R(I1));
FDRE \scr_reg_reg[43] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[43]_i_1 ),
        .Q(p_2_in121_in),
        .R(I1));
FDRE \scr_reg_reg[44] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[44]_i_1 ),
        .Q(p_2_in115_in),
        .R(I1));
FDRE \scr_reg_reg[45] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[45]_i_1 ),
        .Q(p_2_in109_in),
        .R(I1));
FDRE \scr_reg_reg[46] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[46]_i_1 ),
        .Q(p_2_in103_in),
        .R(I1));
FDRE \scr_reg_reg[47] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[47]_i_1 ),
        .Q(p_2_in97_in),
        .R(I1));
FDRE \scr_reg_reg[48] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[48]_i_1 ),
        .Q(p_2_in91_in),
        .R(I1));
FDRE \scr_reg_reg[49] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[49]_i_1 ),
        .Q(p_2_in85_in),
        .R(I1));
FDRE \scr_reg_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[4]_i_1 ),
        .Q(p_0_in32_in),
        .R(I1));
FDRE \scr_reg_reg[50] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[50]_i_1 ),
        .Q(p_2_in79_in),
        .R(I1));
FDRE \scr_reg_reg[51] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[51]_i_1 ),
        .Q(p_2_in74_in),
        .R(I1));
FDRE \scr_reg_reg[52] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[52]_i_1 ),
        .Q(p_2_in201_in),
        .R(I1));
FDRE \scr_reg_reg[53] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[53]_i_1 ),
        .Q(p_2_in191_in),
        .R(I1));
FDRE \scr_reg_reg[54] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[54]_i_1 ),
        .Q(p_2_in181_in),
        .R(I1));
FDRE \scr_reg_reg[55] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[55]_i_1 ),
        .Q(p_2_in171_in),
        .R(I1));
FDRE \scr_reg_reg[56] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[56]_i_1 ),
        .Q(p_2_in161_in),
        .R(I1));
FDRE \scr_reg_reg[57] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[57]_i_1 ),
        .Q(p_2_in152_in),
        .R(I1));
FDRE \scr_reg_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[5]_i_1 ),
        .Q(p_0_in28_in),
        .R(I1));
FDRE \scr_reg_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[6]_i_1 ),
        .Q(p_0_in24_in),
        .R(I1));
FDRE \scr_reg_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[7]_i_1 ),
        .Q(p_0_in20_in),
        .R(I1));
FDRE \scr_reg_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[8]_i_1 ),
        .Q(p_0_in16_in),
        .R(I1));
FDRE \scr_reg_reg[9] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_scr_reg[9]_i_1 ),
        .Q(p_0_in12_in),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT5 #(
    .INIT(32'h09FF0900)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_10
       (.I0(configuration_vector[116]),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[0]),
        .O(n_0_ten_gig_disti_ram_reg_0_31_0_5_i_10));
LUT5 #(
    .INIT(32'h09FF0900)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_11
       (.I0(configuration_vector[116]),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[2]),
        .O(p_1_in172_in));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_4
       (.I0(p_2_in161_in),
        .I1(p_0_in160_in),
        .I2(Q[1]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[1]));
LUT3 #(
    .INIT(8'h2A)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_5
       (.I0(p_1_in_0[0]),
        .I1(configuration_vector[117]),
        .I2(configuration_vector[118]),
        .O(tx_66_fifo[0]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_6
       (.I0(p_2_in181_in),
        .I1(p_0_in180_in),
        .I2(Q[3]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[3]));
LUT3 #(
    .INIT(8'h2A)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_7
       (.I0(p_1_in_0[2]),
        .I1(configuration_vector[117]),
        .I2(configuration_vector[118]),
        .O(tx_66_fifo[2]));
LUT3 #(
    .INIT(8'h96)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_8
       (.I0(n_0_ten_gig_disti_ram_reg_0_31_0_5_i_10),
        .I1(p_0_in151_in),
        .I2(p_2_in152_in),
        .O(p_1_in_0[0]));
LUT3 #(
    .INIT(8'h96)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_9
       (.I0(p_1_in172_in),
        .I1(p_0_in170_in),
        .I2(p_2_in171_in),
        .O(p_1_in_0[2]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_12_17_i_1
       (.I0(p_2_in103_in),
        .I1(p_2_in17_in),
        .I2(Q[11]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[11]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_12_17_i_2
       (.I0(p_2_in97_in),
        .I1(p_2_in13_in),
        .I2(Q[10]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[10]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_12_17_i_3
       (.I0(p_2_in115_in),
        .I1(p_2_in25_in),
        .I2(Q[13]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[13]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_12_17_i_4
       (.I0(p_2_in109_in),
        .I1(p_2_in21_in),
        .I2(Q[12]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[12]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_12_17_i_5
       (.I0(p_2_in127_in),
        .I1(p_2_in33_in),
        .I2(Q[15]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[15]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_12_17_i_6
       (.I0(p_2_in121_in),
        .I1(p_2_in29_in),
        .I2(Q[14]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[14]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_18_23_i_1
       (.I0(p_2_in139_in),
        .I1(p_2_in41_in),
        .I2(Q[17]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[17]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_18_23_i_2
       (.I0(p_2_in133_in),
        .I1(p_2_in37_in),
        .I2(Q[16]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[16]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_18_23_i_3
       (.I0(p_0_in151_in),
        .I1(p_2_in48_in),
        .I2(Q[19]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[19]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_18_23_i_4
       (.I0(p_2_in145_in),
        .I1(p_2_in45_in),
        .I2(Q[18]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[18]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_18_23_i_5
       (.I0(p_0_in170_in),
        .I1(p_2_in56_in),
        .I2(Q[21]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[21]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_18_23_i_6
       (.I0(p_0_in160_in),
        .I1(p_2_in52_in),
        .I2(Q[20]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[20]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_24_29_i_1
       (.I0(p_0_in190_in),
        .I1(p_2_in64_in),
        .I2(Q[23]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[23]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_24_29_i_2
       (.I0(p_0_in180_in),
        .I1(p_2_in60_in),
        .I2(Q[22]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[22]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_24_29_i_3
       (.I0(p_2_in),
        .I1(\n_0_scr_reg_reg[13] ),
        .I2(Q[25]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[25]));
LUT3 #(
    .INIT(8'h2A)) 
     ten_gig_disti_ram_reg_0_31_24_29_i_4
       (.I0(p_1_in_0[24]),
        .I1(configuration_vector[117]),
        .I2(configuration_vector[118]),
        .O(tx_66_fifo[24]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_24_29_i_5
       (.I0(p_2_in5_in),
        .I1(p_0_in4_in),
        .I2(Q[27]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[27]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_24_29_i_6
       (.I0(p_2_in1_in),
        .I1(p_0_in0_in),
        .I2(Q[26]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[26]));
LUT3 #(
    .INIT(8'h96)) 
     ten_gig_disti_ram_reg_0_31_24_29_i_7
       (.I0(p_1_in204_in),
        .I1(p_2_in68_in),
        .I2(p_0_in200_in),
        .O(p_1_in_0[24]));
LUT5 #(
    .INIT(32'h09FF0900)) 
     ten_gig_disti_ram_reg_0_31_24_29_i_8
       (.I0(configuration_vector[116]),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[24]),
        .O(p_1_in204_in));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_30_35_i_1
       (.I0(p_2_in13_in),
        .I1(p_0_in12_in),
        .I2(Q[29]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[29]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_30_35_i_2
       (.I0(p_2_in9_in),
        .I1(p_0_in8_in),
        .I2(Q[28]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[28]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_30_35_i_3
       (.I0(p_2_in21_in),
        .I1(p_0_in20_in),
        .I2(Q[31]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[31]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_30_35_i_4
       (.I0(p_2_in17_in),
        .I1(p_0_in16_in),
        .I2(Q[30]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[30]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_30_35_i_5
       (.I0(p_2_in29_in),
        .I1(p_0_in28_in),
        .I2(Q[33]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[33]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_30_35_i_6
       (.I0(p_2_in25_in),
        .I1(p_0_in24_in),
        .I2(Q[32]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[32]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_36_41_i_1
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(Q[35]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[35]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_36_41_i_2
       (.I0(p_2_in33_in),
        .I1(p_0_in32_in),
        .I2(Q[34]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[34]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_36_41_i_3
       (.I0(p_2_in45_in),
        .I1(p_0_in44_in),
        .I2(Q[37]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[37]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_36_41_i_4
       (.I0(p_2_in41_in),
        .I1(p_0_in40_in),
        .I2(Q[36]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[36]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_36_41_i_5
       (.I0(p_2_in52_in),
        .I1(p_1_in_0[0]),
        .I2(Q[39]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[39]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_36_41_i_6
       (.I0(p_2_in48_in),
        .I1(\n_0_scr_reg_reg[0] ),
        .I2(Q[38]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[38]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_42_47_i_1
       (.I0(p_2_in60_in),
        .I1(p_1_in_0[2]),
        .I2(Q[41]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[41]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_42_47_i_2
       (.I0(p_2_in56_in),
        .I1(p_1_in_0[1]),
        .I2(Q[40]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[40]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_42_47_i_3
       (.I0(p_2_in68_in),
        .I1(p_1_in_0[4]),
        .I2(Q[43]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[43]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_42_47_i_4
       (.I0(p_2_in64_in),
        .I1(p_1_in_0[3]),
        .I2(Q[42]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[42]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_42_47_i_5
       (.I0(p_0_in0_in),
        .I1(p_1_in_0[6]),
        .I2(Q[45]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[45]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_42_47_i_6
       (.I0(\n_0_scr_reg_reg[13] ),
        .I1(p_1_in_0[5]),
        .I2(Q[44]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[44]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_42_47_i_7
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[1]),
        .I4(p_0_in160_in),
        .I5(p_2_in161_in),
        .O(p_1_in_0[1]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_42_47_i_8
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[3]),
        .I4(p_0_in180_in),
        .I5(p_2_in181_in),
        .O(p_1_in_0[3]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_42_47_i_9
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[5]),
        .I4(p_0_in200_in),
        .I5(p_2_in201_in),
        .O(p_1_in_0[5]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_1
       (.I0(p_0_in8_in),
        .I1(p_1_in_0[8]),
        .I2(Q[47]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[47]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_10
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[9]),
        .I4(p_2_in9_in),
        .I5(p_2_in91_in),
        .O(p_1_in_0[9]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_11
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[12]),
        .I4(p_2_in21_in),
        .I5(p_2_in109_in),
        .O(p_1_in_0[12]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_12
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[11]),
        .I4(p_2_in17_in),
        .I5(p_2_in103_in),
        .O(p_1_in_0[11]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_2
       (.I0(p_0_in4_in),
        .I1(p_1_in_0[7]),
        .I2(Q[46]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[46]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_3
       (.I0(p_0_in16_in),
        .I1(p_1_in_0[10]),
        .I2(Q[49]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[49]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_4
       (.I0(p_0_in12_in),
        .I1(p_1_in_0[9]),
        .I2(Q[48]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[48]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_5
       (.I0(p_0_in24_in),
        .I1(p_1_in_0[12]),
        .I2(Q[51]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[51]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_6
       (.I0(p_0_in20_in),
        .I1(p_1_in_0[11]),
        .I2(Q[50]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[50]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_7
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[8]),
        .I4(p_2_in5_in),
        .I5(p_2_in85_in),
        .O(p_1_in_0[8]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_8
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[7]),
        .I4(p_2_in1_in),
        .I5(p_2_in79_in),
        .O(p_1_in_0[7]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_48_53_i_9
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[10]),
        .I4(p_2_in13_in),
        .I5(p_2_in97_in),
        .O(p_1_in_0[10]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_1
       (.I0(p_0_in32_in),
        .I1(p_1_in_0[14]),
        .I2(Q[53]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[53]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_10
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[15]),
        .I4(p_2_in33_in),
        .I5(p_2_in127_in),
        .O(p_1_in_0[15]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_11
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[18]),
        .I4(p_2_in45_in),
        .I5(p_2_in145_in),
        .O(p_1_in_0[18]));
LUT6 #(
    .INIT(64'hD1DDDDD12E22222E)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_12
       (.I0(Q[56]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[116]),
        .I5(n_0_ten_gig_disti_ram_reg_0_31_54_59_i_13),
        .O(p_1_in_0[56]));
LUT6 #(
    .INIT(64'h6969696996699696)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_13
       (.I0(p_0_in44_in),
        .I1(p_2_in139_in),
        .I2(p_2_in41_in),
        .I3(configuration_vector[118]),
        .I4(Q[17]),
        .I5(n_0_ten_gig_disti_ram_reg_0_31_54_59_i_14),
        .O(n_0_ten_gig_disti_ram_reg_0_31_54_59_i_13));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'h40)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_14
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .O(n_0_ten_gig_disti_ram_reg_0_31_54_59_i_14));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_2
       (.I0(p_0_in28_in),
        .I1(p_1_in_0[13]),
        .I2(Q[52]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[52]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_3
       (.I0(p_0_in40_in),
        .I1(p_1_in_0[16]),
        .I2(Q[55]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[55]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_4
       (.I0(p_0_in36_in),
        .I1(p_1_in_0[15]),
        .I2(Q[54]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[54]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_5
       (.I0(\n_0_scr_reg_reg[0] ),
        .I1(p_1_in_0[18]),
        .I2(Q[57]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[57]));
LUT3 #(
    .INIT(8'hF8)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_6
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(p_1_in_0[56]),
        .O(tx_66_fifo[56]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_7
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[14]),
        .I4(p_2_in29_in),
        .I5(p_2_in121_in),
        .O(p_1_in_0[14]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_8
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[13]),
        .I4(p_2_in25_in),
        .I5(p_2_in115_in),
        .O(p_1_in_0[13]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_54_59_i_9
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[16]),
        .I4(p_2_in37_in),
        .I5(p_2_in133_in),
        .O(p_1_in_0[16]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_1
       (.I0(p_1_in_0[1]),
        .I1(p_1_in_0[20]),
        .I2(Q[59]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[59]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_10
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[21]),
        .I4(p_2_in56_in),
        .I5(p_0_in170_in),
        .O(p_1_in_0[21]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_11
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[23]),
        .I4(p_2_in64_in),
        .I5(p_0_in190_in),
        .O(p_1_in_0[23]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_2
       (.I0(p_1_in_0[0]),
        .I1(p_1_in_0[19]),
        .I2(Q[58]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[58]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_3
       (.I0(p_1_in_0[3]),
        .I1(p_1_in_0[22]),
        .I2(Q[61]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[61]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_4
       (.I0(p_1_in_0[2]),
        .I1(p_1_in_0[21]),
        .I2(Q[60]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[60]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_5
       (.I0(p_1_in_0[5]),
        .I1(p_1_in_0[24]),
        .I2(Q[63]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[63]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_6
       (.I0(p_1_in_0[4]),
        .I1(p_1_in_0[23]),
        .I2(Q[62]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[62]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_7
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[20]),
        .I4(p_2_in52_in),
        .I5(p_0_in160_in),
        .O(p_1_in_0[20]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_8
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[19]),
        .I4(p_2_in48_in),
        .I5(p_0_in151_in),
        .O(p_1_in_0[19]));
LUT6 #(
    .INIT(64'h73408CBF8CBF7340)) 
     ten_gig_disti_ram_reg_0_31_60_65_i_9
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[22]),
        .I4(p_2_in60_in),
        .I5(p_0_in180_in),
        .O(p_1_in_0[22]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_6_11_i_1
       (.I0(p_2_in201_in),
        .I1(p_0_in200_in),
        .I2(Q[5]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[5]));
LUT5 #(
    .INIT(32'h09FF0900)) 
     ten_gig_disti_ram_reg_0_31_6_11_i_10
       (.I0(configuration_vector[116]),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[6]),
        .O(p_1_in75_in));
LUT3 #(
    .INIT(8'h2A)) 
     ten_gig_disti_ram_reg_0_31_6_11_i_2
       (.I0(p_1_in_0[4]),
        .I1(configuration_vector[117]),
        .I2(configuration_vector[118]),
        .O(tx_66_fifo[4]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_6_11_i_3
       (.I0(p_2_in79_in),
        .I1(p_2_in1_in),
        .I2(Q[7]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[7]));
LUT3 #(
    .INIT(8'h2A)) 
     ten_gig_disti_ram_reg_0_31_6_11_i_4
       (.I0(p_1_in_0[6]),
        .I1(configuration_vector[117]),
        .I2(configuration_vector[118]),
        .O(tx_66_fifo[6]));
LUT6 #(
    .INIT(64'hFFFF969699669696)) 
     ten_gig_disti_ram_reg_0_31_6_11_i_5
       (.I0(p_2_in91_in),
        .I1(p_2_in9_in),
        .I2(Q[9]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(tx_66_fifo[9]));
LUT6 #(
    .INIT(64'h0000996696969696)) 
     ten_gig_disti_ram_reg_0_31_6_11_i_6
       (.I0(p_2_in85_in),
        .I1(p_2_in5_in),
        .I2(Q[8]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(configuration_vector[118]),
        .O(tx_66_fifo[8]));
LUT3 #(
    .INIT(8'h96)) 
     ten_gig_disti_ram_reg_0_31_6_11_i_7
       (.I0(p_1_in192_in),
        .I1(p_0_in190_in),
        .I2(p_2_in191_in),
        .O(p_1_in_0[4]));
LUT3 #(
    .INIT(8'h96)) 
     ten_gig_disti_ram_reg_0_31_6_11_i_8
       (.I0(p_1_in75_in),
        .I1(p_2_in),
        .I2(p_2_in74_in),
        .O(p_1_in_0[6]));
LUT5 #(
    .INIT(32'h09FF0900)) 
     ten_gig_disti_ram_reg_0_31_6_11_i_9
       (.I0(configuration_vector[116]),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[4]),
        .O(p_1_in192_in));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \tx_test_patt_seed_sel[0]_i_1 
       (.I0(\n_0_tx_test_patt_seed_sel[1]_i_3 ),
        .I1(block_count_reg__0[1]),
        .I2(tx_test_patt_seed_sel[0]),
        .O(p_1_in[0]));
LUT2 #(
    .INIT(4'hB)) 
     \tx_test_patt_seed_sel[1]_i_1 
       (.I0(I1),
        .I1(configuration_vector[118]),
        .O(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \tx_test_patt_seed_sel[1]_i_2 
       (.I0(\n_0_tx_test_patt_seed_sel[1]_i_3 ),
        .I1(block_count_reg__0[1]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(tx_test_patt_seed_sel[1]),
        .O(p_1_in[1]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \tx_test_patt_seed_sel[1]_i_3 
       (.I0(block_count_reg__0[6]),
        .I1(block_count_reg__0[0]),
        .I2(block_count_reg__0[2]),
        .I3(block_count_reg__0[4]),
        .I4(block_count_reg__0[3]),
        .I5(block_count_reg__0[5]),
        .O(\n_0_tx_test_patt_seed_sel[1]_i_3 ));
FDRE \tx_test_patt_seed_sel_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_1_in[0]),
        .Q(tx_test_patt_seed_sel[0]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
FDRE \tx_test_patt_seed_sel_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(p_1_in[1]),
        .Q(tx_test_patt_seed_sel[1]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_top
   (O1,
    ber_count_inc,
    signal_ok_reg,
    signal_detect,
    mcp1_test_sh,
    O2,
    b_lock,
    gt_slip_int,
    hiber,
    O3,
    err_block_count_inc,
    O4,
    Q,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    tx_66_fifo,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    pcs_rx_link_up_core_int,
    O22,
    O23,
    O24,
    O25,
    O26,
    SR,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    clk156,
    I1,
    rxusrclk2,
    pcs_rxreset,
    status_vector,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    cable_unpull_enable,
    I9,
    configuration_vector,
    rx_test_mode_int,
    I10,
    rx_test_data_patt_sel_int,
    rx_test_patt_sel_int,
    I11,
    tx_xgmii_ctrl,
    tx_xgmii_data);
  output O1;
  output ber_count_inc;
  output signal_ok_reg;
  output signal_detect;
  output mcp1_test_sh;
  output O2;
  output b_lock;
  output gt_slip_int;
  output hiber;
  output O3;
  output err_block_count_inc;
  output O4;
  output [63:0]Q;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output [65:0]tx_66_fifo;
  output O16;
  output O17;
  output O18;
  output [2:0]O19;
  output O20;
  output [0:0]O21;
  output pcs_rx_link_up_core_int;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output [0:0]SR;
  output O27;
  output [7:0]O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  input clk156;
  input I1;
  input rxusrclk2;
  input pcs_rxreset;
  input [0:0]status_vector;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input cable_unpull_enable;
  input [65:0]I9;
  input [134:0]configuration_vector;
  input rx_test_mode_int;
  input I10;
  input rx_test_data_patt_sel_int;
  input rx_test_patt_sel_int;
  input I11;
  input [7:0]tx_xgmii_ctrl;
  input [63:0]tx_xgmii_data;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [65:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire [2:0]O19;
  wire O2;
  wire O20;
  wire [0:0]O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire [7:0]O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [63:0]Q;
  wire [0:0]SR;
  wire b_lock;
  wire ber_count_inc;
  wire cable_unpull_enable;
  wire clk156;
  wire [134:0]configuration_vector;
  wire err_block_count_inc;
  wire gt_slip_int;
  wire hiber;
  wire mcp1_test_sh;
  wire pcs_rx_link_up_core_int;
  wire pcs_rxreset;
(* DONT_TOUCH *)   wire reset_local;
  wire rx_test_data_patt_sel_int;
  wire rx_test_mode_int;
  wire rx_test_patt_sel_int;
(* DONT_TOUCH *)   wire rxreset_local;
  wire rxusrclk2;
  wire signal_detect;
  wire signal_ok_reg;
  wire [0:0]status_vector;
  wire [65:0]tx_66_fifo;
  wire [7:0]tx_xgmii_ctrl;
  wire [63:0]tx_xgmii_data;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE reset_local_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(status_vector),
        .Q(reset_local),
        .R(\<const0> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs rx_pcs_i
       (.I1(I1),
        .I10(I9),
        .I11(I10),
        .I12(I11),
        .I2(rxreset_local),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I7),
        .I9(I8),
        .O1(O1),
        .O10(O7),
        .O11(O8),
        .O12(O9),
        .O13(O10),
        .O14(O11),
        .O15(O12),
        .O16(O13),
        .O17(O14),
        .O18(O15),
        .O19(O16),
        .O2(signal_ok_reg),
        .O20(O17),
        .O21(O18),
        .O22(O19),
        .O23(O20),
        .O24(O21),
        .O25(O22),
        .O26(O23),
        .O27(O24),
        .O28(O25),
        .O29(O26),
        .O3(mcp1_test_sh),
        .O30(O27),
        .O31(O28),
        .O32(O29),
        .O33(O30),
        .O34(O31),
        .O35(O32),
        .O36(O33),
        .O37(O34),
        .O38(O35),
        .O39(O36),
        .O4(O2),
        .O40(O37),
        .O41(O38),
        .O42(O39),
        .O43(O40),
        .O5(b_lock),
        .O6(O3),
        .O7(O4),
        .O8(O5),
        .O9(O6),
        .Q(Q),
        .SR(SR),
        .ber_count_inc(ber_count_inc),
        .cable_unpull_enable(cable_unpull_enable),
        .configuration_vector(configuration_vector[134:119]),
        .err_block_count_inc(err_block_count_inc),
        .gt_slip_int(gt_slip_int),
        .hiber(hiber),
        .pcs_rx_link_up_core_int(pcs_rx_link_up_core_int),
        .rx_test_data_patt_sel_int(rx_test_data_patt_sel_int),
        .rx_test_mode_int(rx_test_mode_int),
        .rx_test_patt_sel_int(rx_test_patt_sel_int),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE rxreset_local_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(pcs_rxreset),
        .Q(rxreset_local),
        .R(\<const0> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs tx_pcs_i
       (.I1(reset_local),
        .clk156(clk156),
        .configuration_vector(configuration_vector[118:0]),
        .tx_66_fifo(tx_66_fifo),
        .tx_xgmii_ctrl(tx_xgmii_ctrl),
        .tx_xgmii_data(tx_xgmii_data));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer
   (counter_sync_2,
    counter_out0,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1__0;
  wire n_0_newedge_reg;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFFFE)) 
     counter_out_i_1
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I1),
        .Q(dcapture),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hD2)) 
     newedge_i_1__0
       (.I0(I1),
        .I1(dcapture),
        .I2(n_0_newedge_reg),
        .O(n_0_newedge_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_newedge_i_1__0),
        .Q(n_0_newedge_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_newedge_reg),
        .Q(newedge_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__0
       (.I0(newedge_reg3),
        .I1(newedge_reg2),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_12
   (counter_sync_2,
    counter_out0,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1__3;
  wire n_0_newedge_reg;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFFFE)) 
     counter_out_i_1__0
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I1),
        .Q(dcapture),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hD2)) 
     newedge_i_1__3
       (.I0(I1),
        .I1(dcapture),
        .I2(n_0_newedge_reg),
        .O(n_0_newedge_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_newedge_i_1__3),
        .Q(n_0_newedge_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_newedge_reg),
        .Q(newedge_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__3
       (.I0(newedge_reg3),
        .I1(newedge_reg2),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_13
   (counter_sync_3,
    I1,
    rxusrclk2,
    clk156);
  output counter_sync_3;
  input I1;
  input rxusrclk2;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire counter_sync_3;
  wire dcapture;
  wire n_0_newedge_i_1__4;
  wire n_0_newedge_reg;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I1),
        .Q(dcapture),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hD2)) 
     newedge_i_1__4
       (.I0(I1),
        .I1(dcapture),
        .I2(n_0_newedge_reg),
        .O(n_0_newedge_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_newedge_i_1__4),
        .Q(n_0_newedge_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_newedge_reg),
        .Q(newedge_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__4
       (.I0(newedge_reg3),
        .I1(newedge_reg2),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_14
   (counter_sync_1,
    O1,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output O1;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O1;
  wire clk156;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1__2;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFEE8)) 
     counter_sync_extra_i_1__0
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I1),
        .Q(dcapture),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hD2)) 
     newedge_i_1__2
       (.I0(I1),
        .I1(dcapture),
        .I2(newedge),
        .O(n_0_newedge_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_newedge_i_1__2),
        .Q(newedge),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__2
       (.I0(newedge_reg3),
        .I1(newedge_reg2),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_16
   (counter_sync_2,
    counter_out0,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1__6;
  wire n_0_newedge_reg;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFFFE)) 
     counter_out_i_1__1
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I1),
        .Q(dcapture),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hD2)) 
     newedge_i_1__6
       (.I0(I1),
        .I1(dcapture),
        .I2(n_0_newedge_reg),
        .O(n_0_newedge_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_newedge_i_1__6),
        .Q(n_0_newedge_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_newedge_reg),
        .Q(newedge_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__6
       (.I0(newedge_reg3),
        .I1(newedge_reg2),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_17
   (counter_sync_3,
    I1,
    rxusrclk2,
    clk156);
  output counter_sync_3;
  input I1;
  input rxusrclk2;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire counter_sync_3;
  wire dcapture;
  wire n_0_newedge_i_1__7;
  wire n_0_newedge_reg;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I1),
        .Q(dcapture),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hD2)) 
     newedge_i_1__7
       (.I0(I1),
        .I1(dcapture),
        .I2(n_0_newedge_reg),
        .O(n_0_newedge_i_1__7));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_newedge_i_1__7),
        .Q(n_0_newedge_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_newedge_reg),
        .Q(newedge_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__7
       (.I0(newedge_reg3),
        .I1(newedge_reg2),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_18
   (counter_sync_1,
    O1,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output O1;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O1;
  wire clk156;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1__5;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFEE8)) 
     counter_sync_extra_i_1__1
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I1),
        .Q(dcapture),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hD2)) 
     newedge_i_1__5
       (.I0(I1),
        .I1(dcapture),
        .I2(newedge),
        .O(n_0_newedge_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_newedge_i_1__5),
        .Q(newedge),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__5
       (.I0(newedge_reg3),
        .I1(newedge_reg2),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_4
   (counter_sync_3,
    I1,
    rxusrclk2,
    clk156);
  output counter_sync_3;
  input I1;
  input rxusrclk2;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire clk156;
  wire counter_sync_3;
  wire dcapture;
  wire n_0_newedge_i_1__1;
  wire n_0_newedge_reg;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I1),
        .Q(dcapture),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hD2)) 
     newedge_i_1__1
       (.I0(I1),
        .I1(dcapture),
        .I2(n_0_newedge_reg),
        .O(n_0_newedge_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_newedge_i_1__1),
        .Q(n_0_newedge_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_0_newedge_reg),
        .Q(newedge_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__1
       (.I0(newedge_reg3),
        .I1(newedge_reg2),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_5
   (counter_sync_1,
    O1,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output O1;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O1;
  wire clk156;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFEE8)) 
     counter_sync_extra_i_1
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I1),
        .Q(dcapture),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hD2)) 
     newedge_i_1
       (.I0(I1),
        .I1(dcapture),
        .I2(newedge),
        .O(n_0_newedge_i_1));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_newedge_i_1),
        .Q(newedge),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1
       (.I0(newedge_reg3),
        .I1(newedge_reg2),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(\<const0> ));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm
   (ber_count_inc,
    hiber,
    Q,
    O1,
    I1,
    I2,
    rxusrclk2,
    I7,
    I3,
    I10,
    configuration_vector,
    SR);
  output ber_count_inc;
  output hiber;
  output [2:0]Q;
  output O1;
  input I1;
  input I2;
  input rxusrclk2;
  input I7;
  input I3;
  input [1:0]I10;
  input [15:0]configuration_vector;
  input [0:0]SR;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [1:0]I10;
  wire I2;
  wire I3;
  wire I7;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ber_count_inc;
  wire [15:0]configuration_vector;
  wire hiber;
  wire mcp1_ber_test_sh;
  wire [15:0]mcp1_timer_125us;
  wire \n_0_FSM_onehot_mcp1_state[1]_i_1 ;
  wire \n_0_FSM_onehot_mcp1_state[2]_i_1 ;
  wire \n_0_FSM_onehot_mcp1_state[2]_i_2 ;
  wire \n_0_FSM_onehot_mcp1_state[3]_i_1 ;
  wire \n_0_FSM_onehot_mcp1_state[3]_i_2 ;
  wire \n_0_FSM_onehot_mcp1_state[4]_i_1 ;
  wire \n_0_FSM_onehot_mcp1_state[4]_i_2 ;
  wire \n_0_FSM_onehot_mcp1_state[5]_i_10 ;
  wire \n_0_FSM_onehot_mcp1_state[5]_i_11 ;
  wire \n_0_FSM_onehot_mcp1_state[5]_i_12 ;
  wire \n_0_FSM_onehot_mcp1_state[5]_i_13 ;
  wire \n_0_FSM_onehot_mcp1_state[5]_i_2 ;
  wire \n_0_FSM_onehot_mcp1_state[5]_i_3 ;
  wire \n_0_FSM_onehot_mcp1_state[5]_i_4 ;
  wire \n_0_FSM_onehot_mcp1_state[5]_i_7 ;
  wire \n_0_FSM_onehot_mcp1_state[5]_i_8 ;
  wire \n_0_FSM_onehot_mcp1_state[5]_i_9 ;
  wire \n_0_FSM_onehot_mcp1_state_reg[0] ;
  wire \n_0_FSM_onehot_mcp1_state_reg[2] ;
  wire \n_0_FSM_onehot_mcp1_state_reg[3] ;
  wire \n_0_mcp1_ber_cnt[0]_i_1 ;
  wire \n_0_mcp1_ber_cnt[1]_i_1 ;
  wire \n_0_mcp1_ber_cnt[2]_i_1 ;
  wire \n_0_mcp1_ber_cnt[3]_i_1 ;
  wire \n_0_mcp1_ber_cnt[4]_i_1 ;
  wire \n_0_mcp1_ber_cnt[4]_i_2 ;
  wire \n_0_mcp1_ber_cnt[4]_i_3 ;
  wire \n_0_mcp1_ber_cnt_reg[0] ;
  wire \n_0_mcp1_ber_cnt_reg[1] ;
  wire \n_0_mcp1_ber_cnt_reg[2] ;
  wire \n_0_mcp1_ber_cnt_reg[3] ;
  wire \n_0_mcp1_ber_cnt_reg[4] ;
  wire n_0_mcp1_ber_count_inc_i_1;
  wire n_0_mcp1_ber_test_sh_i_1;
  wire \n_0_mcp1_timer_125us[0]_i_1 ;
  wire \n_0_mcp1_timer_125us[10]_i_1 ;
  wire \n_0_mcp1_timer_125us[11]_i_1 ;
  wire \n_0_mcp1_timer_125us[11]_i_3 ;
  wire \n_0_mcp1_timer_125us[11]_i_4 ;
  wire \n_0_mcp1_timer_125us[11]_i_5 ;
  wire \n_0_mcp1_timer_125us[11]_i_6 ;
  wire \n_0_mcp1_timer_125us[12]_i_1 ;
  wire \n_0_mcp1_timer_125us[13]_i_1 ;
  wire \n_0_mcp1_timer_125us[14]_i_1 ;
  wire \n_0_mcp1_timer_125us[15]_i_1 ;
  wire \n_0_mcp1_timer_125us[15]_i_2 ;
  wire \n_0_mcp1_timer_125us[15]_i_3 ;
  wire \n_0_mcp1_timer_125us[15]_i_5 ;
  wire \n_0_mcp1_timer_125us[15]_i_6 ;
  wire \n_0_mcp1_timer_125us[15]_i_7 ;
  wire \n_0_mcp1_timer_125us[15]_i_8 ;
  wire \n_0_mcp1_timer_125us[1]_i_1 ;
  wire \n_0_mcp1_timer_125us[2]_i_1 ;
  wire \n_0_mcp1_timer_125us[3]_i_1 ;
  wire \n_0_mcp1_timer_125us[3]_i_3 ;
  wire \n_0_mcp1_timer_125us[3]_i_4 ;
  wire \n_0_mcp1_timer_125us[3]_i_5 ;
  wire \n_0_mcp1_timer_125us[3]_i_6 ;
  wire \n_0_mcp1_timer_125us[4]_i_1 ;
  wire \n_0_mcp1_timer_125us[5]_i_1 ;
  wire \n_0_mcp1_timer_125us[6]_i_1 ;
  wire \n_0_mcp1_timer_125us[7]_i_1 ;
  wire \n_0_mcp1_timer_125us[7]_i_3 ;
  wire \n_0_mcp1_timer_125us[7]_i_4 ;
  wire \n_0_mcp1_timer_125us[7]_i_5 ;
  wire \n_0_mcp1_timer_125us[7]_i_6 ;
  wire \n_0_mcp1_timer_125us[8]_i_1 ;
  wire \n_0_mcp1_timer_125us[9]_i_1 ;
  wire \n_0_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_0_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_0_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_1_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_1_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_1_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_1_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_2_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_2_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_2_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_2_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_3_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_3_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_3_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_3_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_4_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_4_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_4_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_4_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_5_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_5_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_5_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_5_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_6_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_6_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_6_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_6_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_7_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_7_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_7_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_7_mcp1_timer_125us_reg[7]_i_2 ;
  wire rxusrclk2;
  wire [3:3]\NLW_mcp1_timer_125us_reg[15]_i_4_CO_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0000000100010002)) 
     \FSM_onehot_mcp1_state[1]_i_1 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I1(Q[0]),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\n_0_FSM_onehot_mcp1_state[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000000F0800)) 
     \FSM_onehot_mcp1_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_mcp1_state[3]_i_2 ),
        .I1(I3),
        .I2(Q[2]),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I4(Q[0]),
        .I5(\n_0_FSM_onehot_mcp1_state[2]_i_2 ),
        .O(\n_0_FSM_onehot_mcp1_state[2]_i_1 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_mcp1_state[2]_i_2 
       (.I0(Q[1]),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .O(\n_0_FSM_onehot_mcp1_state[2]_i_2 ));
LUT6 #(
    .INIT(64'h005D00000000005D)) 
     \FSM_onehot_mcp1_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I1(\n_0_FSM_onehot_mcp1_state[3]_i_2 ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I3(\n_0_FSM_onehot_mcp1_state[5]_i_11 ),
        .I4(I10[0]),
        .I5(I10[1]),
        .O(\n_0_FSM_onehot_mcp1_state[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT5 #(
    .INIT(32'h15555555)) 
     \FSM_onehot_mcp1_state[3]_i_2 
       (.I0(\n_0_FSM_onehot_mcp1_state[5]_i_9 ),
        .I1(\n_0_mcp1_ber_cnt_reg[1] ),
        .I2(\n_0_mcp1_ber_cnt_reg[0] ),
        .I3(\n_0_mcp1_ber_cnt_reg[2] ),
        .I4(\n_0_mcp1_ber_cnt_reg[3] ),
        .O(\n_0_FSM_onehot_mcp1_state[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \FSM_onehot_mcp1_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_mcp1_state[5]_i_10 ),
        .I1(\n_0_FSM_onehot_mcp1_state[4]_i_2 ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I3(Q[1]),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I5(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .O(\n_0_FSM_onehot_mcp1_state[4]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_mcp1_state[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\n_0_FSM_onehot_mcp1_state[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \FSM_onehot_mcp1_state[5]_i_10 
       (.I0(\n_0_mcp1_ber_cnt_reg[3] ),
        .I1(\n_0_mcp1_ber_cnt_reg[2] ),
        .I2(\n_0_mcp1_ber_cnt_reg[0] ),
        .I3(\n_0_mcp1_ber_cnt_reg[1] ),
        .O(\n_0_FSM_onehot_mcp1_state[5]_i_10 ));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
     \FSM_onehot_mcp1_state[5]_i_11 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I3(Q[0]),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I5(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .O(\n_0_FSM_onehot_mcp1_state[5]_i_11 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_mcp1_state[5]_i_12 
       (.I0(mcp1_timer_125us[4]),
        .I1(mcp1_timer_125us[0]),
        .I2(mcp1_timer_125us[2]),
        .I3(mcp1_timer_125us[6]),
        .I4(mcp1_timer_125us[8]),
        .I5(mcp1_timer_125us[12]),
        .O(\n_0_FSM_onehot_mcp1_state[5]_i_12 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_mcp1_state[5]_i_13 
       (.I0(mcp1_timer_125us[14]),
        .I1(mcp1_timer_125us[11]),
        .I2(mcp1_timer_125us[10]),
        .I3(mcp1_timer_125us[15]),
        .I4(mcp1_timer_125us[1]),
        .I5(mcp1_timer_125us[5]),
        .O(\n_0_FSM_onehot_mcp1_state[5]_i_13 ));
LUT6 #(
    .INIT(64'h888A8A8A8A8A8A8A)) 
     \FSM_onehot_mcp1_state[5]_i_2 
       (.I0(I2),
        .I1(\n_0_FSM_onehot_mcp1_state[5]_i_4 ),
        .I2(O1),
        .I3(I3),
        .I4(\n_0_FSM_onehot_mcp1_state[5]_i_7 ),
        .I5(\n_0_FSM_onehot_mcp1_state[5]_i_8 ),
        .O(\n_0_FSM_onehot_mcp1_state[5]_i_2 ));
LUT6 #(
    .INIT(64'h000000000202FF02)) 
     \FSM_onehot_mcp1_state[5]_i_3 
       (.I0(\n_0_FSM_onehot_mcp1_state[5]_i_9 ),
        .I1(\n_0_FSM_onehot_mcp1_state[5]_i_10 ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I3(I3),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I5(\n_0_FSM_onehot_mcp1_state[5]_i_11 ),
        .O(\n_0_FSM_onehot_mcp1_state[5]_i_3 ));
LUT6 #(
    .INIT(64'hAFAFAFAFAFAFFCA0)) 
     \FSM_onehot_mcp1_state[5]_i_4 
       (.I0(\n_0_FSM_onehot_mcp1_state[5]_i_9 ),
        .I1(mcp1_ber_test_sh),
        .I2(\n_0_mcp1_ber_cnt[4]_i_3 ),
        .I3(O1),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\n_0_FSM_onehot_mcp1_state[5]_i_4 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_mcp1_state[5]_i_5 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .O(O1));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_mcp1_state[5]_i_7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\n_0_FSM_onehot_mcp1_state[5]_i_7 ));
LUT5 #(
    .INIT(32'h01FF0101)) 
     \FSM_onehot_mcp1_state[5]_i_8 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I3(mcp1_ber_test_sh),
        .I4(\n_0_FSM_onehot_mcp1_state[3]_i_2 ),
        .O(\n_0_FSM_onehot_mcp1_state[5]_i_8 ));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     \FSM_onehot_mcp1_state[5]_i_9 
       (.I0(mcp1_timer_125us[3]),
        .I1(mcp1_timer_125us[7]),
        .I2(mcp1_timer_125us[9]),
        .I3(mcp1_timer_125us[13]),
        .I4(\n_0_FSM_onehot_mcp1_state[5]_i_12 ),
        .I5(\n_0_FSM_onehot_mcp1_state[5]_i_13 ),
        .O(\n_0_FSM_onehot_mcp1_state[5]_i_9 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_0_FSM_onehot_mcp1_state[5]_i_2 ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_0_FSM_onehot_mcp1_state[5]_i_2 ),
        .D(\n_0_FSM_onehot_mcp1_state[1]_i_1 ),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_0_FSM_onehot_mcp1_state[5]_i_2 ),
        .D(\n_0_FSM_onehot_mcp1_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mcp1_state_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_0_FSM_onehot_mcp1_state[5]_i_2 ),
        .D(\n_0_FSM_onehot_mcp1_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mcp1_state_reg[4] 
       (.C(rxusrclk2),
        .CE(\n_0_FSM_onehot_mcp1_state[5]_i_2 ),
        .D(\n_0_FSM_onehot_mcp1_state[4]_i_1 ),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mcp1_state_reg[5] 
       (.C(rxusrclk2),
        .CE(\n_0_FSM_onehot_mcp1_state[5]_i_2 ),
        .D(\n_0_FSM_onehot_mcp1_state[5]_i_3 ),
        .Q(Q[2]),
        .R(SR));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'h54)) 
     \mcp1_ber_cnt[0]_i_1 
       (.I0(\n_0_mcp1_ber_cnt_reg[0] ),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .O(\n_0_mcp1_ber_cnt[0]_i_1 ));
LUT4 #(
    .INIT(16'h6660)) 
     \mcp1_ber_cnt[1]_i_1 
       (.I0(\n_0_mcp1_ber_cnt_reg[1] ),
        .I1(\n_0_mcp1_ber_cnt_reg[0] ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .O(\n_0_mcp1_ber_cnt[1]_i_1 ));
LUT5 #(
    .INIT(32'h0EEEE000)) 
     \mcp1_ber_cnt[2]_i_1 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I2(\n_0_mcp1_ber_cnt_reg[0] ),
        .I3(\n_0_mcp1_ber_cnt_reg[1] ),
        .I4(\n_0_mcp1_ber_cnt_reg[2] ),
        .O(\n_0_mcp1_ber_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'h0EEEEEEEE0000000)) 
     \mcp1_ber_cnt[3]_i_1 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I2(\n_0_mcp1_ber_cnt_reg[1] ),
        .I3(\n_0_mcp1_ber_cnt_reg[0] ),
        .I4(\n_0_mcp1_ber_cnt_reg[2] ),
        .I5(\n_0_mcp1_ber_cnt_reg[3] ),
        .O(\n_0_mcp1_ber_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000000044040000)) 
     \mcp1_ber_cnt[4]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(\n_0_mcp1_ber_cnt_reg[4] ),
        .I3(O1),
        .I4(\n_0_FSM_onehot_mcp1_state[5]_i_7 ),
        .I5(\n_0_mcp1_ber_cnt[4]_i_3 ),
        .O(\n_0_mcp1_ber_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'h000000007FFF8000)) 
     \mcp1_ber_cnt[4]_i_2 
       (.I0(\n_0_mcp1_ber_cnt_reg[3] ),
        .I1(\n_0_mcp1_ber_cnt_reg[2] ),
        .I2(\n_0_mcp1_ber_cnt_reg[0] ),
        .I3(\n_0_mcp1_ber_cnt_reg[1] ),
        .I4(\n_0_mcp1_ber_cnt_reg[4] ),
        .I5(O1),
        .O(\n_0_mcp1_ber_cnt[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \mcp1_ber_cnt[4]_i_3 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\n_0_mcp1_ber_cnt[4]_i_3 ));
FDRE \mcp1_ber_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_ber_cnt[4]_i_1 ),
        .D(\n_0_mcp1_ber_cnt[0]_i_1 ),
        .Q(\n_0_mcp1_ber_cnt_reg[0] ),
        .R(\<const0> ));
FDRE \mcp1_ber_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_ber_cnt[4]_i_1 ),
        .D(\n_0_mcp1_ber_cnt[1]_i_1 ),
        .Q(\n_0_mcp1_ber_cnt_reg[1] ),
        .R(\<const0> ));
FDRE \mcp1_ber_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_ber_cnt[4]_i_1 ),
        .D(\n_0_mcp1_ber_cnt[2]_i_1 ),
        .Q(\n_0_mcp1_ber_cnt_reg[2] ),
        .R(\<const0> ));
FDRE \mcp1_ber_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_ber_cnt[4]_i_1 ),
        .D(\n_0_mcp1_ber_cnt[3]_i_1 ),
        .Q(\n_0_mcp1_ber_cnt_reg[3] ),
        .R(\<const0> ));
FDRE \mcp1_ber_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_ber_cnt[4]_i_1 ),
        .D(\n_0_mcp1_ber_cnt[4]_i_2 ),
        .Q(\n_0_mcp1_ber_cnt_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT5 #(
    .INIT(32'h03020300)) 
     mcp1_ber_count_inc_i_1
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I4(Q[0]),
        .O(n_0_mcp1_ber_count_inc_i_1));
FDRE mcp1_ber_count_inc_reg
       (.C(rxusrclk2),
        .CE(I2),
        .D(n_0_mcp1_ber_count_inc_i_1),
        .Q(ber_count_inc),
        .R(I1));
LUT5 #(
    .INIT(32'h030303FE)) 
     mcp1_ber_test_sh_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .O(n_0_mcp1_ber_test_sh_i_1));
FDRE mcp1_ber_test_sh_reg
       (.C(rxusrclk2),
        .CE(I2),
        .D(n_0_mcp1_ber_test_sh_i_1),
        .Q(mcp1_ber_test_sh),
        .R(I1));
FDRE mcp1_hiber_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I7),
        .Q(hiber),
        .R(I1));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[0]_i_1 
       (.I0(\n_7_mcp1_timer_125us_reg[3]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[0]),
        .O(\n_0_mcp1_timer_125us[0]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[10]_i_1 
       (.I0(\n_5_mcp1_timer_125us_reg[11]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[10]),
        .O(\n_0_mcp1_timer_125us[10]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[11]_i_1 
       (.I0(\n_4_mcp1_timer_125us_reg[11]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[11]),
        .O(\n_0_mcp1_timer_125us[11]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[11]_i_3 
       (.I0(mcp1_timer_125us[11]),
        .O(\n_0_mcp1_timer_125us[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[11]_i_4 
       (.I0(mcp1_timer_125us[10]),
        .O(\n_0_mcp1_timer_125us[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[11]_i_5 
       (.I0(mcp1_timer_125us[9]),
        .O(\n_0_mcp1_timer_125us[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[11]_i_6 
       (.I0(mcp1_timer_125us[8]),
        .O(\n_0_mcp1_timer_125us[11]_i_6 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[12]_i_1 
       (.I0(\n_7_mcp1_timer_125us_reg[15]_i_4 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[12]),
        .O(\n_0_mcp1_timer_125us[12]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[13]_i_1 
       (.I0(\n_6_mcp1_timer_125us_reg[15]_i_4 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[13]),
        .O(\n_0_mcp1_timer_125us[13]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[14]_i_1 
       (.I0(\n_5_mcp1_timer_125us_reg[15]_i_4 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[14]),
        .O(\n_0_mcp1_timer_125us[14]_i_1 ));
LUT4 #(
    .INIT(16'h0EEE)) 
     \mcp1_timer_125us[15]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I3(\n_0_FSM_onehot_mcp1_state[5]_i_9 ),
        .O(\n_0_mcp1_timer_125us[15]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[15]_i_2 
       (.I0(\n_4_mcp1_timer_125us_reg[15]_i_4 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[15]),
        .O(\n_0_mcp1_timer_125us[15]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFFEFFFF)) 
     \mcp1_timer_125us[15]_i_3 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(I1),
        .O(\n_0_mcp1_timer_125us[15]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[15]_i_5 
       (.I0(mcp1_timer_125us[15]),
        .O(\n_0_mcp1_timer_125us[15]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[15]_i_6 
       (.I0(mcp1_timer_125us[14]),
        .O(\n_0_mcp1_timer_125us[15]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[15]_i_7 
       (.I0(mcp1_timer_125us[13]),
        .O(\n_0_mcp1_timer_125us[15]_i_7 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[15]_i_8 
       (.I0(mcp1_timer_125us[12]),
        .O(\n_0_mcp1_timer_125us[15]_i_8 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[1]_i_1 
       (.I0(\n_6_mcp1_timer_125us_reg[3]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[1]),
        .O(\n_0_mcp1_timer_125us[1]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[2]_i_1 
       (.I0(\n_5_mcp1_timer_125us_reg[3]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[2]),
        .O(\n_0_mcp1_timer_125us[2]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[3]_i_1 
       (.I0(\n_4_mcp1_timer_125us_reg[3]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[3]),
        .O(\n_0_mcp1_timer_125us[3]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[3]_i_3 
       (.I0(mcp1_timer_125us[3]),
        .O(\n_0_mcp1_timer_125us[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[3]_i_4 
       (.I0(mcp1_timer_125us[2]),
        .O(\n_0_mcp1_timer_125us[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[3]_i_5 
       (.I0(mcp1_timer_125us[1]),
        .O(\n_0_mcp1_timer_125us[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[3]_i_6 
       (.I0(mcp1_timer_125us[0]),
        .O(\n_0_mcp1_timer_125us[3]_i_6 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[4]_i_1 
       (.I0(\n_7_mcp1_timer_125us_reg[7]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[4]),
        .O(\n_0_mcp1_timer_125us[4]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[5]_i_1 
       (.I0(\n_6_mcp1_timer_125us_reg[7]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[5]),
        .O(\n_0_mcp1_timer_125us[5]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[6]_i_1 
       (.I0(\n_5_mcp1_timer_125us_reg[7]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[6]),
        .O(\n_0_mcp1_timer_125us[6]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[7]_i_1 
       (.I0(\n_4_mcp1_timer_125us_reg[7]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[7]),
        .O(\n_0_mcp1_timer_125us[7]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[7]_i_3 
       (.I0(mcp1_timer_125us[7]),
        .O(\n_0_mcp1_timer_125us[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[7]_i_4 
       (.I0(mcp1_timer_125us[6]),
        .O(\n_0_mcp1_timer_125us[7]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[7]_i_5 
       (.I0(mcp1_timer_125us[5]),
        .O(\n_0_mcp1_timer_125us[7]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[7]_i_6 
       (.I0(mcp1_timer_125us[4]),
        .O(\n_0_mcp1_timer_125us[7]_i_6 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[8]_i_1 
       (.I0(\n_7_mcp1_timer_125us_reg[11]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[8]),
        .O(\n_0_mcp1_timer_125us[8]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_timer_125us[9]_i_1 
       (.I0(\n_6_mcp1_timer_125us_reg[11]_i_2 ),
        .I1(\n_0_mcp1_timer_125us[15]_i_3 ),
        .I2(configuration_vector[9]),
        .O(\n_0_mcp1_timer_125us[9]_i_1 ));
FDRE \mcp1_timer_125us_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[0]_i_1 ),
        .Q(mcp1_timer_125us[0]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[10] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[10]_i_1 ),
        .Q(mcp1_timer_125us[10]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[11] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[11]_i_1 ),
        .Q(mcp1_timer_125us[11]),
        .R(\<const0> ));
CARRY4 \mcp1_timer_125us_reg[11]_i_2 
       (.CI(\n_0_mcp1_timer_125us_reg[7]_i_2 ),
        .CO({\n_0_mcp1_timer_125us_reg[11]_i_2 ,\n_1_mcp1_timer_125us_reg[11]_i_2 ,\n_2_mcp1_timer_125us_reg[11]_i_2 ,\n_3_mcp1_timer_125us_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(mcp1_timer_125us[11:8]),
        .O({\n_4_mcp1_timer_125us_reg[11]_i_2 ,\n_5_mcp1_timer_125us_reg[11]_i_2 ,\n_6_mcp1_timer_125us_reg[11]_i_2 ,\n_7_mcp1_timer_125us_reg[11]_i_2 }),
        .S({\n_0_mcp1_timer_125us[11]_i_3 ,\n_0_mcp1_timer_125us[11]_i_4 ,\n_0_mcp1_timer_125us[11]_i_5 ,\n_0_mcp1_timer_125us[11]_i_6 }));
FDRE \mcp1_timer_125us_reg[12] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[12]_i_1 ),
        .Q(mcp1_timer_125us[12]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[13] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[13]_i_1 ),
        .Q(mcp1_timer_125us[13]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[14] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[14]_i_1 ),
        .Q(mcp1_timer_125us[14]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[15] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[15]_i_2 ),
        .Q(mcp1_timer_125us[15]),
        .R(\<const0> ));
CARRY4 \mcp1_timer_125us_reg[15]_i_4 
       (.CI(\n_0_mcp1_timer_125us_reg[11]_i_2 ),
        .CO({\NLW_mcp1_timer_125us_reg[15]_i_4_CO_UNCONNECTED [3],\n_1_mcp1_timer_125us_reg[15]_i_4 ,\n_2_mcp1_timer_125us_reg[15]_i_4 ,\n_3_mcp1_timer_125us_reg[15]_i_4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,mcp1_timer_125us[14:12]}),
        .O({\n_4_mcp1_timer_125us_reg[15]_i_4 ,\n_5_mcp1_timer_125us_reg[15]_i_4 ,\n_6_mcp1_timer_125us_reg[15]_i_4 ,\n_7_mcp1_timer_125us_reg[15]_i_4 }),
        .S({\n_0_mcp1_timer_125us[15]_i_5 ,\n_0_mcp1_timer_125us[15]_i_6 ,\n_0_mcp1_timer_125us[15]_i_7 ,\n_0_mcp1_timer_125us[15]_i_8 }));
FDRE \mcp1_timer_125us_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[1]_i_1 ),
        .Q(mcp1_timer_125us[1]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[2]_i_1 ),
        .Q(mcp1_timer_125us[2]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[3]_i_1 ),
        .Q(mcp1_timer_125us[3]),
        .R(\<const0> ));
CARRY4 \mcp1_timer_125us_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_mcp1_timer_125us_reg[3]_i_2 ,\n_1_mcp1_timer_125us_reg[3]_i_2 ,\n_2_mcp1_timer_125us_reg[3]_i_2 ,\n_3_mcp1_timer_125us_reg[3]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(mcp1_timer_125us[3:0]),
        .O({\n_4_mcp1_timer_125us_reg[3]_i_2 ,\n_5_mcp1_timer_125us_reg[3]_i_2 ,\n_6_mcp1_timer_125us_reg[3]_i_2 ,\n_7_mcp1_timer_125us_reg[3]_i_2 }),
        .S({\n_0_mcp1_timer_125us[3]_i_3 ,\n_0_mcp1_timer_125us[3]_i_4 ,\n_0_mcp1_timer_125us[3]_i_5 ,\n_0_mcp1_timer_125us[3]_i_6 }));
FDRE \mcp1_timer_125us_reg[4] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[4]_i_1 ),
        .Q(mcp1_timer_125us[4]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[5] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[5]_i_1 ),
        .Q(mcp1_timer_125us[5]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[6] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[6]_i_1 ),
        .Q(mcp1_timer_125us[6]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[7] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[7]_i_1 ),
        .Q(mcp1_timer_125us[7]),
        .R(\<const0> ));
CARRY4 \mcp1_timer_125us_reg[7]_i_2 
       (.CI(\n_0_mcp1_timer_125us_reg[3]_i_2 ),
        .CO({\n_0_mcp1_timer_125us_reg[7]_i_2 ,\n_1_mcp1_timer_125us_reg[7]_i_2 ,\n_2_mcp1_timer_125us_reg[7]_i_2 ,\n_3_mcp1_timer_125us_reg[7]_i_2 }),
        .CYINIT(\<const0> ),
        .DI(mcp1_timer_125us[7:4]),
        .O({\n_4_mcp1_timer_125us_reg[7]_i_2 ,\n_5_mcp1_timer_125us_reg[7]_i_2 ,\n_6_mcp1_timer_125us_reg[7]_i_2 ,\n_7_mcp1_timer_125us_reg[7]_i_2 }),
        .S({\n_0_mcp1_timer_125us[7]_i_3 ,\n_0_mcp1_timer_125us[7]_i_4 ,\n_0_mcp1_timer_125us[7]_i_5 ,\n_0_mcp1_timer_125us[7]_i_6 }));
FDRE \mcp1_timer_125us_reg[8] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[8]_i_1 ),
        .Q(mcp1_timer_125us[8]),
        .R(\<const0> ));
FDRE \mcp1_timer_125us_reg[9] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[9]_i_1 ),
        .Q(mcp1_timer_125us[9]),
        .R(\<const0> ));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm
   (O1,
    O4,
    O2,
    gt_slip_int,
    O3,
    O5,
    O6,
    pcs_rx_link_up_core_int,
    O7,
    O27,
    O29,
    SR,
    O8,
    O9,
    O30,
    I3,
    rxusrclk2,
    I4,
    I5,
    I6,
    I1,
    hiber,
    I10,
    I2,
    I7,
    rx_test_mode_int,
    I8,
    I9);
  output O1;
  output O4;
  output O2;
  output gt_slip_int;
  output O3;
  output O5;
  output O6;
  output pcs_rx_link_up_core_int;
  output O7;
  output O27;
  output O29;
  output [0:0]SR;
  output [0:0]O8;
  output [0:0]O9;
  output O30;
  input I3;
  input rxusrclk2;
  input I4;
  input I5;
  input I6;
  input I1;
  input hiber;
  input [1:0]I10;
  input I2;
  input I7;
  input rx_test_mode_int;
  input I8;
  input I9;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [1:0]I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O27;
  wire O29;
  wire O3;
  wire O30;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]O8;
  wire [0:0]O9;
  wire [0:0]SR;
  wire gt_slip_int;
  wire hiber;
  wire [4:0]mcp1_slip_done_cnt_reg__0;
  wire \n_0_mcp1_sh_cnt[0]_i_1 ;
  wire \n_0_mcp1_sh_cnt[1]_i_1 ;
  wire \n_0_mcp1_sh_cnt[2]_i_1 ;
  wire \n_0_mcp1_sh_cnt[3]_i_1 ;
  wire \n_0_mcp1_sh_cnt[4]_i_1 ;
  wire \n_0_mcp1_sh_cnt[5]_i_2 ;
  wire \n_0_mcp1_sh_cnt[5]_i_3 ;
  wire \n_0_mcp1_sh_cnt[5]_i_5 ;
  wire \n_0_mcp1_sh_cnt[5]_i_6 ;
  wire \n_0_mcp1_sh_cnt_reg[0] ;
  wire \n_0_mcp1_sh_cnt_reg[1] ;
  wire \n_0_mcp1_sh_cnt_reg[2] ;
  wire \n_0_mcp1_sh_cnt_reg[3] ;
  wire \n_0_mcp1_sh_cnt_reg[4] ;
  wire \n_0_mcp1_sh_cnt_reg[5] ;
  wire \n_0_mcp1_sh_invalid_cnt[0]_i_1 ;
  wire \n_0_mcp1_sh_invalid_cnt[1]_i_1 ;
  wire \n_0_mcp1_sh_invalid_cnt[2]_i_1 ;
  wire \n_0_mcp1_sh_invalid_cnt[3]_i_1 ;
  wire \n_0_mcp1_sh_invalid_cnt[3]_i_2 ;
  wire \n_0_mcp1_sh_invalid_cnt[3]_i_3 ;
  wire \n_0_mcp1_sh_invalid_cnt[3]_i_4 ;
  wire \n_0_mcp1_sh_invalid_cnt[3]_i_5 ;
  wire \n_0_mcp1_sh_invalid_cnt_reg[0] ;
  wire \n_0_mcp1_sh_invalid_cnt_reg[1] ;
  wire \n_0_mcp1_sh_invalid_cnt_reg[2] ;
  wire \n_0_mcp1_sh_invalid_cnt_reg[3] ;
  wire \n_0_mcp1_slip_done_cnt[4]_i_1 ;
  wire \n_0_mcp1_state[0]_i_1 ;
  wire \n_0_mcp1_state[1]_i_1 ;
  wire \n_0_mcp1_state[1]_i_2 ;
  wire \n_0_mcp1_state[1]_i_3 ;
  wire \n_0_mcp1_state[1]_i_4 ;
  wire [4:0]p_0_in__1;
  wire pcs_rx_link_up_core_int;
  wire rx_test_mode_int;
  wire rxusrclk2;

LUT5 #(
    .INIT(32'hFFFFF0D0)) 
     \FSM_onehot_mcp1_state[4]_i_1__0 
       (.I0(O2),
        .I1(rx_test_mode_int),
        .I2(I1),
        .I3(hiber),
        .I4(I8),
        .O(O8));
LUT4 #(
    .INIT(16'hFBAA)) 
     \FSM_onehot_mcp1_state[5]_i_1 
       (.I0(I9),
        .I1(O2),
        .I2(rx_test_mode_int),
        .I3(I1),
        .O(O9));
LUT2 #(
    .INIT(4'h6)) 
     \FSM_onehot_mcp1_state[5]_i_6 
       (.I0(I10[0]),
        .I1(I10[1]),
        .O(O6));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     mcp1_b_lock_i_3
       (.I0(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I1(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I3(O5),
        .I4(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I5(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .O(O29));
FDRE mcp1_b_lock_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I5),
        .Q(O2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_sh_cnt[0]_i_1 
       (.I0(O5),
        .I1(\n_0_mcp1_sh_cnt_reg[0] ),
        .O(\n_0_mcp1_sh_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \mcp1_sh_cnt[1]_i_1 
       (.I0(\n_0_mcp1_sh_cnt_reg[0] ),
        .I1(\n_0_mcp1_sh_cnt_reg[1] ),
        .I2(O5),
        .O(\n_0_mcp1_sh_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT4 #(
    .INIT(16'h2A80)) 
     \mcp1_sh_cnt[2]_i_1 
       (.I0(O5),
        .I1(\n_0_mcp1_sh_cnt_reg[1] ),
        .I2(\n_0_mcp1_sh_cnt_reg[0] ),
        .I3(\n_0_mcp1_sh_cnt_reg[2] ),
        .O(\n_0_mcp1_sh_cnt[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT5 #(
    .INIT(32'h2AAA8000)) 
     \mcp1_sh_cnt[3]_i_1 
       (.I0(O5),
        .I1(\n_0_mcp1_sh_cnt_reg[0] ),
        .I2(\n_0_mcp1_sh_cnt_reg[1] ),
        .I3(\n_0_mcp1_sh_cnt_reg[2] ),
        .I4(\n_0_mcp1_sh_cnt_reg[3] ),
        .O(\n_0_mcp1_sh_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
     \mcp1_sh_cnt[4]_i_1 
       (.I0(O5),
        .I1(\n_0_mcp1_sh_cnt_reg[2] ),
        .I2(\n_0_mcp1_sh_cnt_reg[1] ),
        .I3(\n_0_mcp1_sh_cnt_reg[0] ),
        .I4(\n_0_mcp1_sh_cnt_reg[3] ),
        .I5(\n_0_mcp1_sh_cnt_reg[4] ),
        .O(\n_0_mcp1_sh_cnt[4]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \mcp1_sh_cnt[5]_i_1 
       (.I0(I7),
        .I1(I2),
        .O(SR));
LUT5 #(
    .INIT(32'h28282820)) 
     \mcp1_sh_cnt[5]_i_2 
       (.I0(I1),
        .I1(O5),
        .I2(O3),
        .I3(O7),
        .I4(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .O(\n_0_mcp1_sh_cnt[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'h82)) 
     \mcp1_sh_cnt[5]_i_3 
       (.I0(O5),
        .I1(\n_0_mcp1_sh_cnt[5]_i_6 ),
        .I2(\n_0_mcp1_sh_cnt_reg[5] ),
        .O(\n_0_mcp1_sh_cnt[5]_i_3 ));
LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
     \mcp1_sh_cnt[5]_i_4 
       (.I0(O6),
        .I1(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I3(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I4(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .I5(O2),
        .O(O7));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mcp1_sh_cnt[5]_i_5 
       (.I0(\n_0_mcp1_sh_cnt_reg[4] ),
        .I1(\n_0_mcp1_sh_cnt_reg[2] ),
        .I2(\n_0_mcp1_sh_cnt_reg[1] ),
        .I3(\n_0_mcp1_sh_cnt_reg[0] ),
        .I4(\n_0_mcp1_sh_cnt_reg[3] ),
        .I5(\n_0_mcp1_sh_cnt_reg[5] ),
        .O(\n_0_mcp1_sh_cnt[5]_i_5 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \mcp1_sh_cnt[5]_i_6 
       (.I0(\n_0_mcp1_sh_cnt_reg[3] ),
        .I1(\n_0_mcp1_sh_cnt_reg[0] ),
        .I2(\n_0_mcp1_sh_cnt_reg[1] ),
        .I3(\n_0_mcp1_sh_cnt_reg[2] ),
        .I4(\n_0_mcp1_sh_cnt_reg[4] ),
        .O(\n_0_mcp1_sh_cnt[5]_i_6 ));
FDRE \mcp1_sh_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[0]_i_1 ),
        .Q(\n_0_mcp1_sh_cnt_reg[0] ),
        .R(SR));
FDRE \mcp1_sh_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[1]_i_1 ),
        .Q(\n_0_mcp1_sh_cnt_reg[1] ),
        .R(SR));
FDRE \mcp1_sh_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[2]_i_1 ),
        .Q(\n_0_mcp1_sh_cnt_reg[2] ),
        .R(SR));
FDRE \mcp1_sh_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[3]_i_1 ),
        .Q(\n_0_mcp1_sh_cnt_reg[3] ),
        .R(SR));
FDRE \mcp1_sh_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[4]_i_1 ),
        .Q(\n_0_mcp1_sh_cnt_reg[4] ),
        .R(SR));
FDRE \mcp1_sh_cnt_reg[5] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[5]_i_3 ),
        .Q(\n_0_mcp1_sh_cnt_reg[5] ),
        .R(SR));
LUT3 #(
    .INIT(8'h08)) 
     \mcp1_sh_invalid_cnt[0]_i_1 
       (.I0(\n_0_mcp1_sh_invalid_cnt[3]_i_4 ),
        .I1(O5),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .O(\n_0_mcp1_sh_invalid_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \mcp1_sh_invalid_cnt[1]_i_1 
       (.I0(\n_0_mcp1_sh_invalid_cnt[3]_i_4 ),
        .I1(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .I3(O5),
        .O(\n_0_mcp1_sh_invalid_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT5 #(
    .INIT(32'h08808080)) 
     \mcp1_sh_invalid_cnt[2]_i_1 
       (.I0(\n_0_mcp1_sh_invalid_cnt[3]_i_4 ),
        .I1(O5),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I3(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .I4(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .O(\n_0_mcp1_sh_invalid_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'h0828080808282828)) 
     \mcp1_sh_invalid_cnt[3]_i_1 
       (.I0(I1),
        .I1(O3),
        .I2(O5),
        .I3(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I4(O6),
        .I5(\n_0_mcp1_sh_invalid_cnt[3]_i_3 ),
        .O(\n_0_mcp1_sh_invalid_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \mcp1_sh_invalid_cnt[3]_i_2 
       (.I0(\n_0_mcp1_sh_invalid_cnt[3]_i_4 ),
        .I1(O5),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .I3(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I4(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I5(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .O(\n_0_mcp1_sh_invalid_cnt[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \mcp1_sh_invalid_cnt[3]_i_3 
       (.I0(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .I1(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I3(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .O(\n_0_mcp1_sh_invalid_cnt[3]_i_3 ));
LUT4 #(
    .INIT(16'hD00D)) 
     \mcp1_sh_invalid_cnt[3]_i_4 
       (.I0(\n_0_mcp1_sh_invalid_cnt[3]_i_5 ),
        .I1(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I2(I10[1]),
        .I3(I10[0]),
        .O(\n_0_mcp1_sh_invalid_cnt[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT5 #(
    .INIT(32'h2AAAAAAA)) 
     \mcp1_sh_invalid_cnt[3]_i_5 
       (.I0(O2),
        .I1(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I3(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I4(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .O(\n_0_mcp1_sh_invalid_cnt[3]_i_5 ));
FDRE \mcp1_sh_invalid_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_invalid_cnt[3]_i_1 ),
        .D(\n_0_mcp1_sh_invalid_cnt[0]_i_1 ),
        .Q(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .R(SR));
FDRE \mcp1_sh_invalid_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_invalid_cnt[3]_i_1 ),
        .D(\n_0_mcp1_sh_invalid_cnt[1]_i_1 ),
        .Q(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .R(SR));
FDRE \mcp1_sh_invalid_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_invalid_cnt[3]_i_1 ),
        .D(\n_0_mcp1_sh_invalid_cnt[2]_i_1 ),
        .Q(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .R(SR));
FDRE \mcp1_sh_invalid_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_invalid_cnt[3]_i_1 ),
        .D(\n_0_mcp1_sh_invalid_cnt[3]_i_2 ),
        .Q(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .R(SR));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \mcp1_slip_done_cnt[0]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mcp1_slip_done_cnt[1]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[0]),
        .I1(mcp1_slip_done_cnt_reg__0[1]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mcp1_slip_done_cnt[2]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[2]),
        .I1(mcp1_slip_done_cnt_reg__0[1]),
        .I2(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mcp1_slip_done_cnt[3]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[3]),
        .I1(mcp1_slip_done_cnt_reg__0[0]),
        .I2(mcp1_slip_done_cnt_reg__0[1]),
        .I3(mcp1_slip_done_cnt_reg__0[2]),
        .O(p_0_in__1[3]));
LUT6 #(
    .INIT(64'hFFFFFFFF1000FFFF)) 
     \mcp1_slip_done_cnt[4]_i_1 
       (.I0(O7),
        .I1(O3),
        .I2(O5),
        .I3(I1),
        .I4(I2),
        .I5(I7),
        .O(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mcp1_slip_done_cnt[4]_i_2 
       (.I0(mcp1_slip_done_cnt_reg__0[4]),
        .I1(mcp1_slip_done_cnt_reg__0[3]),
        .I2(mcp1_slip_done_cnt_reg__0[2]),
        .I3(mcp1_slip_done_cnt_reg__0[1]),
        .I4(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__1[4]));
(* counter = "15" *) 
   FDRE \mcp1_slip_done_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(p_0_in__1[0]),
        .Q(mcp1_slip_done_cnt_reg__0[0]),
        .R(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
(* counter = "15" *) 
   FDRE \mcp1_slip_done_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(p_0_in__1[1]),
        .Q(mcp1_slip_done_cnt_reg__0[1]),
        .R(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
(* counter = "15" *) 
   FDRE \mcp1_slip_done_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(p_0_in__1[2]),
        .Q(mcp1_slip_done_cnt_reg__0[2]),
        .R(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
(* counter = "15" *) 
   FDRE \mcp1_slip_done_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(p_0_in__1[3]),
        .Q(mcp1_slip_done_cnt_reg__0[3]),
        .R(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
(* counter = "15" *) 
   FDRE \mcp1_slip_done_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(p_0_in__1[4]),
        .Q(mcp1_slip_done_cnt_reg__0[4]),
        .R(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     mcp1_slip_done_i_2
       (.I0(mcp1_slip_done_cnt_reg__0[1]),
        .I1(mcp1_slip_done_cnt_reg__0[0]),
        .I2(mcp1_slip_done_cnt_reg__0[3]),
        .I3(mcp1_slip_done_cnt_reg__0[2]),
        .I4(mcp1_slip_done_cnt_reg__0[4]),
        .O(O30));
LUT6 #(
    .INIT(64'h0000000008000008)) 
     mcp1_slip_done_i_3
       (.I0(I1),
        .I1(O5),
        .I2(O3),
        .I3(I10[1]),
        .I4(I10[0]),
        .I5(\n_0_mcp1_sh_invalid_cnt[3]_i_5 ),
        .O(O27));
FDRE mcp1_slip_done_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4),
        .Q(O4),
        .R(\<const0> ));
FDRE mcp1_slip_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I6),
        .Q(gt_slip_int),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000A6E60000)) 
     \mcp1_state[0]_i_1 
       (.I0(O3),
        .I1(\n_0_mcp1_state[1]_i_2 ),
        .I2(O5),
        .I3(O7),
        .I4(I2),
        .I5(I7),
        .O(\n_0_mcp1_state[0]_i_1 ));
LUT5 #(
    .INIT(32'h0000E200)) 
     \mcp1_state[1]_i_1 
       (.I0(O5),
        .I1(\n_0_mcp1_state[1]_i_2 ),
        .I2(\n_0_mcp1_state[1]_i_3 ),
        .I3(I2),
        .I4(I7),
        .O(\n_0_mcp1_state[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFBFFFFF)) 
     \mcp1_state[1]_i_2 
       (.I0(O3),
        .I1(O5),
        .I2(O7),
        .I3(O1),
        .I4(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I5(\n_0_mcp1_state[1]_i_4 ),
        .O(\n_0_mcp1_state[1]_i_2 ));
LUT6 #(
    .INIT(64'h3C3C3C3C3C1C3C3C)) 
     \mcp1_state[1]_i_3 
       (.I0(\n_0_mcp1_sh_invalid_cnt[3]_i_5 ),
        .I1(O3),
        .I2(O5),
        .I3(O1),
        .I4(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I5(O6),
        .O(\n_0_mcp1_state[1]_i_3 ));
LUT5 #(
    .INIT(32'h4070FFFF)) 
     \mcp1_state[1]_i_4 
       (.I0(O4),
        .I1(O5),
        .I2(O3),
        .I3(O1),
        .I4(I1),
        .O(\n_0_mcp1_state[1]_i_4 ));
FDRE \mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_mcp1_state[0]_i_1 ),
        .Q(O3),
        .R(\<const0> ));
FDRE \mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_mcp1_state[1]_i_1 ),
        .Q(O5),
        .R(\<const0> ));
FDRE mcp1_test_sh_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I3),
        .Q(O1),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     pcs_rx_link_up_core_reg_i_1
       (.I0(O2),
        .I1(hiber),
        .O(pcs_rx_link_up_core_int));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_decoder
   (D,
    O1,
    I12,
    O2,
    O3,
    Q,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    I1,
    rxusrclk2,
    I2,
    I3,
    I10,
    I4,
    I5,
    I6,
    I7,
    I8,
    SR,
    I9,
    I11,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25);
  output [2:0]D;
  output O1;
  output [63:0]I12;
  output [7:0]O2;
  output O3;
  output [2:0]Q;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output [5:0]O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  input I1;
  input rxusrclk2;
  input I2;
  input I3;
  input [19:0]I10;
  input I4;
  input I5;
  input I6;
  input I7;
  input [57:0]I8;
  input [0:0]SR;
  input [7:0]I9;
  input [0:0]I11;
  input [7:0]I13;
  input [0:0]I14;
  input [7:0]I15;
  input [0:0]I16;
  input [7:0]I17;
  input [0:0]I18;
  input [7:0]I19;
  input [0:0]I20;
  input [7:0]I21;
  input [0:0]I22;
  input [7:0]I23;
  input [0:0]I24;
  input [7:0]I25;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire I1;
  wire [19:0]I10;
  wire [0:0]I11;
  wire [63:0]I12;
  wire [7:0]I13;
  wire [0:0]I14;
  wire [7:0]I15;
  wire [0:0]I16;
  wire [7:0]I17;
  wire [0:0]I18;
  wire [7:0]I19;
  wire I2;
  wire [0:0]I20;
  wire [7:0]I21;
  wire [0:0]I22;
  wire [7:0]I23;
  wire [0:0]I24;
  wire [7:0]I25;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [57:0]I8;
  wire [7:0]I9;
  wire O1;
  wire O10;
  wire [5:0]O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire [7:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [7:0]d1;
  wire [7:0]d2;
  wire [7:0]d3;
  wire [7:0]d4;
  wire [7:0]d5;
  wire [7:0]d6;
  wire [7:0]d7;
  wire [7:0]mcp1_block_field_reg;
  wire [7:0]mcp1_dec_c0;
  wire [7:0]mcp1_dec_c1;
  wire [7:0]mcp1_dec_c2;
  wire [7:0]mcp1_dec_c3;
  wire [7:0]mcp1_dec_c4;
  wire [7:0]mcp1_dec_c5;
  wire [7:0]mcp1_dec_c6;
  wire [7:0]mcp1_dec_c7;
  wire \n_0_mcp1_rx_64_ctrl_out[0]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[0]_i_2 ;
  wire \n_0_mcp1_rx_64_ctrl_out[0]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[1]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[1]_i_2 ;
  wire \n_0_mcp1_rx_64_ctrl_out[1]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[2]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_2 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_4 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_5 ;
  wire \n_0_mcp1_rx_64_ctrl_out[4]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[4]_i_2 ;
  wire \n_0_mcp1_rx_64_ctrl_out[4]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[4]_i_4 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_2 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_4 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_5 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_6 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_7 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_8 ;
  wire \n_0_mcp1_rx_64_ctrl_out[6]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[6]_i_2 ;
  wire \n_0_mcp1_rx_64_ctrl_out[6]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[6]_i_4 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_2 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[10]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[10]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[10]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[11]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[11]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[11]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[12]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[12]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[12]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[18]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[18]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[18]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[19]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[19]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[19]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[20]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[20]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[20]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[21]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[21]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[21]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[22]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[22]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[22]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[26]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[26]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[27]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[27]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[29]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[29]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[29]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[2]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[2]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_11 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_12 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_13 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[34]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[34]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[34]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[34]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[34]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[35]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[35]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[35]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[39]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[39]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[39]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[39]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[39]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[3]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[3]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[3]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[3]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[3]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[4]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[4]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[4]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[4]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[56]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[56]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[56]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_11 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_12 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_13 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_14 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[8]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[8]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[8]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out_reg[37]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out_reg[38]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out_reg[48]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out_reg[57]_i_1 ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[0] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[1] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[2] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[3] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[4] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[5] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[6] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[7] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[8] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[9] ;
  wire [7:0]rx_64_dec_ctrl;
  wire [63:0]rx_64_dec_data;
  wire rxusrclk2;

(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'h001F0000)) 
     \FSM_onehot_mcp1_state[1]_i_3 
       (.I0(D[2]),
        .I1(D[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(O4));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_mcp1_state[1]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(O8));
LUT6 #(
    .INIT(64'hFFFFFFFF030C070C)) 
     \FSM_onehot_mcp1_state[1]_i_5 
       (.I0(D[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(D[2]),
        .I5(I6),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'h12)) 
     \FSM_onehot_mcp1_state[2]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'h00000400)) 
     \FSM_onehot_mcp1_state[2]_i_3 
       (.I0(D[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(D[2]),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_mcp1_state[3]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(O7));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE \mcp1_block_field_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[0]),
        .Q(mcp1_block_field_reg[0]),
        .R(I4));
FDRE \mcp1_block_field_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[1]),
        .Q(mcp1_block_field_reg[1]),
        .R(I4));
FDRE \mcp1_block_field_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[2]),
        .Q(mcp1_block_field_reg[2]),
        .R(I4));
FDRE \mcp1_block_field_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[3]),
        .Q(mcp1_block_field_reg[3]),
        .R(I4));
FDRE \mcp1_block_field_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[4]),
        .Q(mcp1_block_field_reg[4]),
        .R(I4));
FDRE \mcp1_block_field_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[5]),
        .Q(mcp1_block_field_reg[5]),
        .R(I4));
FDRE \mcp1_block_field_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[6]),
        .Q(mcp1_block_field_reg[6]),
        .R(I4));
FDRE \mcp1_block_field_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[7]),
        .Q(mcp1_block_field_reg[7]),
        .R(I4));
FDRE \mcp1_dec_c0_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I19[0]),
        .Q(mcp1_dec_c0[0]),
        .R(I18));
FDSE \mcp1_dec_c0_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I19[1]),
        .Q(mcp1_dec_c0[1]),
        .S(I18));
FDSE \mcp1_dec_c0_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I19[2]),
        .Q(mcp1_dec_c0[2]),
        .S(I18));
FDSE \mcp1_dec_c0_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I19[3]),
        .Q(mcp1_dec_c0[3]),
        .S(I18));
FDSE \mcp1_dec_c0_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I19[4]),
        .Q(mcp1_dec_c0[4]),
        .S(I18));
FDSE \mcp1_dec_c0_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I19[5]),
        .Q(mcp1_dec_c0[5]),
        .S(I18));
FDSE \mcp1_dec_c0_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I19[6]),
        .Q(mcp1_dec_c0[6]),
        .S(I18));
FDSE \mcp1_dec_c0_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I19[7]),
        .Q(mcp1_dec_c0[7]),
        .S(I18));
FDRE \mcp1_dec_c1_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I21[0]),
        .Q(mcp1_dec_c1[0]),
        .R(I20));
FDSE \mcp1_dec_c1_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I21[1]),
        .Q(mcp1_dec_c1[1]),
        .S(I20));
FDSE \mcp1_dec_c1_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I21[2]),
        .Q(mcp1_dec_c1[2]),
        .S(I20));
FDSE \mcp1_dec_c1_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I21[3]),
        .Q(mcp1_dec_c1[3]),
        .S(I20));
FDSE \mcp1_dec_c1_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I21[4]),
        .Q(mcp1_dec_c1[4]),
        .S(I20));
FDSE \mcp1_dec_c1_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I21[5]),
        .Q(mcp1_dec_c1[5]),
        .S(I20));
FDSE \mcp1_dec_c1_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I21[6]),
        .Q(mcp1_dec_c1[6]),
        .S(I20));
FDSE \mcp1_dec_c1_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I21[7]),
        .Q(mcp1_dec_c1[7]),
        .S(I20));
FDRE \mcp1_dec_c2_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I23[0]),
        .Q(mcp1_dec_c2[0]),
        .R(I22));
FDSE \mcp1_dec_c2_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I23[1]),
        .Q(mcp1_dec_c2[1]),
        .S(I22));
FDSE \mcp1_dec_c2_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I23[2]),
        .Q(mcp1_dec_c2[2]),
        .S(I22));
FDSE \mcp1_dec_c2_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I23[3]),
        .Q(mcp1_dec_c2[3]),
        .S(I22));
FDSE \mcp1_dec_c2_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I23[4]),
        .Q(mcp1_dec_c2[4]),
        .S(I22));
FDSE \mcp1_dec_c2_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I23[5]),
        .Q(mcp1_dec_c2[5]),
        .S(I22));
FDSE \mcp1_dec_c2_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I23[6]),
        .Q(mcp1_dec_c2[6]),
        .S(I22));
FDSE \mcp1_dec_c2_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I23[7]),
        .Q(mcp1_dec_c2[7]),
        .S(I22));
FDRE \mcp1_dec_c3_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I25[0]),
        .Q(mcp1_dec_c3[0]),
        .R(I24));
FDSE \mcp1_dec_c3_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I25[1]),
        .Q(mcp1_dec_c3[1]),
        .S(I24));
FDSE \mcp1_dec_c3_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I25[2]),
        .Q(mcp1_dec_c3[2]),
        .S(I24));
FDSE \mcp1_dec_c3_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I25[3]),
        .Q(mcp1_dec_c3[3]),
        .S(I24));
FDSE \mcp1_dec_c3_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I25[4]),
        .Q(mcp1_dec_c3[4]),
        .S(I24));
FDSE \mcp1_dec_c3_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I25[5]),
        .Q(mcp1_dec_c3[5]),
        .S(I24));
FDSE \mcp1_dec_c3_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I25[6]),
        .Q(mcp1_dec_c3[6]),
        .S(I24));
FDSE \mcp1_dec_c3_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I25[7]),
        .Q(mcp1_dec_c3[7]),
        .S(I24));
FDRE \mcp1_dec_c4_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I9[0]),
        .Q(mcp1_dec_c4[0]),
        .R(SR));
FDSE \mcp1_dec_c4_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I9[1]),
        .Q(mcp1_dec_c4[1]),
        .S(SR));
FDSE \mcp1_dec_c4_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I9[2]),
        .Q(mcp1_dec_c4[2]),
        .S(SR));
FDSE \mcp1_dec_c4_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I9[3]),
        .Q(mcp1_dec_c4[3]),
        .S(SR));
FDSE \mcp1_dec_c4_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I9[4]),
        .Q(mcp1_dec_c4[4]),
        .S(SR));
FDSE \mcp1_dec_c4_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I9[5]),
        .Q(mcp1_dec_c4[5]),
        .S(SR));
FDSE \mcp1_dec_c4_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I9[6]),
        .Q(mcp1_dec_c4[6]),
        .S(SR));
FDSE \mcp1_dec_c4_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I9[7]),
        .Q(mcp1_dec_c4[7]),
        .S(SR));
FDRE \mcp1_dec_c5_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I13[0]),
        .Q(mcp1_dec_c5[0]),
        .R(I11));
FDSE \mcp1_dec_c5_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I13[1]),
        .Q(mcp1_dec_c5[1]),
        .S(I11));
FDSE \mcp1_dec_c5_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I13[2]),
        .Q(mcp1_dec_c5[2]),
        .S(I11));
FDSE \mcp1_dec_c5_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I13[3]),
        .Q(mcp1_dec_c5[3]),
        .S(I11));
FDSE \mcp1_dec_c5_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I13[4]),
        .Q(mcp1_dec_c5[4]),
        .S(I11));
FDSE \mcp1_dec_c5_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I13[5]),
        .Q(mcp1_dec_c5[5]),
        .S(I11));
FDSE \mcp1_dec_c5_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I13[6]),
        .Q(mcp1_dec_c5[6]),
        .S(I11));
FDSE \mcp1_dec_c5_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I13[7]),
        .Q(mcp1_dec_c5[7]),
        .S(I11));
FDRE \mcp1_dec_c6_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I15[0]),
        .Q(mcp1_dec_c6[0]),
        .R(I14));
FDSE \mcp1_dec_c6_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I15[1]),
        .Q(mcp1_dec_c6[1]),
        .S(I14));
FDSE \mcp1_dec_c6_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I15[2]),
        .Q(mcp1_dec_c6[2]),
        .S(I14));
FDSE \mcp1_dec_c6_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I15[3]),
        .Q(mcp1_dec_c6[3]),
        .S(I14));
FDSE \mcp1_dec_c6_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I15[4]),
        .Q(mcp1_dec_c6[4]),
        .S(I14));
FDSE \mcp1_dec_c6_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I15[5]),
        .Q(mcp1_dec_c6[5]),
        .S(I14));
FDSE \mcp1_dec_c6_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I15[6]),
        .Q(mcp1_dec_c6[6]),
        .S(I14));
FDSE \mcp1_dec_c6_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I15[7]),
        .Q(mcp1_dec_c6[7]),
        .S(I14));
LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_dec_c7[0]_i_2 
       (.I0(I10[3]),
        .I1(I10[9]),
        .I2(I10[15]),
        .I3(I10[2]),
        .I4(I10[8]),
        .I5(I10[14]),
        .O(O12));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c7[1]_i_3 
       (.I0(I10[3]),
        .I1(I10[9]),
        .I2(I10[15]),
        .I3(I10[2]),
        .I4(I10[8]),
        .I5(I10[14]),
        .O(O9));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c7[2]_i_2 
       (.I0(I10[4]),
        .I1(I10[10]),
        .I2(I10[16]),
        .I3(I10[6]),
        .I4(I10[12]),
        .I5(I10[18]),
        .O(O14));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c7[2]_i_3 
       (.I0(I10[7]),
        .I1(I10[13]),
        .I2(I10[19]),
        .I3(I10[6]),
        .I4(I10[12]),
        .I5(I10[18]),
        .O(O17));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c7[2]_i_4 
       (.I0(I10[5]),
        .I1(I10[11]),
        .I2(I10[17]),
        .I3(I10[4]),
        .I4(I10[10]),
        .I5(I10[16]),
        .O(O13));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c7[5]_i_4 
       (.I0(I10[5]),
        .I1(I10[11]),
        .I2(I10[17]),
        .I3(I10[4]),
        .I4(I10[10]),
        .I5(I10[16]),
        .O(O15));
LUT6 #(
    .INIT(64'hFFFFFFFFFF69FFFF)) 
     \mcp1_dec_c7[6]_i_2 
       (.I0(I10[19]),
        .I1(I10[13]),
        .I2(I10[7]),
        .I3(O11[4]),
        .I4(O11[2]),
        .I5(O11[3]),
        .O(O16));
LUT6 #(
    .INIT(64'h0000000000004114)) 
     \mcp1_dec_c7[7]_i_4 
       (.I0(O11[0]),
        .I1(I10[15]),
        .I2(I10[9]),
        .I3(I10[3]),
        .I4(O11[4]),
        .I5(O11[2]),
        .O(O10));
FDRE \mcp1_dec_c7_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I17[0]),
        .Q(mcp1_dec_c7[0]),
        .R(I16));
FDSE \mcp1_dec_c7_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I17[1]),
        .Q(mcp1_dec_c7[1]),
        .S(I16));
FDSE \mcp1_dec_c7_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I17[2]),
        .Q(mcp1_dec_c7[2]),
        .S(I16));
FDSE \mcp1_dec_c7_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I17[3]),
        .Q(mcp1_dec_c7[3]),
        .S(I16));
FDSE \mcp1_dec_c7_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I17[4]),
        .Q(mcp1_dec_c7[4]),
        .S(I16));
FDSE \mcp1_dec_c7_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I17[5]),
        .Q(mcp1_dec_c7[5]),
        .S(I16));
FDSE \mcp1_dec_c7_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I17[6]),
        .Q(mcp1_dec_c7[6]),
        .S(I16));
FDSE \mcp1_dec_c7_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I17[7]),
        .Q(mcp1_dec_c7[7]),
        .S(I16));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_r_type_next_reg[0]_i_4 
       (.I0(I10[1]),
        .I1(I10[0]),
        .O(O18));
LUT3 #(
    .INIT(8'h09)) 
     \mcp1_r_type_next_reg[2]_i_2 
       (.I0(I10[1]),
        .I1(I10[0]),
        .I2(I4),
        .O(O1));
FDRE \mcp1_r_type_next_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I3),
        .Q(D[0]),
        .R(\<const0> ));
FDRE \mcp1_r_type_next_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I2),
        .Q(D[1]),
        .R(\<const0> ));
FDRE \mcp1_r_type_next_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I1),
        .Q(D[2]),
        .R(\<const0> ));
FDRE \mcp1_r_type_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(D[0]),
        .Q(Q[0]),
        .R(I4));
FDSE \mcp1_r_type_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(D[1]),
        .Q(Q[1]),
        .S(I4));
FDRE \mcp1_r_type_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(D[2]),
        .Q(Q[2]),
        .R(I4));
LUT6 #(
    .INIT(64'hFFFFFFFFE2EE2222)) 
     \mcp1_rx_64_ctrl_out[0]_i_1 
       (.I0(rx_64_dec_ctrl[0]),
        .I1(I7),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I4(\n_0_mcp1_rx_64_ctrl_out[0]_i_2 ),
        .I5(I4),
        .O(\n_0_mcp1_rx_64_ctrl_out[0]_i_1 ));
LUT6 #(
    .INIT(64'h7FFBFB7FF7BFFFF7)) 
     \mcp1_rx_64_ctrl_out[0]_i_2 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_64_ctrl_out[0]_i_3 ),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_ctrl_out[0]_i_2 ));
LUT6 #(
    .INIT(64'h9000009000606000)) 
     \mcp1_rx_64_ctrl_out[0]_i_3 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[1]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_ctrl_out[0]_i_3 ));
LUT6 #(
    .INIT(64'h00000000CA0ACACA)) 
     \mcp1_rx_64_ctrl_out[1]_i_1 
       (.I0(rx_64_dec_ctrl[1]),
        .I1(\n_0_mcp1_rx_64_ctrl_out[1]_i_2 ),
        .I2(I7),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I5(I4),
        .O(\n_0_mcp1_rx_64_ctrl_out[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000AAAA0000AABA)) 
     \mcp1_rx_64_ctrl_out[1]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_ctrl_out[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \mcp1_rx_64_ctrl_out[1]_i_3 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000AA03AA)) 
     \mcp1_rx_64_ctrl_out[2]_i_1 
       (.I0(rx_64_dec_ctrl[2]),
        .I1(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I2(mcp1_block_field_reg[6]),
        .I3(I7),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(I4),
        .O(\n_0_mcp1_rx_64_ctrl_out[2]_i_1 ));
LUT6 #(
    .INIT(64'h000000002222EEE2)) 
     \mcp1_rx_64_ctrl_out[3]_i_1 
       (.I0(rx_64_dec_ctrl[3]),
        .I1(I7),
        .I2(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .I3(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000400020)) 
     \mcp1_rx_64_ctrl_out[3]_i_2 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[0]),
        .I3(\n_0_mcp1_rx_64_ctrl_out[3]_i_5 ),
        .I4(\n_0_mcp1_rx_64_data_out[49]_i_8 ),
        .I5(\n_0_mcp1_rx_64_data_out[24]_i_5 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_ctrl_out[3]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[32]_i_5 ),
        .I1(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'hAEAA)) 
     \mcp1_rx_64_ctrl_out[3]_i_4 
       (.I0(I4),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(I7),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mcp1_rx_64_ctrl_out[3]_i_5 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFE2EE2222)) 
     \mcp1_rx_64_ctrl_out[4]_i_1 
       (.I0(rx_64_dec_ctrl[4]),
        .I1(I7),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I4(\n_0_mcp1_rx_64_ctrl_out[4]_i_2 ),
        .I5(I4),
        .O(\n_0_mcp1_rx_64_ctrl_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAFFBFAFB)) 
     \mcp1_rx_64_ctrl_out[4]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[4]_i_3 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[4]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[4]_i_4 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'h6FAFFFAF)) 
     \mcp1_rx_64_ctrl_out[4]_i_3 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_ctrl_out[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'h7DDB)) 
     \mcp1_rx_64_ctrl_out[4]_i_4 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_ctrl_out[4]_i_4 ));
LUT6 #(
    .INIT(64'h00000000E2E2EEE2)) 
     \mcp1_rx_64_ctrl_out[5]_i_1 
       (.I0(rx_64_dec_ctrl[5]),
        .I1(I7),
        .I2(\n_0_mcp1_rx_64_ctrl_out[5]_i_2 ),
        .I3(\n_0_mcp1_rx_64_ctrl_out[5]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[5]_i_4 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000003220040)) 
     \mcp1_rx_64_ctrl_out[5]_i_2 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[1]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[5]_i_5 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF880088C0)) 
     \mcp1_rx_64_ctrl_out[5]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[5]_i_5 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_64_ctrl_out[5]_i_6 ),
        .I5(\n_0_mcp1_rx_64_ctrl_out[5]_i_7 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'hAEAA)) 
     \mcp1_rx_64_ctrl_out[5]_i_4 
       (.I0(I4),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(I7),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT5 #(
    .INIT(32'hFF9DFFFF)) 
     \mcp1_rx_64_ctrl_out[5]_i_5 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT4 #(
    .INIT(16'hFBDF)) 
     \mcp1_rx_64_ctrl_out[5]_i_6 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     \mcp1_rx_64_ctrl_out[5]_i_7 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[5]_i_8 ),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mcp1_rx_64_ctrl_out[5]_i_8 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_8 ));
LUT6 #(
    .INIT(64'h00000000CA0ACACA)) 
     \mcp1_rx_64_ctrl_out[6]_i_1 
       (.I0(rx_64_dec_ctrl[6]),
        .I1(\n_0_mcp1_rx_64_ctrl_out[6]_i_2 ),
        .I2(I7),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I5(I4),
        .O(\n_0_mcp1_rx_64_ctrl_out[6]_i_1 ));
LUT5 #(
    .INIT(32'hF8FFF800)) 
     \mcp1_rx_64_ctrl_out[6]_i_2 
       (.I0(mcp1_block_field_reg[7]),
        .I1(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I2(\n_0_mcp1_rx_64_ctrl_out[6]_i_3 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_ctrl_out[5]_i_3 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[6]_i_2 ));
LUT6 #(
    .INIT(64'h0000020000200000)) 
     \mcp1_rx_64_ctrl_out[6]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[6]_i_4 ),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[7]),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_ctrl_out[6]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_ctrl_out[6]_i_4 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_ctrl_out[6]_i_4 ));
LUT6 #(
    .INIT(64'h00000000CA0ACACA)) 
     \mcp1_rx_64_ctrl_out[7]_i_1 
       (.I0(rx_64_dec_ctrl[7]),
        .I1(\n_0_mcp1_rx_64_ctrl_out[7]_i_2 ),
        .I2(I7),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I5(I4),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_1 ));
LUT6 #(
    .INIT(64'h8F88FFFF8F880000)) 
     \mcp1_rx_64_ctrl_out[7]_i_2 
       (.I0(mcp1_block_field_reg[7]),
        .I1(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I2(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[5]_i_3 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_2 ));
LUT6 #(
    .INIT(64'h0001000000000008)) 
     \mcp1_rx_64_ctrl_out[7]_i_3 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ));
LUT6 #(
    .INIT(64'h7FFFFFFBFEFFFFFF)) 
     \mcp1_rx_64_ctrl_out[7]_i_4 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ));
FDRE \mcp1_rx_64_ctrl_out_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_mcp1_rx_64_ctrl_out[0]_i_1 ),
        .Q(rx_64_dec_ctrl[0]),
        .R(\<const0> ));
FDRE \mcp1_rx_64_ctrl_out_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_mcp1_rx_64_ctrl_out[1]_i_1 ),
        .Q(rx_64_dec_ctrl[1]),
        .R(\<const0> ));
FDRE \mcp1_rx_64_ctrl_out_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_mcp1_rx_64_ctrl_out[2]_i_1 ),
        .Q(rx_64_dec_ctrl[2]),
        .R(\<const0> ));
FDRE \mcp1_rx_64_ctrl_out_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_mcp1_rx_64_ctrl_out[3]_i_1 ),
        .Q(rx_64_dec_ctrl[3]),
        .R(\<const0> ));
FDRE \mcp1_rx_64_ctrl_out_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_mcp1_rx_64_ctrl_out[4]_i_1 ),
        .Q(rx_64_dec_ctrl[4]),
        .R(\<const0> ));
FDRE \mcp1_rx_64_ctrl_out_reg[5] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_mcp1_rx_64_ctrl_out[5]_i_1 ),
        .Q(rx_64_dec_ctrl[5]),
        .R(\<const0> ));
FDRE \mcp1_rx_64_ctrl_out_reg[6] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_mcp1_rx_64_ctrl_out[6]_i_1 ),
        .Q(rx_64_dec_ctrl[6]),
        .R(\<const0> ));
FDRE \mcp1_rx_64_ctrl_out_reg[7] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(\n_0_mcp1_rx_64_ctrl_out[7]_i_1 ),
        .Q(rx_64_dec_ctrl[7]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
     \mcp1_rx_64_data_out[0]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[0]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[0]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[0]_i_4 ),
        .I3(\n_0_mcp1_rx_64_data_out[0]_i_5 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[2] ),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFC33DF3FD)) 
     \mcp1_rx_64_data_out[0]_i_2 
       (.I0(mcp1_dec_c0[0]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[6]),
        .I4(d1[0]),
        .I5(\n_0_mcp1_rx_64_data_out[6]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_2 ));
LUT6 #(
    .INIT(64'h0018040042000080)) 
     \mcp1_rx_64_data_out[0]_i_3 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF2220000)) 
     \mcp1_rx_64_data_out[0]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[0]_i_6 ),
        .I1(\n_0_mcp1_rx_64_data_out[0]_i_7 ),
        .I2(\n_0_mcp1_rx_64_data_out[0]_i_8 ),
        .I3(d1[0]),
        .I4(\n_0_mcp1_rx_64_data_out[36]_i_2 ),
        .I5(\n_0_mcp1_rx_64_data_out[0]_i_9 ),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5FF0FF3F)) 
     \mcp1_rx_64_data_out[0]_i_5 
       (.I0(d1[0]),
        .I1(mcp1_dec_c0[0]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[1]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mcp1_rx_64_data_out[0]_i_6 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_64_data_out[0]_i_7 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \mcp1_rx_64_data_out[0]_i_8 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_8 ));
LUT6 #(
    .INIT(64'h8000000800402008)) 
     \mcp1_rx_64_data_out[0]_i_9 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_9 ));
LUT6 #(
    .INIT(64'hF444F444F444FF4F)) 
     \mcp1_rx_64_data_out[10]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[10]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(d1[2]),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[10]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[10]_i_1 ));
LUT6 #(
    .INIT(64'h30FA30BF3FFF3FBF)) 
     \mcp1_rx_64_data_out[10]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(d2[2]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(d1[2]),
        .O(\n_0_mcp1_rx_64_data_out[10]_i_2 ));
LUT6 #(
    .INIT(64'h0037070737373737)) 
     \mcp1_rx_64_data_out[10]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[44]_i_2 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .I2(mcp1_dec_c1[2]),
        .I3(d2[2]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[10]_i_3 ));
LUT6 #(
    .INIT(64'hF444F444F444F4FF)) 
     \mcp1_rx_64_data_out[11]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[11]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I2(d1[3]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[11]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[11]_i_1 ));
LUT6 #(
    .INIT(64'h30FA30BF3FFF3FBF)) 
     \mcp1_rx_64_data_out[11]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(d2[3]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(d1[3]),
        .O(\n_0_mcp1_rx_64_data_out[11]_i_2 ));
LUT6 #(
    .INIT(64'h0037070737373737)) 
     \mcp1_rx_64_data_out[11]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[44]_i_2 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .I2(mcp1_dec_c1[3]),
        .I3(d2[3]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[11]_i_3 ));
LUT6 #(
    .INIT(64'hF444F444F444F4FF)) 
     \mcp1_rx_64_data_out[12]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[12]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I2(d1[4]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[12]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[12]_i_1 ));
LUT6 #(
    .INIT(64'h30FA30BF3FFF3FBF)) 
     \mcp1_rx_64_data_out[12]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(d2[4]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(d1[4]),
        .O(\n_0_mcp1_rx_64_data_out[12]_i_2 ));
LUT6 #(
    .INIT(64'h0037070737373737)) 
     \mcp1_rx_64_data_out[12]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[44]_i_2 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .I2(mcp1_dec_c1[4]),
        .I3(d2[4]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[12]_i_3 ));
LUT6 #(
    .INIT(64'hF444F444F444F4FF)) 
     \mcp1_rx_64_data_out[13]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[13]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I2(d1[5]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[13]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_1 ));
LUT6 #(
    .INIT(64'h30FA30BF3FFF3FBF)) 
     \mcp1_rx_64_data_out[13]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(d2[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(d1[5]),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_2 ));
LUT6 #(
    .INIT(64'h0037070737373737)) 
     \mcp1_rx_64_data_out[13]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[44]_i_2 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .I2(mcp1_dec_c1[5]),
        .I3(d2[5]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_3 ));
LUT6 #(
    .INIT(64'hF444F444F444F4FF)) 
     \mcp1_rx_64_data_out[14]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[14]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I2(d1[6]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[14]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_1 ));
LUT6 #(
    .INIT(64'h30FA30BF3FFF3FBF)) 
     \mcp1_rx_64_data_out[14]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(d2[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(d1[6]),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_2 ));
LUT5 #(
    .INIT(32'h0000757F)) 
     \mcp1_rx_64_data_out[14]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ),
        .I1(d2[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_dec_c1[6]),
        .I4(\n_0_mcp1_rx_64_data_out[14]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT5 #(
    .INIT(32'h0A088080)) 
     \mcp1_rx_64_data_out[14]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[14]_i_5 ),
        .I1(mcp1_dec_c1[6]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_4 ));
LUT6 #(
    .INIT(64'h0000240018000000)) 
     \mcp1_rx_64_data_out[14]_i_5 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_5 ));
LUT6 #(
    .INIT(64'hF444F444F444F4FF)) 
     \mcp1_rx_64_data_out[15]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[15]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I2(d1[7]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[15]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_1 ));
LUT6 #(
    .INIT(64'h30FA30BF3FFF3FBF)) 
     \mcp1_rx_64_data_out[15]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(d2[7]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(d1[7]),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_2 ));
LUT6 #(
    .INIT(64'h888AAA8AAAAAAAAA)) 
     \mcp1_rx_64_data_out[15]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[15]_i_4 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_dec_c1[7]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d2[7]),
        .I5(\n_0_mcp1_rx_64_data_out[32]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_3 ));
LUT6 #(
    .INIT(64'hFFF9FFF9FFF9FFFF)) 
     \mcp1_rx_64_data_out[15]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_8 ),
        .I1(mcp1_block_field_reg[2]),
        .I2(\n_0_mcp1_rx_64_data_out[15]_i_5 ),
        .I3(\n_0_mcp1_rx_64_data_out[24]_i_5 ),
        .I4(\n_0_mcp1_rx_64_data_out[44]_i_2 ),
        .I5(mcp1_dec_c1[7]),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT5 #(
    .INIT(32'hFF9F9FFF)) 
     \mcp1_rx_64_data_out[15]_i_5 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF3A0A0000)) 
     \mcp1_rx_64_data_out[16]_i_1 
       (.I0(d2[0]),
        .I1(\n_0_mcp1_rx_64_data_out[16]_i_2 ),
        .I2(mcp1_block_field_reg[7]),
        .I3(d3[0]),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[16]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[16]_i_2 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF454000004540)) 
     \mcp1_rx_64_data_out[16]_i_3 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_64_data_out[16]_i_4 ),
        .I2(mcp1_block_field_reg[0]),
        .I3(\n_0_mcp1_rx_64_data_out[16]_i_5 ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(d2[0]),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_3 ));
LUT6 #(
    .INIT(64'h0000010004000000)) 
     \mcp1_rx_64_data_out[16]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[24]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[49]_i_8 ),
        .I2(\n_0_mcp1_rx_64_ctrl_out[3]_i_5 ),
        .I3(mcp1_dec_c2[0]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_4 ));
LUT6 #(
    .INIT(64'hFFF4F4F444444444)) 
     \mcp1_rx_64_data_out[16]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I1(d3[0]),
        .I2(mcp1_dec_c2[0]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[31]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_5 ));
LUT6 #(
    .INIT(64'hFEFEFEF2FEFEFE02)) 
     \mcp1_rx_64_data_out[17]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[17]_i_2 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(\n_0_mcp1_rx_64_data_out[17]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[17]_i_4 ),
        .I5(d2[1]),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_1 ));
LUT5 #(
    .INIT(32'h8888B888)) 
     \mcp1_rx_64_data_out[17]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[17]_i_5 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[4]),
        .I4(\n_0_mcp1_rx_64_data_out[17]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_2 ));
LUT6 #(
    .INIT(64'h00000000800A8000)) 
     \mcp1_rx_64_data_out[17]_i_3 
       (.I0(mcp1_block_field_reg[0]),
        .I1(d3[1]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d2[1]),
        .I5(\n_0_mcp1_rx_64_data_out[31]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_3 ));
LUT6 #(
    .INIT(64'h0000000005400040)) 
     \mcp1_rx_64_data_out[17]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(d2[1]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d3[1]),
        .I5(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_4 ));
LUT6 #(
    .INIT(64'h0000010004000000)) 
     \mcp1_rx_64_data_out[17]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[24]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[49]_i_8 ),
        .I2(\n_0_mcp1_rx_64_ctrl_out[3]_i_5 ),
        .I3(mcp1_dec_c2[1]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFF3FDDFFFFFF)) 
     \mcp1_rx_64_data_out[17]_i_6 
       (.I0(mcp1_dec_c2[1]),
        .I1(mcp1_block_field_reg[7]),
        .I2(d3[1]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_6 ));
LUT6 #(
    .INIT(64'hF044F044FFFFF044)) 
     \mcp1_rx_64_data_out[18]_i_1 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_64_data_out[18]_i_2 ),
        .I2(d2[2]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[18]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[18]_i_1 ));
LUT6 #(
    .INIT(64'h44444444FFFF44F4)) 
     \mcp1_rx_64_data_out[18]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I1(mcp1_dec_c2[2]),
        .I2(d3[2]),
        .I3(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_5 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[18]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT5 #(
    .INIT(32'h5D005DFF)) 
     \mcp1_rx_64_data_out[18]_i_3 
       (.I0(d3[2]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d2[2]),
        .O(\n_0_mcp1_rx_64_data_out[18]_i_3 ));
LUT6 #(
    .INIT(64'hF044F044FFFFF044)) 
     \mcp1_rx_64_data_out[19]_i_1 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_64_data_out[19]_i_2 ),
        .I2(d2[3]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[19]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[19]_i_1 ));
LUT6 #(
    .INIT(64'h44444444FFFF44F4)) 
     \mcp1_rx_64_data_out[19]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I1(mcp1_dec_c2[3]),
        .I2(d3[3]),
        .I3(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_5 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[19]_i_2 ));
LUT5 #(
    .INIT(32'h5D005DFF)) 
     \mcp1_rx_64_data_out[19]_i_3 
       (.I0(d3[3]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d2[3]),
        .O(\n_0_mcp1_rx_64_data_out[19]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
     \mcp1_rx_64_data_out[1]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[1]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[5]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[1]_i_3 ),
        .I3(\n_0_mcp1_rx_64_data_out[1]_i_4 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[3] ),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFCF333FDD)) 
     \mcp1_rx_64_data_out[1]_i_2 
       (.I0(mcp1_dec_c0[1]),
        .I1(mcp1_block_field_reg[5]),
        .I2(d1[1]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[6]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_2 ));
LUT6 #(
    .INIT(64'h8000042002401008)) 
     \mcp1_rx_64_data_out[1]_i_3 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_3 ));
LUT6 #(
    .INIT(64'hEEEEEEEFFFFFEEEF)) 
     \mcp1_rx_64_data_out[1]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[5]_i_8 ),
        .I1(\n_0_mcp1_rx_64_data_out[1]_i_5 ),
        .I2(d1[1]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(\n_0_mcp1_rx_64_data_out[1]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT3 #(
    .INIT(8'h4F)) 
     \mcp1_rx_64_data_out[1]_i_5 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_5 ));
LUT4 #(
    .INIT(16'h8380)) 
     \mcp1_rx_64_data_out[1]_i_6 
       (.I0(d1[1]),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_dec_c0[1]),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_6 ));
LUT6 #(
    .INIT(64'hF044F044FFFFF044)) 
     \mcp1_rx_64_data_out[20]_i_1 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_64_data_out[20]_i_2 ),
        .I2(d2[4]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[20]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[20]_i_1 ));
LUT6 #(
    .INIT(64'h44444444FFFF44F4)) 
     \mcp1_rx_64_data_out[20]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I1(mcp1_dec_c2[4]),
        .I2(d3[4]),
        .I3(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_5 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[20]_i_2 ));
LUT5 #(
    .INIT(32'h5D005DFF)) 
     \mcp1_rx_64_data_out[20]_i_3 
       (.I0(d3[4]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d2[4]),
        .O(\n_0_mcp1_rx_64_data_out[20]_i_3 ));
LUT6 #(
    .INIT(64'hF044F044FFFFF044)) 
     \mcp1_rx_64_data_out[21]_i_1 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_64_data_out[21]_i_2 ),
        .I2(d2[5]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[21]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[21]_i_1 ));
LUT6 #(
    .INIT(64'h44444444FFFF44F4)) 
     \mcp1_rx_64_data_out[21]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I1(mcp1_dec_c2[5]),
        .I2(d3[5]),
        .I3(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_5 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[21]_i_2 ));
LUT5 #(
    .INIT(32'h5D005DFF)) 
     \mcp1_rx_64_data_out[21]_i_3 
       (.I0(d3[5]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d2[5]),
        .O(\n_0_mcp1_rx_64_data_out[21]_i_3 ));
LUT6 #(
    .INIT(64'hF044F044FFFFF044)) 
     \mcp1_rx_64_data_out[22]_i_1 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_64_data_out[22]_i_2 ),
        .I2(d2[6]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[22]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[22]_i_1 ));
LUT6 #(
    .INIT(64'h44444444FFFF44F4)) 
     \mcp1_rx_64_data_out[22]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I1(mcp1_dec_c2[6]),
        .I2(d3[6]),
        .I3(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_5 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[22]_i_2 ));
LUT5 #(
    .INIT(32'h5D005DFF)) 
     \mcp1_rx_64_data_out[22]_i_3 
       (.I0(d3[6]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d2[6]),
        .O(\n_0_mcp1_rx_64_data_out[22]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFF044F044F044)) 
     \mcp1_rx_64_data_out[23]_i_1 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_64_data_out[23]_i_2 ),
        .I2(d2[7]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[23]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_1 ));
LUT6 #(
    .INIT(64'h44444444FFFF44F4)) 
     \mcp1_rx_64_data_out[23]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I1(mcp1_dec_c2[7]),
        .I2(d3[7]),
        .I3(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[23]_i_5 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_2 ));
LUT5 #(
    .INIT(32'h8AFF8A00)) 
     \mcp1_rx_64_data_out[23]_i_3 
       (.I0(d3[7]),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d2[7]),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT5 #(
    .INIT(32'hAAAA00A8)) 
     \mcp1_rx_64_data_out[23]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I4(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_4 ));
LUT6 #(
    .INIT(64'h0008000000000000)) 
     \mcp1_rx_64_data_out[23]_i_5 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_5 ));
LUT6 #(
    .INIT(64'hFF4FFF4F4444FF4F)) 
     \mcp1_rx_64_data_out[24]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[24]_i_2 ),
        .I1(d3[0]),
        .I2(\n_0_mcp1_rx_64_data_out[24]_i_3 ),
        .I3(\n_0_mcp1_rx_64_data_out[24]_i_4 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_1 ));
LUT6 #(
    .INIT(64'hBB0BB0BBB0BBB00B)) 
     \mcp1_rx_64_data_out[24]_i_2 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[1]),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_2 ));
LUT6 #(
    .INIT(64'h0000000090060690)) 
     \mcp1_rx_64_data_out[24]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[57]_i_9 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[2]),
        .I4(\n_0_mcp1_rx_64_data_out[24]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[24]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'hAEEAEAAA)) 
     \mcp1_rx_64_data_out[24]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[24]_i_7 ),
        .I1(mcp1_dec_c3[0]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mcp1_rx_64_data_out[24]_i_5 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_5 ));
LUT6 #(
    .INIT(64'h6FF9F96FF69F9FF6)) 
     \mcp1_rx_64_data_out[24]_i_6 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'hB8008803)) 
     \mcp1_rx_64_data_out[24]_i_7 
       (.I0(d4[0]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFA8080000)) 
     \mcp1_rx_64_data_out[25]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[25]_i_2 ),
        .I1(d3[1]),
        .I2(mcp1_block_field_reg[7]),
        .I3(d4[1]),
        .I4(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[25]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'hABBA)) 
     \mcp1_rx_64_data_out[25]_i_2 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h00F2)) 
     \mcp1_rx_64_data_out[25]_i_3 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_64_data_out[31]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_3 ));
LUT6 #(
    .INIT(64'h0404FF0404040004)) 
     \mcp1_rx_64_data_out[25]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I1(mcp1_dec_c3[1]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I5(d3[1]),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF1F110000)) 
     \mcp1_rx_64_data_out[26]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I3(mcp1_dec_c3[2]),
        .I4(\n_0_mcp1_rx_64_data_out[30]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[26]_i_2 ),
        .O(\n_0_mcp1_rx_64_data_out[26]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFA20080008000)) 
     \mcp1_rx_64_data_out[26]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[25]_i_2 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(d4[2]),
        .I3(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(d3[2]),
        .O(\n_0_mcp1_rx_64_data_out[26]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF1F110000)) 
     \mcp1_rx_64_data_out[27]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I3(mcp1_dec_c3[3]),
        .I4(\n_0_mcp1_rx_64_data_out[30]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[27]_i_2 ),
        .O(\n_0_mcp1_rx_64_data_out[27]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFA20080008000)) 
     \mcp1_rx_64_data_out[27]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[25]_i_2 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(d4[3]),
        .I3(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(d3[3]),
        .O(\n_0_mcp1_rx_64_data_out[27]_i_2 ));
LUT6 #(
    .INIT(64'hF444F444F444F4FF)) 
     \mcp1_rx_64_data_out[28]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[28]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[28]_i_3 ),
        .I2(d3[4]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[28]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF750075FF)) 
     \mcp1_rx_64_data_out[28]_i_2 
       (.I0(d4[4]),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d3[4]),
        .I5(\n_0_mcp1_rx_64_data_out[30]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h55550054)) 
     \mcp1_rx_64_data_out[28]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_3 ),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I4(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_3 ));
LUT5 #(
    .INIT(32'h00F2FAFA)) 
     \mcp1_rx_64_data_out[28]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[31]_i_7 ),
        .I2(mcp1_block_field_reg[0]),
        .I3(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .I4(mcp1_dec_c3[4]),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_4 ));
LUT6 #(
    .INIT(64'hFFFF08FB08080808)) 
     \mcp1_rx_64_data_out[29]_i_1 
       (.I0(d3[5]),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(mcp1_block_field_reg[6]),
        .I4(\n_0_mcp1_rx_64_data_out[29]_i_2 ),
        .I5(\n_0_mcp1_rx_64_data_out[29]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[29]_i_1 ));
LUT6 #(
    .INIT(64'hA808A8A808080808)) 
     \mcp1_rx_64_data_out[29]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[28]_i_3 ),
        .I1(d3[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(d4[5]),
        .O(\n_0_mcp1_rx_64_data_out[29]_i_2 ));
LUT6 #(
    .INIT(64'hFFF4FFF4FFF4FFFF)) 
     \mcp1_rx_64_data_out[29]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I1(mcp1_dec_c3[5]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[29]_i_3 ));
LUT5 #(
    .INIT(32'hEF20EFEF)) 
     \mcp1_rx_64_data_out[2]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[4] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I3(\n_0_mcp1_rx_64_data_out[2]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[4]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[2]_i_1 ));
LUT6 #(
    .INIT(64'hCC5FCDFFCC50CDF5)) 
     \mcp1_rx_64_data_out[2]_i_2 
       (.I0(mcp1_block_field_reg[4]),
        .I1(d1[2]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_dec_c0[2]),
        .O(\n_0_mcp1_rx_64_data_out[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF222F0000)) 
     \mcp1_rx_64_data_out[30]_i_1 
       (.I0(mcp1_dec_c3[6]),
        .I1(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I2(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[30]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[30]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \mcp1_rx_64_data_out[30]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_data_out[31]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
     \mcp1_rx_64_data_out[30]_i_3 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \mcp1_rx_64_data_out[30]_i_4 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFAB00AB00AB00)) 
     \mcp1_rx_64_data_out[30]_i_5 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[30]_i_6 ),
        .I3(\n_0_mcp1_rx_64_data_out[30]_i_7 ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(d3[6]),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \mcp1_rx_64_data_out[30]_i_6 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_6 ));
LUT6 #(
    .INIT(64'h0010111000100010)) 
     \mcp1_rx_64_data_out[30]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[30]_i_4 ),
        .I2(d3[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_rx_64_data_out[16]_i_2 ),
        .I5(d4[6]),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_7 ));
LUT6 #(
    .INIT(64'hF111F010F111FF1F)) 
     \mcp1_rx_64_data_out[31]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[31]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(d3[7]),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[31]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_1 ));
LUT6 #(
    .INIT(64'h0E0EFFFF0DFF0DFF)) 
     \mcp1_rx_64_data_out[31]_i_2 
       (.I0(mcp1_block_field_reg[5]),
        .I1(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I2(mcp1_block_field_reg[0]),
        .I3(d3[7]),
        .I4(d4[7]),
        .I5(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT4 #(
    .INIT(16'h8AA8)) 
     \mcp1_rx_64_data_out[31]_i_3 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\n_0_mcp1_rx_64_data_out[31]_i_6 ),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT5 #(
    .INIT(32'h00F2FAFA)) 
     \mcp1_rx_64_data_out[31]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[31]_i_7 ),
        .I2(mcp1_block_field_reg[0]),
        .I3(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .I4(mcp1_dec_c3[7]),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_4 ));
LUT6 #(
    .INIT(64'hFFEFFDFFFFFDEFFF)) 
     \mcp1_rx_64_data_out[31]_i_5 
       (.I0(mcp1_block_field_reg[1]),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_5 ));
LUT6 #(
    .INIT(64'hFFFF7FFDFFFFEFFB)) 
     \mcp1_rx_64_data_out[31]_i_6 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_6 ));
LUT6 #(
    .INIT(64'h1000000000008000)) 
     \mcp1_rx_64_data_out[31]_i_7 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[7]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_7 ));
LUT6 #(
    .INIT(64'hB888B888B888B8B8)) 
     \mcp1_rx_64_data_out[32]_i_1 
       (.I0(d4[0]),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[32]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[32]_i_3 ),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[32]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT4 #(
    .INIT(16'hFBDF)) 
     \mcp1_rx_64_data_out[32]_i_10 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h2A88FFFF)) 
     \mcp1_rx_64_data_out[32]_i_11 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(d5[0]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
     \mcp1_rx_64_data_out[32]_i_12 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'hFFBFFBFF)) 
     \mcp1_rx_64_data_out[32]_i_13 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_13 ));
LUT6 #(
    .INIT(64'hAAEAFFEAAAEAAAEA)) 
     \mcp1_rx_64_data_out[32]_i_2 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_64_data_out[32]_i_5 ),
        .I2(mcp1_dec_c4[0]),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[32]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[32]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_2 ));
LUT6 #(
    .INIT(64'h00001101FFFFFFFF)) 
     \mcp1_rx_64_data_out[32]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[32]_i_8 ),
        .I1(\n_0_mcp1_rx_64_data_out[32]_i_9 ),
        .I2(\n_0_mcp1_rx_64_data_out[32]_i_10 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[32]_i_11 ),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_3 ));
LUT6 #(
    .INIT(64'h8AAA8AAAAA88AAAA)) 
     \mcp1_rx_64_data_out[32]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[32]_i_12 ),
        .I1(\n_0_mcp1_rx_64_data_out[32]_i_13 ),
        .I2(d4[0]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_dec_c4[0]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_4 ));
LUT6 #(
    .INIT(64'h0008200040000000)) 
     \mcp1_rx_64_data_out[32]_i_5 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT4 #(
    .INIT(16'hD3DF)) 
     \mcp1_rx_64_data_out[32]_i_6 
       (.I0(mcp1_dec_c4[0]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'h00026400)) 
     \mcp1_rx_64_data_out[32]_i_7 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'h4155)) 
     \mcp1_rx_64_data_out[32]_i_8 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[4]),
        .I3(d5[0]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'h2AAAAAA8)) 
     \mcp1_rx_64_data_out[32]_i_9 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_9 ));
LUT6 #(
    .INIT(64'h2FFF2F2F20002020)) 
     \mcp1_rx_64_data_out[33]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[33]_i_3 ),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I5(\n_0_mcp1_rx_64_data_out[33]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_1 ));
LUT6 #(
    .INIT(64'h9494690000006900)) 
     \mcp1_rx_64_data_out[33]_i_2 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_dec_c4[1]),
        .I4(mcp1_block_field_reg[6]),
        .I5(d5[1]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_2 ));
LUT6 #(
    .INIT(64'h7FFDFBEBEFFFFD7F)) 
     \mcp1_rx_64_data_out[33]_i_3 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD5550000)) 
     \mcp1_rx_64_data_out[33]_i_4 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[5]),
        .I3(d4[1]),
        .I4(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[33]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_4 ));
LUT6 #(
    .INIT(64'h00000800000C0000)) 
     \mcp1_rx_64_data_out[33]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_7 ),
        .I1(\n_0_mcp1_rx_64_data_out[33]_i_8 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \mcp1_rx_64_data_out[33]_i_6 
       (.I0(mcp1_dec_c4[1]),
        .I1(\n_0_mcp1_rx_64_data_out[33]_i_9 ),
        .I2(\n_0_mcp1_rx_64_data_out[38]_i_4 ),
        .I3(d4[1]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[37]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_6 ));
LUT6 #(
    .INIT(64'h0222222222222220)) 
     \mcp1_rx_64_data_out[33]_i_7 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[6]),
        .I2(d4[5]),
        .I3(d4[6]),
        .I4(d4[4]),
        .I5(d4[7]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[33]_i_8 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_8 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[33]_i_9 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_9 ));
LUT6 #(
    .INIT(64'h007FFFFF007F007F)) 
     \mcp1_rx_64_data_out[34]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[34]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[34]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[34]_i_4 ),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[34]_i_5 ),
        .I5(d4[2]),
        .O(\n_0_mcp1_rx_64_data_out[34]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'h9A69)) 
     \mcp1_rx_64_data_out[34]_i_2 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[34]_i_2 ));
LUT6 #(
    .INIT(64'h5001055005505001)) 
     \mcp1_rx_64_data_out[34]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[36]_i_6 ),
        .I1(mcp1_dec_c4[2]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[34]_i_3 ));
LUT6 #(
    .INIT(64'h3F770C553F443344)) 
     \mcp1_rx_64_data_out[34]_i_4 
       (.I0(mcp1_dec_c4[2]),
        .I1(mcp1_block_field_reg[7]),
        .I2(d5[2]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[34]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'hBBBBBBB0)) 
     \mcp1_rx_64_data_out[34]_i_5 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[34]_i_5 ));
LUT6 #(
    .INIT(64'hF0F0F0F0FFFF40FF)) 
     \mcp1_rx_64_data_out[35]_i_1 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\n_0_mcp1_rx_64_data_out[36]_i_2 ),
        .I2(d4[3]),
        .I3(\n_0_mcp1_rx_64_data_out[36]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[35]_i_2 ),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[35]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFABABABAA)) 
     \mcp1_rx_64_data_out[35]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[35]_i_3 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_dec_c4[3]),
        .I4(mcp1_block_field_reg[5]),
        .I5(\n_0_mcp1_rx_64_data_out[36]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[35]_i_2 ));
LUT6 #(
    .INIT(64'hC0BBF3AAC0BBCCBB)) 
     \mcp1_rx_64_data_out[35]_i_3 
       (.I0(mcp1_dec_c4[3]),
        .I1(mcp1_block_field_reg[7]),
        .I2(d5[3]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[35]_i_3 ));
LUT6 #(
    .INIT(64'hF0F0F0F0FFFF40FF)) 
     \mcp1_rx_64_data_out[36]_i_1 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\n_0_mcp1_rx_64_data_out[36]_i_2 ),
        .I2(d4[4]),
        .I3(\n_0_mcp1_rx_64_data_out[36]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[36]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \mcp1_rx_64_data_out[36]_i_2 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_2 ));
LUT6 #(
    .INIT(64'h900009C006996009)) 
     \mcp1_rx_64_data_out[36]_i_3 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_3 ));
LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
     \mcp1_rx_64_data_out[36]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[36]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[36]_i_6 ),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_dec_c4[4]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_4 ));
LUT6 #(
    .INIT(64'hA3B0FFFFA3B00C0F)) 
     \mcp1_rx_64_data_out[36]_i_5 
       (.I0(d5[4]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c4[4]),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_5 ));
LUT6 #(
    .INIT(64'h6FF6F99FF99F6FF6)) 
     \mcp1_rx_64_data_out[36]_i_6 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_6 ));
LUT5 #(
    .INIT(32'hFFFFBA00)) 
     \mcp1_rx_64_data_out[37]_i_2 
       (.I0(mcp1_dec_c4[5]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[5]),
        .I3(\n_0_mcp1_rx_64_data_out[38]_i_4 ),
        .I4(\n_0_mcp1_rx_64_data_out[37]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_2 ));
LUT6 #(
    .INIT(64'h0800008000022000)) 
     \mcp1_rx_64_data_out[37]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[57]_i_8 ),
        .I2(\n_0_mcp1_rx_64_data_out[49]_i_8 ),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[1]),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF50D050)) 
     \mcp1_rx_64_data_out[37]_i_4 
       (.I0(mcp1_block_field_reg[4]),
        .I1(\n_0_mcp1_rx_64_data_out[0]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I3(d4[5]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[37]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_4 ));
LUT6 #(
    .INIT(64'h9669906006290020)) 
     \mcp1_rx_64_data_out[37]_i_5 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_dec_c4[5]),
        .I5(d5[5]),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_5 ));
LUT6 #(
    .INIT(64'h0222222222222222)) 
     \mcp1_rx_64_data_out[37]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[38]_i_8 ),
        .I1(\n_0_mcp1_rx_64_data_out[37]_i_7 ),
        .I2(d4[7]),
        .I3(d4[4]),
        .I4(d4[6]),
        .I5(d4[5]),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'hFFAE)) 
     \mcp1_rx_64_data_out[37]_i_7 
       (.I0(mcp1_block_field_reg[1]),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \mcp1_rx_64_data_out[38]_i_10 
       (.I0(d4[5]),
        .I1(d4[4]),
        .I2(d4[7]),
        .I3(d4[6]),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_10 ));
LUT6 #(
    .INIT(64'hFFA8A8A8FFA8FFA8)) 
     \mcp1_rx_64_data_out[38]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[38]_i_4 ),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_dec_c4[6]),
        .I3(\n_0_mcp1_rx_64_data_out[38]_i_5 ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_2 ));
LUT6 #(
    .INIT(64'h0800008000022000)) 
     \mcp1_rx_64_data_out[38]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[38]_i_6 ),
        .I1(\n_0_mcp1_rx_64_data_out[57]_i_8 ),
        .I2(\n_0_mcp1_rx_64_data_out[49]_i_8 ),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[1]),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_3 ));
LUT6 #(
    .INIT(64'h0001040010000040)) 
     \mcp1_rx_64_data_out[38]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[38]_i_7 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_4 ));
LUT6 #(
    .INIT(64'hFEF2FEF202020E02)) 
     \mcp1_rx_64_data_out[38]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[38]_i_8 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(\n_0_mcp1_rx_64_data_out[38]_i_9 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(d4[6]),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_5 ));
LUT6 #(
    .INIT(64'hA05050AA44888844)) 
     \mcp1_rx_64_data_out[38]_i_6 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_dec_c4[6]),
        .I2(d5[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'hFF5D5DFF)) 
     \mcp1_rx_64_data_out[38]_i_7 
       (.I0(mcp1_block_field_reg[1]),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     \mcp1_rx_64_data_out[38]_i_8 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[38]_i_10 ),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_8 ));
LUT6 #(
    .INIT(64'h0100000000000800)) 
     \mcp1_rx_64_data_out[38]_i_9 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_data_out[38]_i_10 ),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_9 ));
LUT6 #(
    .INIT(64'hFDFDFFFD0D0D0F0D)) 
     \mcp1_rx_64_data_out[39]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[39]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[39]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_rx_64_data_out[39]_i_4 ),
        .I5(d4[7]),
        .O(\n_0_mcp1_rx_64_data_out[39]_i_1 ));
LUT6 #(
    .INIT(64'hAAA02200AAAAAAAA)) 
     \mcp1_rx_64_data_out[39]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[24]_i_3 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c4[7]),
        .O(\n_0_mcp1_rx_64_data_out[39]_i_2 ));
LUT6 #(
    .INIT(64'h5554400505555005)) 
     \mcp1_rx_64_data_out[39]_i_3 
       (.I0(mcp1_block_field_reg[7]),
        .I1(\n_0_mcp1_rx_64_data_out[39]_i_5 ),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(d4[7]),
        .O(\n_0_mcp1_rx_64_data_out[39]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT4 #(
    .INIT(16'h5F4F)) 
     \mcp1_rx_64_data_out[39]_i_4 
       (.I0(d5[7]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[39]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \mcp1_rx_64_data_out[39]_i_5 
       (.I0(d4[5]),
        .I1(d4[6]),
        .I2(d4[4]),
        .O(\n_0_mcp1_rx_64_data_out[39]_i_5 ));
LUT6 #(
    .INIT(64'hFBFBFBFBFBFB08FB)) 
     \mcp1_rx_64_data_out[3]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[5] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[3]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[3]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[3]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT5 #(
    .INIT(32'h00008679)) 
     \mcp1_rx_64_data_out[3]_i_2 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_64_data_out[3]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFF10011FFF1)) 
     \mcp1_rx_64_data_out[3]_i_3 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_dec_c0[3]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[7]),
        .I5(d1[3]),
        .O(\n_0_mcp1_rx_64_data_out[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'h699A)) 
     \mcp1_rx_64_data_out[3]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[3]_i_4 ));
LUT6 #(
    .INIT(64'h6FF3F993F99F6FFF)) 
     \mcp1_rx_64_data_out[3]_i_5 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[7]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[3]_i_5 ));
LUT6 #(
    .INIT(64'hAAAA88A888888888)) 
     \mcp1_rx_64_data_out[40]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[40]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[40]_i_3 ),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_dec_c5[0]),
        .I5(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_1 ));
LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
     \mcp1_rx_64_data_out[40]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I1(d5[0]),
        .I2(\n_0_mcp1_rx_64_data_out[40]_i_4 ),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_8 ),
        .I5(mcp1_dec_c5[0]),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_2 ));
LUT6 #(
    .INIT(64'h88003000FFFFFFFF)) 
     \mcp1_rx_64_data_out[40]_i_3 
       (.I0(d6[0]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_dec_c5[0]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I4(mcp1_block_field_reg[5]),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_3 ));
LUT6 #(
    .INIT(64'hAAAAEBEAAAAAAAAA)) 
     \mcp1_rx_64_data_out[40]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[5]),
        .I4(\n_0_mcp1_rx_64_data_out[40]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT5 #(
    .INIT(32'hBFBFEEFF)) 
     \mcp1_rx_64_data_out[40]_i_5 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[5]),
        .I2(d5[0]),
        .I3(mcp1_dec_c5[0]),
        .I4(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_5 ));
LUT6 #(
    .INIT(64'hFFFF0000EEFEEEFE)) 
     \mcp1_rx_64_data_out[41]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[41]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[41]_i_3 ),
        .I2(d5[1]),
        .I3(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[41]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_1 ));
LUT6 #(
    .INIT(64'h8202800000000000)) 
     \mcp1_rx_64_data_out[41]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[6]),
        .I3(d5[1]),
        .I4(mcp1_dec_c5[1]),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_2 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \mcp1_rx_64_data_out[41]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c5[1]),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF88003000)) 
     \mcp1_rx_64_data_out[41]_i_4 
       (.I0(d6[1]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_dec_c5[1]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I4(mcp1_block_field_reg[5]),
        .I5(\n_0_mcp1_rx_64_data_out[41]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT5 #(
    .INIT(32'h00000440)) 
     \mcp1_rx_64_data_out[41]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[41]_i_6 ),
        .I1(mcp1_dec_c5[1]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT5 #(
    .INIT(32'hFBDFFFBF)) 
     \mcp1_rx_64_data_out[41]_i_6 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_6 ));
LUT6 #(
    .INIT(64'hFFE0FFFFFFE00000)) 
     \mcp1_rx_64_data_out[42]_i_1 
       (.I0(mcp1_dec_c5[2]),
        .I1(\n_0_mcp1_rx_64_data_out[44]_i_2 ),
        .I2(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I3(\n_0_mcp1_rx_64_data_out[42]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I5(\n_0_mcp1_rx_64_data_out[42]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_1 ));
LUT5 #(
    .INIT(32'hA0080008)) 
     \mcp1_rx_64_data_out[42]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I1(mcp1_dec_c5[2]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(d6[2]),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
     \mcp1_rx_64_data_out[42]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[42]_i_4 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I3(\n_0_mcp1_rx_64_data_out[42]_i_5 ),
        .I4(d5[2]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_3 ));
LUT6 #(
    .INIT(64'hFCF7DF7FFFF7DF7F)) 
     \mcp1_rx_64_data_out[42]_i_4 
       (.I0(d5[2]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c5[2]),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFBBFFEFEF)) 
     \mcp1_rx_64_data_out[42]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[44]_i_7 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_dec_c5[2]),
        .I3(d5[2]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_5 ));
LUT6 #(
    .INIT(64'hFFE0FFFFFFE00000)) 
     \mcp1_rx_64_data_out[43]_i_1 
       (.I0(mcp1_dec_c5[3]),
        .I1(\n_0_mcp1_rx_64_data_out[44]_i_2 ),
        .I2(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I3(\n_0_mcp1_rx_64_data_out[43]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I5(\n_0_mcp1_rx_64_data_out[43]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT5 #(
    .INIT(32'hA0080008)) 
     \mcp1_rx_64_data_out[43]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I1(mcp1_dec_c5[3]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(d6[3]),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
     \mcp1_rx_64_data_out[43]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[43]_i_4 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I3(\n_0_mcp1_rx_64_data_out[43]_i_5 ),
        .I4(d5[3]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_3 ));
LUT6 #(
    .INIT(64'hFCF7DF7FFFF7DF7F)) 
     \mcp1_rx_64_data_out[43]_i_4 
       (.I0(d5[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c5[3]),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFBBFFEFEF)) 
     \mcp1_rx_64_data_out[43]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[44]_i_7 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_dec_c5[3]),
        .I3(d5[3]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE00000)) 
     \mcp1_rx_64_data_out[44]_i_1 
       (.I0(mcp1_dec_c5[4]),
        .I1(\n_0_mcp1_rx_64_data_out[44]_i_2 ),
        .I2(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I3(\n_0_mcp1_rx_64_data_out[44]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I5(\n_0_mcp1_rx_64_data_out[44]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[44]_i_2 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'hA0080008)) 
     \mcp1_rx_64_data_out[44]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I1(mcp1_dec_c5[4]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(d6[4]),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF007575750075)) 
     \mcp1_rx_64_data_out[44]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[44]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[44]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(d5[4]),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_4 ));
LUT5 #(
    .INIT(32'h7077FFFF)) 
     \mcp1_rx_64_data_out[44]_i_5 
       (.I0(mcp1_dec_c5[4]),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_8 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_7 ),
        .I3(d5[4]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFBBFFEFEF)) 
     \mcp1_rx_64_data_out[44]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[44]_i_7 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_dec_c5[4]),
        .I3(d5[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'h3D)) 
     \mcp1_rx_64_data_out[44]_i_7 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_7 ));
LUT6 #(
    .INIT(64'hA8A8A8A88888A888)) 
     \mcp1_rx_64_data_out[45]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[45]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[45]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_dec_c5[5]),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
     \mcp1_rx_64_data_out[45]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I1(d5[5]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_rx_64_data_out[45]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[45]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_2 ));
LUT6 #(
    .INIT(64'hA00C0000FFFFFFFF)) 
     \mcp1_rx_64_data_out[45]_i_3 
       (.I0(d6[5]),
        .I1(mcp1_dec_c5[5]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_3 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \mcp1_rx_64_data_out[45]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c5[5]),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_4 ));
LUT6 #(
    .INIT(64'h8000008880000000)) 
     \mcp1_rx_64_data_out[45]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I2(d5[5]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_dec_c5[5]),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_5 ));
LUT6 #(
    .INIT(64'hA8A8A8A88888A888)) 
     \mcp1_rx_64_data_out[46]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[46]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[46]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_dec_c5[6]),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
     \mcp1_rx_64_data_out[46]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I1(d5[6]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_rx_64_data_out[46]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[46]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_2 ));
LUT6 #(
    .INIT(64'hA00C0000FFFFFFFF)) 
     \mcp1_rx_64_data_out[46]_i_3 
       (.I0(d6[6]),
        .I1(mcp1_dec_c5[6]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_3 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \mcp1_rx_64_data_out[46]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c5[6]),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_4 ));
LUT6 #(
    .INIT(64'h8000008880000000)) 
     \mcp1_rx_64_data_out[46]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I2(d5[6]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_dec_c5[6]),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_5 ));
LUT6 #(
    .INIT(64'hA8A8A8A88888A888)) 
     \mcp1_rx_64_data_out[47]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[47]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[47]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_dec_c5[7]),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
     \mcp1_rx_64_data_out[47]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I1(d5[7]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_rx_64_data_out[47]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[47]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_2 ));
LUT6 #(
    .INIT(64'hA00C0000FFFFFFFF)) 
     \mcp1_rx_64_data_out[47]_i_3 
       (.I0(d6[7]),
        .I1(mcp1_dec_c5[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_3 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \mcp1_rx_64_data_out[47]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c5[7]),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_4 ));
LUT6 #(
    .INIT(64'h8000008880000000)) 
     \mcp1_rx_64_data_out[47]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I2(d5[7]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_dec_c5[7]),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_5 ));
LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
     \mcp1_rx_64_data_out[48]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[48]_i_4 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[48]_i_5 ),
        .I3(d6[0]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_2 ));
LUT6 #(
    .INIT(64'hF8CCFFCC88888888)) 
     \mcp1_rx_64_data_out[48]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I1(mcp1_dec_c6[0]),
        .I2(d7[0]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[3]),
        .I5(\n_0_mcp1_rx_64_data_out[48]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_3 ));
LUT6 #(
    .INIT(64'hFCF7DF7FFFF7DF7F)) 
     \mcp1_rx_64_data_out[48]_i_4 
       (.I0(d6[0]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c6[0]),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_4 ));
LUT6 #(
    .INIT(64'h80800A0000000000)) 
     \mcp1_rx_64_data_out[48]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I1(d6[0]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_dec_c6[0]),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'h82)) 
     \mcp1_rx_64_data_out[48]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_6 ));
LUT6 #(
    .INIT(64'hAEAEAE00AE00AE00)) 
     \mcp1_rx_64_data_out[49]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_2 ),
        .I1(d6[1]),
        .I2(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I3(\n_0_mcp1_rx_64_data_out[49]_i_3 ),
        .I4(mcp1_dec_c6[1]),
        .I5(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
     \mcp1_rx_64_data_out[49]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_8 ),
        .I3(mcp1_dec_c6[1]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_2 ));
LUT6 #(
    .INIT(64'h00005111FFFFFFFF)) 
     \mcp1_rx_64_data_out[49]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[6]),
        .I3(d7[1]),
        .I4(\n_0_mcp1_rx_64_data_out[49]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000001004)) 
     \mcp1_rx_64_data_out[49]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[2]),
        .I3(\n_0_mcp1_rx_64_data_out[49]_i_8 ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_8 ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_9 ),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_4 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[49]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I2(mcp1_block_field_reg[5]),
        .I3(d6[1]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c6[1]),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_5 ));
LUT6 #(
    .INIT(64'h7F7F7F5FFDFDFDFD)) 
     \mcp1_rx_64_data_out[49]_i_6 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_6 ));
LUT6 #(
    .INIT(64'h0FFF0FFFDDDDDFFF)) 
     \mcp1_rx_64_data_out[49]_i_7 
       (.I0(mcp1_dec_c6[1]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mcp1_rx_64_data_out[49]_i_8 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_8 ));
LUT5 #(
    .INIT(32'hFD00FDFD)) 
     \mcp1_rx_64_data_out[4]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[6] ),
        .I3(\n_0_mcp1_rx_64_data_out[4]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[4]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFECCEEFFFE)) 
     \mcp1_rx_64_data_out[4]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[4]_i_4 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I2(mcp1_dec_c0[4]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[7]),
        .I5(d1[4]),
        .O(\n_0_mcp1_rx_64_data_out[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'h80282A82)) 
     \mcp1_rx_64_data_out[4]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[3]_i_2 ),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \mcp1_rx_64_data_out[4]_i_4 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[4]_i_4 ));
LUT6 #(
    .INIT(64'h00000000FEFEFFFE)) 
     \mcp1_rx_64_data_out[50]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[50]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[50]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I3(d6[2]),
        .I4(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[50]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_1 ));
LUT6 #(
    .INIT(64'h880000A000000000)) 
     \mcp1_rx_64_data_out[50]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(d6[2]),
        .I2(mcp1_dec_c6[2]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_2 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \mcp1_rx_64_data_out[50]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c6[2]),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_3 ));
LUT6 #(
    .INIT(64'h0070007000000070)) 
     \mcp1_rx_64_data_out[50]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I1(mcp1_dec_c6[2]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[55]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[50]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_4 ));
LUT6 #(
    .INIT(64'h0FF0FFF0DFFDDFFD)) 
     \mcp1_rx_64_data_out[50]_i_5 
       (.I0(mcp1_dec_c6[2]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(d7[2]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FEFEFFFE)) 
     \mcp1_rx_64_data_out[51]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[51]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[51]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I3(d6[3]),
        .I4(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[51]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_1 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[51]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I2(mcp1_block_field_reg[5]),
        .I3(d6[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c6[3]),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_2 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \mcp1_rx_64_data_out[51]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c6[3]),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_3 ));
LUT6 #(
    .INIT(64'h0070007000000070)) 
     \mcp1_rx_64_data_out[51]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I1(mcp1_dec_c6[3]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[55]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[51]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_4 ));
LUT6 #(
    .INIT(64'h0FF0FFF0DFFDDFFD)) 
     \mcp1_rx_64_data_out[51]_i_5 
       (.I0(mcp1_dec_c6[3]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(d7[3]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FEFEFFFE)) 
     \mcp1_rx_64_data_out[52]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[52]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[52]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I3(d6[4]),
        .I4(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[52]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_1 ));
LUT6 #(
    .INIT(64'h8080000000008800)) 
     \mcp1_rx_64_data_out[52]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I2(d6[4]),
        .I3(mcp1_dec_c6[4]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_2 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \mcp1_rx_64_data_out[52]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c6[4]),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_3 ));
LUT6 #(
    .INIT(64'h000000D000D000D0)) 
     \mcp1_rx_64_data_out[52]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_7 ),
        .I1(\n_0_mcp1_rx_64_data_out[52]_i_5 ),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I5(mcp1_dec_c6[4]),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_4 ));
LUT6 #(
    .INIT(64'h0FF0FFF0DFFDDFFD)) 
     \mcp1_rx_64_data_out[52]_i_5 
       (.I0(mcp1_dec_c6[4]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(d7[4]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FEFEFFFE)) 
     \mcp1_rx_64_data_out[53]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[53]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[53]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I3(d6[5]),
        .I4(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[53]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_1 ));
LUT6 #(
    .INIT(64'h8080000000008800)) 
     \mcp1_rx_64_data_out[53]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I2(d6[5]),
        .I3(mcp1_dec_c6[5]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_2 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \mcp1_rx_64_data_out[53]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c6[5]),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_3 ));
LUT6 #(
    .INIT(64'h000000D000D000D0)) 
     \mcp1_rx_64_data_out[53]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_7 ),
        .I1(\n_0_mcp1_rx_64_data_out[53]_i_5 ),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I5(mcp1_dec_c6[5]),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_4 ));
LUT6 #(
    .INIT(64'h0FF0FFF0DFFDDFFD)) 
     \mcp1_rx_64_data_out[53]_i_5 
       (.I0(mcp1_dec_c6[5]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(d7[5]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FEFEFFFE)) 
     \mcp1_rx_64_data_out[54]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[54]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[54]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I3(d6[6]),
        .I4(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[54]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_1 ));
LUT6 #(
    .INIT(64'h880000A000000000)) 
     \mcp1_rx_64_data_out[54]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(d6[6]),
        .I2(mcp1_dec_c6[6]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_2 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \mcp1_rx_64_data_out[54]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c6[6]),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_3 ));
LUT6 #(
    .INIT(64'h0070007000000070)) 
     \mcp1_rx_64_data_out[54]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I1(mcp1_dec_c6[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[55]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[54]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_4 ));
LUT6 #(
    .INIT(64'h0FF0FFF0DFFDDFFD)) 
     \mcp1_rx_64_data_out[54]_i_5 
       (.I0(mcp1_dec_c6[6]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(d7[6]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FEFEFFFE)) 
     \mcp1_rx_64_data_out[55]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[55]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I3(d6[7]),
        .I4(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_1 ));
LUT6 #(
    .INIT(64'h880000A000000000)) 
     \mcp1_rx_64_data_out[55]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(d6[7]),
        .I2(mcp1_dec_c6[7]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_2 ));
LUT6 #(
    .INIT(64'h0200000000000000)) 
     \mcp1_rx_64_data_out[55]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c6[7]),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_3 ));
LUT6 #(
    .INIT(64'h0070007000000070)) 
     \mcp1_rx_64_data_out[55]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .I1(mcp1_dec_c6[7]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[55]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'h4140)) 
     \mcp1_rx_64_data_out[55]_i_5 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_5 ));
LUT6 #(
    .INIT(64'h1888000018881888)) 
     \mcp1_rx_64_data_out[55]_i_6 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[5]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_6 ));
LUT6 #(
    .INIT(64'h8100180000001800)) 
     \mcp1_rx_64_data_out[55]_i_7 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_7 ));
LUT6 #(
    .INIT(64'h0FF0FFF0DFFDDFFD)) 
     \mcp1_rx_64_data_out[55]_i_8 
       (.I0(mcp1_dec_c6[7]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(d7[7]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_8 ));
LUT6 #(
    .INIT(64'hFFFF57D700005555)) 
     \mcp1_rx_64_data_out[56]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[56]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[56]_i_3 ),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[3]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(d7[0]),
        .O(\n_0_mcp1_rx_64_data_out[56]_i_1 ));
LUT6 #(
    .INIT(64'h0A2A2A222A2A2220)) 
     \mcp1_rx_64_data_out[56]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[24]_i_3 ),
        .I1(mcp1_dec_c7[0]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[56]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mcp1_rx_64_data_out[56]_i_3 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[56]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'hF69F)) 
     \mcp1_rx_64_data_out[57]_i_10 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_10 ));
LUT3 #(
    .INIT(8'h8A)) 
     \mcp1_rx_64_data_out[57]_i_2 
       (.I0(mcp1_block_field_reg[7]),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF44F44444)) 
     \mcp1_rx_64_data_out[57]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[57]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(d7[1]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_3 ));
LUT6 #(
    .INIT(64'h4400000044000300)) 
     \mcp1_rx_64_data_out[57]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_8 ),
        .I3(mcp1_dec_c7[1]),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_9 ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_10 ),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_4 ));
LUT6 #(
    .INIT(64'hFCF7DF7FFFF7DF7F)) 
     \mcp1_rx_64_data_out[57]_i_5 
       (.I0(d7[1]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_dec_c7[1]),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_5 ));
LUT6 #(
    .INIT(64'h80800A0000000000)) 
     \mcp1_rx_64_data_out[57]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(d7[1]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_dec_c7[1]),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT5 #(
    .INIT(32'hFEFFFFDB)) 
     \mcp1_rx_64_data_out[57]_i_7 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mcp1_rx_64_data_out[57]_i_8 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mcp1_rx_64_data_out[57]_i_9 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_9 ));
LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
     \mcp1_rx_64_data_out[58]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[58]_i_2 ),
        .I1(d7[2]),
        .I2(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I3(mcp1_dec_c7[2]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[62]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
     \mcp1_rx_64_data_out[58]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[58]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_8 ),
        .I3(mcp1_dec_c7[2]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_2 ));
LUT6 #(
    .INIT(64'h8820002000000000)) 
     \mcp1_rx_64_data_out[58]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_dec_c7[2]),
        .I3(mcp1_block_field_reg[5]),
        .I4(d7[2]),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_3 ));
LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
     \mcp1_rx_64_data_out[59]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[59]_i_2 ),
        .I1(d7[3]),
        .I2(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I3(mcp1_dec_c7[3]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[62]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
     \mcp1_rx_64_data_out[59]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[59]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_8 ),
        .I3(mcp1_dec_c7[3]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_2 ));
LUT6 #(
    .INIT(64'h8820002000000000)) 
     \mcp1_rx_64_data_out[59]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_dec_c7[3]),
        .I3(mcp1_block_field_reg[5]),
        .I4(d7[3]),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF44F44444)) 
     \mcp1_rx_64_data_out[5]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[5]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[5]_i_3 ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[7] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I5(\n_0_mcp1_rx_64_data_out[5]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFC33DFF3D)) 
     \mcp1_rx_64_data_out[5]_i_2 
       (.I0(mcp1_dec_c0[5]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d1[5]),
        .I5(\n_0_mcp1_rx_64_data_out[6]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_2 ));
LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
     \mcp1_rx_64_data_out[5]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[6]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[5]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[7]_i_3 ),
        .I3(\n_0_mcp1_rx_64_data_out[5]_i_6 ),
        .I4(mcp1_block_field_reg[1]),
        .I5(\n_0_mcp1_rx_64_data_out[6]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_3 ));
LUT6 #(
    .INIT(64'h000000000000FF0E)) 
     \mcp1_rx_64_data_out[5]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[6]_i_9 ),
        .I1(d1[5]),
        .I2(\n_0_mcp1_rx_64_data_out[6]_i_10 ),
        .I3(\n_0_mcp1_rx_64_data_out[6]_i_8 ),
        .I4(\n_0_mcp1_rx_64_data_out[5]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[5]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT5 #(
    .INIT(32'h00000420)) 
     \mcp1_rx_64_data_out[5]_i_5 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \mcp1_rx_64_data_out[5]_i_6 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_6 ));
LUT6 #(
    .INIT(64'hBFBFFAFFAAAAAAAA)) 
     \mcp1_rx_64_data_out[5]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[1]_i_5 ),
        .I1(d1[5]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_dec_c0[5]),
        .I4(mcp1_block_field_reg[7]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_7 ));
LUT6 #(
    .INIT(64'h80000002AAAAAAAA)) 
     \mcp1_rx_64_data_out[5]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[5]_i_9 ),
        .I1(d4[1]),
        .I2(d4[0]),
        .I3(d4[3]),
        .I4(d4[2]),
        .I5(\n_0_mcp1_rx_64_data_out[7]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \mcp1_rx_64_data_out[5]_i_9 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_9 ));
LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
     \mcp1_rx_64_data_out[60]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[60]_i_2 ),
        .I1(d7[4]),
        .I2(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I3(mcp1_dec_c7[4]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[62]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
     \mcp1_rx_64_data_out[60]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[60]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_8 ),
        .I3(mcp1_dec_c7[4]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_2 ));
LUT6 #(
    .INIT(64'h8820002000000000)) 
     \mcp1_rx_64_data_out[60]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_dec_c7[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(d7[4]),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_3 ));
LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
     \mcp1_rx_64_data_out[61]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_2 ),
        .I1(d7[5]),
        .I2(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I3(mcp1_dec_c7[5]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[62]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
     \mcp1_rx_64_data_out[61]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_8 ),
        .I3(mcp1_dec_c7[5]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_2 ));
LUT6 #(
    .INIT(64'h8820002000000000)) 
     \mcp1_rx_64_data_out[61]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_dec_c7[5]),
        .I3(mcp1_block_field_reg[5]),
        .I4(d7[5]),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_3 ));
LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
     \mcp1_rx_64_data_out[62]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[62]_i_2 ),
        .I1(d7[6]),
        .I2(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I3(mcp1_dec_c7[6]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[62]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
     \mcp1_rx_64_data_out[62]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[62]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_8 ),
        .I3(mcp1_dec_c7[6]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_2 ));
LUT6 #(
    .INIT(64'h5545415555555555)) 
     \mcp1_rx_64_data_out[62]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[3]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_3 ));
LUT6 #(
    .INIT(64'h0444444444444444)) 
     \mcp1_rx_64_data_out[62]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[4]),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_4 ));
LUT6 #(
    .INIT(64'h8000800000880000)) 
     \mcp1_rx_64_data_out[62]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I2(d7[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_dec_c7[6]),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_5 ));
LUT6 #(
    .INIT(64'hD0D0D5D5DFD0D5D5)) 
     \mcp1_rx_64_data_out[63]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_2 ),
        .I1(d7[7]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_4 ),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_1 ));
LUT6 #(
    .INIT(64'h8100001800000000)) 
     \mcp1_rx_64_data_out[63]_i_10 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_10 ));
LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
     \mcp1_rx_64_data_out[63]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I1(d7[7]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_7 ),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_8 ),
        .I4(mcp1_dec_c7[7]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_9 ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[63]_i_3 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \mcp1_rx_64_data_out[63]_i_4 
       (.I0(mcp1_dec_c7[7]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[4]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I4(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'h006F)) 
     \mcp1_rx_64_data_out[63]_i_5 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[5]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .I3(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_5 ));
LUT6 #(
    .INIT(64'h0000000024420000)) 
     \mcp1_rx_64_data_out[63]_i_6 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'hFB9F)) 
     \mcp1_rx_64_data_out[63]_i_7 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \mcp1_rx_64_data_out[63]_i_8 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_8 ));
LUT6 #(
    .INIT(64'h8008800000080000)) 
     \mcp1_rx_64_data_out[63]_i_9 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_dec_c7[7]),
        .I5(d7[7]),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_9 ));
LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
     \mcp1_rx_64_data_out[6]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[6]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[6]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[6]_i_4 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[8] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFEFFBFFFEFFFFBF)) 
     \mcp1_rx_64_data_out[6]_i_10 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_10 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00B0FFB0)) 
     \mcp1_rx_64_data_out[6]_i_11 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_rx_64_data_out[6]_i_13 ),
        .I3(mcp1_block_field_reg[5]),
        .I4(\n_0_mcp1_rx_64_data_out[6]_i_14 ),
        .I5(\n_0_mcp1_rx_64_data_out[1]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \mcp1_rx_64_data_out[6]_i_12 
       (.I0(d4[2]),
        .I1(d4[3]),
        .I2(d4[0]),
        .I3(d4[1]),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_12 ));
LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
     \mcp1_rx_64_data_out[6]_i_13 
       (.I0(d4[1]),
        .I1(d4[0]),
        .I2(d4[3]),
        .I3(d4[2]),
        .I4(mcp1_block_field_reg[7]),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_13 ));
LUT4 #(
    .INIT(16'h8830)) 
     \mcp1_rx_64_data_out[6]_i_14 
       (.I0(d1[6]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_dec_c0[6]),
        .I3(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_14 ));
LUT6 #(
    .INIT(64'hFFFFFFFFC33DFF3D)) 
     \mcp1_rx_64_data_out[6]_i_2 
       (.I0(mcp1_dec_c0[6]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(d1[6]),
        .I5(\n_0_mcp1_rx_64_data_out[6]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_rx_64_data_out[6]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[6]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[6]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_3 ));
LUT5 #(
    .INIT(32'h0000AAFE)) 
     \mcp1_rx_64_data_out[6]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[6]_i_8 ),
        .I1(\n_0_mcp1_rx_64_data_out[6]_i_9 ),
        .I2(d1[6]),
        .I3(\n_0_mcp1_rx_64_data_out[6]_i_10 ),
        .I4(\n_0_mcp1_rx_64_data_out[6]_i_11 ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_4 ));
LUT3 #(
    .INIT(8'hBA)) 
     \mcp1_rx_64_data_out[6]_i_5 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_5 ));
LUT6 #(
    .INIT(64'h0022004411000800)) 
     \mcp1_rx_64_data_out[6]_i_6 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[5]),
        .I2(\n_0_mcp1_rx_64_data_out[6]_i_12 ),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'h04208000)) 
     \mcp1_rx_64_data_out[6]_i_7 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_7 ));
LUT6 #(
    .INIT(64'h8000002002000008)) 
     \mcp1_rx_64_data_out[6]_i_8 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'h04200000)) 
     \mcp1_rx_64_data_out[6]_i_9 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_9 ));
LUT6 #(
    .INIT(64'hDDDDDD0D0D0D0D0D)) 
     \mcp1_rx_64_data_out[7]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[9] ),
        .I2(\n_0_mcp1_rx_64_data_out[7]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[7]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[7]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[7]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'h0DFD0000)) 
     \mcp1_rx_64_data_out[7]_i_2 
       (.I0(mcp1_dec_c0[7]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(d1[7]),
        .I4(\n_0_mcp1_rx_64_data_out[7]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \mcp1_rx_64_data_out[7]_i_3 
       (.I0(d4[0]),
        .I1(d4[1]),
        .I2(d4[2]),
        .I3(d4[3]),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mcp1_rx_64_data_out[7]_i_4 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[7]_i_5 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_5 ));
LUT6 #(
    .INIT(64'h2002022002202002)) 
     \mcp1_rx_64_data_out[7]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[7]_i_7 ),
        .I1(\n_0_mcp1_rx_64_data_out[24]_i_6 ),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_6 ));
LUT6 #(
    .INIT(64'hD00D0DD00DD0D000)) 
     \mcp1_rx_64_data_out[7]_i_7 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_7 ));
LUT6 #(
    .INIT(64'hF444F444F444F4FF)) 
     \mcp1_rx_64_data_out[8]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[8]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I2(d1[0]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[8]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[8]_i_1 ));
LUT6 #(
    .INIT(64'h30FA30BF3FFF3FBF)) 
     \mcp1_rx_64_data_out[8]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(d2[0]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(d1[0]),
        .O(\n_0_mcp1_rx_64_data_out[8]_i_2 ));
LUT6 #(
    .INIT(64'h0000007F4F7F4F7F)) 
     \mcp1_rx_64_data_out[8]_i_3 
       (.I0(d2[0]),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ),
        .I3(mcp1_dec_c1[0]),
        .I4(\n_0_mcp1_rx_64_data_out[44]_i_2 ),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .O(\n_0_mcp1_rx_64_data_out[8]_i_3 ));
LUT6 #(
    .INIT(64'hF101F101FFFFF101)) 
     \mcp1_rx_64_data_out[9]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[9]_i_2 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(d1[1]),
        .I4(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[9]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_1 ));
LUT5 #(
    .INIT(32'h03737777)) 
     \mcp1_rx_64_data_out[9]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[9]_i_4 ),
        .I1(mcp1_dec_c1[1]),
        .I2(mcp1_block_field_reg[7]),
        .I3(d2[1]),
        .I4(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_2 ));
LUT6 #(
    .INIT(64'h30FA30BF3FFF3FBF)) 
     \mcp1_rx_64_data_out[9]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(d2[1]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[5]),
        .I5(d1[1]),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT5 #(
    .INIT(32'h00004060)) 
     \mcp1_rx_64_data_out[9]_i_4 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[4]),
        .I4(\n_0_mcp1_rx_64_data_out[9]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'hFFDFA3FF)) 
     \mcp1_rx_64_data_out[9]_i_5 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_5 ));
FDRE \mcp1_rx_64_data_out_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[0]_i_1 ),
        .Q(rx_64_dec_data[0]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[10] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[10]_i_1 ),
        .Q(rx_64_dec_data[10]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[11] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[11]_i_1 ),
        .Q(rx_64_dec_data[11]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[12] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[12]_i_1 ),
        .Q(rx_64_dec_data[12]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[13] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[13]_i_1 ),
        .Q(rx_64_dec_data[13]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[14] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[14]_i_1 ),
        .Q(rx_64_dec_data[14]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[15] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[15]_i_1 ),
        .Q(rx_64_dec_data[15]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[16] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[16]_i_1 ),
        .Q(rx_64_dec_data[16]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[17] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[17]_i_1 ),
        .Q(rx_64_dec_data[17]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[18] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[18]_i_1 ),
        .Q(rx_64_dec_data[18]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[19] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[19]_i_1 ),
        .Q(rx_64_dec_data[19]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[1]_i_1 ),
        .Q(rx_64_dec_data[1]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[20] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[20]_i_1 ),
        .Q(rx_64_dec_data[20]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[21] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[21]_i_1 ),
        .Q(rx_64_dec_data[21]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[22] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[22]_i_1 ),
        .Q(rx_64_dec_data[22]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[23] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[23]_i_1 ),
        .Q(rx_64_dec_data[23]),
        .R(I4));
FDSE \mcp1_rx_64_data_out_reg[24] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[24]_i_1 ),
        .Q(rx_64_dec_data[24]),
        .S(I4));
FDRE \mcp1_rx_64_data_out_reg[25] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[25]_i_1 ),
        .Q(rx_64_dec_data[25]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[26] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[26]_i_1 ),
        .Q(rx_64_dec_data[26]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[27] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[27]_i_1 ),
        .Q(rx_64_dec_data[27]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[28] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[28]_i_1 ),
        .Q(rx_64_dec_data[28]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[29] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[29]_i_1 ),
        .Q(rx_64_dec_data[29]),
        .R(I4));
FDSE \mcp1_rx_64_data_out_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[2]_i_1 ),
        .Q(rx_64_dec_data[2]),
        .S(I4));
FDRE \mcp1_rx_64_data_out_reg[30] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[30]_i_1 ),
        .Q(rx_64_dec_data[30]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[31] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[31]_i_1 ),
        .Q(rx_64_dec_data[31]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[32] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[32]_i_1 ),
        .Q(rx_64_dec_data[32]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[33] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[33]_i_1 ),
        .Q(rx_64_dec_data[33]),
        .R(I4));
FDSE \mcp1_rx_64_data_out_reg[34] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[34]_i_1 ),
        .Q(rx_64_dec_data[34]),
        .S(I4));
FDSE \mcp1_rx_64_data_out_reg[35] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[35]_i_1 ),
        .Q(rx_64_dec_data[35]),
        .S(I4));
FDSE \mcp1_rx_64_data_out_reg[36] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[36]_i_1 ),
        .Q(rx_64_dec_data[36]),
        .S(I4));
FDRE \mcp1_rx_64_data_out_reg[37] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out_reg[37]_i_1 ),
        .Q(rx_64_dec_data[37]),
        .R(I4));
MUXF7 \mcp1_rx_64_data_out_reg[37]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[37]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out_reg[37]_i_1 ),
        .S(\n_0_mcp1_rx_64_data_out[57]_i_2 ));
FDRE \mcp1_rx_64_data_out_reg[38] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out_reg[38]_i_1 ),
        .Q(rx_64_dec_data[38]),
        .R(I4));
MUXF7 \mcp1_rx_64_data_out_reg[38]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[38]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[38]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out_reg[38]_i_1 ),
        .S(\n_0_mcp1_rx_64_data_out[57]_i_2 ));
FDSE \mcp1_rx_64_data_out_reg[39] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[39]_i_1 ),
        .Q(rx_64_dec_data[39]),
        .S(I4));
FDSE \mcp1_rx_64_data_out_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[3]_i_1 ),
        .Q(rx_64_dec_data[3]),
        .S(I4));
FDRE \mcp1_rx_64_data_out_reg[40] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[40]_i_1 ),
        .Q(rx_64_dec_data[40]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[41] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[41]_i_1 ),
        .Q(rx_64_dec_data[41]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[42] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[42]_i_1 ),
        .Q(rx_64_dec_data[42]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[43] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[43]_i_1 ),
        .Q(rx_64_dec_data[43]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[44] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[44]_i_1 ),
        .Q(rx_64_dec_data[44]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[45] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[45]_i_1 ),
        .Q(rx_64_dec_data[45]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[46] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[46]_i_1 ),
        .Q(rx_64_dec_data[46]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[47] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[47]_i_1 ),
        .Q(rx_64_dec_data[47]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[48] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out_reg[48]_i_1 ),
        .Q(rx_64_dec_data[48]),
        .R(I4));
MUXF7 \mcp1_rx_64_data_out_reg[48]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[48]_i_2 ),
        .I1(\n_0_mcp1_rx_64_data_out[48]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out_reg[48]_i_1 ),
        .S(\n_0_mcp1_rx_64_data_out[57]_i_2 ));
FDRE \mcp1_rx_64_data_out_reg[49] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[49]_i_1 ),
        .Q(rx_64_dec_data[49]),
        .R(I4));
FDSE \mcp1_rx_64_data_out_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[4]_i_1 ),
        .Q(rx_64_dec_data[4]),
        .S(I4));
FDRE \mcp1_rx_64_data_out_reg[50] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[50]_i_1 ),
        .Q(rx_64_dec_data[50]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[51] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[51]_i_1 ),
        .Q(rx_64_dec_data[51]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[52] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[52]_i_1 ),
        .Q(rx_64_dec_data[52]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[53] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[53]_i_1 ),
        .Q(rx_64_dec_data[53]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[54] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[54]_i_1 ),
        .Q(rx_64_dec_data[54]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[55] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[55]_i_1 ),
        .Q(rx_64_dec_data[55]),
        .R(I4));
FDSE \mcp1_rx_64_data_out_reg[56] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[56]_i_1 ),
        .Q(rx_64_dec_data[56]),
        .S(I4));
FDRE \mcp1_rx_64_data_out_reg[57] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out_reg[57]_i_1 ),
        .Q(rx_64_dec_data[57]),
        .R(I4));
MUXF7 \mcp1_rx_64_data_out_reg[57]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[57]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[57]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out_reg[57]_i_1 ),
        .S(\n_0_mcp1_rx_64_data_out[57]_i_2 ));
FDRE \mcp1_rx_64_data_out_reg[58] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[58]_i_1 ),
        .Q(rx_64_dec_data[58]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[59] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[59]_i_1 ),
        .Q(rx_64_dec_data[59]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[5]_i_1 ),
        .Q(rx_64_dec_data[5]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[60] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[60]_i_1 ),
        .Q(rx_64_dec_data[60]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[61] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[61]_i_1 ),
        .Q(rx_64_dec_data[61]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[62] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[62]_i_1 ),
        .Q(rx_64_dec_data[62]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[63] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[63]_i_1 ),
        .Q(rx_64_dec_data[63]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[6]_i_1 ),
        .Q(rx_64_dec_data[6]),
        .R(I4));
FDSE \mcp1_rx_64_data_out_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[7]_i_1 ),
        .Q(rx_64_dec_data[7]),
        .S(I4));
FDRE \mcp1_rx_64_data_out_reg[8] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[8]_i_1 ),
        .Q(rx_64_dec_data[8]),
        .R(I4));
FDRE \mcp1_rx_64_data_out_reg[9] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(\n_0_mcp1_rx_64_data_out[9]_i_1 ),
        .Q(rx_64_dec_data[9]),
        .R(I4));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[60]_i_1 
       (.I0(I10[14]),
        .I1(I10[8]),
        .I2(I10[2]),
        .O(O11[0]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[61]_i_1 
       (.I0(I10[15]),
        .I1(I10[9]),
        .I2(I10[3]),
        .O(O11[1]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[62]_i_1 
       (.I0(I10[16]),
        .I1(I10[10]),
        .I2(I10[4]),
        .O(O11[2]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[63]_i_1 
       (.I0(I10[17]),
        .I1(I10[11]),
        .I2(I10[5]),
        .O(O11[3]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[64]_i_1 
       (.I0(I10[18]),
        .I1(I10[12]),
        .I2(I10[6]),
        .O(O11[4]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[65]_i_1 
       (.I0(I10[19]),
        .I1(I10[13]),
        .I2(I10[7]),
        .O(O11[5]));
FDRE \mcp1_rx_66_enc_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I10[0]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[10] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[8]),
        .Q(d1[0]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[11] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[9]),
        .Q(d1[1]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[12] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[10]),
        .Q(d1[2]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[13] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[11]),
        .Q(d1[3]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[14] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[12]),
        .Q(d1[4]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[15] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[13]),
        .Q(d1[5]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[16] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[14]),
        .Q(d1[6]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[17] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[15]),
        .Q(d1[7]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[18] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[16]),
        .Q(d2[0]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[19] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[17]),
        .Q(d2[1]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I10[1]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[20] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[18]),
        .Q(d2[2]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[21] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[19]),
        .Q(d2[3]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[22] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[20]),
        .Q(d2[4]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[23] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[21]),
        .Q(d2[5]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[24] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[22]),
        .Q(d2[6]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[25] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[23]),
        .Q(d2[7]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[26] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[24]),
        .Q(d3[0]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[27] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[25]),
        .Q(d3[1]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[28] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[26]),
        .Q(d3[2]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[29] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[27]),
        .Q(d3[3]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[0]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[2] ),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[30] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[28]),
        .Q(d3[4]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[31] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[29]),
        .Q(d3[5]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[32] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[30]),
        .Q(d3[6]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[33] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[31]),
        .Q(d3[7]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[34] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[32]),
        .Q(d4[0]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[35] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[33]),
        .Q(d4[1]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[36] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[34]),
        .Q(d4[2]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[37] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[35]),
        .Q(d4[3]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[38] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[36]),
        .Q(d4[4]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[39] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[37]),
        .Q(d4[5]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[1]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[3] ),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[40] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[38]),
        .Q(d4[6]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[41] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[39]),
        .Q(d4[7]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[42] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[40]),
        .Q(d5[0]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[43] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[41]),
        .Q(d5[1]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[44] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[42]),
        .Q(d5[2]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[45] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[43]),
        .Q(d5[3]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[46] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[44]),
        .Q(d5[4]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[47] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[45]),
        .Q(d5[5]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[48] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[46]),
        .Q(d5[6]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[49] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[47]),
        .Q(d5[7]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[2]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[4] ),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[50] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[48]),
        .Q(d6[0]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[51] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[49]),
        .Q(d6[1]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[52] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[50]),
        .Q(d6[2]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[53] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[51]),
        .Q(d6[3]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[54] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[52]),
        .Q(d6[4]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[55] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[53]),
        .Q(d6[5]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[56] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[54]),
        .Q(d6[6]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[57] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[55]),
        .Q(d6[7]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[58] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[56]),
        .Q(d7[0]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[59] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[57]),
        .Q(d7[1]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[3]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[5] ),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[60] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(O11[0]),
        .Q(d7[2]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[61] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(O11[1]),
        .Q(d7[3]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[62] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(O11[2]),
        .Q(d7[4]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[63] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(O11[3]),
        .Q(d7[5]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[64] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(O11[4]),
        .Q(d7[6]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[65] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(O11[5]),
        .Q(d7[7]),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[4]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[6] ),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[5]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[7] ),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[8] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[6]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[8] ),
        .R(I4));
FDRE \mcp1_rx_66_enc_reg_reg[9] 
       (.C(rxusrclk2),
        .CE(I7),
        .D(I8[7]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[9] ),
        .R(I4));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_ctrl[0]_i_1 
       (.I0(rx_64_dec_ctrl[0]),
        .I1(I5),
        .O(O2[0]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_ctrl[1]_i_1 
       (.I0(rx_64_dec_ctrl[1]),
        .I1(I5),
        .O(O2[1]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_ctrl[2]_i_1 
       (.I0(rx_64_dec_ctrl[2]),
        .I1(I5),
        .O(O2[2]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_ctrl[3]_i_1 
       (.I0(rx_64_dec_ctrl[3]),
        .I1(I5),
        .O(O2[3]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_ctrl[4]_i_1 
       (.I0(rx_64_dec_ctrl[4]),
        .I1(I5),
        .O(O2[4]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_ctrl[5]_i_1 
       (.I0(rx_64_dec_ctrl[5]),
        .I1(I5),
        .O(O2[5]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_ctrl[6]_i_1 
       (.I0(rx_64_dec_ctrl[6]),
        .I1(I5),
        .O(O2[6]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_ctrl[7]_i_2 
       (.I0(rx_64_dec_ctrl[7]),
        .I1(I5),
        .O(O2[7]));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_ebuff_data[0]_i_1 
       (.I0(rx_64_dec_data[0]),
        .I1(I5),
        .O(I12[0]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[10]_i_1 
       (.I0(rx_64_dec_data[10]),
        .I1(I5),
        .O(I12[10]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[11]_i_1 
       (.I0(rx_64_dec_data[11]),
        .I1(I5),
        .O(I12[11]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[12]_i_1 
       (.I0(rx_64_dec_data[12]),
        .I1(I5),
        .O(I12[12]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[13]_i_1 
       (.I0(rx_64_dec_data[13]),
        .I1(I5),
        .O(I12[13]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[14]_i_1 
       (.I0(rx_64_dec_data[14]),
        .I1(I5),
        .O(I12[14]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[15]_i_1 
       (.I0(rx_64_dec_data[15]),
        .I1(I5),
        .O(I12[15]));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_ebuff_data[16]_i_1 
       (.I0(rx_64_dec_data[16]),
        .I1(I5),
        .O(I12[16]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[17]_i_1 
       (.I0(rx_64_dec_data[17]),
        .I1(I5),
        .O(I12[17]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[18]_i_1 
       (.I0(rx_64_dec_data[18]),
        .I1(I5),
        .O(I12[18]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[19]_i_1 
       (.I0(rx_64_dec_data[19]),
        .I1(I5),
        .O(I12[19]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[1]_i_1 
       (.I0(rx_64_dec_data[1]),
        .I1(I5),
        .O(I12[1]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[20]_i_1 
       (.I0(rx_64_dec_data[20]),
        .I1(I5),
        .O(I12[20]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[21]_i_1 
       (.I0(rx_64_dec_data[21]),
        .I1(I5),
        .O(I12[21]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[22]_i_1 
       (.I0(rx_64_dec_data[22]),
        .I1(I5),
        .O(I12[22]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[23]_i_1 
       (.I0(rx_64_dec_data[23]),
        .I1(I5),
        .O(I12[23]));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_ebuff_data[24]_i_1 
       (.I0(rx_64_dec_data[24]),
        .I1(I5),
        .O(I12[24]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[25]_i_1 
       (.I0(rx_64_dec_data[25]),
        .I1(I5),
        .O(I12[25]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[26]_i_1 
       (.I0(rx_64_dec_data[26]),
        .I1(I5),
        .O(I12[26]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[27]_i_1 
       (.I0(rx_64_dec_data[27]),
        .I1(I5),
        .O(I12[27]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[28]_i_1 
       (.I0(rx_64_dec_data[28]),
        .I1(I5),
        .O(I12[28]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[29]_i_1 
       (.I0(rx_64_dec_data[29]),
        .I1(I5),
        .O(I12[29]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[2]_i_1 
       (.I0(rx_64_dec_data[2]),
        .I1(I5),
        .O(I12[2]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[30]_i_1 
       (.I0(rx_64_dec_data[30]),
        .I1(I5),
        .O(I12[30]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[31]_i_1 
       (.I0(rx_64_dec_data[31]),
        .I1(I5),
        .O(I12[31]));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_ebuff_data[32]_i_1 
       (.I0(rx_64_dec_data[32]),
        .I1(I5),
        .O(I12[32]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[33]_i_1 
       (.I0(rx_64_dec_data[33]),
        .I1(I5),
        .O(I12[33]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[34]_i_1 
       (.I0(rx_64_dec_data[34]),
        .I1(I5),
        .O(I12[34]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[35]_i_1 
       (.I0(rx_64_dec_data[35]),
        .I1(I5),
        .O(I12[35]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[36]_i_1 
       (.I0(rx_64_dec_data[36]),
        .I1(I5),
        .O(I12[36]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[37]_i_1 
       (.I0(rx_64_dec_data[37]),
        .I1(I5),
        .O(I12[37]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[38]_i_1 
       (.I0(rx_64_dec_data[38]),
        .I1(I5),
        .O(I12[38]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[39]_i_1 
       (.I0(rx_64_dec_data[39]),
        .I1(I5),
        .O(I12[39]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[3]_i_1 
       (.I0(rx_64_dec_data[3]),
        .I1(I5),
        .O(I12[3]));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_ebuff_data[40]_i_1 
       (.I0(rx_64_dec_data[40]),
        .I1(I5),
        .O(I12[40]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[41]_i_1 
       (.I0(rx_64_dec_data[41]),
        .I1(I5),
        .O(I12[41]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[42]_i_1 
       (.I0(rx_64_dec_data[42]),
        .I1(I5),
        .O(I12[42]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[43]_i_1 
       (.I0(rx_64_dec_data[43]),
        .I1(I5),
        .O(I12[43]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[44]_i_1 
       (.I0(rx_64_dec_data[44]),
        .I1(I5),
        .O(I12[44]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[45]_i_1 
       (.I0(rx_64_dec_data[45]),
        .I1(I5),
        .O(I12[45]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[46]_i_1 
       (.I0(rx_64_dec_data[46]),
        .I1(I5),
        .O(I12[46]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[47]_i_1 
       (.I0(rx_64_dec_data[47]),
        .I1(I5),
        .O(I12[47]));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_ebuff_data[48]_i_1 
       (.I0(rx_64_dec_data[48]),
        .I1(I5),
        .O(I12[48]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[49]_i_1 
       (.I0(rx_64_dec_data[49]),
        .I1(I5),
        .O(I12[49]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[4]_i_1 
       (.I0(rx_64_dec_data[4]),
        .I1(I5),
        .O(I12[4]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[50]_i_1 
       (.I0(rx_64_dec_data[50]),
        .I1(I5),
        .O(I12[50]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[51]_i_1 
       (.I0(rx_64_dec_data[51]),
        .I1(I5),
        .O(I12[51]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[52]_i_1 
       (.I0(rx_64_dec_data[52]),
        .I1(I5),
        .O(I12[52]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[53]_i_1 
       (.I0(rx_64_dec_data[53]),
        .I1(I5),
        .O(I12[53]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[54]_i_1 
       (.I0(rx_64_dec_data[54]),
        .I1(I5),
        .O(I12[54]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[55]_i_1 
       (.I0(rx_64_dec_data[55]),
        .I1(I5),
        .O(I12[55]));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_ebuff_data[56]_i_1 
       (.I0(rx_64_dec_data[56]),
        .I1(I5),
        .O(I12[56]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[57]_i_1 
       (.I0(rx_64_dec_data[57]),
        .I1(I5),
        .O(I12[57]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[58]_i_1 
       (.I0(rx_64_dec_data[58]),
        .I1(I5),
        .O(I12[58]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[59]_i_1 
       (.I0(rx_64_dec_data[59]),
        .I1(I5),
        .O(I12[59]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[5]_i_1 
       (.I0(rx_64_dec_data[5]),
        .I1(I5),
        .O(I12[5]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[60]_i_1 
       (.I0(rx_64_dec_data[60]),
        .I1(I5),
        .O(I12[60]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[61]_i_1 
       (.I0(rx_64_dec_data[61]),
        .I1(I5),
        .O(I12[61]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[62]_i_1 
       (.I0(rx_64_dec_data[62]),
        .I1(I5),
        .O(I12[62]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[63]_i_1 
       (.I0(rx_64_dec_data[63]),
        .I1(I5),
        .O(I12[63]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[6]_i_1 
       (.I0(rx_64_dec_data[6]),
        .I1(I5),
        .O(I12[6]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[7]_i_1 
       (.I0(rx_64_dec_data[7]),
        .I1(I5),
        .O(I12[7]));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_ebuff_data[8]_i_1 
       (.I0(rx_64_dec_data[8]),
        .I1(I5),
        .O(I12[8]));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_ebuff_data[9]_i_1 
       (.I0(rx_64_dec_data[9]),
        .I1(I5),
        .O(I12[9]));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs
   (O1,
    ber_count_inc,
    O2,
    signal_detect,
    O3,
    O4,
    O5,
    gt_slip_int,
    hiber,
    O6,
    err_block_count_inc,
    O7,
    Q,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    pcs_rx_link_up_core_int,
    O25,
    O26,
    O27,
    O28,
    O29,
    SR,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    I1,
    rxusrclk2,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    cable_unpull_enable,
    I10,
    rx_test_mode_int,
    I11,
    rx_test_data_patt_sel_int,
    rx_test_patt_sel_int,
    I12,
    configuration_vector);
  output O1;
  output ber_count_inc;
  output O2;
  output signal_detect;
  output O3;
  output O4;
  output O5;
  output gt_slip_int;
  output hiber;
  output O6;
  output err_block_count_inc;
  output O7;
  output [63:0]Q;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output [2:0]O22;
  output O23;
  output [0:0]O24;
  output pcs_rx_link_up_core_int;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output [0:0]SR;
  output O30;
  output [7:0]O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  input I1;
  input rxusrclk2;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input cable_unpull_enable;
  input [65:0]I10;
  input rx_test_mode_int;
  input I11;
  input rx_test_data_patt_sel_int;
  input rx_test_patt_sel_int;
  input I12;
  input [15:0]configuration_vector;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [65:0]I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire [2:0]O22;
  wire O23;
  wire [0:0]O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire [7:0]O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [63:0]Q;
  wire [0:0]SR;
  wire ber_count_inc;
  wire cable_unpull_enable;
  wire [15:0]configuration_vector;
  wire err_block_count_inc;
  wire gt_slip_int;
  wire hiber;
  wire n_0_pcs_descramble_i;
  wire n_100_pcs_descramble_i;
  wire n_101_pcs_descramble_i;
  wire n_102_pcs_descramble_i;
  wire n_103_pcs_descramble_i;
  wire n_104_pcs_descramble_i;
  wire n_105_pcs_descramble_i;
  wire n_106_pcs_descramble_i;
  wire n_107_pcs_descramble_i;
  wire n_108_pcs_descramble_i;
  wire n_109_pcs_descramble_i;
  wire n_110_pcs_descramble_i;
  wire n_111_pcs_descramble_i;
  wire n_112_pcs_descramble_i;
  wire n_113_pcs_descramble_i;
  wire n_114_pcs_descramble_i;
  wire n_115_pcs_descramble_i;
  wire n_116_pcs_descramble_i;
  wire n_117_pcs_descramble_i;
  wire n_118_pcs_descramble_i;
  wire n_119_pcs_descramble_i;
  wire n_120_pcs_descramble_i;
  wire n_121_pcs_descramble_i;
  wire n_122_pcs_descramble_i;
  wire n_123_pcs_descramble_i;
  wire n_124_pcs_descramble_i;
  wire n_125_pcs_descramble_i;
  wire n_126_pcs_descramble_i;
  wire n_127_pcs_descramble_i;
  wire n_128_pcs_descramble_i;
  wire n_129_pcs_descramble_i;
  wire n_12_rx_block_lock_fsm_i;
  wire n_130_pcs_descramble_i;
  wire n_131_pcs_descramble_i;
  wire n_132_pcs_descramble_i;
  wire n_133_pcs_descramble_i;
  wire n_134_pcs_descramble_i;
  wire n_13_rx_block_lock_fsm_i;
  wire n_1_pcs_descramble_i;
  wire n_2_pcs_descramble_i;
  wire n_2_rx_pcs_test_i;
  wire n_3_rx_decoder_i;
  wire n_3_rx_pcs_test_i;
  wire n_61_pcs_descramble_i;
  wire n_62_pcs_descramble_i;
  wire n_64_pcs_descramble_i;
  wire n_65_pcs_descramble_i;
  wire n_66_pcs_descramble_i;
  wire n_67_pcs_descramble_i;
  wire n_68_pcs_descramble_i;
  wire n_69_pcs_descramble_i;
  wire n_6_rx_pcs_test_i;
  wire n_70_pcs_descramble_i;
  wire n_71_pcs_descramble_i;
  wire n_72_pcs_descramble_i;
  wire n_73_pcs_descramble_i;
  wire n_74_pcs_descramble_i;
  wire n_75_pcs_descramble_i;
  wire n_76_pcs_descramble_i;
  wire n_76_rx_decoder_i;
  wire n_76_rx_pcs_fsm_i;
  wire n_77_pcs_descramble_i;
  wire n_77_rx_pcs_fsm_i;
  wire n_78_pcs_descramble_i;
  wire n_78_rx_pcs_fsm_i;
  wire n_79_pcs_descramble_i;
  wire n_7_rx_pcs_test_i;
  wire n_80_pcs_descramble_i;
  wire n_80_rx_decoder_i;
  wire n_81_pcs_descramble_i;
  wire n_81_rx_decoder_i;
  wire n_82_pcs_descramble_i;
  wire n_82_rx_decoder_i;
  wire n_83_pcs_descramble_i;
  wire n_83_rx_decoder_i;
  wire n_84_pcs_descramble_i;
  wire n_84_rx_decoder_i;
  wire n_85_pcs_descramble_i;
  wire n_85_rx_decoder_i;
  wire n_86_pcs_descramble_i;
  wire n_86_rx_decoder_i;
  wire n_87_pcs_descramble_i;
  wire n_88_pcs_descramble_i;
  wire n_89_pcs_descramble_i;
  wire n_90_pcs_descramble_i;
  wire n_91_pcs_descramble_i;
  wire n_92_pcs_descramble_i;
  wire n_93_pcs_descramble_i;
  wire n_93_rx_decoder_i;
  wire n_94_pcs_descramble_i;
  wire n_94_rx_decoder_i;
  wire n_95_pcs_descramble_i;
  wire n_95_rx_decoder_i;
  wire n_96_pcs_descramble_i;
  wire n_96_rx_decoder_i;
  wire n_97_pcs_descramble_i;
  wire n_97_rx_decoder_i;
  wire n_98_pcs_descramble_i;
  wire n_98_rx_decoder_i;
  wire n_99_pcs_descramble_i;
  wire n_99_rx_decoder_i;
  wire pcs_rx_link_up_core_int;
  wire [2:0]r_type;
  wire [2:0]r_type_next;
  wire [65:2]rx_66_enc;
  wire [7:0]rx_ebuff_ctrl_t;
  wire [63:0]rx_ebuff_data_t;
  wire rx_test_data_patt_sel_int;
  wire rx_test_mode_int;
  wire rx_test_patt_sel_int;
(* DONT_TOUCH *)   wire rxreset_1;
(* DONT_TOUCH *)   wire rxreset_2;
(* DONT_TOUCH *)   wire rxreset_3;
(* DONT_TOUCH *)   wire rxreset_4;
(* DONT_TOUCH *)   wire rxreset_5;
(* DONT_TOUCH *)   wire rxreset_6;
  wire rxusrclk2;
  wire signal_detect;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(rxreset_1),
        .O(O1));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_descramble pcs_descramble_i
       (.D(r_type_next),
        .I1(I1),
        .I10(I10),
        .I11(O5),
        .I12(n_76_rx_pcs_fsm_i),
        .I13({n_6_rx_pcs_test_i,n_7_rx_pcs_test_i}),
        .I14(I12),
        .I15(n_99_rx_decoder_i),
        .I16(n_86_rx_decoder_i),
        .I17(n_97_rx_decoder_i),
        .I18(n_93_rx_decoder_i),
        .I19(n_85_rx_decoder_i),
        .I2(rxreset_5),
        .I20(rxreset_4),
        .I3(n_3_rx_decoder_i),
        .I4(rx_66_enc[65:60]),
        .I5(n_96_rx_decoder_i),
        .I6(n_95_rx_decoder_i),
        .I7(n_98_rx_decoder_i),
        .I8(n_94_rx_decoder_i),
        .I9(rxreset_3),
        .O1(n_0_pcs_descramble_i),
        .O10({n_75_pcs_descramble_i,n_76_pcs_descramble_i,n_77_pcs_descramble_i,n_78_pcs_descramble_i,n_79_pcs_descramble_i,n_80_pcs_descramble_i,n_81_pcs_descramble_i,n_82_pcs_descramble_i}),
        .O11(n_83_pcs_descramble_i),
        .O12({n_84_pcs_descramble_i,n_85_pcs_descramble_i,n_86_pcs_descramble_i,n_87_pcs_descramble_i,n_88_pcs_descramble_i,n_89_pcs_descramble_i,n_90_pcs_descramble_i}),
        .O13(n_91_pcs_descramble_i),
        .O14({n_92_pcs_descramble_i,n_93_pcs_descramble_i,n_94_pcs_descramble_i,n_95_pcs_descramble_i,n_96_pcs_descramble_i,n_97_pcs_descramble_i,n_98_pcs_descramble_i}),
        .O15(n_99_pcs_descramble_i),
        .O16({n_100_pcs_descramble_i,n_101_pcs_descramble_i,n_102_pcs_descramble_i,n_103_pcs_descramble_i,n_104_pcs_descramble_i,n_105_pcs_descramble_i,n_106_pcs_descramble_i,n_107_pcs_descramble_i}),
        .O17(n_108_pcs_descramble_i),
        .O18({n_109_pcs_descramble_i,n_110_pcs_descramble_i,n_111_pcs_descramble_i,n_112_pcs_descramble_i,n_113_pcs_descramble_i,n_114_pcs_descramble_i,n_115_pcs_descramble_i,n_116_pcs_descramble_i}),
        .O19(n_117_pcs_descramble_i),
        .O2(n_1_pcs_descramble_i),
        .O20({n_118_pcs_descramble_i,n_119_pcs_descramble_i,n_120_pcs_descramble_i,n_121_pcs_descramble_i,n_122_pcs_descramble_i,n_123_pcs_descramble_i,n_124_pcs_descramble_i,n_125_pcs_descramble_i}),
        .O21(n_126_pcs_descramble_i),
        .O22({n_127_pcs_descramble_i,n_128_pcs_descramble_i,n_129_pcs_descramble_i,n_130_pcs_descramble_i,n_131_pcs_descramble_i,n_132_pcs_descramble_i,n_133_pcs_descramble_i}),
        .O23(O23),
        .O24(n_134_pcs_descramble_i),
        .O3(n_2_pcs_descramble_i),
        .O4(n_61_pcs_descramble_i),
        .O5(n_62_pcs_descramble_i),
        .O6(O6),
        .O7(n_64_pcs_descramble_i),
        .O8(n_65_pcs_descramble_i),
        .O9({n_66_pcs_descramble_i,n_67_pcs_descramble_i,n_68_pcs_descramble_i,n_69_pcs_descramble_i,n_70_pcs_descramble_i,n_71_pcs_descramble_i,n_72_pcs_descramble_i,n_73_pcs_descramble_i}),
        .S({n_2_rx_pcs_test_i,n_3_rx_pcs_test_i}),
        .SR(n_74_pcs_descramble_i),
        .err_block_count_inc(err_block_count_inc),
        .rx_66_enc(rx_66_enc[59:2]),
        .rx_test_data_patt_sel_int(rx_test_data_patt_sel_int),
        .rx_test_mode_int(rx_test_mode_int),
        .rx_test_patt_sel_int(rx_test_patt_sel_int),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm rx_ber_mon_fsm_i
       (.I1(rxreset_2),
        .I10(I10[1:0]),
        .I2(I1),
        .I3(O21),
        .I7(I7),
        .O1(O28),
        .Q(O22),
        .SR(n_13_rx_block_lock_fsm_i),
        .ber_count_inc(ber_count_inc),
        .configuration_vector(configuration_vector),
        .hiber(hiber),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm rx_block_lock_fsm_i
       (.I1(I1),
        .I10(I10[1:0]),
        .I2(O2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(rxreset_1),
        .I8(rxreset_6),
        .I9(rxreset_2),
        .O1(O3),
        .O2(O5),
        .O27(O27),
        .O29(O29),
        .O3(O19),
        .O30(O30),
        .O4(O4),
        .O5(O20),
        .O6(O21),
        .O7(O26),
        .O8(n_12_rx_block_lock_fsm_i),
        .O9(n_13_rx_block_lock_fsm_i),
        .SR(SR),
        .gt_slip_int(gt_slip_int),
        .hiber(hiber),
        .pcs_rx_link_up_core_int(pcs_rx_link_up_core_int),
        .rx_test_mode_int(rx_test_mode_int),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_decoder rx_decoder_i
       (.D(r_type_next),
        .I1(n_1_pcs_descramble_i),
        .I10({I10[65:60],I10[26:21],I10[7:0]}),
        .I11(n_117_pcs_descramble_i),
        .I12(rx_ebuff_data_t),
        .I13({n_109_pcs_descramble_i,n_110_pcs_descramble_i,n_111_pcs_descramble_i,n_112_pcs_descramble_i,n_113_pcs_descramble_i,n_114_pcs_descramble_i,n_115_pcs_descramble_i,n_116_pcs_descramble_i}),
        .I14(n_126_pcs_descramble_i),
        .I15({n_118_pcs_descramble_i,n_119_pcs_descramble_i,n_120_pcs_descramble_i,n_121_pcs_descramble_i,n_122_pcs_descramble_i,n_123_pcs_descramble_i,n_124_pcs_descramble_i,n_125_pcs_descramble_i}),
        .I16(n_134_pcs_descramble_i),
        .I17({n_127_pcs_descramble_i,n_128_pcs_descramble_i,n_129_pcs_descramble_i,n_130_pcs_descramble_i,n_131_pcs_descramble_i,n_61_pcs_descramble_i,n_132_pcs_descramble_i,n_133_pcs_descramble_i}),
        .I18(n_74_pcs_descramble_i),
        .I19({n_66_pcs_descramble_i,n_67_pcs_descramble_i,n_68_pcs_descramble_i,n_69_pcs_descramble_i,n_70_pcs_descramble_i,n_71_pcs_descramble_i,n_72_pcs_descramble_i,n_73_pcs_descramble_i}),
        .I2(n_0_pcs_descramble_i),
        .I20(n_83_pcs_descramble_i),
        .I21({n_75_pcs_descramble_i,n_76_pcs_descramble_i,n_77_pcs_descramble_i,n_78_pcs_descramble_i,n_79_pcs_descramble_i,n_80_pcs_descramble_i,n_81_pcs_descramble_i,n_82_pcs_descramble_i}),
        .I22(n_91_pcs_descramble_i),
        .I23({n_84_pcs_descramble_i,n_85_pcs_descramble_i,n_86_pcs_descramble_i,n_87_pcs_descramble_i,n_88_pcs_descramble_i,n_64_pcs_descramble_i,n_89_pcs_descramble_i,n_90_pcs_descramble_i}),
        .I24(n_99_pcs_descramble_i),
        .I25({n_92_pcs_descramble_i,n_93_pcs_descramble_i,n_94_pcs_descramble_i,n_95_pcs_descramble_i,n_96_pcs_descramble_i,n_2_pcs_descramble_i,n_97_pcs_descramble_i,n_98_pcs_descramble_i}),
        .I3(n_65_pcs_descramble_i),
        .I4(rxreset_5),
        .I5(n_78_rx_pcs_fsm_i),
        .I6(n_77_rx_pcs_fsm_i),
        .I7(I1),
        .I8(rx_66_enc[59:2]),
        .I9({n_100_pcs_descramble_i,n_101_pcs_descramble_i,n_102_pcs_descramble_i,n_103_pcs_descramble_i,n_104_pcs_descramble_i,n_105_pcs_descramble_i,n_106_pcs_descramble_i,n_107_pcs_descramble_i}),
        .O1(n_3_rx_decoder_i),
        .O10(n_86_rx_decoder_i),
        .O11(rx_66_enc[65:60]),
        .O12(n_93_rx_decoder_i),
        .O13(n_94_rx_decoder_i),
        .O14(n_95_rx_decoder_i),
        .O15(n_96_rx_decoder_i),
        .O16(n_97_rx_decoder_i),
        .O17(n_98_rx_decoder_i),
        .O18(n_99_rx_decoder_i),
        .O2(rx_ebuff_ctrl_t),
        .O3(n_76_rx_decoder_i),
        .O4(n_80_rx_decoder_i),
        .O5(n_81_rx_decoder_i),
        .O6(n_82_rx_decoder_i),
        .O7(n_83_rx_decoder_i),
        .O8(n_84_rx_decoder_i),
        .O9(n_85_rx_decoder_i),
        .Q(r_type),
        .SR(n_108_pcs_descramble_i),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm rx_pcs_fsm_i
       (.D(rx_ebuff_ctrl_t),
        .I1(I1),
        .I10(n_82_rx_decoder_i),
        .I11(I11),
        .I12(rx_ebuff_data_t),
        .I2(rxreset_3),
        .I3(n_80_rx_decoder_i),
        .I4(n_84_rx_decoder_i),
        .I5(n_76_rx_decoder_i),
        .I6(n_83_rx_decoder_i),
        .I7(r_type),
        .I8(rxreset_6),
        .I9(n_81_rx_decoder_i),
        .O1(n_76_rx_pcs_fsm_i),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O2(n_77_rx_pcs_fsm_i),
        .O3(n_78_rx_pcs_fsm_i),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O40(O40),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(n_12_rx_block_lock_fsm_i),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_test rx_pcs_test_i
       (.I1(rxreset_3),
        .I10({I10[65],I10[63],I10[26],I10[24],I10[7],I10[5]}),
        .I2(n_62_pcs_descramble_i),
        .I3(I1),
        .I8(I8),
        .O1({n_6_rx_pcs_test_i,n_7_rx_pcs_test_i}),
        .O25(O25),
        .O6(O6),
        .Q(O24),
        .S({n_2_rx_pcs_test_i,n_3_rx_pcs_test_i}),
        .err_block_count_inc(err_block_count_inc),
        .rx_66_enc({rx_66_enc[64],rx_66_enc[62]}),
        .rxusrclk2(rxusrclk2));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE rxreset_1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I2),
        .Q(rxreset_1),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE rxreset_2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I2),
        .Q(rxreset_2),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE rxreset_3_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I2),
        .Q(rxreset_3),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE rxreset_4_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I2),
        .Q(rxreset_4),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE rxreset_5_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I2),
        .Q(rxreset_5),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE rxreset_6_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I2),
        .Q(rxreset_6),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     signal_ok_reg_i_1
       (.I0(I9),
        .I1(cable_unpull_enable),
        .O(signal_detect));
FDRE #(
    .INIT(1'b0)) 
     signal_ok_reg_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(signal_detect),
        .Q(O2),
        .R(\<const0> ));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm
   (O7,
    Q,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O1,
    O2,
    O3,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    I11,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    SR,
    rxusrclk2,
    D,
    I12);
  output O7;
  output [63:0]Q;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O1;
  output O2;
  output O3;
  output [7:0]O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  input I11;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [2:0]I7;
  input I8;
  input I9;
  input I10;
  input [0:0]SR;
  input rxusrclk2;
  input [7:0]D;
  input [63:0]I12;

  wire \<const0> ;
  wire [7:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire [63:0]I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [2:0]I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O2;
  wire O3;
  wire [7:0]O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O7;
  wire O8;
  wire O9;
  wire [63:0]Q;
  wire [0:0]SR;
  wire \n_0_FSM_onehot_mcp1_state[1]_i_1__0 ;
  wire \n_0_FSM_onehot_mcp1_state[1]_i_2 ;
  wire \n_0_FSM_onehot_mcp1_state[2]_i_1__0 ;
  wire \n_0_FSM_onehot_mcp1_state[3]_i_1__0 ;
  wire \n_0_FSM_onehot_mcp1_state[4]_i_2__0 ;
  wire \n_0_FSM_onehot_mcp1_state[4]_i_3 ;
  wire \n_0_FSM_onehot_mcp1_state[4]_i_4 ;
  wire \n_0_FSM_onehot_mcp1_state[4]_i_5 ;
  wire \n_0_FSM_onehot_mcp1_state_reg[0] ;
  wire \n_0_FSM_onehot_mcp1_state_reg[1] ;
  wire \n_0_FSM_onehot_mcp1_state_reg[2] ;
  wire \n_0_FSM_onehot_mcp1_state_reg[3] ;
  wire \n_0_FSM_onehot_mcp1_state_reg[4] ;
  wire \n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ;
  wire \n_0_mcp1_rx_ebuff_ctrl[7]_i_4 ;
  wire rxusrclk2;

LUT6 #(
    .INIT(64'h0505050505050535)) 
     \FSM_onehot_mcp1_state[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_mcp1_state[1]_i_2 ),
        .I1(I3),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[4] ),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I5(O2),
        .O(\n_0_FSM_onehot_mcp1_state[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT6 #(
    .INIT(64'hFFFFFDFDFF00D7D7)) 
     \FSM_onehot_mcp1_state[1]_i_2 
       (.I0(I4),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I3(I5),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .I5(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .O(\n_0_FSM_onehot_mcp1_state[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000004600)) 
     \FSM_onehot_mcp1_state[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[4] ),
        .I2(I9),
        .I3(I10),
        .I4(O2),
        .I5(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .O(\n_0_FSM_onehot_mcp1_state[2]_i_1__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_mcp1_state[2]_i_4 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000001160000)) 
     \FSM_onehot_mcp1_state[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .I4(I6),
        .I5(\n_0_FSM_onehot_mcp1_state_reg[4] ),
        .O(\n_0_FSM_onehot_mcp1_state[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h000000000000008A)) 
     \FSM_onehot_mcp1_state[4]_i_2__0 
       (.I0(\n_0_FSM_onehot_mcp1_state[4]_i_3 ),
        .I1(\n_0_FSM_onehot_mcp1_state[4]_i_4 ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I3(I7[2]),
        .I4(I7[1]),
        .I5(\n_0_FSM_onehot_mcp1_state[4]_i_5 ),
        .O(\n_0_FSM_onehot_mcp1_state[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT6 #(
    .INIT(64'h00000310FFFFFFFF)) 
     \FSM_onehot_mcp1_state[4]_i_3 
       (.I0(I10),
        .I1(O2),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[4] ),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I5(I7[0]),
        .O(\n_0_FSM_onehot_mcp1_state[4]_i_3 ));
LUT4 #(
    .INIT(16'h0010)) 
     \FSM_onehot_mcp1_state[4]_i_4 
       (.I0(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .O(\n_0_FSM_onehot_mcp1_state[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT6 #(
    .INIT(64'hF5F5F5F5F5C4C4C5)) 
     \FSM_onehot_mcp1_state[4]_i_5 
       (.I0(I7[0]),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I5(\n_0_FSM_onehot_mcp1_state_reg[4] ),
        .O(\n_0_FSM_onehot_mcp1_state[4]_i_5 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(\n_0_FSM_onehot_mcp1_state[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(\n_0_FSM_onehot_mcp1_state[2]_i_1__0 ),
        .Q(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mcp1_state_reg[3] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(\n_0_FSM_onehot_mcp1_state[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_mcp1_state_reg[4] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(\n_0_FSM_onehot_mcp1_state[4]_i_2__0 ),
        .Q(\n_0_FSM_onehot_mcp1_state_reg[4] ),
        .R(SR));
GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFFFB00FFFF)) 
     mcp1_err_block_count_inc_out_i_3
       (.I0(O2),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[4] ),
        .I3(I11),
        .I4(I1),
        .I5(I2),
        .O(O1));
LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
     \mcp1_rx_ebuff_ctrl[7]_i_1 
       (.I0(I8),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[4] ),
        .I2(I1),
        .I3(O2),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[0] ),
        .I5(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .O(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT6 #(
    .INIT(64'hAEAEAEAEAEFFAEAE)) 
     \mcp1_rx_ebuff_ctrl[7]_i_3 
       (.I0(\n_0_mcp1_rx_ebuff_ctrl[7]_i_4 ),
        .I1(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .I2(I5),
        .I3(O2),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[4] ),
        .I5(I3),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT6 #(
    .INIT(64'hFFFFEEE0FFF0EEEE)) 
     \mcp1_rx_ebuff_ctrl[7]_i_4 
       (.I0(I7[0]),
        .I1(I7[2]),
        .I2(\n_0_FSM_onehot_mcp1_state_reg[3] ),
        .I3(\n_0_FSM_onehot_mcp1_state_reg[2] ),
        .I4(\n_0_FSM_onehot_mcp1_state_reg[1] ),
        .I5(\n_0_FSM_onehot_mcp1_state_reg[4] ),
        .O(\n_0_mcp1_rx_ebuff_ctrl[7]_i_4 ));
FDSE \mcp1_rx_ebuff_ctrl_reg[0] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(D[0]),
        .Q(O31[0]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[1] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(D[1]),
        .Q(O31[1]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[2] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(D[2]),
        .Q(O31[2]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[3] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(D[3]),
        .Q(O31[3]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_ctrl_reg[4] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(D[4]),
        .Q(O31[4]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[5] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(D[5]),
        .Q(O31[5]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[6] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(D[6]),
        .Q(O31[6]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[7] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(D[7]),
        .Q(O31[7]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[0] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[0]),
        .Q(Q[0]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[10] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[10]),
        .Q(Q[10]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[11] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[11]),
        .Q(Q[11]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[12] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[12]),
        .Q(Q[12]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[13] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[13]),
        .Q(Q[13]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[14] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[14]),
        .Q(Q[14]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[15] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[15]),
        .Q(Q[15]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[16] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[16]),
        .Q(Q[16]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[17] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[17]),
        .Q(Q[17]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[18] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[18]),
        .Q(Q[18]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[19] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[19]),
        .Q(Q[19]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[1] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[1]),
        .Q(Q[1]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[20] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[20]),
        .Q(Q[20]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[21] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[21]),
        .Q(Q[21]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[22] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[22]),
        .Q(Q[22]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[23] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[23]),
        .Q(Q[23]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[24] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[24]),
        .Q(Q[24]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[25] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[25]),
        .Q(Q[25]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[26] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[26]),
        .Q(Q[26]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[27] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[27]),
        .Q(Q[27]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[28] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[28]),
        .Q(Q[28]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[29] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[29]),
        .Q(Q[29]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[2] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[2]),
        .Q(Q[2]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[30] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[30]),
        .Q(Q[30]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[31] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[31]),
        .Q(Q[31]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[32] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[32]),
        .Q(Q[32]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[33] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[33]),
        .Q(Q[33]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[34] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[34]),
        .Q(Q[34]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[35] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[35]),
        .Q(Q[35]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[36] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[36]),
        .Q(Q[36]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[37] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[37]),
        .Q(Q[37]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[38] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[38]),
        .Q(Q[38]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[39] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[39]),
        .Q(Q[39]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[3] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[3]),
        .Q(Q[3]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[40] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[40]),
        .Q(Q[40]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[41] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[41]),
        .Q(Q[41]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[42] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[42]),
        .Q(Q[42]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[43] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[43]),
        .Q(Q[43]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[44] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[44]),
        .Q(Q[44]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[45] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[45]),
        .Q(Q[45]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[46] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[46]),
        .Q(Q[46]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[47] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[47]),
        .Q(Q[47]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[48] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[48]),
        .Q(Q[48]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[49] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[49]),
        .Q(Q[49]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[4] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[4]),
        .Q(Q[4]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[50] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[50]),
        .Q(Q[50]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[51] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[51]),
        .Q(Q[51]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[52] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[52]),
        .Q(Q[52]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[53] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[53]),
        .Q(Q[53]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[54] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[54]),
        .Q(Q[54]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[55] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[55]),
        .Q(Q[55]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[56] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[56]),
        .Q(Q[56]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[57] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[57]),
        .Q(Q[57]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[58] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[58]),
        .Q(Q[58]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[59] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[59]),
        .Q(Q[59]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[5] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[5]),
        .Q(Q[5]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[60] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[60]),
        .Q(Q[60]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[61] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[61]),
        .Q(Q[61]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[62] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[62]),
        .Q(Q[62]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[63] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[63]),
        .Q(Q[63]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[6] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[6]),
        .Q(Q[6]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[7] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[7]),
        .Q(Q[7]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[8] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[8]),
        .Q(Q[8]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[9] 
       (.C(rxusrclk2),
        .CE(I1),
        .D(I12[9]),
        .Q(Q[9]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i0_i_1__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(O36));
LUT4 #(
    .INIT(16'h1000)) 
     muxcy_i0_i_1__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(O37));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i0_i_1__3
       (.I0(Q[34]),
        .I1(Q[35]),
        .I2(Q[32]),
        .I3(Q[33]),
        .O(O42));
LUT4 #(
    .INIT(16'h1000)) 
     muxcy_i0_i_1__4
       (.I0(Q[32]),
        .I1(Q[33]),
        .I2(Q[35]),
        .I3(Q[34]),
        .O(O43));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i1_i_1__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(O34));
LUT4 #(
    .INIT(16'h1000)) 
     muxcy_i1_i_1__2
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .O(O35));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i1_i_1__3
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(Q[36]),
        .I3(Q[37]),
        .O(O40));
LUT4 #(
    .INIT(16'h1000)) 
     muxcy_i1_i_1__4
       (.I0(Q[37]),
        .I1(Q[38]),
        .I2(Q[36]),
        .I3(Q[39]),
        .O(O41));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i2_i_1
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(O12));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i2_i_1__0
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[40]),
        .I3(Q[41]),
        .O(O18));
LUT4 #(
    .INIT(16'h0010)) 
     muxcy_i2_i_1__3
       (.I0(O31[3]),
        .I1(O31[2]),
        .I2(O31[0]),
        .I3(O31[1]),
        .O(O33));
LUT4 #(
    .INIT(16'h0010)) 
     muxcy_i2_i_1__4
       (.I0(O31[7]),
        .I1(O31[6]),
        .I2(O31[4]),
        .I3(O31[5]),
        .O(O39));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i3_i_1
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(O11));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i3_i_1__0
       (.I0(Q[47]),
        .I1(Q[46]),
        .I2(Q[44]),
        .I3(Q[45]),
        .O(O17));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i4_i_1
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(O10));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i4_i_1__0
       (.I0(Q[50]),
        .I1(Q[51]),
        .I2(Q[48]),
        .I3(Q[49]),
        .O(O16));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i5_i_1
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[20]),
        .I3(Q[21]),
        .O(O9));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i5_i_1__0
       (.I0(Q[55]),
        .I1(Q[54]),
        .I2(Q[52]),
        .I3(Q[53]),
        .O(O15));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i6_i_1
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[24]),
        .I3(Q[25]),
        .O(O8));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i6_i_1__0
       (.I0(Q[58]),
        .I1(Q[59]),
        .I2(Q[56]),
        .I3(Q[57]),
        .O(O14));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i7_i_1
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(Q[28]),
        .I3(Q[29]),
        .O(O7));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i7_i_1__0
       (.I0(Q[63]),
        .I1(Q[62]),
        .I2(Q[60]),
        .I3(Q[61]),
        .O(O13));
LUT4 #(
    .INIT(16'h8000)) 
     muxcy_i8_i_1__1
       (.I0(O31[3]),
        .I1(O31[2]),
        .I2(O31[0]),
        .I3(O31[1]),
        .O(O32));
LUT4 #(
    .INIT(16'h8000)) 
     muxcy_i8_i_1__2
       (.I0(O31[7]),
        .I1(O31[6]),
        .I2(O31[4]),
        .I3(O31[5]),
        .O(O38));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rx_pcs_test
   (O6,
    err_block_count_inc,
    S,
    Q,
    O25,
    O1,
    I1,
    I8,
    rxusrclk2,
    I2,
    I10,
    rx_66_enc,
    I3);
  output O6;
  output err_block_count_inc;
  output [1:0]S;
  output [0:0]Q;
  output O25;
  output [1:0]O1;
  input I1;
  input I8;
  input rxusrclk2;
  input I2;
  input [5:0]I10;
  input [1:0]rx_66_enc;
  input I3;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [5:0]I10;
  wire I2;
  wire I3;
  wire I8;
  wire [1:0]O1;
  wire O25;
  wire O6;
  wire [0:0]Q;
  wire [1:0]S;
  wire err_block_count_inc;
  wire [6:0]mcp1_block_count_reg__0;
  wire \n_0_mcp1_block_count[6]_i_2 ;
  wire [6:0]p_0_in__0;
  wire [1:0]rx_66_enc;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \mcp1_block_count[0]_i_1 
       (.I0(mcp1_block_count_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mcp1_block_count[1]_i_1 
       (.I0(mcp1_block_count_reg__0[0]),
        .I1(mcp1_block_count_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mcp1_block_count[2]_i_1 
       (.I0(mcp1_block_count_reg__0[2]),
        .I1(mcp1_block_count_reg__0[1]),
        .I2(mcp1_block_count_reg__0[0]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mcp1_block_count[3]_i_1 
       (.I0(mcp1_block_count_reg__0[3]),
        .I1(mcp1_block_count_reg__0[0]),
        .I2(mcp1_block_count_reg__0[1]),
        .I3(mcp1_block_count_reg__0[2]),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mcp1_block_count[4]_i_1 
       (.I0(Q),
        .I1(mcp1_block_count_reg__0[2]),
        .I2(mcp1_block_count_reg__0[1]),
        .I3(mcp1_block_count_reg__0[0]),
        .I4(mcp1_block_count_reg__0[3]),
        .O(p_0_in__0[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mcp1_block_count[5]_i_1 
       (.I0(mcp1_block_count_reg__0[5]),
        .I1(Q),
        .I2(mcp1_block_count_reg__0[3]),
        .I3(mcp1_block_count_reg__0[0]),
        .I4(mcp1_block_count_reg__0[1]),
        .I5(mcp1_block_count_reg__0[2]),
        .O(p_0_in__0[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \mcp1_block_count[6]_i_1 
       (.I0(mcp1_block_count_reg__0[6]),
        .I1(\n_0_mcp1_block_count[6]_i_2 ),
        .I2(mcp1_block_count_reg__0[5]),
        .O(p_0_in__0[6]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \mcp1_block_count[6]_i_2 
       (.I0(mcp1_block_count_reg__0[2]),
        .I1(mcp1_block_count_reg__0[1]),
        .I2(mcp1_block_count_reg__0[0]),
        .I3(mcp1_block_count_reg__0[3]),
        .I4(Q),
        .O(\n_0_mcp1_block_count[6]_i_2 ));
(* counter = "13" *) 
   FDRE \mcp1_block_count_reg[0] 
       (.C(rxusrclk2),
        .CE(I3),
        .D(p_0_in__0[0]),
        .Q(mcp1_block_count_reg__0[0]),
        .R(I1));
(* counter = "13" *) 
   FDRE \mcp1_block_count_reg[1] 
       (.C(rxusrclk2),
        .CE(I3),
        .D(p_0_in__0[1]),
        .Q(mcp1_block_count_reg__0[1]),
        .R(I1));
(* counter = "13" *) 
   FDRE \mcp1_block_count_reg[2] 
       (.C(rxusrclk2),
        .CE(I3),
        .D(p_0_in__0[2]),
        .Q(mcp1_block_count_reg__0[2]),
        .R(I1));
(* counter = "13" *) 
   FDRE \mcp1_block_count_reg[3] 
       (.C(rxusrclk2),
        .CE(I3),
        .D(p_0_in__0[3]),
        .Q(mcp1_block_count_reg__0[3]),
        .R(I1));
(* counter = "13" *) 
   FDRE \mcp1_block_count_reg[4] 
       (.C(rxusrclk2),
        .CE(I3),
        .D(p_0_in__0[4]),
        .Q(Q),
        .R(I1));
(* counter = "13" *) 
   FDRE \mcp1_block_count_reg[5] 
       (.C(rxusrclk2),
        .CE(I3),
        .D(p_0_in__0[5]),
        .Q(mcp1_block_count_reg__0[5]),
        .R(I1));
(* counter = "13" *) 
   FDRE \mcp1_block_count_reg[6] 
       (.C(rxusrclk2),
        .CE(I3),
        .D(p_0_in__0[6]),
        .Q(mcp1_block_count_reg__0[6]),
        .R(I1));
FDRE mcp1_err_block_count_inc_out_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I2),
        .Q(err_block_count_inc),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h96)) 
     mcp1_ignore_next_mismatch_i_10
       (.I0(I10[5]),
        .I1(I10[3]),
        .I2(I10[1]),
        .O(O1[1]));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_11
       (.I0(I10[0]),
        .I1(I10[2]),
        .I2(I10[4]),
        .I3(rx_66_enc[0]),
        .I4(rx_66_enc[1]),
        .O(O1[0]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     mcp1_ignore_next_mismatch_i_3
       (.I0(mcp1_block_count_reg__0[6]),
        .I1(mcp1_block_count_reg__0[3]),
        .I2(mcp1_block_count_reg__0[2]),
        .I3(mcp1_block_count_reg__0[5]),
        .I4(mcp1_block_count_reg__0[0]),
        .I5(mcp1_block_count_reg__0[1]),
        .O(O25));
LUT3 #(
    .INIT(8'h69)) 
     mcp1_ignore_next_mismatch_i_7
       (.I0(I10[1]),
        .I1(I10[3]),
        .I2(I10[5]),
        .O(S[1]));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_8
       (.I0(I10[0]),
        .I1(I10[2]),
        .I2(I10[4]),
        .I3(rx_66_enc[0]),
        .I4(rx_66_enc[1]),
        .O(S[0]));
FDSE mcp1_ignore_next_mismatch_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I8),
        .Q(O6),
        .S(I1));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxratecounter
   (O1,
    D,
    rxusrclk2,
    rxdatavalid,
    rxheadervalid,
    Q);
  output O1;
  output [65:0]D;
  input rxusrclk2;
  input rxdatavalid;
  input rxheadervalid;
  input [33:0]Q;

  wire \<const0> ;
  wire \<const1> ;
  wire [65:0]D;
  wire O1;
  wire [33:0]Q;
(* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *)   wire n_0_eq_rxusrclk2_en156_reg;
(* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *)   wire n_0_rxusrclk2_en156_dup1_reg;
(* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *)   wire n_0_rxusrclk2_en156_dup2_reg;
  wire n_0_rxusrclk2_en156_i_1;
  wire rx_66_out_reg0;
  wire rxdatavalid;
  wire rxheadervalid;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* keep = "yes" *) 
   FDRE eq_rxusrclk2_en156_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(n_0_eq_rxusrclk2_en156_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     \rx_66_out[33]_i_1 
       (.I0(rxdatavalid),
        .I1(rxheadervalid),
        .O(rx_66_out_reg0));
FDRE \rx_66_out_reg[0] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[0]),
        .Q(D[0]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[10] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[10]),
        .Q(D[10]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[11] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[11]),
        .Q(D[11]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[12] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[12]),
        .Q(D[12]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[13] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[13]),
        .Q(D[13]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[14] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[14]),
        .Q(D[14]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[15] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[15]),
        .Q(D[15]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[16] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[16]),
        .Q(D[16]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[17] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[17]),
        .Q(D[17]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[18] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[18]),
        .Q(D[18]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[19] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[19]),
        .Q(D[19]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[1] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[1]),
        .Q(D[1]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[20] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[20]),
        .Q(D[20]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[21] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[21]),
        .Q(D[21]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[22] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[22]),
        .Q(D[22]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[23] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[23]),
        .Q(D[23]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[24] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[24]),
        .Q(D[24]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[25] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[25]),
        .Q(D[25]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[26] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[26]),
        .Q(D[26]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[27] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[27]),
        .Q(D[27]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[28] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[28]),
        .Q(D[28]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[29] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[29]),
        .Q(D[29]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[2] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[2]),
        .Q(D[2]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[30] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[30]),
        .Q(D[30]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[31] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[31]),
        .Q(D[31]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[32] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[32]),
        .Q(D[32]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[33] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[33]),
        .Q(D[33]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[34] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[2]),
        .Q(D[34]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[35] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[3]),
        .Q(D[35]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[36] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[4]),
        .Q(D[36]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[37] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[5]),
        .Q(D[37]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[38] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[6]),
        .Q(D[38]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[39] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[7]),
        .Q(D[39]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[3] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[3]),
        .Q(D[3]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[40] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[8]),
        .Q(D[40]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[41] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[9]),
        .Q(D[41]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[42] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[10]),
        .Q(D[42]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[43] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[11]),
        .Q(D[43]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[44] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[12]),
        .Q(D[44]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[45] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[13]),
        .Q(D[45]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[46] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[14]),
        .Q(D[46]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[47] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[15]),
        .Q(D[47]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[48] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[16]),
        .Q(D[48]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[49] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[17]),
        .Q(D[49]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[4] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[4]),
        .Q(D[4]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[50] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[18]),
        .Q(D[50]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[51] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[19]),
        .Q(D[51]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[52] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[20]),
        .Q(D[52]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[53] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[21]),
        .Q(D[53]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[54] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[22]),
        .Q(D[54]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[55] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[23]),
        .Q(D[55]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[56] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[24]),
        .Q(D[56]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[57] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[25]),
        .Q(D[57]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[58] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[26]),
        .Q(D[58]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[59] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[27]),
        .Q(D[59]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[5] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[5]),
        .Q(D[5]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[60] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[28]),
        .Q(D[60]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[61] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[29]),
        .Q(D[61]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[62] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[30]),
        .Q(D[62]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[63] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[31]),
        .Q(D[63]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[64] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[32]),
        .Q(D[64]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[65] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[33]),
        .Q(D[65]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[6] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[6]),
        .Q(D[6]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[7] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[7]),
        .Q(D[7]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[8] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[8]),
        .Q(D[8]),
        .R(\<const0> ));
FDRE \rx_66_out_reg[9] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[9]),
        .Q(D[9]),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE rxusrclk2_en156_dup1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(n_0_rxusrclk2_en156_dup1_reg),
        .R(\<const0> ));
(* keep = "yes" *) 
   FDRE rxusrclk2_en156_dup2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(n_0_rxusrclk2_en156_dup2_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     rxusrclk2_en156_i_1
       (.I0(rxdatavalid),
        .I1(rxheadervalid),
        .O(n_0_rxusrclk2_en156_i_1));
(* keep = "yes" *) 
   FDRE rxusrclk2_en156_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O1),
        .R(\<const0> ));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync
   (pcs_test_pattern_error_count0,
    rxusrclk2,
    clk156,
    I1,
    I2,
    I3,
    I4,
    I5,
    O2);
  output pcs_test_pattern_error_count0;
  input rxusrclk2;
  input clk156;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [0:0]O2;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]O2;
  wire clk156;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire n_0_mcp1_counter_1_i_1__1;
  wire n_0_mcp1_counter_1_reg;
  wire n_0_mcp1_counter_2_i_1__1;
  wire n_0_mcp1_counter_2_reg;
  wire n_0_mcp1_counter_3_i_1__1;
  wire n_0_mcp1_counter_3_reg;
  wire n_1_psynch_1;
  wire pcs_test_pattern_error_count0;
  wire pcs_test_pattern_error_count_control_core_int;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE counter_out_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(counter_out0),
        .Q(pcs_test_pattern_error_count_control_core_int),
        .R(\<const0> ));
FDRE counter_sync_extra_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_1_psynch_1),
        .Q(counter_sync_extra),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT5 #(
    .INIT(32'h000001AA)) 
     mcp1_counter_1_i_1__1
       (.I0(n_0_mcp1_counter_1_reg),
        .I1(I4),
        .I2(n_0_mcp1_counter_2_reg),
        .I3(I5),
        .I4(O2),
        .O(n_0_mcp1_counter_1_i_1__1));
FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_mcp1_counter_1_i_1__1),
        .Q(n_0_mcp1_counter_1_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT5 #(
    .INIT(32'h000010AA)) 
     mcp1_counter_2_i_1__1
       (.I0(n_0_mcp1_counter_2_reg),
        .I1(I4),
        .I2(n_0_mcp1_counter_1_reg),
        .I3(I5),
        .I4(O2),
        .O(n_0_mcp1_counter_2_i_1__1));
FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_mcp1_counter_2_i_1__1),
        .Q(n_0_mcp1_counter_2_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h000010AA)) 
     mcp1_counter_3_i_1__1
       (.I0(n_0_mcp1_counter_3_reg),
        .I1(I4),
        .I2(n_0_mcp1_counter_2_reg),
        .I3(I5),
        .I4(O2),
        .O(n_0_mcp1_counter_3_i_1__1));
FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_mcp1_counter_3_i_1__1),
        .Q(n_0_mcp1_counter_3_reg),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h2AAA)) 
     \pcs_test_pattern_error_count[0]_i_2 
       (.I0(pcs_test_pattern_error_count_control_core_int),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O(pcs_test_pattern_error_count0));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_18 psynch_1
       (.I1(n_0_mcp1_counter_1_reg),
        .O1(n_1_psynch_1),
        .clk156(clk156),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_16 psynch_2
       (.I1(n_0_mcp1_counter_2_reg),
        .clk156(clk156),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_17 psynch_3
       (.I1(n_0_mcp1_counter_3_reg),
        .clk156(clk156),
        .counter_sync_3(counter_sync_3),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_1
   (pcs_error_block_count_control_core_int,
    rxusrclk2,
    clk156,
    rx_test_mode_int_reg,
    err_block_count_inc,
    I1,
    O2);
  output pcs_error_block_count_control_core_int;
  input rxusrclk2;
  input clk156;
  input rx_test_mode_int_reg;
  input err_block_count_inc;
  input I1;
  input [0:0]O2;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [0:0]O2;
  wire clk156;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire err_block_count_inc;
  wire n_0_mcp1_counter_1_i_1__0;
  wire n_0_mcp1_counter_1_reg;
  wire n_0_mcp1_counter_2_i_1__0;
  wire n_0_mcp1_counter_2_reg;
  wire n_0_mcp1_counter_3_i_1__0;
  wire n_0_mcp1_counter_3_reg;
  wire n_1_psynch_1;
  wire pcs_error_block_count_control_core_int;
  wire rx_test_mode_int_reg;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE counter_out_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(counter_out0),
        .Q(pcs_error_block_count_control_core_int),
        .R(\<const0> ));
FDRE counter_sync_extra_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_1_psynch_1),
        .Q(counter_sync_extra),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h000000000010AAAA)) 
     mcp1_counter_1_i_1__0
       (.I0(n_0_mcp1_counter_1_reg),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(n_0_mcp1_counter_2_reg),
        .I4(I1),
        .I5(O2),
        .O(n_0_mcp1_counter_1_i_1__0));
FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_mcp1_counter_1_i_1__0),
        .Q(n_0_mcp1_counter_1_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h000000001000AAAA)) 
     mcp1_counter_2_i_1__0
       (.I0(n_0_mcp1_counter_2_reg),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(n_0_mcp1_counter_1_reg),
        .I4(I1),
        .I5(O2),
        .O(n_0_mcp1_counter_2_i_1__0));
FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_mcp1_counter_2_i_1__0),
        .Q(n_0_mcp1_counter_2_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h000000001000AAAA)) 
     mcp1_counter_3_i_1__0
       (.I0(n_0_mcp1_counter_3_reg),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(n_0_mcp1_counter_2_reg),
        .I4(I1),
        .I5(O2),
        .O(n_0_mcp1_counter_3_i_1__0));
FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_mcp1_counter_3_i_1__0),
        .Q(n_0_mcp1_counter_3_reg),
        .R(\<const0> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_14 psynch_1
       (.I1(n_0_mcp1_counter_1_reg),
        .O1(n_1_psynch_1),
        .clk156(clk156),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_12 psynch_2
       (.I1(n_0_mcp1_counter_2_reg),
        .clk156(clk156),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_13 psynch_3
       (.I1(n_0_mcp1_counter_3_reg),
        .clk156(clk156),
        .counter_sync_3(counter_sync_3),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_3
   (E,
    rxusrclk2,
    clk156,
    I1,
    Q,
    ber_count_inc,
    I2,
    O2);
  output [0:0]E;
  input rxusrclk2;
  input clk156;
  input I1;
  input [0:0]Q;
  input ber_count_inc;
  input I2;
  input [0:0]O2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [0:0]O2;
  wire [0:0]Q;
  wire ber_count_inc;
  wire clk156;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire n_0_mcp1_counter_1_i_1;
  wire n_0_mcp1_counter_1_reg;
  wire n_0_mcp1_counter_2_i_1;
  wire n_0_mcp1_counter_2_reg;
  wire n_0_mcp1_counter_3_i_1;
  wire n_0_mcp1_counter_3_reg;
  wire n_1_psynch_1;
  wire pcs_ber_count_control_core_int;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE counter_out_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(counter_out0),
        .Q(pcs_ber_count_control_core_int),
        .R(\<const0> ));
FDRE counter_sync_extra_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(n_1_psynch_1),
        .Q(counter_sync_extra),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT5 #(
    .INIT(32'h000010AA)) 
     mcp1_counter_1_i_1
       (.I0(n_0_mcp1_counter_1_reg),
        .I1(n_0_mcp1_counter_2_reg),
        .I2(ber_count_inc),
        .I3(I2),
        .I4(O2),
        .O(n_0_mcp1_counter_1_i_1));
FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_mcp1_counter_1_i_1),
        .Q(n_0_mcp1_counter_1_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT5 #(
    .INIT(32'h000008F0)) 
     mcp1_counter_2_i_1
       (.I0(ber_count_inc),
        .I1(n_0_mcp1_counter_1_reg),
        .I2(n_0_mcp1_counter_2_reg),
        .I3(I2),
        .I4(O2),
        .O(n_0_mcp1_counter_2_i_1));
FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_mcp1_counter_2_i_1),
        .Q(n_0_mcp1_counter_2_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h000040AA)) 
     mcp1_counter_3_i_1
       (.I0(n_0_mcp1_counter_3_reg),
        .I1(n_0_mcp1_counter_2_reg),
        .I2(ber_count_inc),
        .I3(I2),
        .I4(O2),
        .O(n_0_mcp1_counter_3_i_1));
FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_mcp1_counter_3_i_1),
        .Q(n_0_mcp1_counter_3_reg),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h2A)) 
     \pcs_ber_count[5]_i_2 
       (.I0(pcs_ber_count_control_core_int),
        .I1(I1),
        .I2(Q),
        .O(E));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_5 psynch_1
       (.I1(n_0_mcp1_counter_1_reg),
        .O1(n_1_psynch_1),
        .clk156(clk156),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer psynch_2
       (.I1(n_0_mcp1_counter_2_reg),
        .clk156(clk156),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pulse_synchronizer_4 psynch_3
       (.I1(n_0_mcp1_counter_3_reg),
        .clk156(clk156),
        .counter_sync_3(counter_sync_3),
        .rxusrclk2(rxusrclk2));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect
   (D,
    I19,
    I20,
    I21);
  output [0:0]D;
  input I19;
  input I20;
  input I21;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire I19;
  wire I20;
  wire I21;
  wire lopt;
  wire [3:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_S_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(lopt),
        .CO({NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[3],D,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[1:0]}),
        .CYINIT(\<const1> ),
        .DI({NLW_muxcy_i0_CARRY4_DI_UNCONNECTED[3],\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i0_CARRY4_S_UNCONNECTED[3],I21,I20,I19}));
GND muxcy_i0_CARRY4_GND
       (.G(lopt));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_seq_detect" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_seq_detect_8
   (D,
    I22,
    I23,
    I24);
  output [0:0]D;
  input I22;
  input I23;
  input I24;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire I22;
  wire I23;
  wire I24;
  wire lopt;
  wire [3:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_S_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(lopt),
        .CO({NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[3],D,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[1:0]}),
        .CYINIT(\<const1> ),
        .DI({NLW_muxcy_i0_CARRY4_DI_UNCONNECTED[3],\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i0_CARRY4_S_UNCONNECTED[3],I24,I23,I22}));
GND muxcy_i0_CARRY4_GND
       (.G(lopt));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer
   (tx_disable,
    configuration_vector,
    txusrclk2);
  output tx_disable;
  input [0:0]configuration_vector;
  input txusrclk2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]configuration_vector;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire tx_disable;
  wire txusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(d1),
        .Q(d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(d2),
        .Q(d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(d3),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(tx_disable));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_2
   (signal_detect_sync,
    signal_detect_comb,
    clk156);
  output signal_detect_sync;
  input signal_detect_comb;
  input clk156;

  wire \<const0> ;
  wire \<const1> ;
  wire clk156;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire signal_detect_comb;
  wire signal_detect_sync;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(signal_detect_comb),
        .Q(d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d1),
        .Q(d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d2),
        .Q(d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d3),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(signal_detect_sync));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable
   (core_status,
    O3,
    b_lock,
    clk156,
    out,
    p_0_in2_in);
  output [0:0]core_status;
  output O3;
  input b_lock;
  input clk156;
  input [0:0]out;
  input p_0_in2_in;

  wire \<const0> ;
  wire \<const1> ;
  wire O3;
  wire b_lock;
  wire clk156;
  wire [0:0]core_status;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire [0:0]out;
  wire p_0_in2_in;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(b_lock),
        .Q(d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d1),
        .Q(d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d2),
        .Q(d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d3),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(core_status));
LUT3 #(
    .INIT(8'h02)) 
     \q[0]_i_1__9 
       (.I0(d4),
        .I1(out),
        .I2(p_0_in2_in),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_10
   (O2,
    hiber,
    clk156,
    out,
    p_0_in2_in);
  output O2;
  input hiber;
  input clk156;
  input [0:0]out;
  input p_0_in2_in;

  wire \<const0> ;
  wire \<const1> ;
  wire O2;
  wire clk156;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire hiber;
  wire [0:0]out;
  wire p_0_in2_in;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(hiber),
        .Q(d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d1),
        .Q(d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d2),
        .Q(d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d3),
        .Q(d4),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h02)) 
     \q[0]_i_1__8 
       (.I0(d4),
        .I1(out),
        .I2(p_0_in2_in),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_11
   (pcs_rx_link_up_core_sync_int,
    O1,
    pcs_rx_link_up_core_reg,
    clk156,
    out,
    p_0_in2_in);
  output pcs_rx_link_up_core_sync_int;
  output O1;
  input pcs_rx_link_up_core_reg;
  input clk156;
  input [0:0]out;
  input p_0_in2_in;

  wire \<const0> ;
  wire \<const1> ;
  wire O1;
  wire clk156;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire [0:0]out;
  wire p_0_in2_in;
  wire pcs_rx_link_up_core_reg;
  wire pcs_rx_link_up_core_sync_int;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(pcs_rx_link_up_core_reg),
        .Q(d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d1),
        .Q(d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d2),
        .Q(d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(d3),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(pcs_rx_link_up_core_sync_int));
LUT3 #(
    .INIT(8'h02)) 
     \q[0]_i_1__7 
       (.I0(d4),
        .I1(out),
        .I2(p_0_in2_in),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_15
   (pcs_rxreset_int,
    pcs_rxreset,
    pcs_reset_core_reg,
    rxusrclk2,
    O2);
  output pcs_rxreset_int;
  output pcs_rxreset;
  input pcs_reset_core_reg;
  input rxusrclk2;
  input [0:0]O2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]O2;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire pcs_reset_core_reg;
  wire pcs_rxreset;
  wire pcs_rxreset_int;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(pcs_reset_core_reg),
        .Q(d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(d1),
        .Q(d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(d2),
        .Q(d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(d3),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(pcs_rxreset_int));
LUT2 #(
    .INIT(4'hE)) 
     rxreset_local_i_1
       (.I0(d4),
        .I1(O2),
        .O(pcs_rxreset));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_19
   (rx_test_patt_sel_int,
    configuration_vector,
    rxusrclk2,
    I1);
  output rx_test_patt_sel_int;
  input [0:0]configuration_vector;
  input rxusrclk2;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [0:0]configuration_vector;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire n_0_d2_i_1__1;
  wire n_0_d3_i_1__1;
  wire n_0_d4_i_1__1;
  wire rx_test_patt_sel_int;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(d1),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d2_i_1__1
       (.I0(d1),
        .I1(I1),
        .I2(d2),
        .O(n_0_d2_i_1__1));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d2_i_1__1),
        .Q(d2),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d3_i_1__1
       (.I0(d2),
        .I1(I1),
        .I2(d3),
        .O(n_0_d3_i_1__1));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d3_i_1__1),
        .Q(d3),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d4_i_1__1
       (.I0(d3),
        .I1(I1),
        .I2(d4),
        .O(n_0_d4_i_1__1));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d4_i_1__1),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(rx_test_patt_sel_int));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_20
   (clear_rx_prbs_err_count0,
    clear_test_pattern_err_count_reg,
    rxusrclk2,
    I1,
    pcs_rxreset_int,
    I2,
    I3,
    I4);
  output clear_rx_prbs_err_count0;
  input clear_test_pattern_err_count_reg;
  input rxusrclk2;
  input I1;
  input pcs_rxreset_int;
  input [0:0]I2;
  input I3;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [0:0]I2;
  wire I3;
  wire I4;
  wire clear_rx_prbs_err_count0;
  wire clear_test_pattern_err_count_reg;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire n_0_d2_i_1;
  wire n_0_d3_i_1;
  wire n_0_d4_i_1;
  wire pcs_rxreset_int;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h00100000)) 
     clear_rx_prbs_err_count_i_1
       (.I0(pcs_rxreset_int),
        .I1(I2),
        .I2(d4),
        .I3(I3),
        .I4(I4),
        .O(clear_rx_prbs_err_count0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(clear_test_pattern_err_count_reg),
        .Q(d1),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d2_i_1
       (.I0(d1),
        .I1(I1),
        .I2(d2),
        .O(n_0_d2_i_1));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d2_i_1),
        .Q(d2),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d3_i_1
       (.I0(d2),
        .I1(I1),
        .I2(d3),
        .O(n_0_d3_i_1));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d3_i_1),
        .Q(d3),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d4_i_1
       (.I0(d3),
        .I1(I1),
        .I2(d4),
        .O(n_0_d4_i_1));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d4_i_1),
        .Q(d4),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_21
   (O1,
    O3,
    configuration_vector,
    rxusrclk2,
    I1,
    b_lock);
  output O1;
  output O3;
  input [0:0]configuration_vector;
  input rxusrclk2;
  input I1;
  input b_lock;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O1;
  wire O3;
  wire b_lock;
  wire [0:0]configuration_vector;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire n_0_d2_i_1__2;
  wire n_0_d3_i_1__2;
  wire n_0_d4_i_1__2;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(d1),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d2_i_1__2
       (.I0(d1),
        .I1(I1),
        .I2(d2),
        .O(n_0_d2_i_1__2));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d2_i_1__2),
        .Q(d2),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d3_i_1__2
       (.I0(d2),
        .I1(I1),
        .I2(d3),
        .O(n_0_d3_i_1__2));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d3_i_1__2),
        .Q(d3),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d4_i_1__2
       (.I0(d3),
        .I1(I1),
        .I2(d4),
        .O(n_0_d4_i_1__2));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d4_i_1__2),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(O1));
LUT2 #(
    .INIT(4'h7)) 
     mcp1_err_block_count_inc_out_i_4
       (.I0(d4),
        .I1(b_lock),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_22
   (rx_test_data_patt_sel_int,
    O4,
    configuration_vector,
    rxusrclk2,
    I1,
    rx_test_patt_sel_int);
  output rx_test_data_patt_sel_int;
  output O4;
  input [0:0]configuration_vector;
  input rxusrclk2;
  input I1;
  input rx_test_patt_sel_int;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O4;
  wire [0:0]configuration_vector;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire n_0_d2_i_1__0;
  wire n_0_d3_i_1__0;
  wire n_0_d4_i_1__0;
  wire rx_test_data_patt_sel_int;
  wire rx_test_patt_sel_int;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(d1),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d2_i_1__0
       (.I0(d1),
        .I1(I1),
        .I2(d2),
        .O(n_0_d2_i_1__0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d2_i_1__0),
        .Q(d2),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d3_i_1__0
       (.I0(d2),
        .I1(I1),
        .I2(d3),
        .O(n_0_d3_i_1__0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d3_i_1__0),
        .Q(d3),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d4_i_1__0
       (.I0(d3),
        .I1(I1),
        .I2(d4),
        .O(n_0_d4_i_1__0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d4_i_1__0),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(rx_test_data_patt_sel_int));
LUT2 #(
    .INIT(4'h1)) 
     mcp1_ignore_next_mismatch_i_27
       (.I0(d4),
        .I1(rx_test_patt_sel_int),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_23
   (O1,
    O2,
    prbs31_rx_enable_core_reg,
    rxusrclk2,
    I1,
    rx_test_mode_int_reg,
    err_block_count_inc);
  output O1;
  output O2;
  input prbs31_rx_enable_core_reg;
  input rxusrclk2;
  input I1;
  input rx_test_mode_int_reg;
  input err_block_count_inc;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O1;
  wire O2;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire err_block_count_inc;
  wire n_0_d2_i_1__3;
  wire n_0_d3_i_1__3;
  wire n_0_d4_i_1__3;
  wire prbs31_rx_enable_core_reg;
  wire rx_test_mode_int_reg;
  wire rxusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(prbs31_rx_enable_core_reg),
        .Q(d1),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d2_i_1__3
       (.I0(d1),
        .I1(I1),
        .I2(d2),
        .O(n_0_d2_i_1__3));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d2_i_1__3),
        .Q(d2),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d3_i_1__3
       (.I0(d2),
        .I1(I1),
        .I2(d3),
        .O(n_0_d3_i_1__3));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d3_i_1__3),
        .Q(d3),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     d4_i_1__3
       (.I0(d3),
        .I1(I1),
        .I2(d4),
        .O(n_0_d4_i_1__3));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_d4_i_1__3),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(O1));
LUT3 #(
    .INIT(8'hDF)) 
     mcp1_counter_1_i_2
       (.I0(rx_test_mode_int_reg),
        .I1(d4),
        .I2(err_block_count_inc),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_24
   (TXPRBSSEL,
    prbs31_tx_enable_core_reg,
    txusrclk2);
  output [0:0]TXPRBSSEL;
  input prbs31_tx_enable_core_reg;
  input txusrclk2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]TXPRBSSEL;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire prbs31_tx_enable_core_reg;
  wire txusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(prbs31_tx_enable_core_reg),
        .Q(d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(d1),
        .Q(d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(d2),
        .Q(d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(d3),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(TXPRBSSEL));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v4_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_enable_25
   (SR,
    configuration_vector,
    txusrclk2);
  output [0:0]SR;
  input [0:0]configuration_vector;
  input txusrclk2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]SR;
  wire [0:0]configuration_vector;
  wire d1;
  wire d2;
  wire d3;
  wire d4;
  wire txusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(configuration_vector),
        .Q(d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(d1),
        .Q(d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(d2),
        .Q(d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(d3),
        .Q(d4),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(d4),
        .O(SR));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top
   (tx_disable,
    core_status,
    O1,
    TXPRBSSEL,
    O3,
    status_vector,
    O4,
    drp_req,
    drp_den_o,
    drp_daddr_o,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    xgmii_rxd,
    xgmii_rxc,
    txusrclk2,
    clk156,
    O2,
    rxusrclk2,
    out,
    configuration_vector,
    dclk,
    signal_detect,
    cable_unpull_enable,
    I1,
    drp_drdy_i,
    I2,
    tx_resetdone,
    I3,
    drp_drpdo_i,
    E,
    pma_pmd_type,
    drp_gnt,
    xgmii_txd,
    xgmii_txc,
    resetdone,
    Q,
    I4);
  output tx_disable;
  output [0:0]core_status;
  output O1;
  output [0:0]TXPRBSSEL;
  output O3;
  output [43:0]status_vector;
  output O4;
  output drp_req;
  output drp_den_o;
  output [5:0]drp_daddr_o;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input txusrclk2;
  input clk156;
  input [0:0]O2;
  input rxusrclk2;
  input [0:0]out;
  input [147:0]configuration_vector;
  input dclk;
  input signal_detect;
  input cable_unpull_enable;
  input I1;
  input drp_drdy_i;
  input [0:0]I2;
  input tx_resetdone;
  input [0:0]I3;
  input [15:0]drp_drpdo_i;
  input [0:0]E;
  input [2:0]pma_pmd_type;
  input drp_gnt;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input resetdone;
  input [3:0]Q;
  input [31:0]I4;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [31:0]I4;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire [3:0]Q;
  wire [0:0]TXPRBSSEL;
  wire b_lock;
  wire ber_count_inc;
  wire cable_unpull_enable;
  wire clear_rx_prbs_err_count;
  wire clear_rx_prbs_err_count0;
  wire clear_test_pattern_err_count;
  wire clear_test_pattern_err_count_reg;
  wire clk156;
  wire [147:0]configuration_vector;
  wire [0:0]core_status;
  wire dclk;
  wire [5:0]drp_daddr_o;
  wire drp_den_o;
  wire drp_drdy_i;
  wire [15:0]drp_drpdo_i;
  wire drp_gnt;
  wire drp_req;
  wire err_block_count_inc;
  wire gt_slip;
  wire gt_slip_int;
  wire gt_slip_reg__0;
  wire [7:0]gt_txc;
  wire [7:0]gt_txc_mux;
  wire [31:0]gt_txd;
  wire hiber;
  wire \ieee_counters_i/pcs_ber_count0 ;
  wire \ieee_counters_i/pcs_test_pattern_error_count0 ;
  wire \ieee_registers_i/common_reg_block/p_0_in2_in ;
  wire mcp1_gt_slip_int_reg;
  wire [65:0]mcp1_rx_66_raw;
  wire n_0_gt_slip_i_1;
  wire n_0_mcp1_b_lock_i_1;
  wire n_0_mcp1_b_lock_i_2;
  wire n_0_mcp1_hiber_i_1;
  wire n_0_mcp1_ignore_next_mismatch_i_1;
  wire n_0_mcp1_slip_done_i_1;
  wire n_0_mcp1_slip_i_1;
  wire n_0_mcp1_test_sh_i_1;
  wire n_0_pcs_top_i;
  wire n_10_txratefifo_i;
  wire n_11_pcs_top_i;
  wire n_11_txratefifo_i;
  wire n_12_txratefifo_i;
  wire n_13_txratefifo_i;
  wire n_14_txratefifo_i;
  wire n_153_pcs_top_i;
  wire n_154_pcs_top_i;
  wire n_155_pcs_top_i;
  wire n_156_pcs_top_i;
  wire n_157_pcs_top_i;
  wire n_158_pcs_top_i;
  wire n_159_pcs_top_i;
  wire n_15_txratefifo_i;
  wire n_161_pcs_top_i;
  wire n_162_pcs_top_i;
  wire n_163_pcs_top_i;
  wire n_164_pcs_top_i;
  wire n_165_pcs_top_i;
  wire n_166_pcs_top_i;
  wire n_168_pcs_top_i;
  wire n_16_txratefifo_i;
  wire n_177_pcs_top_i;
  wire n_178_pcs_top_i;
  wire n_179_pcs_top_i;
  wire n_17_txratefifo_i;
  wire n_180_pcs_top_i;
  wire n_181_pcs_top_i;
  wire n_182_pcs_top_i;
  wire n_183_pcs_top_i;
  wire n_184_pcs_top_i;
  wire n_185_pcs_top_i;
  wire n_186_pcs_top_i;
  wire n_187_pcs_top_i;
  wire n_188_pcs_top_i;
  wire n_18_txratefifo_i;
  wire n_19_txratefifo_i;
  wire n_20_txratefifo_i;
  wire n_21_txratefifo_i;
  wire n_22_txratefifo_i;
  wire n_23_txratefifo_i;
  wire n_24_txratefifo_i;
  wire n_25_txratefifo_i;
  wire n_26_txratefifo_i;
  wire n_27_txratefifo_i;
  wire n_28_txratefifo_i;
  wire n_29_txratefifo_i;
  wire n_2_rxusrclk2_clk156_resyncs_i;
  wire n_30_txratefifo_i;
  wire n_31_txratefifo_i;
  wire n_32_txratefifo_i;
  wire n_33_txratefifo_i;
  wire n_34_txratefifo_i;
  wire n_35_txratefifo_i;
  wire n_36_txratefifo_i;
  wire n_37_txratefifo_i;
  wire n_38_txratefifo_i;
  wire n_39_txratefifo_i;
  wire n_3_rxusrclk2_clk156_resyncs_i;
  wire n_40_txratefifo_i;
  wire n_4_clk156_rxusrclk2_resyncs_i;
  wire n_4_rxusrclk2_clk156_resyncs_i;
  wire n_50_management_inst;
  wire n_58_management_inst;
  wire n_59_management_inst;
  wire n_5_pcs_top_i;
  wire n_60_management_inst;
  wire n_6_clk156_rxusrclk2_resyncs_i;
  wire n_76_pcs_top_i;
  wire n_77_pcs_top_i;
  wire n_78_pcs_top_i;
  wire n_79_pcs_top_i;
  wire n_7_clk156_rxusrclk2_resyncs_i;
  wire n_80_pcs_top_i;
  wire n_81_pcs_top_i;
  wire n_82_pcs_top_i;
  wire n_83_pcs_top_i;
  wire n_84_pcs_top_i;
  wire n_85_pcs_top_i;
  wire n_86_pcs_top_i;
  wire n_9_pcs_top_i;
  wire n_9_txratefifo_i;
  wire [0:0]out;
  wire [5:5]pcs_ber_count;
  wire pcs_error_block_count_control_core_int;
  wire pcs_loopback_txclk322;
  wire pcs_reset_core_reg;
  wire pcs_rx_link_up_core_reg;
  wire pcs_rx_link_up_core_sync_int;
  wire pcs_rxreset;
  wire pcs_rxreset_int;
  wire pma_pmd_reset_clear_core_intr;
  wire pma_pmd_status_tx_fault_core_int;
  wire [2:0]pma_pmd_type;
  wire prbs31_rx_enable_core_int;
  wire prbs31_rx_enable_core_reg;
  wire prbs31_tx_enable_core_int;
  wire prbs31_tx_enable_core_reg;
  wire resetdone;
  wire [33:0]rx_34_gt;
  wire [65:0]rx_66_raw_int;
  wire \rx_pcs_i/rx_block_lock_fsm_i/mcp1_state0 ;
  wire \rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh ;
  wire [4:4]\rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg ;
  wire \rx_pcs_i/signal_ok_reg ;
  wire rx_test_data_patt_sel_int;
  wire rx_test_mode_int;
  wire rx_test_mode_int_reg;
  wire rx_test_patt_sel_int;
  wire [7:0]rx_xgmii_ctrl_int;
  wire [63:0]rx_xgmii_data_int;
  wire rxdatavalid;
  wire rxheadervalid;
  wire rxusrclk2;
(* RTL_KEEP = "true" *)   wire rxusrclk2_en156;
  wire signal_detect;
  wire signal_detect_comb;
  wire signal_detect_sync;
  wire [43:0]status_vector;
  wire [65:0]tx_66_scr_int;
  wire tx_disable;
  wire tx_resetdone;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [7:0]xgmii_rxc_ebuff;
  wire [63:0]xgmii_rxd;
  wire [63:0]xgmii_rxd_ebuff;
  wire [7:0]xgmii_txc;
(* DONT_TOUCH *)   wire [7:0]xgmii_txc_reg;
(* DONT_TOUCH *)   wire [7:0]xgmii_txc_reg2;
  wire [63:0]xgmii_txd;
(* DONT_TOUCH *)   wire [63:0]xgmii_txd_reg;
(* DONT_TOUCH *)   wire [63:0]xgmii_txd_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE clear_rx_prbs_err_count_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(clear_rx_prbs_err_count0),
        .Q(clear_rx_prbs_err_count),
        .R(\<const0> ));
FDRE clear_test_pattern_err_count_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(clear_test_pattern_err_count),
        .Q(clear_test_pattern_err_count_reg),
        .R(\<const0> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized1 clk156_rxusrclk2_resets_resyncs_i
       (.O2(O2),
        .pcs_reset_core_reg(pcs_reset_core_reg),
        .pcs_rxreset(pcs_rxreset),
        .pcs_rxreset_int(pcs_rxreset_int),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized0 clk156_rxusrclk2_resyncs_i
       (.I1(rxusrclk2_en156),
        .I2(O2),
        .O1(O1),
        .O2(n_4_clk156_rxusrclk2_resyncs_i),
        .O3(n_6_clk156_rxusrclk2_resyncs_i),
        .O4(n_7_clk156_rxusrclk2_resyncs_i),
        .b_lock(b_lock),
        .clear_rx_prbs_err_count0(clear_rx_prbs_err_count0),
        .clear_test_pattern_err_count_reg(clear_test_pattern_err_count_reg),
        .configuration_vector(configuration_vector[122:120]),
        .err_block_count_inc(err_block_count_inc),
        .pcs_rxreset_int(pcs_rxreset_int),
        .prbs31_rx_enable_core_reg(prbs31_rx_enable_core_reg),
        .rx_test_data_patt_sel_int(rx_test_data_patt_sel_int),
        .rx_test_mode_int(rx_test_mode_int),
        .rx_test_mode_int_reg(rx_test_mode_int_reg),
        .rx_test_patt_sel_int(rx_test_patt_sel_int),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized2 clk156_txusrclk2_resyncs_i
       (.SR(pcs_loopback_txclk322),
        .TXPRBSSEL(TXPRBSSEL),
        .configuration_vector(configuration_vector[2]),
        .prbs31_tx_enable_core_reg(prbs31_tx_enable_core_reg),
        .txusrclk2(txusrclk2));
LUT2 #(
    .INIT(4'h2)) 
     gt_slip_i_1
       (.I0(mcp1_gt_slip_int_reg),
        .I1(gt_slip_reg__0),
        .O(n_0_gt_slip_i_1));
FDRE gt_slip_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_0_gt_slip_i_1),
        .Q(gt_slip),
        .R(\<const0> ));
FDRE gt_slip_reg_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(mcp1_gt_slip_int_reg),
        .Q(gt_slip_reg__0),
        .R(\<const0> ));
FDRE \gt_txc_reg[0] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(gt_txc_mux[0]),
        .Q(gt_txc[0]),
        .R(pcs_loopback_txclk322));
FDSE \gt_txc_reg[1] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(gt_txc_mux[1]),
        .Q(gt_txc[1]),
        .S(pcs_loopback_txclk322));
FDRE \gt_txc_reg[2] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(gt_txc_mux[2]),
        .Q(gt_txc[2]),
        .R(\<const0> ));
FDRE \gt_txc_reg[3] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(gt_txc_mux[3]),
        .Q(gt_txc[3]),
        .R(\<const0> ));
FDRE \gt_txc_reg[4] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(gt_txc_mux[4]),
        .Q(gt_txc[4]),
        .R(\<const0> ));
FDRE \gt_txc_reg[5] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(gt_txc_mux[5]),
        .Q(gt_txc[5]),
        .R(\<const0> ));
FDRE \gt_txc_reg[6] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(gt_txc_mux[6]),
        .Q(gt_txc[6]),
        .R(\<const0> ));
FDRE \gt_txc_reg[7] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(gt_txc_mux[7]),
        .Q(gt_txc[7]),
        .R(\<const0> ));
FDSE \gt_txd_reg[0] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_40_txratefifo_i),
        .Q(gt_txd[0]),
        .S(pcs_loopback_txclk322));
FDRE \gt_txd_reg[10] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_30_txratefifo_i),
        .Q(gt_txd[10]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[11] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_29_txratefifo_i),
        .Q(gt_txd[11]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[12] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_28_txratefifo_i),
        .Q(gt_txd[12]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[13] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_27_txratefifo_i),
        .Q(gt_txd[13]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[14] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_26_txratefifo_i),
        .Q(gt_txd[14]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[15] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_25_txratefifo_i),
        .Q(gt_txd[15]),
        .R(pcs_loopback_txclk322));
FDSE \gt_txd_reg[16] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_24_txratefifo_i),
        .Q(gt_txd[16]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[17] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_23_txratefifo_i),
        .Q(gt_txd[17]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[18] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_22_txratefifo_i),
        .Q(gt_txd[18]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[19] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_21_txratefifo_i),
        .Q(gt_txd[19]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[1] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_39_txratefifo_i),
        .Q(gt_txd[1]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[20] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_20_txratefifo_i),
        .Q(gt_txd[20]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[21] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_19_txratefifo_i),
        .Q(gt_txd[21]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[22] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_18_txratefifo_i),
        .Q(gt_txd[22]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[23] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_17_txratefifo_i),
        .Q(gt_txd[23]),
        .S(pcs_loopback_txclk322));
FDRE \gt_txd_reg[24] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_16_txratefifo_i),
        .Q(gt_txd[24]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[25] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_15_txratefifo_i),
        .Q(gt_txd[25]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[26] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_14_txratefifo_i),
        .Q(gt_txd[26]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[27] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_13_txratefifo_i),
        .Q(gt_txd[27]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[28] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_12_txratefifo_i),
        .Q(gt_txd[28]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[29] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_11_txratefifo_i),
        .Q(gt_txd[29]),
        .R(pcs_loopback_txclk322));
FDSE \gt_txd_reg[2] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_38_txratefifo_i),
        .Q(gt_txd[2]),
        .S(pcs_loopback_txclk322));
FDRE \gt_txd_reg[30] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_10_txratefifo_i),
        .Q(gt_txd[30]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[31] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_9_txratefifo_i),
        .Q(gt_txd[31]),
        .R(pcs_loopback_txclk322));
FDSE \gt_txd_reg[3] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_37_txratefifo_i),
        .Q(gt_txd[3]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[4] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_36_txratefifo_i),
        .Q(gt_txd[4]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[5] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_35_txratefifo_i),
        .Q(gt_txd[5]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[6] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_34_txratefifo_i),
        .Q(gt_txd[6]),
        .S(pcs_loopback_txclk322));
FDSE \gt_txd_reg[7] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_33_txratefifo_i),
        .Q(gt_txd[7]),
        .S(pcs_loopback_txclk322));
FDRE \gt_txd_reg[8] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_32_txratefifo_i),
        .Q(gt_txd[8]),
        .R(pcs_loopback_txclk322));
FDRE \gt_txd_reg[9] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_31_txratefifo_i),
        .Q(gt_txd[9]),
        .R(pcs_loopback_txclk322));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_management_top management_inst
       (.E(\ieee_counters_i/pcs_ber_count0 ),
        .I1(n_4_rxusrclk2_clk156_resyncs_i),
        .I2(n_3_rxusrclk2_clk156_resyncs_i),
        .I3(n_2_rxusrclk2_clk156_resyncs_i),
        .I4(I3),
        .O1(O3),
        .O2(n_50_management_inst),
        .O3(n_58_management_inst),
        .O4(n_59_management_inst),
        .O5(n_60_management_inst),
        .Q(pcs_ber_count),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .clk156(clk156),
        .configuration_vector({configuration_vector[147:142],configuration_vector[125],configuration_vector[122],configuration_vector[3],configuration_vector[0]}),
        .dclk(dclk),
        .drp_daddr_o(drp_daddr_o),
        .drp_den_o(drp_den_o),
        .drp_drdy_i(drp_drdy_i),
        .drp_drpdo_i(drp_drpdo_i),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .out(out),
        .p_0_in2_in(\ieee_registers_i/common_reg_block/p_0_in2_in ),
        .pcs_error_block_count_control_core_int(pcs_error_block_count_control_core_int),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int),
        .pcs_test_pattern_error_count0(\ieee_counters_i/pcs_test_pattern_error_count0 ),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .pma_pmd_status_tx_fault_core_int(pma_pmd_status_tx_fault_core_int),
        .pma_pmd_type(pma_pmd_type),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector),
        .tx_resetdone(tx_resetdone));
LUT3 #(
    .INIT(8'h08)) 
     mcp1_b_lock_i_1
       (.I0(n_0_mcp1_b_lock_i_2),
        .I1(\rx_pcs_i/signal_ok_reg ),
        .I2(n_0_pcs_top_i),
        .O(n_0_mcp1_b_lock_i_1));
LUT6 #(
    .INIT(64'h55F7FF5F0000080A)) 
     mcp1_b_lock_i_2
       (.I0(rxusrclk2_en156),
        .I1(n_155_pcs_top_i),
        .I2(n_166_pcs_top_i),
        .I3(n_154_pcs_top_i),
        .I4(n_153_pcs_top_i),
        .I5(b_lock),
        .O(n_0_mcp1_b_lock_i_2));
(* SHREG_EXTRACT = "no" *) 
   FDRE mcp1_gt_slip_int_reg_reg
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(gt_slip_int),
        .Q(mcp1_gt_slip_int_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h5775575700200000)) 
     mcp1_hiber_i_1
       (.I0(rxusrclk2_en156),
        .I1(n_156_pcs_top_i),
        .I2(n_157_pcs_top_i),
        .I3(n_158_pcs_top_i),
        .I4(n_165_pcs_top_i),
        .I5(hiber),
        .O(n_0_mcp1_hiber_i_1));
LUT5 #(
    .INIT(32'h77770020)) 
     mcp1_ignore_next_mismatch_i_1
       (.I0(rxusrclk2_en156),
        .I1(n_159_pcs_top_i),
        .I2(n_162_pcs_top_i),
        .I3(\rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg ),
        .I4(n_9_pcs_top_i),
        .O(n_0_mcp1_ignore_next_mismatch_i_1));
FDRE \mcp1_rx_66_raw_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[0]),
        .Q(mcp1_rx_66_raw[0]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[10] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[10]),
        .Q(mcp1_rx_66_raw[10]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[11] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[11]),
        .Q(mcp1_rx_66_raw[11]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[12] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[12]),
        .Q(mcp1_rx_66_raw[12]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[13] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[13]),
        .Q(mcp1_rx_66_raw[13]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[14] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[14]),
        .Q(mcp1_rx_66_raw[14]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[15] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[15]),
        .Q(mcp1_rx_66_raw[15]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[16] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[16]),
        .Q(mcp1_rx_66_raw[16]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[17] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[17]),
        .Q(mcp1_rx_66_raw[17]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[18] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[18]),
        .Q(mcp1_rx_66_raw[18]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[19] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[19]),
        .Q(mcp1_rx_66_raw[19]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[1]),
        .Q(mcp1_rx_66_raw[1]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[20] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[20]),
        .Q(mcp1_rx_66_raw[20]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[21] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[21]),
        .Q(mcp1_rx_66_raw[21]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[22] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[22]),
        .Q(mcp1_rx_66_raw[22]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[23] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[23]),
        .Q(mcp1_rx_66_raw[23]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[24] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[24]),
        .Q(mcp1_rx_66_raw[24]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[25] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[25]),
        .Q(mcp1_rx_66_raw[25]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[26] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[26]),
        .Q(mcp1_rx_66_raw[26]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[27] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[27]),
        .Q(mcp1_rx_66_raw[27]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[28] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[28]),
        .Q(mcp1_rx_66_raw[28]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[29] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[29]),
        .Q(mcp1_rx_66_raw[29]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[2]),
        .Q(mcp1_rx_66_raw[2]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[30] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[30]),
        .Q(mcp1_rx_66_raw[30]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[31] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[31]),
        .Q(mcp1_rx_66_raw[31]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[32] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[32]),
        .Q(mcp1_rx_66_raw[32]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[33] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[33]),
        .Q(mcp1_rx_66_raw[33]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[34] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[34]),
        .Q(mcp1_rx_66_raw[34]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[35] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[35]),
        .Q(mcp1_rx_66_raw[35]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[36] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[36]),
        .Q(mcp1_rx_66_raw[36]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[37] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[37]),
        .Q(mcp1_rx_66_raw[37]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[38] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[38]),
        .Q(mcp1_rx_66_raw[38]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[39] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[39]),
        .Q(mcp1_rx_66_raw[39]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[3]),
        .Q(mcp1_rx_66_raw[3]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[40] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[40]),
        .Q(mcp1_rx_66_raw[40]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[41] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[41]),
        .Q(mcp1_rx_66_raw[41]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[42] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[42]),
        .Q(mcp1_rx_66_raw[42]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[43] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[43]),
        .Q(mcp1_rx_66_raw[43]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[44] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[44]),
        .Q(mcp1_rx_66_raw[44]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[45] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[45]),
        .Q(mcp1_rx_66_raw[45]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[46] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[46]),
        .Q(mcp1_rx_66_raw[46]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[47] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[47]),
        .Q(mcp1_rx_66_raw[47]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[48] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[48]),
        .Q(mcp1_rx_66_raw[48]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[49] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[49]),
        .Q(mcp1_rx_66_raw[49]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[4]),
        .Q(mcp1_rx_66_raw[4]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[50] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[50]),
        .Q(mcp1_rx_66_raw[50]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[51] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[51]),
        .Q(mcp1_rx_66_raw[51]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[52] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[52]),
        .Q(mcp1_rx_66_raw[52]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[53] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[53]),
        .Q(mcp1_rx_66_raw[53]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[54] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[54]),
        .Q(mcp1_rx_66_raw[54]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[55] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[55]),
        .Q(mcp1_rx_66_raw[55]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[56] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[56]),
        .Q(mcp1_rx_66_raw[56]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[57] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[57]),
        .Q(mcp1_rx_66_raw[57]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[58] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[58]),
        .Q(mcp1_rx_66_raw[58]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[59] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[59]),
        .Q(mcp1_rx_66_raw[59]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[5]),
        .Q(mcp1_rx_66_raw[5]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[60] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[60]),
        .Q(mcp1_rx_66_raw[60]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[61] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[61]),
        .Q(mcp1_rx_66_raw[61]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[62] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[62]),
        .Q(mcp1_rx_66_raw[62]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[63] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[63]),
        .Q(mcp1_rx_66_raw[63]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[64] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[64]),
        .Q(mcp1_rx_66_raw[64]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[65] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[65]),
        .Q(mcp1_rx_66_raw[65]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[6]),
        .Q(mcp1_rx_66_raw[6]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[7]),
        .Q(mcp1_rx_66_raw[7]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[8] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[8]),
        .Q(mcp1_rx_66_raw[8]),
        .R(\<const0> ));
FDRE \mcp1_rx_66_raw_reg[9] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_66_raw_int[9]),
        .Q(mcp1_rx_66_raw[9]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000E20000)) 
     mcp1_slip_done_i_1
       (.I0(n_5_pcs_top_i),
        .I1(rxusrclk2_en156),
        .I2(n_168_pcs_top_i),
        .I3(n_0_pcs_top_i),
        .I4(\rx_pcs_i/signal_ok_reg ),
        .I5(n_164_pcs_top_i),
        .O(n_0_mcp1_slip_done_i_1));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     mcp1_slip_i_1
       (.I0(gt_slip_int),
        .I1(rxusrclk2_en156),
        .I2(n_163_pcs_top_i),
        .I3(n_153_pcs_top_i),
        .I4(n_154_pcs_top_i),
        .I5(\rx_pcs_i/rx_block_lock_fsm_i/mcp1_state0 ),
        .O(n_0_mcp1_slip_i_1));
LUT6 #(
    .INIT(64'h00000000EEE20000)) 
     mcp1_test_sh_i_1
       (.I0(\rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh ),
        .I1(rxusrclk2_en156),
        .I2(n_153_pcs_top_i),
        .I3(n_154_pcs_top_i),
        .I4(\rx_pcs_i/signal_ok_reg ),
        .I5(n_0_pcs_top_i),
        .O(n_0_mcp1_test_sh_i_1));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_1 norm_err_block_counter_i
       (.I1(rxusrclk2_en156),
        .O2(O2),
        .clk156(clk156),
        .err_block_count_inc(err_block_count_inc),
        .pcs_error_block_count_control_core_int(pcs_error_block_count_control_core_int),
        .rx_test_mode_int_reg(rx_test_mode_int_reg),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync_3 pcs_ber_counter_i
       (.E(\ieee_counters_i/pcs_ber_count0 ),
        .I1(n_50_management_inst),
        .I2(rxusrclk2_en156),
        .O2(O2),
        .Q(pcs_ber_count),
        .ber_count_inc(ber_count_inc),
        .clk156(clk156),
        .rxusrclk2(rxusrclk2));
FDRE pcs_reset_core_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(status_vector[6]),
        .Q(pcs_reset_core_reg),
        .R(\<const0> ));
FDRE pcs_rx_link_up_core_reg_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(n_161_pcs_top_i),
        .Q(pcs_rx_link_up_core_reg),
        .R(\<const0> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_top pcs_top_i
       (.I1(rxusrclk2_en156),
        .I10(n_6_clk156_rxusrclk2_resyncs_i),
        .I11(n_7_clk156_rxusrclk2_resyncs_i),
        .I2(n_0_mcp1_test_sh_i_1),
        .I3(n_0_mcp1_slip_done_i_1),
        .I4(n_0_mcp1_b_lock_i_1),
        .I5(n_0_mcp1_slip_i_1),
        .I6(n_0_mcp1_hiber_i_1),
        .I7(n_0_mcp1_ignore_next_mismatch_i_1),
        .I8(signal_detect),
        .I9(mcp1_rx_66_raw),
        .O1(n_0_pcs_top_i),
        .O10(n_81_pcs_top_i),
        .O11(n_82_pcs_top_i),
        .O12(n_83_pcs_top_i),
        .O13(n_84_pcs_top_i),
        .O14(n_85_pcs_top_i),
        .O15(n_86_pcs_top_i),
        .O16(n_153_pcs_top_i),
        .O17(n_154_pcs_top_i),
        .O18(n_155_pcs_top_i),
        .O19({n_156_pcs_top_i,n_157_pcs_top_i,n_158_pcs_top_i}),
        .O2(n_5_pcs_top_i),
        .O20(n_159_pcs_top_i),
        .O21(\rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg ),
        .O22(n_162_pcs_top_i),
        .O23(n_163_pcs_top_i),
        .O24(n_164_pcs_top_i),
        .O25(n_165_pcs_top_i),
        .O26(n_166_pcs_top_i),
        .O27(n_168_pcs_top_i),
        .O28(rx_xgmii_ctrl_int),
        .O29(n_177_pcs_top_i),
        .O3(n_9_pcs_top_i),
        .O30(n_178_pcs_top_i),
        .O31(n_179_pcs_top_i),
        .O32(n_180_pcs_top_i),
        .O33(n_181_pcs_top_i),
        .O34(n_182_pcs_top_i),
        .O35(n_183_pcs_top_i),
        .O36(n_184_pcs_top_i),
        .O37(n_185_pcs_top_i),
        .O38(n_186_pcs_top_i),
        .O39(n_187_pcs_top_i),
        .O4(n_11_pcs_top_i),
        .O40(n_188_pcs_top_i),
        .O5(n_76_pcs_top_i),
        .O6(n_77_pcs_top_i),
        .O7(n_78_pcs_top_i),
        .O8(n_79_pcs_top_i),
        .O9(n_80_pcs_top_i),
        .Q(rx_xgmii_data_int),
        .SR(\rx_pcs_i/rx_block_lock_fsm_i/mcp1_state0 ),
        .b_lock(b_lock),
        .ber_count_inc(ber_count_inc),
        .cable_unpull_enable(cable_unpull_enable),
        .clk156(clk156),
        .configuration_vector({configuration_vector[141:126],configuration_vector[123],configuration_vector[121:4]}),
        .err_block_count_inc(err_block_count_inc),
        .gt_slip_int(gt_slip_int),
        .hiber(hiber),
        .mcp1_test_sh(\rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh ),
        .pcs_rx_link_up_core_int(n_161_pcs_top_i),
        .pcs_rxreset(pcs_rxreset),
        .rx_test_data_patt_sel_int(rx_test_data_patt_sel_int),
        .rx_test_mode_int(rx_test_mode_int),
        .rx_test_patt_sel_int(rx_test_patt_sel_int),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect_comb),
        .signal_ok_reg(\rx_pcs_i/signal_ok_reg ),
        .status_vector(status_vector[6]),
        .tx_66_fifo(tx_66_scr_int),
        .tx_xgmii_ctrl(xgmii_txc_reg),
        .tx_xgmii_data(xgmii_txd_reg));
FDRE pma_pmd_reset_clear_core_intr_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(resetdone),
        .Q(pma_pmd_reset_clear_core_intr),
        .R(\<const0> ));
FDRE prbs31_rx_enable_core_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(prbs31_rx_enable_core_int),
        .Q(prbs31_rx_enable_core_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     prbs31_tx_enable_core_reg_i_1
       (.I0(configuration_vector[124]),
        .I1(configuration_vector[123]),
        .O(prbs31_tx_enable_core_int));
FDRE prbs31_tx_enable_core_reg_reg
       (.C(clk156),
        .CE(\<const1> ),
        .D(prbs31_tx_enable_core_int),
        .Q(prbs31_tx_enable_core_reg),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[0] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(Q[0]),
        .Q(rx_34_gt[0]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[10] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[8]),
        .Q(rx_34_gt[10]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[11] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[9]),
        .Q(rx_34_gt[11]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[12] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[10]),
        .Q(rx_34_gt[12]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[13] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[11]),
        .Q(rx_34_gt[13]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[14] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[12]),
        .Q(rx_34_gt[14]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[15] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[13]),
        .Q(rx_34_gt[15]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[16] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[14]),
        .Q(rx_34_gt[16]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[17] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[15]),
        .Q(rx_34_gt[17]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[18] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[16]),
        .Q(rx_34_gt[18]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[19] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[17]),
        .Q(rx_34_gt[19]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[1] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(Q[1]),
        .Q(rx_34_gt[1]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[20] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[18]),
        .Q(rx_34_gt[20]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[21] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[19]),
        .Q(rx_34_gt[21]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[22] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[20]),
        .Q(rx_34_gt[22]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[23] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[21]),
        .Q(rx_34_gt[23]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[24] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[22]),
        .Q(rx_34_gt[24]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[25] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[23]),
        .Q(rx_34_gt[25]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[26] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[24]),
        .Q(rx_34_gt[26]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[27] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[25]),
        .Q(rx_34_gt[27]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[28] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[26]),
        .Q(rx_34_gt[28]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[29] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[27]),
        .Q(rx_34_gt[29]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[2] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[0]),
        .Q(rx_34_gt[2]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[30] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[28]),
        .Q(rx_34_gt[30]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[31] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[29]),
        .Q(rx_34_gt[31]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[32] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[30]),
        .Q(rx_34_gt[32]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[33] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[31]),
        .Q(rx_34_gt[33]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[3] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[1]),
        .Q(rx_34_gt[3]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[4] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[2]),
        .Q(rx_34_gt[4]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[5] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[3]),
        .Q(rx_34_gt[5]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[6] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[4]),
        .Q(rx_34_gt[6]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[7] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[5]),
        .Q(rx_34_gt[7]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[8] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[6]),
        .Q(rx_34_gt[8]),
        .R(\<const0> ));
FDRE \rx_34_gt_reg[9] 
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(I4[7]),
        .Q(rx_34_gt[9]),
        .R(\<const0> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_elastic_buffer rx_elastic_buffer_i
       (.D(rx_xgmii_data_int),
        .E(E),
        .I1(n_181_pcs_top_i),
        .I10(n_187_pcs_top_i),
        .I11(n_185_pcs_top_i),
        .I12(n_86_pcs_top_i),
        .I13(n_85_pcs_top_i),
        .I14(n_84_pcs_top_i),
        .I15(n_83_pcs_top_i),
        .I16(n_82_pcs_top_i),
        .I17(n_81_pcs_top_i),
        .I18(n_183_pcs_top_i),
        .I19(n_182_pcs_top_i),
        .I2(n_179_pcs_top_i),
        .I20(n_180_pcs_top_i),
        .I21(n_178_pcs_top_i),
        .I22(n_188_pcs_top_i),
        .I23(n_186_pcs_top_i),
        .I24(n_184_pcs_top_i),
        .I25(rxusrclk2_en156),
        .I26(I1),
        .I27(rx_xgmii_ctrl_int),
        .I3(n_80_pcs_top_i),
        .I4(n_79_pcs_top_i),
        .I5(n_78_pcs_top_i),
        .I6(n_77_pcs_top_i),
        .I7(n_76_pcs_top_i),
        .I8(n_11_pcs_top_i),
        .I9(n_177_pcs_top_i),
        .O1(O4),
        .O2(O2),
        .clk156(clk156),
        .out(out),
        .rxusrclk2(rxusrclk2),
        .xgmii_rxc_ebuff(xgmii_rxc_ebuff),
        .xgmii_rxd_ebuff(xgmii_rxd_ebuff));
FDRE rx_test_mode_int_reg_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(rx_test_mode_int),
        .Q(rx_test_mode_int_reg),
        .R(\<const0> ));
FDRE rxdatavalid_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(Q[2]),
        .Q(rxdatavalid),
        .R(\<const0> ));
FDRE rxheadervalid_reg
       (.C(rxusrclk2),
        .CE(\<const1> ),
        .D(Q[3]),
        .Q(rxheadervalid),
        .R(\<const0> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxratecounter rxratecounter_i
       (.D(rx_66_raw_int),
        .O1(rxusrclk2_en156),
        .Q(rx_34_gt),
        .rxdatavalid(rxdatavalid),
        .rxheadervalid(rxheadervalid),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_g_resyncs rxusrclk2_clk156_resyncs_i
       (.O1(n_2_rxusrclk2_clk156_resyncs_i),
        .O2(n_3_rxusrclk2_clk156_resyncs_i),
        .O3(n_4_rxusrclk2_clk156_resyncs_i),
        .b_lock(b_lock),
        .clk156(clk156),
        .core_status(core_status),
        .hiber(hiber),
        .out(out),
        .p_0_in2_in(\ieee_registers_i/common_reg_block/p_0_in2_in ),
        .pcs_rx_link_up_core_reg(pcs_rx_link_up_core_reg),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer synch_4
       (.configuration_vector(configuration_vector[1]),
        .tx_disable(tx_disable),
        .txusrclk2(txusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_synchronizer_2 synch_5
       (.clk156(clk156),
        .signal_detect_comb(signal_detect_comb),
        .signal_detect_sync(signal_detect_sync));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync test_err_block_counter_i
       (.I1(n_59_management_inst),
        .I2(n_58_management_inst),
        .I3(n_60_management_inst),
        .I4(n_4_clk156_rxusrclk2_resyncs_i),
        .I5(rxusrclk2_en156),
        .O2(O2),
        .clk156(clk156),
        .pcs_test_pattern_error_count0(\ieee_counters_i/pcs_test_pattern_error_count0 ),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_txratefifo txratefifo_i
       (.D(gt_txc_mux),
        .I2(I2),
        .O1({n_9_txratefifo_i,n_10_txratefifo_i,n_11_txratefifo_i,n_12_txratefifo_i,n_13_txratefifo_i,n_14_txratefifo_i,n_15_txratefifo_i,n_16_txratefifo_i,n_17_txratefifo_i,n_18_txratefifo_i,n_19_txratefifo_i,n_20_txratefifo_i,n_21_txratefifo_i,n_22_txratefifo_i,n_23_txratefifo_i,n_24_txratefifo_i,n_25_txratefifo_i,n_26_txratefifo_i,n_27_txratefifo_i,n_28_txratefifo_i,n_29_txratefifo_i,n_30_txratefifo_i,n_31_txratefifo_i,n_32_txratefifo_i,n_33_txratefifo_i,n_34_txratefifo_i,n_35_txratefifo_i,n_36_txratefifo_i,n_37_txratefifo_i,n_38_txratefifo_i,n_39_txratefifo_i,n_40_txratefifo_i}),
        .clk156(clk156),
        .out(out),
        .pma_pmd_status_tx_fault_core_int(pma_pmd_status_tx_fault_core_int),
        .tx_66_fifo(tx_66_scr_int),
        .txusrclk2(txusrclk2));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[0]_INST_0 
       (.I0(xgmii_txc_reg2[0]),
        .I1(xgmii_rxc_ebuff[0]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxc[0]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[1]_INST_0 
       (.I0(xgmii_txc_reg2[1]),
        .I1(xgmii_rxc_ebuff[1]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxc[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[2]_INST_0 
       (.I0(xgmii_txc_reg2[2]),
        .I1(xgmii_rxc_ebuff[2]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxc[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[3]_INST_0 
       (.I0(xgmii_txc_reg2[3]),
        .I1(xgmii_rxc_ebuff[3]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxc[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[4]_INST_0 
       (.I0(xgmii_txc_reg2[4]),
        .I1(xgmii_rxc_ebuff[4]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxc[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[5]_INST_0 
       (.I0(xgmii_txc_reg2[5]),
        .I1(xgmii_rxc_ebuff[5]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxc[5]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[6]_INST_0 
       (.I0(xgmii_txc_reg2[6]),
        .I1(xgmii_rxc_ebuff[6]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxc[6]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[7]_INST_0 
       (.I0(xgmii_txc_reg2[7]),
        .I1(xgmii_rxc_ebuff[7]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxc[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[0]_INST_0 
       (.I0(xgmii_txd_reg2[0]),
        .I1(xgmii_rxd_ebuff[0]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[0]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[10]_INST_0 
       (.I0(xgmii_txd_reg2[10]),
        .I1(xgmii_rxd_ebuff[10]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[10]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[11]_INST_0 
       (.I0(xgmii_txd_reg2[11]),
        .I1(xgmii_rxd_ebuff[11]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[11]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[12]_INST_0 
       (.I0(xgmii_txd_reg2[12]),
        .I1(xgmii_rxd_ebuff[12]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[12]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[13]_INST_0 
       (.I0(xgmii_txd_reg2[13]),
        .I1(xgmii_rxd_ebuff[13]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[13]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[14]_INST_0 
       (.I0(xgmii_txd_reg2[14]),
        .I1(xgmii_rxd_ebuff[14]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[14]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[15]_INST_0 
       (.I0(xgmii_txd_reg2[15]),
        .I1(xgmii_rxd_ebuff[15]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[15]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[16]_INST_0 
       (.I0(xgmii_txd_reg2[16]),
        .I1(xgmii_rxd_ebuff[16]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[16]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[17]_INST_0 
       (.I0(xgmii_txd_reg2[17]),
        .I1(xgmii_rxd_ebuff[17]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[17]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[18]_INST_0 
       (.I0(xgmii_txd_reg2[18]),
        .I1(xgmii_rxd_ebuff[18]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[18]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[19]_INST_0 
       (.I0(xgmii_txd_reg2[19]),
        .I1(xgmii_rxd_ebuff[19]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[19]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[1]_INST_0 
       (.I0(xgmii_txd_reg2[1]),
        .I1(xgmii_rxd_ebuff[1]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[1]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[20]_INST_0 
       (.I0(xgmii_txd_reg2[20]),
        .I1(xgmii_rxd_ebuff[20]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[20]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[21]_INST_0 
       (.I0(xgmii_txd_reg2[21]),
        .I1(xgmii_rxd_ebuff[21]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[21]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[22]_INST_0 
       (.I0(xgmii_txd_reg2[22]),
        .I1(xgmii_rxd_ebuff[22]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[22]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[23]_INST_0 
       (.I0(xgmii_txd_reg2[23]),
        .I1(xgmii_rxd_ebuff[23]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[23]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[24]_INST_0 
       (.I0(xgmii_txd_reg2[24]),
        .I1(xgmii_rxd_ebuff[24]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[24]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[25]_INST_0 
       (.I0(xgmii_txd_reg2[25]),
        .I1(xgmii_rxd_ebuff[25]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[25]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[26]_INST_0 
       (.I0(xgmii_txd_reg2[26]),
        .I1(xgmii_rxd_ebuff[26]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[26]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[27]_INST_0 
       (.I0(xgmii_txd_reg2[27]),
        .I1(xgmii_rxd_ebuff[27]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[27]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[28]_INST_0 
       (.I0(xgmii_txd_reg2[28]),
        .I1(xgmii_rxd_ebuff[28]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[28]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[29]_INST_0 
       (.I0(xgmii_txd_reg2[29]),
        .I1(xgmii_rxd_ebuff[29]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[29]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[2]_INST_0 
       (.I0(xgmii_txd_reg2[2]),
        .I1(xgmii_rxd_ebuff[2]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[2]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[30]_INST_0 
       (.I0(xgmii_txd_reg2[30]),
        .I1(xgmii_rxd_ebuff[30]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[30]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[31]_INST_0 
       (.I0(xgmii_txd_reg2[31]),
        .I1(xgmii_rxd_ebuff[31]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[31]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[32]_INST_0 
       (.I0(xgmii_txd_reg2[32]),
        .I1(xgmii_rxd_ebuff[32]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[32]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[33]_INST_0 
       (.I0(xgmii_txd_reg2[33]),
        .I1(xgmii_rxd_ebuff[33]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[33]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[34]_INST_0 
       (.I0(xgmii_txd_reg2[34]),
        .I1(xgmii_rxd_ebuff[34]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[34]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[35]_INST_0 
       (.I0(xgmii_txd_reg2[35]),
        .I1(xgmii_rxd_ebuff[35]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[35]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[36]_INST_0 
       (.I0(xgmii_txd_reg2[36]),
        .I1(xgmii_rxd_ebuff[36]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[36]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[37]_INST_0 
       (.I0(xgmii_txd_reg2[37]),
        .I1(xgmii_rxd_ebuff[37]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[37]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[38]_INST_0 
       (.I0(xgmii_txd_reg2[38]),
        .I1(xgmii_rxd_ebuff[38]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[38]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[39]_INST_0 
       (.I0(xgmii_txd_reg2[39]),
        .I1(xgmii_rxd_ebuff[39]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[39]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[3]_INST_0 
       (.I0(xgmii_txd_reg2[3]),
        .I1(xgmii_rxd_ebuff[3]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[3]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[40]_INST_0 
       (.I0(xgmii_txd_reg2[40]),
        .I1(xgmii_rxd_ebuff[40]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[40]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[41]_INST_0 
       (.I0(xgmii_txd_reg2[41]),
        .I1(xgmii_rxd_ebuff[41]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[41]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[42]_INST_0 
       (.I0(xgmii_txd_reg2[42]),
        .I1(xgmii_rxd_ebuff[42]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[42]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[43]_INST_0 
       (.I0(xgmii_txd_reg2[43]),
        .I1(xgmii_rxd_ebuff[43]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[43]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[44]_INST_0 
       (.I0(xgmii_txd_reg2[44]),
        .I1(xgmii_rxd_ebuff[44]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[44]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[45]_INST_0 
       (.I0(xgmii_txd_reg2[45]),
        .I1(xgmii_rxd_ebuff[45]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[45]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[46]_INST_0 
       (.I0(xgmii_txd_reg2[46]),
        .I1(xgmii_rxd_ebuff[46]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[46]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[47]_INST_0 
       (.I0(xgmii_txd_reg2[47]),
        .I1(xgmii_rxd_ebuff[47]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[47]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[48]_INST_0 
       (.I0(xgmii_txd_reg2[48]),
        .I1(xgmii_rxd_ebuff[48]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[48]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[49]_INST_0 
       (.I0(xgmii_txd_reg2[49]),
        .I1(xgmii_rxd_ebuff[49]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[49]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[4]_INST_0 
       (.I0(xgmii_txd_reg2[4]),
        .I1(xgmii_rxd_ebuff[4]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[4]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[50]_INST_0 
       (.I0(xgmii_txd_reg2[50]),
        .I1(xgmii_rxd_ebuff[50]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[50]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[51]_INST_0 
       (.I0(xgmii_txd_reg2[51]),
        .I1(xgmii_rxd_ebuff[51]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[51]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[52]_INST_0 
       (.I0(xgmii_txd_reg2[52]),
        .I1(xgmii_rxd_ebuff[52]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[52]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[53]_INST_0 
       (.I0(xgmii_txd_reg2[53]),
        .I1(xgmii_rxd_ebuff[53]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[53]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[54]_INST_0 
       (.I0(xgmii_txd_reg2[54]),
        .I1(xgmii_rxd_ebuff[54]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[54]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[55]_INST_0 
       (.I0(xgmii_txd_reg2[55]),
        .I1(xgmii_rxd_ebuff[55]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[55]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[56]_INST_0 
       (.I0(xgmii_txd_reg2[56]),
        .I1(xgmii_rxd_ebuff[56]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[56]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[57]_INST_0 
       (.I0(xgmii_txd_reg2[57]),
        .I1(xgmii_rxd_ebuff[57]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[57]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[58]_INST_0 
       (.I0(xgmii_txd_reg2[58]),
        .I1(xgmii_rxd_ebuff[58]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[58]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[59]_INST_0 
       (.I0(xgmii_txd_reg2[59]),
        .I1(xgmii_rxd_ebuff[59]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[59]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[5]_INST_0 
       (.I0(xgmii_txd_reg2[5]),
        .I1(xgmii_rxd_ebuff[5]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[5]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[60]_INST_0 
       (.I0(xgmii_txd_reg2[60]),
        .I1(xgmii_rxd_ebuff[60]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[60]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[61]_INST_0 
       (.I0(xgmii_txd_reg2[61]),
        .I1(xgmii_rxd_ebuff[61]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[61]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[62]_INST_0 
       (.I0(xgmii_txd_reg2[62]),
        .I1(xgmii_rxd_ebuff[62]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[62]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[63]_INST_0 
       (.I0(xgmii_txd_reg2[63]),
        .I1(xgmii_rxd_ebuff[63]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[63]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[6]_INST_0 
       (.I0(xgmii_txd_reg2[6]),
        .I1(xgmii_rxd_ebuff[6]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[6]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[7]_INST_0 
       (.I0(xgmii_txd_reg2[7]),
        .I1(xgmii_rxd_ebuff[7]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[7]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[8]_INST_0 
       (.I0(xgmii_txd_reg2[8]),
        .I1(xgmii_rxd_ebuff[8]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[8]));
LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[9]_INST_0 
       (.I0(xgmii_txd_reg2[9]),
        .I1(xgmii_rxd_ebuff[9]),
        .I2(configuration_vector[2]),
        .O(xgmii_rxd[9]));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[0]),
        .Q(xgmii_txc_reg2[0]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[1]),
        .Q(xgmii_txc_reg2[1]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[2]),
        .Q(xgmii_txc_reg2[2]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[3]),
        .Q(xgmii_txc_reg2[3]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[4]),
        .Q(xgmii_txc_reg2[4]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[5]),
        .Q(xgmii_txc_reg2[5]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[6]),
        .Q(xgmii_txc_reg2[6]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[7]),
        .Q(xgmii_txc_reg2[7]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[0]),
        .Q(xgmii_txc_reg[0]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[1]),
        .Q(xgmii_txc_reg[1]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[2]),
        .Q(xgmii_txc_reg[2]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[3]),
        .Q(xgmii_txc_reg[3]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[4]),
        .Q(xgmii_txc_reg[4]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[5]),
        .Q(xgmii_txc_reg[5]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[6]),
        .Q(xgmii_txc_reg[6]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txc_reg_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txc[7]),
        .Q(xgmii_txc_reg[7]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[0]),
        .Q(xgmii_txd_reg2[0]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[10] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[10]),
        .Q(xgmii_txd_reg2[10]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[11] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[11]),
        .Q(xgmii_txd_reg2[11]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[12] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[12]),
        .Q(xgmii_txd_reg2[12]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[13] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[13]),
        .Q(xgmii_txd_reg2[13]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[14] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[14]),
        .Q(xgmii_txd_reg2[14]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[15] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[15]),
        .Q(xgmii_txd_reg2[15]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[16] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[16]),
        .Q(xgmii_txd_reg2[16]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[17] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[17]),
        .Q(xgmii_txd_reg2[17]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[18] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[18]),
        .Q(xgmii_txd_reg2[18]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[19] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[19]),
        .Q(xgmii_txd_reg2[19]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[1]),
        .Q(xgmii_txd_reg2[1]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[20] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[20]),
        .Q(xgmii_txd_reg2[20]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[21] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[21]),
        .Q(xgmii_txd_reg2[21]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[22] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[22]),
        .Q(xgmii_txd_reg2[22]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[23] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[23]),
        .Q(xgmii_txd_reg2[23]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[24] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[24]),
        .Q(xgmii_txd_reg2[24]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[25] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[25]),
        .Q(xgmii_txd_reg2[25]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[26] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[26]),
        .Q(xgmii_txd_reg2[26]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[27] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[27]),
        .Q(xgmii_txd_reg2[27]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[28] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[28]),
        .Q(xgmii_txd_reg2[28]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[29] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[29]),
        .Q(xgmii_txd_reg2[29]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[2]),
        .Q(xgmii_txd_reg2[2]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[30] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[30]),
        .Q(xgmii_txd_reg2[30]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[31] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[31]),
        .Q(xgmii_txd_reg2[31]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[32] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[32]),
        .Q(xgmii_txd_reg2[32]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[33] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[33]),
        .Q(xgmii_txd_reg2[33]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[34] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[34]),
        .Q(xgmii_txd_reg2[34]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[35] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[35]),
        .Q(xgmii_txd_reg2[35]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[36] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[36]),
        .Q(xgmii_txd_reg2[36]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[37] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[37]),
        .Q(xgmii_txd_reg2[37]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[38] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[38]),
        .Q(xgmii_txd_reg2[38]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[39] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[39]),
        .Q(xgmii_txd_reg2[39]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[3]),
        .Q(xgmii_txd_reg2[3]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[40] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[40]),
        .Q(xgmii_txd_reg2[40]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[41] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[41]),
        .Q(xgmii_txd_reg2[41]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[42] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[42]),
        .Q(xgmii_txd_reg2[42]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[43] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[43]),
        .Q(xgmii_txd_reg2[43]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[44] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[44]),
        .Q(xgmii_txd_reg2[44]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[45] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[45]),
        .Q(xgmii_txd_reg2[45]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[46] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[46]),
        .Q(xgmii_txd_reg2[46]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[47] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[47]),
        .Q(xgmii_txd_reg2[47]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[48] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[48]),
        .Q(xgmii_txd_reg2[48]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[49] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[49]),
        .Q(xgmii_txd_reg2[49]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[4]),
        .Q(xgmii_txd_reg2[4]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[50] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[50]),
        .Q(xgmii_txd_reg2[50]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[51] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[51]),
        .Q(xgmii_txd_reg2[51]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[52] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[52]),
        .Q(xgmii_txd_reg2[52]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[53] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[53]),
        .Q(xgmii_txd_reg2[53]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[54] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[54]),
        .Q(xgmii_txd_reg2[54]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[55] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[55]),
        .Q(xgmii_txd_reg2[55]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[56] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[56]),
        .Q(xgmii_txd_reg2[56]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[57] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[57]),
        .Q(xgmii_txd_reg2[57]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[58] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[58]),
        .Q(xgmii_txd_reg2[58]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[59] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[59]),
        .Q(xgmii_txd_reg2[59]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[5]),
        .Q(xgmii_txd_reg2[5]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[60] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[60]),
        .Q(xgmii_txd_reg2[60]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[61] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[61]),
        .Q(xgmii_txd_reg2[61]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[62] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[62]),
        .Q(xgmii_txd_reg2[62]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[63] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[63]),
        .Q(xgmii_txd_reg2[63]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[6]),
        .Q(xgmii_txd_reg2[6]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[7]),
        .Q(xgmii_txd_reg2[7]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[8]),
        .Q(xgmii_txd_reg2[8]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[9] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[9]),
        .Q(xgmii_txd_reg2[9]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[0]),
        .Q(xgmii_txd_reg[0]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[10] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[10]),
        .Q(xgmii_txd_reg[10]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[11] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[11]),
        .Q(xgmii_txd_reg[11]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[12] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[12]),
        .Q(xgmii_txd_reg[12]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[13] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[13]),
        .Q(xgmii_txd_reg[13]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[14] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[14]),
        .Q(xgmii_txd_reg[14]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[15] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[15]),
        .Q(xgmii_txd_reg[15]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[16] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[16]),
        .Q(xgmii_txd_reg[16]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[17] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[17]),
        .Q(xgmii_txd_reg[17]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[18] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[18]),
        .Q(xgmii_txd_reg[18]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[19] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[19]),
        .Q(xgmii_txd_reg[19]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[1]),
        .Q(xgmii_txd_reg[1]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[20] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[20]),
        .Q(xgmii_txd_reg[20]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[21] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[21]),
        .Q(xgmii_txd_reg[21]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[22] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[22]),
        .Q(xgmii_txd_reg[22]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[23] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[23]),
        .Q(xgmii_txd_reg[23]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[24] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[24]),
        .Q(xgmii_txd_reg[24]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[25] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[25]),
        .Q(xgmii_txd_reg[25]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[26] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[26]),
        .Q(xgmii_txd_reg[26]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[27] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[27]),
        .Q(xgmii_txd_reg[27]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[28] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[28]),
        .Q(xgmii_txd_reg[28]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[29] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[29]),
        .Q(xgmii_txd_reg[29]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[2]),
        .Q(xgmii_txd_reg[2]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[30] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[30]),
        .Q(xgmii_txd_reg[30]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[31] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[31]),
        .Q(xgmii_txd_reg[31]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[32] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[32]),
        .Q(xgmii_txd_reg[32]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[33] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[33]),
        .Q(xgmii_txd_reg[33]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[34] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[34]),
        .Q(xgmii_txd_reg[34]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[35] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[35]),
        .Q(xgmii_txd_reg[35]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[36] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[36]),
        .Q(xgmii_txd_reg[36]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[37] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[37]),
        .Q(xgmii_txd_reg[37]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[38] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[38]),
        .Q(xgmii_txd_reg[38]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[39] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[39]),
        .Q(xgmii_txd_reg[39]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[3]),
        .Q(xgmii_txd_reg[3]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[40] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[40]),
        .Q(xgmii_txd_reg[40]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[41] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[41]),
        .Q(xgmii_txd_reg[41]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[42] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[42]),
        .Q(xgmii_txd_reg[42]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[43] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[43]),
        .Q(xgmii_txd_reg[43]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[44] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[44]),
        .Q(xgmii_txd_reg[44]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[45] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[45]),
        .Q(xgmii_txd_reg[45]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[46] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[46]),
        .Q(xgmii_txd_reg[46]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[47] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[47]),
        .Q(xgmii_txd_reg[47]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[48] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[48]),
        .Q(xgmii_txd_reg[48]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[49] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[49]),
        .Q(xgmii_txd_reg[49]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[4]),
        .Q(xgmii_txd_reg[4]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[50] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[50]),
        .Q(xgmii_txd_reg[50]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[51] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[51]),
        .Q(xgmii_txd_reg[51]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[52] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[52]),
        .Q(xgmii_txd_reg[52]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[53] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[53]),
        .Q(xgmii_txd_reg[53]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[54] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[54]),
        .Q(xgmii_txd_reg[54]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[55] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[55]),
        .Q(xgmii_txd_reg[55]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[56] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[56]),
        .Q(xgmii_txd_reg[56]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[57] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[57]),
        .Q(xgmii_txd_reg[57]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[58] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[58]),
        .Q(xgmii_txd_reg[58]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[59] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[59]),
        .Q(xgmii_txd_reg[59]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[5]),
        .Q(xgmii_txd_reg[5]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[60] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[60]),
        .Q(xgmii_txd_reg[60]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[61] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[61]),
        .Q(xgmii_txd_reg[61]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[62] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[62]),
        .Q(xgmii_txd_reg[62]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[63] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[63]),
        .Q(xgmii_txd_reg[63]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[6]),
        .Q(xgmii_txd_reg[6]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[7]),
        .Q(xgmii_txd_reg[7]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[8]),
        .Q(xgmii_txd_reg[8]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \xgmii_txd_reg_reg[9] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(xgmii_txd[9]),
        .Q(xgmii_txd_reg[9]),
        .R(\<const0> ));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_encoder
   (D,
    O1,
    Q,
    I1,
    I2,
    I3,
    tx_xgmii_ctrl,
    clk156,
    tx_xgmii_data,
    E,
    I4,
    I5);
  output [2:0]D;
  output [65:0]O1;
  output [2:0]Q;
  input I1;
  input I2;
  input I3;
  input [7:0]tx_xgmii_ctrl;
  input clk156;
  input [63:0]tx_xgmii_data;
  input [0:0]E;
  input [0:0]I4;
  input [0:0]I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [0:0]I5;
  wire [65:0]O1;
  wire [2:0]Q;
  wire [6:0]c0;
  wire [6:0]c1;
  wire [6:0]c2;
  wire [6:0]c3;
  wire [6:0]c4;
  wire [6:0]c5;
  wire [6:0]c6;
  wire [6:0]c7;
  wire clk156;
  wire [7:0]d0;
  wire [7:0]d1;
  wire [7:0]d2;
  wire [7:0]d3;
  wire [7:0]d4;
  wire [7:0]d5;
  wire [7:0]d6;
  wire [7:0]d7;
  wire \n_0_block_field[0]_i_1 ;
  wire \n_0_block_field[0]_i_2 ;
  wire \n_0_block_field[0]_i_3 ;
  wire \n_0_block_field[0]_i_4 ;
  wire \n_0_block_field[0]_i_5 ;
  wire \n_0_block_field[0]_i_6 ;
  wire \n_0_block_field[1]_i_1 ;
  wire \n_0_block_field[1]_i_10 ;
  wire \n_0_block_field[1]_i_11 ;
  wire \n_0_block_field[1]_i_12 ;
  wire \n_0_block_field[1]_i_2 ;
  wire \n_0_block_field[1]_i_3 ;
  wire \n_0_block_field[1]_i_4 ;
  wire \n_0_block_field[1]_i_5 ;
  wire \n_0_block_field[1]_i_6 ;
  wire \n_0_block_field[1]_i_7 ;
  wire \n_0_block_field[1]_i_8 ;
  wire \n_0_block_field[1]_i_9 ;
  wire \n_0_block_field[2]_i_1 ;
  wire \n_0_block_field[2]_i_10 ;
  wire \n_0_block_field[2]_i_11 ;
  wire \n_0_block_field[2]_i_12 ;
  wire \n_0_block_field[2]_i_13 ;
  wire \n_0_block_field[2]_i_2 ;
  wire \n_0_block_field[2]_i_3 ;
  wire \n_0_block_field[2]_i_4 ;
  wire \n_0_block_field[2]_i_5 ;
  wire \n_0_block_field[2]_i_6 ;
  wire \n_0_block_field[2]_i_7 ;
  wire \n_0_block_field[2]_i_8 ;
  wire \n_0_block_field[2]_i_9 ;
  wire \n_0_block_field[3]_i_1 ;
  wire \n_0_block_field[3]_i_10 ;
  wire \n_0_block_field[3]_i_11 ;
  wire \n_0_block_field[3]_i_2 ;
  wire \n_0_block_field[3]_i_3 ;
  wire \n_0_block_field[3]_i_4 ;
  wire \n_0_block_field[3]_i_5 ;
  wire \n_0_block_field[3]_i_6 ;
  wire \n_0_block_field[3]_i_7 ;
  wire \n_0_block_field[3]_i_8 ;
  wire \n_0_block_field[3]_i_9 ;
  wire \n_0_block_field[4]_i_1 ;
  wire \n_0_block_field[4]_i_10 ;
  wire \n_0_block_field[4]_i_11 ;
  wire \n_0_block_field[4]_i_12 ;
  wire \n_0_block_field[4]_i_13 ;
  wire \n_0_block_field[4]_i_14 ;
  wire \n_0_block_field[4]_i_15 ;
  wire \n_0_block_field[4]_i_16 ;
  wire \n_0_block_field[4]_i_17 ;
  wire \n_0_block_field[4]_i_18 ;
  wire \n_0_block_field[4]_i_19 ;
  wire \n_0_block_field[4]_i_2 ;
  wire \n_0_block_field[4]_i_3 ;
  wire \n_0_block_field[4]_i_4 ;
  wire \n_0_block_field[4]_i_5 ;
  wire \n_0_block_field[4]_i_6 ;
  wire \n_0_block_field[4]_i_7 ;
  wire \n_0_block_field[4]_i_8 ;
  wire \n_0_block_field[4]_i_9 ;
  wire \n_0_block_field[5]_i_1 ;
  wire \n_0_block_field[5]_i_10 ;
  wire \n_0_block_field[5]_i_11 ;
  wire \n_0_block_field[5]_i_12 ;
  wire \n_0_block_field[5]_i_13 ;
  wire \n_0_block_field[5]_i_14 ;
  wire \n_0_block_field[5]_i_15 ;
  wire \n_0_block_field[5]_i_16 ;
  wire \n_0_block_field[5]_i_17 ;
  wire \n_0_block_field[5]_i_18 ;
  wire \n_0_block_field[5]_i_19 ;
  wire \n_0_block_field[5]_i_2 ;
  wire \n_0_block_field[5]_i_20 ;
  wire \n_0_block_field[5]_i_21 ;
  wire \n_0_block_field[5]_i_22 ;
  wire \n_0_block_field[5]_i_23 ;
  wire \n_0_block_field[5]_i_24 ;
  wire \n_0_block_field[5]_i_25 ;
  wire \n_0_block_field[5]_i_26 ;
  wire \n_0_block_field[5]_i_27 ;
  wire \n_0_block_field[5]_i_28 ;
  wire \n_0_block_field[5]_i_29 ;
  wire \n_0_block_field[5]_i_3 ;
  wire \n_0_block_field[5]_i_30 ;
  wire \n_0_block_field[5]_i_31 ;
  wire \n_0_block_field[5]_i_32 ;
  wire \n_0_block_field[5]_i_33 ;
  wire \n_0_block_field[5]_i_34 ;
  wire \n_0_block_field[5]_i_35 ;
  wire \n_0_block_field[5]_i_4 ;
  wire \n_0_block_field[5]_i_5 ;
  wire \n_0_block_field[5]_i_6 ;
  wire \n_0_block_field[5]_i_7 ;
  wire \n_0_block_field[5]_i_8 ;
  wire \n_0_block_field[5]_i_9 ;
  wire \n_0_block_field[6]_i_1 ;
  wire \n_0_block_field[6]_i_2 ;
  wire \n_0_block_field[6]_i_3 ;
  wire \n_0_block_field[7]_i_1 ;
  wire \n_0_block_field[7]_i_2 ;
  wire \n_0_block_field[7]_i_3 ;
  wire \n_0_block_field[7]_i_4 ;
  wire \n_0_block_field[7]_i_5 ;
  wire \n_0_block_field[7]_i_6 ;
  wire \n_0_block_field_reg[0] ;
  wire \n_0_block_field_reg[1] ;
  wire \n_0_block_field_reg[2] ;
  wire \n_0_block_field_reg[3] ;
  wire \n_0_block_field_reg[4] ;
  wire \n_0_block_field_reg[5] ;
  wire \n_0_block_field_reg[6] ;
  wire \n_0_block_field_reg[7] ;
  wire \n_0_c0[0]_i_1 ;
  wire \n_0_c0[1]_i_1 ;
  wire \n_0_c0[2]_i_1 ;
  wire \n_0_c0[3]_i_1 ;
  wire \n_0_c0[4]_i_1 ;
  wire \n_0_c0[4]_i_2 ;
  wire \n_0_c0[5]_i_1 ;
  wire \n_0_c0[6]_i_1 ;
  wire \n_0_c0[6]_i_2 ;
  wire \n_0_c0[6]_i_3 ;
  wire \n_0_c1[0]_i_1 ;
  wire \n_0_c1[1]_i_1 ;
  wire \n_0_c1[2]_i_1 ;
  wire \n_0_c1[3]_i_1 ;
  wire \n_0_c1[4]_i_1 ;
  wire \n_0_c1[4]_i_2 ;
  wire \n_0_c1[5]_i_1 ;
  wire \n_0_c1[6]_i_1 ;
  wire \n_0_c1[6]_i_2 ;
  wire \n_0_c1[6]_i_3 ;
  wire \n_0_c2[0]_i_1 ;
  wire \n_0_c2[1]_i_1 ;
  wire \n_0_c2[2]_i_1 ;
  wire \n_0_c2[3]_i_1 ;
  wire \n_0_c2[4]_i_1 ;
  wire \n_0_c2[4]_i_2 ;
  wire \n_0_c2[5]_i_1 ;
  wire \n_0_c2[6]_i_1 ;
  wire \n_0_c2[6]_i_2 ;
  wire \n_0_c2[6]_i_3 ;
  wire \n_0_c3[0]_i_1 ;
  wire \n_0_c3[1]_i_1 ;
  wire \n_0_c3[2]_i_1 ;
  wire \n_0_c3[3]_i_1 ;
  wire \n_0_c3[4]_i_1 ;
  wire \n_0_c3[4]_i_2 ;
  wire \n_0_c3[5]_i_1 ;
  wire \n_0_c3[6]_i_1 ;
  wire \n_0_c3[6]_i_2 ;
  wire \n_0_c3[6]_i_3 ;
  wire \n_0_c4[0]_i_1 ;
  wire \n_0_c4[1]_i_1 ;
  wire \n_0_c4[2]_i_1 ;
  wire \n_0_c4[3]_i_1 ;
  wire \n_0_c4[4]_i_1 ;
  wire \n_0_c4[4]_i_2 ;
  wire \n_0_c4[5]_i_1 ;
  wire \n_0_c4[6]_i_1 ;
  wire \n_0_c4[6]_i_2 ;
  wire \n_0_c4[6]_i_3 ;
  wire \n_0_c4[6]_i_4 ;
  wire \n_0_c5[0]_i_1 ;
  wire \n_0_c5[1]_i_1 ;
  wire \n_0_c5[2]_i_1 ;
  wire \n_0_c5[3]_i_1 ;
  wire \n_0_c5[4]_i_1 ;
  wire \n_0_c5[4]_i_2 ;
  wire \n_0_c5[5]_i_1 ;
  wire \n_0_c5[6]_i_1 ;
  wire \n_0_c5[6]_i_2 ;
  wire \n_0_c5[6]_i_3 ;
  wire \n_0_c6[0]_i_1 ;
  wire \n_0_c6[1]_i_1 ;
  wire \n_0_c6[2]_i_1 ;
  wire \n_0_c6[3]_i_1 ;
  wire \n_0_c6[4]_i_1 ;
  wire \n_0_c6[4]_i_2 ;
  wire \n_0_c6[5]_i_1 ;
  wire \n_0_c6[6]_i_1 ;
  wire \n_0_c6[6]_i_2 ;
  wire \n_0_c6[6]_i_3 ;
  wire \n_0_c7[0]_i_1 ;
  wire \n_0_c7[1]_i_1 ;
  wire \n_0_c7[2]_i_1 ;
  wire \n_0_c7[3]_i_1 ;
  wire \n_0_c7[4]_i_1 ;
  wire \n_0_c7[4]_i_2 ;
  wire \n_0_c7[5]_i_1 ;
  wire \n_0_c7[6]_i_1 ;
  wire \n_0_c7[6]_i_2 ;
  wire \n_0_c7[6]_i_3 ;
  wire \n_0_d0[7]_i_1 ;
  wire \n_0_d1[7]_i_1 ;
  wire \n_0_d2[7]_i_1 ;
  wire \n_0_d3[7]_i_1 ;
  wire \n_0_d4[7]_i_1 ;
  wire \n_0_o0[0]_i_1 ;
  wire \n_0_o0[1]_i_1 ;
  wire \n_0_o0[2]_i_1 ;
  wire \n_0_o0[3]_i_1 ;
  wire \n_0_o0[3]_i_2 ;
  wire \n_0_o4[0]_i_1 ;
  wire \n_0_o4[1]_i_1 ;
  wire \n_0_o4[2]_i_1 ;
  wire \n_0_o4[3]_i_1 ;
  wire \n_0_t_type_reg[0]_i_1 ;
  wire \n_0_t_type_reg[0]_i_10 ;
  wire \n_0_t_type_reg[0]_i_11 ;
  wire \n_0_t_type_reg[0]_i_12 ;
  wire \n_0_t_type_reg[0]_i_13 ;
  wire \n_0_t_type_reg[0]_i_14 ;
  wire \n_0_t_type_reg[0]_i_15 ;
  wire \n_0_t_type_reg[0]_i_16 ;
  wire \n_0_t_type_reg[0]_i_17 ;
  wire \n_0_t_type_reg[0]_i_18 ;
  wire \n_0_t_type_reg[0]_i_19 ;
  wire \n_0_t_type_reg[0]_i_2 ;
  wire \n_0_t_type_reg[0]_i_20 ;
  wire \n_0_t_type_reg[0]_i_21 ;
  wire \n_0_t_type_reg[0]_i_22 ;
  wire \n_0_t_type_reg[0]_i_23 ;
  wire \n_0_t_type_reg[0]_i_24 ;
  wire \n_0_t_type_reg[0]_i_25 ;
  wire \n_0_t_type_reg[0]_i_26 ;
  wire \n_0_t_type_reg[0]_i_27 ;
  wire \n_0_t_type_reg[0]_i_28 ;
  wire \n_0_t_type_reg[0]_i_29 ;
  wire \n_0_t_type_reg[0]_i_3 ;
  wire \n_0_t_type_reg[0]_i_30 ;
  wire \n_0_t_type_reg[0]_i_31 ;
  wire \n_0_t_type_reg[0]_i_32 ;
  wire \n_0_t_type_reg[0]_i_33 ;
  wire \n_0_t_type_reg[0]_i_34 ;
  wire \n_0_t_type_reg[0]_i_35 ;
  wire \n_0_t_type_reg[0]_i_36 ;
  wire \n_0_t_type_reg[0]_i_37 ;
  wire \n_0_t_type_reg[0]_i_38 ;
  wire \n_0_t_type_reg[0]_i_39 ;
  wire \n_0_t_type_reg[0]_i_4 ;
  wire \n_0_t_type_reg[0]_i_40 ;
  wire \n_0_t_type_reg[0]_i_5 ;
  wire \n_0_t_type_reg[0]_i_6 ;
  wire \n_0_t_type_reg[0]_i_7 ;
  wire \n_0_t_type_reg[0]_i_8 ;
  wire \n_0_t_type_reg[0]_i_9 ;
  wire \n_0_t_type_reg[1]_i_1 ;
  wire \n_0_t_type_reg[1]_i_10 ;
  wire \n_0_t_type_reg[1]_i_11 ;
  wire \n_0_t_type_reg[1]_i_12 ;
  wire \n_0_t_type_reg[1]_i_13 ;
  wire \n_0_t_type_reg[1]_i_14 ;
  wire \n_0_t_type_reg[1]_i_15 ;
  wire \n_0_t_type_reg[1]_i_16 ;
  wire \n_0_t_type_reg[1]_i_17 ;
  wire \n_0_t_type_reg[1]_i_2 ;
  wire \n_0_t_type_reg[1]_i_3 ;
  wire \n_0_t_type_reg[1]_i_4 ;
  wire \n_0_t_type_reg[1]_i_5 ;
  wire \n_0_t_type_reg[1]_i_6 ;
  wire \n_0_t_type_reg[1]_i_7 ;
  wire \n_0_t_type_reg[1]_i_8 ;
  wire \n_0_t_type_reg[1]_i_9 ;
  wire \n_0_t_type_reg[2]_i_1 ;
  wire \n_0_t_type_reg[2]_i_10 ;
  wire \n_0_t_type_reg[2]_i_11 ;
  wire \n_0_t_type_reg[2]_i_12 ;
  wire \n_0_t_type_reg[2]_i_13 ;
  wire \n_0_t_type_reg[2]_i_14 ;
  wire \n_0_t_type_reg[2]_i_15 ;
  wire \n_0_t_type_reg[2]_i_16 ;
  wire \n_0_t_type_reg[2]_i_17 ;
  wire \n_0_t_type_reg[2]_i_18 ;
  wire \n_0_t_type_reg[2]_i_19 ;
  wire \n_0_t_type_reg[2]_i_2 ;
  wire \n_0_t_type_reg[2]_i_20 ;
  wire \n_0_t_type_reg[2]_i_21 ;
  wire \n_0_t_type_reg[2]_i_22 ;
  wire \n_0_t_type_reg[2]_i_23 ;
  wire \n_0_t_type_reg[2]_i_24 ;
  wire \n_0_t_type_reg[2]_i_25 ;
  wire \n_0_t_type_reg[2]_i_26 ;
  wire \n_0_t_type_reg[2]_i_27 ;
  wire \n_0_t_type_reg[2]_i_28 ;
  wire \n_0_t_type_reg[2]_i_29 ;
  wire \n_0_t_type_reg[2]_i_3 ;
  wire \n_0_t_type_reg[2]_i_30 ;
  wire \n_0_t_type_reg[2]_i_31 ;
  wire \n_0_t_type_reg[2]_i_32 ;
  wire \n_0_t_type_reg[2]_i_33 ;
  wire \n_0_t_type_reg[2]_i_34 ;
  wire \n_0_t_type_reg[2]_i_35 ;
  wire \n_0_t_type_reg[2]_i_36 ;
  wire \n_0_t_type_reg[2]_i_37 ;
  wire \n_0_t_type_reg[2]_i_38 ;
  wire \n_0_t_type_reg[2]_i_39 ;
  wire \n_0_t_type_reg[2]_i_4 ;
  wire \n_0_t_type_reg[2]_i_40 ;
  wire \n_0_t_type_reg[2]_i_41 ;
  wire \n_0_t_type_reg[2]_i_42 ;
  wire \n_0_t_type_reg[2]_i_43 ;
  wire \n_0_t_type_reg[2]_i_44 ;
  wire \n_0_t_type_reg[2]_i_45 ;
  wire \n_0_t_type_reg[2]_i_46 ;
  wire \n_0_t_type_reg[2]_i_47 ;
  wire \n_0_t_type_reg[2]_i_48 ;
  wire \n_0_t_type_reg[2]_i_49 ;
  wire \n_0_t_type_reg[2]_i_5 ;
  wire \n_0_t_type_reg[2]_i_50 ;
  wire \n_0_t_type_reg[2]_i_51 ;
  wire \n_0_t_type_reg[2]_i_52 ;
  wire \n_0_t_type_reg[2]_i_53 ;
  wire \n_0_t_type_reg[2]_i_54 ;
  wire \n_0_t_type_reg[2]_i_55 ;
  wire \n_0_t_type_reg[2]_i_56 ;
  wire \n_0_t_type_reg[2]_i_57 ;
  wire \n_0_t_type_reg[2]_i_6 ;
  wire \n_0_t_type_reg[2]_i_7 ;
  wire \n_0_t_type_reg[2]_i_8 ;
  wire \n_0_t_type_reg[2]_i_9 ;
  wire \n_0_tx_encoded_data[0]_i_1 ;
  wire \n_0_tx_encoded_data[10]_i_1 ;
  wire \n_0_tx_encoded_data[10]_i_2 ;
  wire \n_0_tx_encoded_data[10]_i_3 ;
  wire \n_0_tx_encoded_data[10]_i_4 ;
  wire \n_0_tx_encoded_data[10]_i_5 ;
  wire \n_0_tx_encoded_data[11]_i_1 ;
  wire \n_0_tx_encoded_data[11]_i_2 ;
  wire \n_0_tx_encoded_data[11]_i_3 ;
  wire \n_0_tx_encoded_data[11]_i_4 ;
  wire \n_0_tx_encoded_data[11]_i_5 ;
  wire \n_0_tx_encoded_data[12]_i_1 ;
  wire \n_0_tx_encoded_data[12]_i_2 ;
  wire \n_0_tx_encoded_data[12]_i_3 ;
  wire \n_0_tx_encoded_data[12]_i_4 ;
  wire \n_0_tx_encoded_data[12]_i_5 ;
  wire \n_0_tx_encoded_data[13]_i_1 ;
  wire \n_0_tx_encoded_data[13]_i_2 ;
  wire \n_0_tx_encoded_data[13]_i_3 ;
  wire \n_0_tx_encoded_data[13]_i_4 ;
  wire \n_0_tx_encoded_data[13]_i_5 ;
  wire \n_0_tx_encoded_data[14]_i_1 ;
  wire \n_0_tx_encoded_data[14]_i_2 ;
  wire \n_0_tx_encoded_data[14]_i_3 ;
  wire \n_0_tx_encoded_data[14]_i_4 ;
  wire \n_0_tx_encoded_data[14]_i_5 ;
  wire \n_0_tx_encoded_data[15]_i_1 ;
  wire \n_0_tx_encoded_data[15]_i_2 ;
  wire \n_0_tx_encoded_data[15]_i_3 ;
  wire \n_0_tx_encoded_data[15]_i_4 ;
  wire \n_0_tx_encoded_data[15]_i_5 ;
  wire \n_0_tx_encoded_data[16]_i_1 ;
  wire \n_0_tx_encoded_data[16]_i_2 ;
  wire \n_0_tx_encoded_data[16]_i_3 ;
  wire \n_0_tx_encoded_data[16]_i_4 ;
  wire \n_0_tx_encoded_data[16]_i_5 ;
  wire \n_0_tx_encoded_data[17]_i_1 ;
  wire \n_0_tx_encoded_data[17]_i_2 ;
  wire \n_0_tx_encoded_data[17]_i_3 ;
  wire \n_0_tx_encoded_data[17]_i_4 ;
  wire \n_0_tx_encoded_data[17]_i_5 ;
  wire \n_0_tx_encoded_data[18]_i_1 ;
  wire \n_0_tx_encoded_data[18]_i_2 ;
  wire \n_0_tx_encoded_data[18]_i_3 ;
  wire \n_0_tx_encoded_data[18]_i_4 ;
  wire \n_0_tx_encoded_data[18]_i_5 ;
  wire \n_0_tx_encoded_data[18]_i_6 ;
  wire \n_0_tx_encoded_data[19]_i_1 ;
  wire \n_0_tx_encoded_data[19]_i_2 ;
  wire \n_0_tx_encoded_data[19]_i_3 ;
  wire \n_0_tx_encoded_data[19]_i_4 ;
  wire \n_0_tx_encoded_data[19]_i_5 ;
  wire \n_0_tx_encoded_data[19]_i_6 ;
  wire \n_0_tx_encoded_data[1]_i_1 ;
  wire \n_0_tx_encoded_data[1]_i_2 ;
  wire \n_0_tx_encoded_data[1]_i_3 ;
  wire \n_0_tx_encoded_data[1]_i_4 ;
  wire \n_0_tx_encoded_data[1]_i_5 ;
  wire \n_0_tx_encoded_data[1]_i_6 ;
  wire \n_0_tx_encoded_data[20]_i_1 ;
  wire \n_0_tx_encoded_data[20]_i_2 ;
  wire \n_0_tx_encoded_data[20]_i_3 ;
  wire \n_0_tx_encoded_data[20]_i_4 ;
  wire \n_0_tx_encoded_data[20]_i_5 ;
  wire \n_0_tx_encoded_data[20]_i_6 ;
  wire \n_0_tx_encoded_data[21]_i_1 ;
  wire \n_0_tx_encoded_data[21]_i_2 ;
  wire \n_0_tx_encoded_data[21]_i_3 ;
  wire \n_0_tx_encoded_data[21]_i_4 ;
  wire \n_0_tx_encoded_data[21]_i_5 ;
  wire \n_0_tx_encoded_data[21]_i_6 ;
  wire \n_0_tx_encoded_data[22]_i_1 ;
  wire \n_0_tx_encoded_data[22]_i_2 ;
  wire \n_0_tx_encoded_data[22]_i_3 ;
  wire \n_0_tx_encoded_data[22]_i_4 ;
  wire \n_0_tx_encoded_data[22]_i_5 ;
  wire \n_0_tx_encoded_data[22]_i_6 ;
  wire \n_0_tx_encoded_data[23]_i_1 ;
  wire \n_0_tx_encoded_data[23]_i_2 ;
  wire \n_0_tx_encoded_data[23]_i_3 ;
  wire \n_0_tx_encoded_data[23]_i_4 ;
  wire \n_0_tx_encoded_data[23]_i_5 ;
  wire \n_0_tx_encoded_data[23]_i_6 ;
  wire \n_0_tx_encoded_data[24]_i_1 ;
  wire \n_0_tx_encoded_data[24]_i_2 ;
  wire \n_0_tx_encoded_data[24]_i_3 ;
  wire \n_0_tx_encoded_data[24]_i_4 ;
  wire \n_0_tx_encoded_data[24]_i_5 ;
  wire \n_0_tx_encoded_data[24]_i_6 ;
  wire \n_0_tx_encoded_data[25]_i_1 ;
  wire \n_0_tx_encoded_data[25]_i_2 ;
  wire \n_0_tx_encoded_data[25]_i_3 ;
  wire \n_0_tx_encoded_data[25]_i_4 ;
  wire \n_0_tx_encoded_data[25]_i_5 ;
  wire \n_0_tx_encoded_data[25]_i_6 ;
  wire \n_0_tx_encoded_data[26]_i_1 ;
  wire \n_0_tx_encoded_data[26]_i_2 ;
  wire \n_0_tx_encoded_data[26]_i_3 ;
  wire \n_0_tx_encoded_data[26]_i_4 ;
  wire \n_0_tx_encoded_data[26]_i_5 ;
  wire \n_0_tx_encoded_data[26]_i_6 ;
  wire \n_0_tx_encoded_data[27]_i_1 ;
  wire \n_0_tx_encoded_data[27]_i_2 ;
  wire \n_0_tx_encoded_data[27]_i_3 ;
  wire \n_0_tx_encoded_data[27]_i_4 ;
  wire \n_0_tx_encoded_data[27]_i_5 ;
  wire \n_0_tx_encoded_data[27]_i_6 ;
  wire \n_0_tx_encoded_data[28]_i_1 ;
  wire \n_0_tx_encoded_data[28]_i_2 ;
  wire \n_0_tx_encoded_data[28]_i_3 ;
  wire \n_0_tx_encoded_data[28]_i_4 ;
  wire \n_0_tx_encoded_data[28]_i_5 ;
  wire \n_0_tx_encoded_data[28]_i_6 ;
  wire \n_0_tx_encoded_data[29]_i_1 ;
  wire \n_0_tx_encoded_data[29]_i_2 ;
  wire \n_0_tx_encoded_data[29]_i_3 ;
  wire \n_0_tx_encoded_data[29]_i_4 ;
  wire \n_0_tx_encoded_data[29]_i_5 ;
  wire \n_0_tx_encoded_data[29]_i_6 ;
  wire \n_0_tx_encoded_data[2]_i_1 ;
  wire \n_0_tx_encoded_data[2]_i_2 ;
  wire \n_0_tx_encoded_data[2]_i_3 ;
  wire \n_0_tx_encoded_data[30]_i_1 ;
  wire \n_0_tx_encoded_data[30]_i_2 ;
  wire \n_0_tx_encoded_data[30]_i_3 ;
  wire \n_0_tx_encoded_data[30]_i_4 ;
  wire \n_0_tx_encoded_data[30]_i_5 ;
  wire \n_0_tx_encoded_data[30]_i_6 ;
  wire \n_0_tx_encoded_data[31]_i_1 ;
  wire \n_0_tx_encoded_data[31]_i_2 ;
  wire \n_0_tx_encoded_data[31]_i_3 ;
  wire \n_0_tx_encoded_data[31]_i_4 ;
  wire \n_0_tx_encoded_data[31]_i_5 ;
  wire \n_0_tx_encoded_data[32]_i_1 ;
  wire \n_0_tx_encoded_data[32]_i_2 ;
  wire \n_0_tx_encoded_data[32]_i_3 ;
  wire \n_0_tx_encoded_data[32]_i_4 ;
  wire \n_0_tx_encoded_data[32]_i_5 ;
  wire \n_0_tx_encoded_data[33]_i_1 ;
  wire \n_0_tx_encoded_data[33]_i_2 ;
  wire \n_0_tx_encoded_data[33]_i_3 ;
  wire \n_0_tx_encoded_data[33]_i_4 ;
  wire \n_0_tx_encoded_data[33]_i_5 ;
  wire \n_0_tx_encoded_data[34]_i_1 ;
  wire \n_0_tx_encoded_data[34]_i_2 ;
  wire \n_0_tx_encoded_data[34]_i_3 ;
  wire \n_0_tx_encoded_data[34]_i_4 ;
  wire \n_0_tx_encoded_data[34]_i_5 ;
  wire \n_0_tx_encoded_data[35]_i_1 ;
  wire \n_0_tx_encoded_data[35]_i_2 ;
  wire \n_0_tx_encoded_data[35]_i_3 ;
  wire \n_0_tx_encoded_data[35]_i_4 ;
  wire \n_0_tx_encoded_data[35]_i_5 ;
  wire \n_0_tx_encoded_data[36]_i_1 ;
  wire \n_0_tx_encoded_data[36]_i_2 ;
  wire \n_0_tx_encoded_data[36]_i_3 ;
  wire \n_0_tx_encoded_data[36]_i_4 ;
  wire \n_0_tx_encoded_data[36]_i_5 ;
  wire \n_0_tx_encoded_data[37]_i_1 ;
  wire \n_0_tx_encoded_data[37]_i_2 ;
  wire \n_0_tx_encoded_data[37]_i_3 ;
  wire \n_0_tx_encoded_data[37]_i_4 ;
  wire \n_0_tx_encoded_data[37]_i_5 ;
  wire \n_0_tx_encoded_data[38]_i_1 ;
  wire \n_0_tx_encoded_data[38]_i_2 ;
  wire \n_0_tx_encoded_data[38]_i_3 ;
  wire \n_0_tx_encoded_data[38]_i_4 ;
  wire \n_0_tx_encoded_data[38]_i_5 ;
  wire \n_0_tx_encoded_data[38]_i_6 ;
  wire \n_0_tx_encoded_data[39]_i_1 ;
  wire \n_0_tx_encoded_data[39]_i_2 ;
  wire \n_0_tx_encoded_data[39]_i_3 ;
  wire \n_0_tx_encoded_data[39]_i_4 ;
  wire \n_0_tx_encoded_data[39]_i_5 ;
  wire \n_0_tx_encoded_data[39]_i_6 ;
  wire \n_0_tx_encoded_data[3]_i_1 ;
  wire \n_0_tx_encoded_data[3]_i_2 ;
  wire \n_0_tx_encoded_data[3]_i_3 ;
  wire \n_0_tx_encoded_data[40]_i_1 ;
  wire \n_0_tx_encoded_data[40]_i_2 ;
  wire \n_0_tx_encoded_data[40]_i_3 ;
  wire \n_0_tx_encoded_data[40]_i_4 ;
  wire \n_0_tx_encoded_data[40]_i_5 ;
  wire \n_0_tx_encoded_data[40]_i_6 ;
  wire \n_0_tx_encoded_data[41]_i_1 ;
  wire \n_0_tx_encoded_data[41]_i_2 ;
  wire \n_0_tx_encoded_data[41]_i_3 ;
  wire \n_0_tx_encoded_data[41]_i_4 ;
  wire \n_0_tx_encoded_data[41]_i_5 ;
  wire \n_0_tx_encoded_data[41]_i_6 ;
  wire \n_0_tx_encoded_data[41]_i_7 ;
  wire \n_0_tx_encoded_data[42]_i_1 ;
  wire \n_0_tx_encoded_data[42]_i_2 ;
  wire \n_0_tx_encoded_data[42]_i_3 ;
  wire \n_0_tx_encoded_data[42]_i_4 ;
  wire \n_0_tx_encoded_data[42]_i_5 ;
  wire \n_0_tx_encoded_data[43]_i_1 ;
  wire \n_0_tx_encoded_data[43]_i_2 ;
  wire \n_0_tx_encoded_data[43]_i_3 ;
  wire \n_0_tx_encoded_data[43]_i_4 ;
  wire \n_0_tx_encoded_data[43]_i_5 ;
  wire \n_0_tx_encoded_data[44]_i_1 ;
  wire \n_0_tx_encoded_data[44]_i_2 ;
  wire \n_0_tx_encoded_data[44]_i_3 ;
  wire \n_0_tx_encoded_data[44]_i_4 ;
  wire \n_0_tx_encoded_data[44]_i_5 ;
  wire \n_0_tx_encoded_data[45]_i_1 ;
  wire \n_0_tx_encoded_data[45]_i_2 ;
  wire \n_0_tx_encoded_data[45]_i_3 ;
  wire \n_0_tx_encoded_data[45]_i_4 ;
  wire \n_0_tx_encoded_data[45]_i_5 ;
  wire \n_0_tx_encoded_data[46]_i_1 ;
  wire \n_0_tx_encoded_data[46]_i_2 ;
  wire \n_0_tx_encoded_data[46]_i_3 ;
  wire \n_0_tx_encoded_data[46]_i_4 ;
  wire \n_0_tx_encoded_data[46]_i_5 ;
  wire \n_0_tx_encoded_data[47]_i_1 ;
  wire \n_0_tx_encoded_data[47]_i_2 ;
  wire \n_0_tx_encoded_data[47]_i_3 ;
  wire \n_0_tx_encoded_data[47]_i_4 ;
  wire \n_0_tx_encoded_data[47]_i_5 ;
  wire \n_0_tx_encoded_data[48]_i_1 ;
  wire \n_0_tx_encoded_data[48]_i_2 ;
  wire \n_0_tx_encoded_data[48]_i_3 ;
  wire \n_0_tx_encoded_data[48]_i_4 ;
  wire \n_0_tx_encoded_data[48]_i_5 ;
  wire \n_0_tx_encoded_data[49]_i_1 ;
  wire \n_0_tx_encoded_data[49]_i_2 ;
  wire \n_0_tx_encoded_data[49]_i_3 ;
  wire \n_0_tx_encoded_data[49]_i_4 ;
  wire \n_0_tx_encoded_data[49]_i_5 ;
  wire \n_0_tx_encoded_data[4]_i_1 ;
  wire \n_0_tx_encoded_data[4]_i_2 ;
  wire \n_0_tx_encoded_data[4]_i_3 ;
  wire \n_0_tx_encoded_data[50]_i_1 ;
  wire \n_0_tx_encoded_data[50]_i_2 ;
  wire \n_0_tx_encoded_data[50]_i_3 ;
  wire \n_0_tx_encoded_data[50]_i_4 ;
  wire \n_0_tx_encoded_data[50]_i_5 ;
  wire \n_0_tx_encoded_data[51]_i_1 ;
  wire \n_0_tx_encoded_data[51]_i_2 ;
  wire \n_0_tx_encoded_data[51]_i_3 ;
  wire \n_0_tx_encoded_data[51]_i_4 ;
  wire \n_0_tx_encoded_data[51]_i_5 ;
  wire \n_0_tx_encoded_data[52]_i_1 ;
  wire \n_0_tx_encoded_data[52]_i_2 ;
  wire \n_0_tx_encoded_data[52]_i_3 ;
  wire \n_0_tx_encoded_data[52]_i_4 ;
  wire \n_0_tx_encoded_data[52]_i_5 ;
  wire \n_0_tx_encoded_data[53]_i_1 ;
  wire \n_0_tx_encoded_data[53]_i_2 ;
  wire \n_0_tx_encoded_data[53]_i_3 ;
  wire \n_0_tx_encoded_data[53]_i_4 ;
  wire \n_0_tx_encoded_data[53]_i_5 ;
  wire \n_0_tx_encoded_data[54]_i_1 ;
  wire \n_0_tx_encoded_data[54]_i_2 ;
  wire \n_0_tx_encoded_data[54]_i_3 ;
  wire \n_0_tx_encoded_data[54]_i_4 ;
  wire \n_0_tx_encoded_data[54]_i_5 ;
  wire \n_0_tx_encoded_data[55]_i_1 ;
  wire \n_0_tx_encoded_data[55]_i_2 ;
  wire \n_0_tx_encoded_data[55]_i_3 ;
  wire \n_0_tx_encoded_data[55]_i_4 ;
  wire \n_0_tx_encoded_data[55]_i_5 ;
  wire \n_0_tx_encoded_data[56]_i_1 ;
  wire \n_0_tx_encoded_data[56]_i_2 ;
  wire \n_0_tx_encoded_data[56]_i_3 ;
  wire \n_0_tx_encoded_data[56]_i_4 ;
  wire \n_0_tx_encoded_data[56]_i_5 ;
  wire \n_0_tx_encoded_data[57]_i_1 ;
  wire \n_0_tx_encoded_data[57]_i_2 ;
  wire \n_0_tx_encoded_data[57]_i_3 ;
  wire \n_0_tx_encoded_data[57]_i_4 ;
  wire \n_0_tx_encoded_data[57]_i_5 ;
  wire \n_0_tx_encoded_data[58]_i_1 ;
  wire \n_0_tx_encoded_data[58]_i_2 ;
  wire \n_0_tx_encoded_data[58]_i_3 ;
  wire \n_0_tx_encoded_data[58]_i_4 ;
  wire \n_0_tx_encoded_data[58]_i_5 ;
  wire \n_0_tx_encoded_data[58]_i_6 ;
  wire \n_0_tx_encoded_data[58]_i_7 ;
  wire \n_0_tx_encoded_data[59]_i_1 ;
  wire \n_0_tx_encoded_data[59]_i_2 ;
  wire \n_0_tx_encoded_data[59]_i_3 ;
  wire \n_0_tx_encoded_data[59]_i_4 ;
  wire \n_0_tx_encoded_data[5]_i_1 ;
  wire \n_0_tx_encoded_data[5]_i_2 ;
  wire \n_0_tx_encoded_data[5]_i_3 ;
  wire \n_0_tx_encoded_data[60]_i_1 ;
  wire \n_0_tx_encoded_data[60]_i_2 ;
  wire \n_0_tx_encoded_data[60]_i_3 ;
  wire \n_0_tx_encoded_data[60]_i_4 ;
  wire \n_0_tx_encoded_data[61]_i_1 ;
  wire \n_0_tx_encoded_data[61]_i_2 ;
  wire \n_0_tx_encoded_data[61]_i_3 ;
  wire \n_0_tx_encoded_data[61]_i_4 ;
  wire \n_0_tx_encoded_data[62]_i_1 ;
  wire \n_0_tx_encoded_data[62]_i_2 ;
  wire \n_0_tx_encoded_data[62]_i_3 ;
  wire \n_0_tx_encoded_data[62]_i_4 ;
  wire \n_0_tx_encoded_data[63]_i_1 ;
  wire \n_0_tx_encoded_data[63]_i_2 ;
  wire \n_0_tx_encoded_data[63]_i_3 ;
  wire \n_0_tx_encoded_data[63]_i_4 ;
  wire \n_0_tx_encoded_data[64]_i_1 ;
  wire \n_0_tx_encoded_data[64]_i_2 ;
  wire \n_0_tx_encoded_data[64]_i_3 ;
  wire \n_0_tx_encoded_data[64]_i_4 ;
  wire \n_0_tx_encoded_data[65]_i_1 ;
  wire \n_0_tx_encoded_data[65]_i_10 ;
  wire \n_0_tx_encoded_data[65]_i_11 ;
  wire \n_0_tx_encoded_data[65]_i_12 ;
  wire \n_0_tx_encoded_data[65]_i_13 ;
  wire \n_0_tx_encoded_data[65]_i_14 ;
  wire \n_0_tx_encoded_data[65]_i_15 ;
  wire \n_0_tx_encoded_data[65]_i_16 ;
  wire \n_0_tx_encoded_data[65]_i_17 ;
  wire \n_0_tx_encoded_data[65]_i_18 ;
  wire \n_0_tx_encoded_data[65]_i_2 ;
  wire \n_0_tx_encoded_data[65]_i_3 ;
  wire \n_0_tx_encoded_data[65]_i_4 ;
  wire \n_0_tx_encoded_data[65]_i_5 ;
  wire \n_0_tx_encoded_data[65]_i_6 ;
  wire \n_0_tx_encoded_data[65]_i_7 ;
  wire \n_0_tx_encoded_data[65]_i_8 ;
  wire \n_0_tx_encoded_data[65]_i_9 ;
  wire \n_0_tx_encoded_data[6]_i_1 ;
  wire \n_0_tx_encoded_data[6]_i_2 ;
  wire \n_0_tx_encoded_data[6]_i_3 ;
  wire \n_0_tx_encoded_data[7]_i_1 ;
  wire \n_0_tx_encoded_data[7]_i_2 ;
  wire \n_0_tx_encoded_data[7]_i_3 ;
  wire \n_0_tx_encoded_data[8]_i_1 ;
  wire \n_0_tx_encoded_data[8]_i_2 ;
  wire \n_0_tx_encoded_data[8]_i_3 ;
  wire \n_0_tx_encoded_data[9]_i_1 ;
  wire \n_0_tx_encoded_data[9]_i_2 ;
  wire \n_0_tx_encoded_data[9]_i_3 ;
  wire [3:0]o0;
  wire [3:0]o4;
  wire [2:0]t_type_reg__0;
  wire [65:0]tx_66_enc;
  wire [7:0]tx_xgmii_ctrl;
(* DONT_TOUCH *)   wire [7:0]tx_xgmii_ctrl_reg1;
(* DONT_TOUCH *)   wire [7:0]tx_xgmii_ctrl_reg2;
  wire [7:0]tx_xgmii_ctrl_reg2_reg__0;
  wire [63:0]tx_xgmii_data;
(* DONT_TOUCH *)   wire [63:0]tx_xgmii_data_reg1;
(* DONT_TOUCH *)   wire [63:0]tx_xgmii_data_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFEEE)) 
     \block_field[0]_i_1 
       (.I0(\n_0_t_type_reg[0]_i_4 ),
        .I1(\n_0_t_type_reg[0]_i_2 ),
        .I2(\n_0_block_field[0]_i_2 ),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .I4(\n_0_block_field[0]_i_3 ),
        .I5(\n_0_block_field[5]_i_2 ),
        .O(\n_0_block_field[0]_i_1 ));
LUT5 #(
    .INIT(32'hAAAAAABA)) 
     \block_field[0]_i_2 
       (.I0(\n_0_block_field[0]_i_4 ),
        .I1(\n_0_t_type_reg[2]_i_25 ),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(tx_xgmii_ctrl_reg1[2]),
        .O(\n_0_block_field[0]_i_2 ));
LUT6 #(
    .INIT(64'h00FBFBFBFBFBFBFB)) 
     \block_field[0]_i_3 
       (.I0(\n_0_t_type_reg[1]_i_9 ),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(\n_0_t_type_reg[1]_i_8 ),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .I4(\n_0_block_field[0]_i_5 ),
        .I5(\n_0_block_field[1]_i_8 ),
        .O(\n_0_block_field[0]_i_3 ));
LUT6 #(
    .INIT(64'h00000000A8A80011)) 
     \block_field[0]_i_4 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(\n_0_block_field[0]_i_6 ),
        .I2(\n_0_block_field[3]_i_8 ),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .I4(tx_xgmii_ctrl_reg1[2]),
        .I5(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_block_field[0]_i_4 ));
LUT2 #(
    .INIT(4'h1)) 
     \block_field[0]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_block_field[0]_i_5 ));
LUT5 #(
    .INIT(32'h00400000)) 
     \block_field[0]_i_6 
       (.I0(tx_xgmii_data_reg1[34]),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(tx_xgmii_data_reg1[32]),
        .I3(\n_0_t_type_reg[1]_i_17 ),
        .I4(tx_xgmii_data_reg1[35]),
        .O(\n_0_block_field[0]_i_6 ));
LUT6 #(
    .INIT(64'hA8AAA8A8A8AAA8AA)) 
     \block_field[1]_i_1 
       (.I0(\n_0_block_field[7]_i_2 ),
        .I1(\n_0_block_field[3]_i_2 ),
        .I2(\n_0_block_field[1]_i_2 ),
        .I3(\n_0_block_field[1]_i_3 ),
        .I4(\n_0_block_field[1]_i_4 ),
        .I5(\n_0_block_field[1]_i_5 ),
        .O(\n_0_block_field[1]_i_1 ));
LUT3 #(
    .INIT(8'h0E)) 
     \block_field[1]_i_10 
       (.I0(\n_0_block_field[5]_i_8 ),
        .I1(\n_0_block_field[5]_i_9 ),
        .I2(\n_0_block_field[5]_i_10 ),
        .O(\n_0_block_field[1]_i_10 ));
LUT5 #(
    .INIT(32'hFF7EFFFF)) 
     \block_field[1]_i_11 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(\n_0_t_type_reg[2]_i_27 ),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_block_field[1]_i_11 ));
LUT6 #(
    .INIT(64'hBFFFBFFFBFFFFFFF)) 
     \block_field[1]_i_12 
       (.I0(\n_0_block_field[2]_i_7 ),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(tx_xgmii_data_reg1[10]),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(\n_0_block_field[2]_i_11 ),
        .I5(\n_0_block_field[5]_i_20 ),
        .O(\n_0_block_field[1]_i_12 ));
LUT6 #(
    .INIT(64'h4000440000000000)) 
     \block_field[1]_i_2 
       (.I0(\n_0_t_type_reg[2]_i_30 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .I5(\n_0_t_type_reg[2]_i_22 ),
        .O(\n_0_block_field[1]_i_2 ));
LUT5 #(
    .INIT(32'h0000C100)) 
     \block_field[1]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(\n_0_t_type_reg[2]_i_30 ),
        .O(\n_0_block_field[1]_i_3 ));
LUT6 #(
    .INIT(64'h88888888A8AAA8A8)) 
     \block_field[1]_i_4 
       (.I0(\n_0_block_field[1]_i_6 ),
        .I1(\n_0_block_field[1]_i_7 ),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(\n_0_t_type_reg[2]_i_8 ),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .I5(\n_0_block_field[1]_i_8 ),
        .O(\n_0_block_field[1]_i_4 ));
LUT6 #(
    .INIT(64'hEFEFFFFFEFEEFFFF)) 
     \block_field[1]_i_5 
       (.I0(\n_0_block_field[7]_i_6 ),
        .I1(\n_0_block_field[1]_i_9 ),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(\n_0_block_field[7]_i_5 ),
        .I5(\n_0_block_field[1]_i_10 ),
        .O(\n_0_block_field[1]_i_5 ));
LUT5 #(
    .INIT(32'h7FFFF7FF)) 
     \block_field[1]_i_6 
       (.I0(tx_xgmii_ctrl_reg1[6]),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(\n_0_block_field[7]_i_5 ),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_block_field[1]_i_6 ));
LUT6 #(
    .INIT(64'hF5F5F4FFF5FFF4FF)) 
     \block_field[1]_i_7 
       (.I0(\n_0_t_type_reg[1]_i_11 ),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(\n_0_block_field[1]_i_11 ),
        .I3(\n_0_block_field[5]_i_14 ),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .I5(\n_0_block_field[3]_i_8 ),
        .O(\n_0_block_field[1]_i_7 ));
LUT5 #(
    .INIT(32'h01010100)) 
     \block_field[1]_i_8 
       (.I0(\n_0_block_field[1]_i_12 ),
        .I1(\n_0_t_type_reg[1]_i_6 ),
        .I2(\n_0_t_type_reg[0]_i_9 ),
        .I3(\n_0_block_field[5]_i_9 ),
        .I4(\n_0_block_field[5]_i_8 ),
        .O(\n_0_block_field[1]_i_8 ));
LUT2 #(
    .INIT(4'h7)) 
     \block_field[1]_i_9 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_block_field[1]_i_9 ));
LUT6 #(
    .INIT(64'h1000101011111111)) 
     \block_field[2]_i_1 
       (.I0(\n_0_t_type_reg[0]_i_2 ),
        .I1(\n_0_t_type_reg[0]_i_3 ),
        .I2(\n_0_block_field[2]_i_2 ),
        .I3(\n_0_block_field[2]_i_3 ),
        .I4(\n_0_block_field[2]_i_4 ),
        .I5(\n_0_block_field[4]_i_4 ),
        .O(\n_0_block_field[2]_i_1 ));
LUT4 #(
    .INIT(16'h0080)) 
     \block_field[2]_i_10 
       (.I0(tx_xgmii_data_reg1[9]),
        .I1(tx_xgmii_data_reg1[10]),
        .I2(tx_xgmii_data_reg1[13]),
        .I3(tx_xgmii_data_reg1[8]),
        .O(\n_0_block_field[2]_i_10 ));
LUT3 #(
    .INIT(8'h24)) 
     \block_field[2]_i_11 
       (.I0(tx_xgmii_data_reg1[8]),
        .I1(tx_xgmii_data_reg1[11]),
        .I2(tx_xgmii_data_reg1[9]),
        .O(\n_0_block_field[2]_i_11 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \block_field[2]_i_12 
       (.I0(tx_xgmii_data_reg1[14]),
        .I1(tx_xgmii_data_reg1[15]),
        .I2(tx_xgmii_data_reg1[12]),
        .I3(tx_xgmii_data_reg1[11]),
        .O(\n_0_block_field[2]_i_12 ));
LUT6 #(
    .INIT(64'hFBFF0000FBFFFBFF)) 
     \block_field[2]_i_13 
       (.I0(\n_0_t_type_reg[2]_i_29 ),
        .I1(tx_xgmii_data_reg1[1]),
        .I2(tx_xgmii_data_reg1[0]),
        .I3(\n_0_t_type_reg[0]_i_22 ),
        .I4(\n_0_t_type_reg[0]_i_31 ),
        .I5(\n_0_t_type_reg[0]_i_30 ),
        .O(\n_0_block_field[2]_i_13 ));
LUT6 #(
    .INIT(64'h02000202A2A0A2A2)) 
     \block_field[2]_i_2 
       (.I0(\n_0_block_field[4]_i_3 ),
        .I1(\n_0_block_field[3]_i_3 ),
        .I2(\n_0_block_field[2]_i_5 ),
        .I3(\n_0_block_field[5]_i_5 ),
        .I4(\n_0_block_field[5]_i_3 ),
        .I5(\n_0_block_field[2]_i_6 ),
        .O(\n_0_block_field[2]_i_2 ));
LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
     \block_field[2]_i_3 
       (.I0(\n_0_block_field[3]_i_9 ),
        .I1(tx_xgmii_data_reg1[34]),
        .I2(\n_0_t_type_reg[2]_i_27 ),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .I4(tx_xgmii_ctrl_reg1[1]),
        .I5(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_block_field[2]_i_3 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \block_field[2]_i_4 
       (.I0(\n_0_block_field[2]_i_7 ),
        .I1(\n_0_block_field[2]_i_8 ),
        .I2(\n_0_t_type_reg[0]_i_9 ),
        .I3(\n_0_block_field[2]_i_9 ),
        .I4(\n_0_t_type_reg[1]_i_6 ),
        .O(\n_0_block_field[2]_i_4 ));
LUT5 #(
    .INIT(32'h08000000)) 
     \block_field[2]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(\n_0_block_field[7]_i_5 ),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(tx_xgmii_ctrl_reg1[7]),
        .I4(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_block_field[2]_i_5 ));
LUT3 #(
    .INIT(8'h04)) 
     \block_field[2]_i_6 
       (.I0(\n_0_t_type_reg[2]_i_33 ),
        .I1(\n_0_t_type_reg[2]_i_32 ),
        .I2(\n_0_block_field[2]_i_9 ),
        .O(\n_0_block_field[2]_i_6 ));
LUT6 #(
    .INIT(64'h147FFFFE947FFFFE)) 
     \block_field[2]_i_7 
       (.I0(tx_xgmii_data_reg1[13]),
        .I1(tx_xgmii_data_reg1[14]),
        .I2(tx_xgmii_data_reg1[15]),
        .I3(tx_xgmii_data_reg1[11]),
        .I4(tx_xgmii_data_reg1[12]),
        .I5(\n_0_block_field[2]_i_10 ),
        .O(\n_0_block_field[2]_i_7 ));
LUT5 #(
    .INIT(32'h7F7F777F)) 
     \block_field[2]_i_8 
       (.I0(tx_xgmii_data_reg1[10]),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(\n_0_block_field[2]_i_11 ),
        .I3(\n_0_block_field[2]_i_10 ),
        .I4(\n_0_block_field[2]_i_12 ),
        .O(\n_0_block_field[2]_i_8 ));
LUT6 #(
    .INIT(64'h00000000FFFFDFFF)) 
     \block_field[2]_i_9 
       (.I0(\n_0_t_type_reg[0]_i_25 ),
        .I1(\n_0_block_field[5]_i_23 ),
        .I2(\n_0_block_field[2]_i_13 ),
        .I3(\n_0_block_field[5]_i_21 ),
        .I4(\n_0_block_field[5]_i_20 ),
        .I5(\n_0_block_field[5]_i_9 ),
        .O(\n_0_block_field[2]_i_9 ));
LUT6 #(
    .INIT(64'h00000000AABA0000)) 
     \block_field[3]_i_1 
       (.I0(\n_0_block_field[3]_i_2 ),
        .I1(\n_0_block_field[3]_i_3 ),
        .I2(\n_0_block_field[3]_i_4 ),
        .I3(\n_0_block_field[3]_i_5 ),
        .I4(\n_0_block_field[7]_i_2 ),
        .I5(\n_0_t_type_reg[0]_i_4 ),
        .O(\n_0_block_field[3]_i_1 ));
LUT3 #(
    .INIT(8'h7E)) 
     \block_field[3]_i_10 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .O(\n_0_block_field[3]_i_10 ));
LUT3 #(
    .INIT(8'hEB)) 
     \block_field[3]_i_11 
       (.I0(tx_xgmii_data_reg1[37]),
        .I1(tx_xgmii_data_reg1[38]),
        .I2(tx_xgmii_data_reg1[39]),
        .O(\n_0_block_field[3]_i_11 ));
LUT2 #(
    .INIT(4'hE)) 
     \block_field[3]_i_2 
       (.I0(\n_0_t_type_reg[2]_i_7 ),
        .I1(\n_0_block_field[5]_i_17 ),
        .O(\n_0_block_field[3]_i_2 ));
LUT5 #(
    .INIT(32'h01010100)) 
     \block_field[3]_i_3 
       (.I0(\n_0_block_field[5]_i_11 ),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(\n_0_block_field[5]_i_10 ),
        .I3(\n_0_block_field[5]_i_9 ),
        .I4(\n_0_block_field[5]_i_8 ),
        .O(\n_0_block_field[3]_i_3 ));
LUT6 #(
    .INIT(64'h0000000045555555)) 
     \block_field[3]_i_4 
       (.I0(\n_0_t_type_reg[2]_i_17 ),
        .I1(\n_0_block_field[3]_i_6 ),
        .I2(\n_0_block_field[3]_i_7 ),
        .I3(\n_0_block_field[3]_i_8 ),
        .I4(\n_0_t_type_reg[2]_i_8 ),
        .I5(\n_0_t_type_reg[0]_i_12 ),
        .O(\n_0_block_field[3]_i_4 ));
LUT6 #(
    .INIT(64'h0001000100010000)) 
     \block_field[3]_i_5 
       (.I0(\n_0_block_field[3]_i_9 ),
        .I1(\n_0_block_field[3]_i_10 ),
        .I2(\n_0_t_type_reg[2]_i_27 ),
        .I3(tx_xgmii_data_reg1[34]),
        .I4(\n_0_t_type_reg[2]_i_15 ),
        .I5(\n_0_block_field[2]_i_4 ),
        .O(\n_0_block_field[3]_i_5 ));
LUT5 #(
    .INIT(32'hFEFFFFFF)) 
     \block_field[3]_i_6 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_block_field[3]_i_6 ));
LUT3 #(
    .INIT(8'h01)) 
     \block_field[3]_i_7 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .O(\n_0_block_field[3]_i_7 ));
LUT6 #(
    .INIT(64'h0004000000000000)) 
     \block_field[3]_i_8 
       (.I0(\n_0_block_field[3]_i_11 ),
        .I1(tx_xgmii_data_reg1[34]),
        .I2(tx_xgmii_data_reg1[32]),
        .I3(tx_xgmii_data_reg1[33]),
        .I4(tx_xgmii_data_reg1[35]),
        .I5(tx_xgmii_data_reg1[36]),
        .O(\n_0_block_field[3]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
     \block_field[3]_i_9 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_data_reg1[35]),
        .I3(tx_xgmii_data_reg1[32]),
        .I4(tx_xgmii_data_reg1[33]),
        .I5(\n_0_t_type_reg[1]_i_17 ),
        .O(\n_0_block_field[3]_i_9 ));
LUT6 #(
    .INIT(64'h000000000000D0FF)) 
     \block_field[4]_i_1 
       (.I0(\n_0_block_field[1]_i_5 ),
        .I1(\n_0_block_field[4]_i_2 ),
        .I2(\n_0_block_field[4]_i_3 ),
        .I3(\n_0_block_field[4]_i_4 ),
        .I4(\n_0_t_type_reg[0]_i_4 ),
        .I5(\n_0_t_type_reg[0]_i_3 ),
        .O(\n_0_block_field[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF007F)) 
     \block_field[4]_i_10 
       (.I0(\n_0_t_type_reg[0]_i_23 ),
        .I1(\n_0_t_type_reg[0]_i_24 ),
        .I2(\n_0_t_type_reg[0]_i_25 ),
        .I3(\n_0_block_field[5]_i_9 ),
        .I4(\n_0_t_type_reg[2]_i_40 ),
        .I5(\n_0_t_type_reg[2]_i_33 ),
        .O(\n_0_block_field[4]_i_10 ));
LUT4 #(
    .INIT(16'hBFFF)) 
     \block_field[4]_i_11 
       (.I0(\n_0_t_type_reg[2]_i_30 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .O(\n_0_block_field[4]_i_11 ));
LUT3 #(
    .INIT(8'h08)) 
     \block_field[4]_i_12 
       (.I0(tx_xgmii_data_reg1[32]),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(tx_xgmii_data_reg1[34]),
        .O(\n_0_block_field[4]_i_12 ));
LUT6 #(
    .INIT(64'hBDFF0000BDFFBDFF)) 
     \block_field[4]_i_13 
       (.I0(tx_xgmii_data_reg1[43]),
        .I1(tx_xgmii_data_reg1[41]),
        .I2(tx_xgmii_data_reg1[40]),
        .I3(\n_0_block_field[4]_i_15 ),
        .I4(\n_0_t_type_reg[0]_i_35 ),
        .I5(\n_0_t_type_reg[0]_i_36 ),
        .O(\n_0_block_field[4]_i_13 ));
LUT6 #(
    .INIT(64'hBABBFAFFBABBBABB)) 
     \block_field[4]_i_14 
       (.I0(\n_0_block_field[4]_i_16 ),
        .I1(\n_0_block_field[4]_i_17 ),
        .I2(\n_0_t_type_reg[0]_i_31 ),
        .I3(\n_0_t_type_reg[0]_i_30 ),
        .I4(\n_0_block_field[4]_i_18 ),
        .I5(\n_0_block_field[4]_i_19 ),
        .O(\n_0_block_field[4]_i_14 ));
LUT5 #(
    .INIT(32'h608080A1)) 
     \block_field[4]_i_15 
       (.I0(tx_xgmii_data_reg1[43]),
        .I1(tx_xgmii_data_reg1[45]),
        .I2(tx_xgmii_data_reg1[44]),
        .I3(tx_xgmii_data_reg1[47]),
        .I4(tx_xgmii_data_reg1[46]),
        .O(\n_0_block_field[4]_i_15 ));
LUT2 #(
    .INIT(4'h7)) 
     \block_field[4]_i_16 
       (.I0(tx_xgmii_data_reg1[34]),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .O(\n_0_block_field[4]_i_16 ));
LUT3 #(
    .INIT(8'h42)) 
     \block_field[4]_i_17 
       (.I0(tx_xgmii_data_reg1[35]),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(tx_xgmii_data_reg1[32]),
        .O(\n_0_block_field[4]_i_17 ));
LUT5 #(
    .INIT(32'h6D000000)) 
     \block_field[4]_i_18 
       (.I0(tx_xgmii_data_reg1[38]),
        .I1(tx_xgmii_data_reg1[37]),
        .I2(tx_xgmii_data_reg1[39]),
        .I3(tx_xgmii_data_reg1[35]),
        .I4(tx_xgmii_data_reg1[36]),
        .O(\n_0_block_field[4]_i_18 ));
LUT5 #(
    .INIT(32'hFFFF7FFE)) 
     \block_field[4]_i_19 
       (.I0(tx_xgmii_data_reg1[36]),
        .I1(tx_xgmii_data_reg1[37]),
        .I2(tx_xgmii_data_reg1[39]),
        .I3(tx_xgmii_data_reg1[38]),
        .I4(tx_xgmii_data_reg1[35]),
        .O(\n_0_block_field[4]_i_19 ));
LUT6 #(
    .INIT(64'hAAAAAA02AAAAAA0A)) 
     \block_field[4]_i_2 
       (.I0(\n_0_block_field[1]_i_6 ),
        .I1(\n_0_block_field[2]_i_4 ),
        .I2(\n_0_t_type_reg[2]_i_15 ),
        .I3(\n_0_block_field[4]_i_5 ),
        .I4(\n_0_block_field[4]_i_6 ),
        .I5(\n_0_block_field[3]_i_8 ),
        .O(\n_0_block_field[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'h55555455)) 
     \block_field[4]_i_3 
       (.I0(\n_0_t_type_reg[0]_i_13 ),
        .I1(\n_0_block_field[4]_i_7 ),
        .I2(\n_0_block_field[4]_i_8 ),
        .I3(\n_0_block_field[4]_i_9 ),
        .I4(\n_0_block_field[4]_i_10 ),
        .O(\n_0_block_field[4]_i_3 ));
LUT6 #(
    .INIT(64'h0404040404040444)) 
     \block_field[4]_i_4 
       (.I0(\n_0_t_type_reg[2]_i_17 ),
        .I1(\n_0_block_field[4]_i_11 ),
        .I2(\n_0_t_type_reg[0]_i_13 ),
        .I3(\n_0_t_type_reg[0]_i_14 ),
        .I4(\n_0_t_type_reg[0]_i_7 ),
        .I5(\n_0_t_type_reg[0]_i_8 ),
        .O(\n_0_block_field[4]_i_4 ));
LUT6 #(
    .INIT(64'h0000400040400040)) 
     \block_field[4]_i_5 
       (.I0(tx_xgmii_data_reg1[34]),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(tx_xgmii_data_reg1[32]),
        .I3(tx_xgmii_data_reg1[35]),
        .I4(\n_0_t_type_reg[1]_i_17 ),
        .I5(tx_xgmii_ctrl_reg1[1]),
        .O(\n_0_block_field[4]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF7F7F7FF)) 
     \block_field[4]_i_6 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(\n_0_t_type_reg[2]_i_27 ),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(\n_0_block_field[4]_i_12 ),
        .I5(\n_0_block_field[3]_i_10 ),
        .O(\n_0_block_field[4]_i_6 ));
LUT2 #(
    .INIT(4'hE)) 
     \block_field[4]_i_7 
       (.I0(\n_0_block_field[4]_i_13 ),
        .I1(\n_0_t_type_reg[0]_i_27 ),
        .O(\n_0_block_field[4]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF45555555)) 
     \block_field[4]_i_8 
       (.I0(\n_0_block_field[5]_i_9 ),
        .I1(\n_0_block_field[5]_i_20 ),
        .I2(\n_0_block_field[5]_i_21 ),
        .I3(\n_0_t_type_reg[0]_i_24 ),
        .I4(\n_0_t_type_reg[0]_i_25 ),
        .I5(\n_0_block_field[4]_i_14 ),
        .O(\n_0_block_field[4]_i_8 ));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \block_field[4]_i_9 
       (.I0(\n_0_t_type_reg[2]_i_8 ),
        .I1(\n_0_t_type_reg[2]_i_30 ),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(tx_xgmii_ctrl_reg1[1]),
        .I5(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_block_field[4]_i_9 ));
LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
     \block_field[5]_i_1 
       (.I0(\n_0_block_field[5]_i_2 ),
        .I1(\n_0_block_field[7]_i_3 ),
        .I2(\n_0_block_field[5]_i_3 ),
        .I3(\n_0_block_field[5]_i_4 ),
        .I4(\n_0_block_field[5]_i_5 ),
        .I5(\n_0_block_field[5]_i_6 ),
        .O(\n_0_block_field[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
     \block_field[5]_i_10 
       (.I0(\n_0_t_type_reg[2]_i_33 ),
        .I1(tx_xgmii_data_reg1[49]),
        .I2(tx_xgmii_data_reg1[51]),
        .I3(tx_xgmii_data_reg1[48]),
        .I4(tx_xgmii_data_reg1[50]),
        .I5(\n_0_block_field[5]_i_26 ),
        .O(\n_0_block_field[5]_i_10 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
     \block_field[5]_i_11 
       (.I0(tx_xgmii_ctrl_reg1[6]),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(\n_0_block_field[5]_i_27 ),
        .I4(tx_xgmii_ctrl_reg1[1]),
        .I5(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_block_field[5]_i_11 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \block_field[5]_i_12 
       (.I0(\n_0_block_field[2]_i_7 ),
        .I1(\n_0_block_field[2]_i_8 ),
        .I2(\n_0_block_field[2]_i_9 ),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(\n_0_block_field[5]_i_28 ),
        .O(\n_0_block_field[5]_i_12 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
     \block_field[5]_i_13 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_data_reg1[35]),
        .I3(tx_xgmii_data_reg1[32]),
        .I4(tx_xgmii_data_reg1[33]),
        .I5(\n_0_block_field[5]_i_29 ),
        .O(\n_0_block_field[5]_i_13 ));
LUT5 #(
    .INIT(32'h00008000)) 
     \block_field[5]_i_14 
       (.I0(\n_0_t_type_reg[2]_i_26 ),
        .I1(tx_xgmii_data_reg1[5]),
        .I2(tx_xgmii_data_reg1[4]),
        .I3(tx_xgmii_data_reg1[6]),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .O(\n_0_block_field[5]_i_14 ));
LUT6 #(
    .INIT(64'h00000000F0200000)) 
     \block_field[5]_i_15 
       (.I0(\n_0_t_type_reg[0]_i_14 ),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(\n_0_t_type_reg[2]_i_30 ),
        .O(\n_0_block_field[5]_i_15 ));
LUT5 #(
    .INIT(32'h0000C400)) 
     \block_field[5]_i_16 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(\n_0_t_type_reg[2]_i_30 ),
        .O(\n_0_block_field[5]_i_16 ));
LUT6 #(
    .INIT(64'hAAAAAA02AAAAAAAA)) 
     \block_field[5]_i_17 
       (.I0(\n_0_t_type_reg[2]_i_17 ),
        .I1(\n_0_block_field[5]_i_8 ),
        .I2(\n_0_block_field[5]_i_9 ),
        .I3(\n_0_t_type_reg[2]_i_33 ),
        .I4(\n_0_block_field[4]_i_8 ),
        .I5(\n_0_block_field[5]_i_30 ),
        .O(\n_0_block_field[5]_i_17 ));
LUT6 #(
    .INIT(64'h0040000000000000)) 
     \block_field[5]_i_18 
       (.I0(tx_xgmii_data_reg1[57]),
        .I1(tx_xgmii_data_reg1[59]),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_data_reg1[58]),
        .I5(tx_xgmii_data_reg1[56]),
        .O(\n_0_block_field[5]_i_18 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \block_field[5]_i_19 
       (.I0(tx_xgmii_data_reg1[60]),
        .I1(tx_xgmii_data_reg1[61]),
        .I2(tx_xgmii_data_reg1[62]),
        .I3(tx_xgmii_data_reg1[63]),
        .O(\n_0_block_field[5]_i_19 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAFE)) 
     \block_field[5]_i_2 
       (.I0(\n_0_block_field[5]_i_7 ),
        .I1(\n_0_block_field[5]_i_8 ),
        .I2(\n_0_block_field[5]_i_9 ),
        .I3(\n_0_block_field[5]_i_10 ),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .I5(\n_0_block_field[5]_i_11 ),
        .O(\n_0_block_field[5]_i_2 ));
LUT5 #(
    .INIT(32'h00004000)) 
     \block_field[5]_i_20 
       (.I0(tx_xgmii_data_reg1[8]),
        .I1(tx_xgmii_data_reg1[13]),
        .I2(tx_xgmii_data_reg1[10]),
        .I3(tx_xgmii_data_reg1[9]),
        .I4(\n_0_block_field[2]_i_12 ),
        .O(\n_0_block_field[5]_i_20 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \block_field[5]_i_21 
       (.I0(tx_xgmii_data_reg1[19]),
        .I1(tx_xgmii_data_reg1[20]),
        .I2(tx_xgmii_data_reg1[23]),
        .I3(tx_xgmii_data_reg1[22]),
        .I4(\n_0_t_type_reg[0]_i_19 ),
        .O(\n_0_block_field[5]_i_21 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \block_field[5]_i_22 
       (.I0(tx_xgmii_data_reg1[32]),
        .I1(tx_xgmii_data_reg1[38]),
        .I2(tx_xgmii_data_reg1[34]),
        .I3(tx_xgmii_data_reg1[33]),
        .I4(\n_0_t_type_reg[2]_i_48 ),
        .I5(\n_0_block_field[5]_i_31 ),
        .O(\n_0_block_field[5]_i_22 ));
LUT5 #(
    .INIT(32'h00004000)) 
     \block_field[5]_i_23 
       (.I0(tx_xgmii_data_reg1[48]),
        .I1(tx_xgmii_data_reg1[53]),
        .I2(tx_xgmii_data_reg1[50]),
        .I3(tx_xgmii_data_reg1[49]),
        .I4(\n_0_t_type_reg[0]_i_33 ),
        .O(\n_0_block_field[5]_i_23 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \block_field[5]_i_24 
       (.I0(tx_xgmii_data_reg1[5]),
        .I1(tx_xgmii_data_reg1[4]),
        .I2(tx_xgmii_data_reg1[0]),
        .I3(tx_xgmii_data_reg1[1]),
        .O(\n_0_block_field[5]_i_24 ));
LUT3 #(
    .INIT(8'h7F)) 
     \block_field[5]_i_25 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_block_field[5]_i_25 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \block_field[5]_i_26 
       (.I0(tx_xgmii_data_reg1[52]),
        .I1(tx_xgmii_data_reg1[53]),
        .I2(tx_xgmii_data_reg1[55]),
        .I3(tx_xgmii_data_reg1[54]),
        .O(\n_0_block_field[5]_i_26 ));
LUT2 #(
    .INIT(4'hE)) 
     \block_field[5]_i_27 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_block_field[5]_i_27 ));
LUT6 #(
    .INIT(64'h5555555551555555)) 
     \block_field[5]_i_28 
       (.I0(\n_0_block_field[3]_i_8 ),
        .I1(tx_xgmii_data_reg1[35]),
        .I2(\n_0_t_type_reg[1]_i_17 ),
        .I3(tx_xgmii_data_reg1[32]),
        .I4(tx_xgmii_data_reg1[33]),
        .I5(tx_xgmii_data_reg1[34]),
        .O(\n_0_block_field[5]_i_28 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
     \block_field[5]_i_29 
       (.I0(tx_xgmii_data_reg1[37]),
        .I1(tx_xgmii_data_reg1[38]),
        .I2(tx_xgmii_data_reg1[36]),
        .I3(tx_xgmii_data_reg1[34]),
        .I4(tx_xgmii_data_reg1[39]),
        .I5(tx_xgmii_ctrl_reg1[1]),
        .O(\n_0_block_field[5]_i_29 ));
LUT4 #(
    .INIT(16'h0002)) 
     \block_field[5]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_ctrl_reg1[6]),
        .I3(tx_xgmii_ctrl_reg1[7]),
        .O(\n_0_block_field[5]_i_3 ));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     \block_field[5]_i_30 
       (.I0(\n_0_block_field[4]_i_13 ),
        .I1(\n_0_block_field[5]_i_32 ),
        .I2(\n_0_block_field[5]_i_33 ),
        .I3(\n_0_block_field[5]_i_34 ),
        .I4(tx_xgmii_data_reg1[28]),
        .I5(tx_xgmii_data_reg1[29]),
        .O(\n_0_block_field[5]_i_30 ));
LUT2 #(
    .INIT(4'h7)) 
     \block_field[5]_i_31 
       (.I0(tx_xgmii_data_reg1[35]),
        .I1(tx_xgmii_data_reg1[36]),
        .O(\n_0_block_field[5]_i_31 ));
LUT6 #(
    .INIT(64'hFFFF00FFBF00BFFF)) 
     \block_field[5]_i_32 
       (.I0(\n_0_t_type_reg[0]_i_33 ),
        .I1(tx_xgmii_data_reg1[50]),
        .I2(tx_xgmii_data_reg1[53]),
        .I3(tx_xgmii_data_reg1[49]),
        .I4(tx_xgmii_data_reg1[51]),
        .I5(tx_xgmii_data_reg1[48]),
        .O(\n_0_block_field[5]_i_32 ));
LUT6 #(
    .INIT(64'h147FFFFE947FFFFE)) 
     \block_field[5]_i_33 
       (.I0(tx_xgmii_data_reg1[53]),
        .I1(tx_xgmii_data_reg1[54]),
        .I2(tx_xgmii_data_reg1[55]),
        .I3(tx_xgmii_data_reg1[51]),
        .I4(tx_xgmii_data_reg1[52]),
        .I5(\n_0_t_type_reg[0]_i_34 ),
        .O(\n_0_block_field[5]_i_33 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \block_field[5]_i_34 
       (.I0(tx_xgmii_data_reg1[42]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_data_reg1[50]),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .I4(\n_0_block_field[5]_i_35 ),
        .O(\n_0_block_field[5]_i_34 ));
LUT6 #(
    .INIT(64'h0080000000000000)) 
     \block_field[5]_i_35 
       (.I0(tx_xgmii_data_reg1[30]),
        .I1(tx_xgmii_data_reg1[27]),
        .I2(tx_xgmii_data_reg1[31]),
        .I3(tx_xgmii_data_reg1[25]),
        .I4(tx_xgmii_data_reg1[24]),
        .I5(tx_xgmii_data_reg1[26]),
        .O(\n_0_block_field[5]_i_35 ));
LUT6 #(
    .INIT(64'h0008AAAA00080008)) 
     \block_field[5]_i_4 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(\n_0_block_field[5]_i_12 ),
        .I2(\n_0_t_type_reg[1]_i_6 ),
        .I3(\n_0_t_type_reg[1]_i_7 ),
        .I4(\n_0_block_field[5]_i_13 ),
        .I5(\n_0_t_type_reg[2]_i_8 ),
        .O(\n_0_block_field[5]_i_4 ));
LUT4 #(
    .INIT(16'hFEFF)) 
     \block_field[5]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(\n_0_block_field[5]_i_14 ),
        .O(\n_0_block_field[5]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFE02FFFF)) 
     \block_field[5]_i_6 
       (.I0(\n_0_block_field[5]_i_15 ),
        .I1(\n_0_t_type_reg[0]_i_7 ),
        .I2(\n_0_t_type_reg[0]_i_8 ),
        .I3(\n_0_block_field[5]_i_16 ),
        .I4(\n_0_block_field[7]_i_2 ),
        .I5(\n_0_block_field[5]_i_17 ),
        .O(\n_0_block_field[5]_i_6 ));
LUT5 #(
    .INIT(32'h00000008)) 
     \block_field[5]_i_7 
       (.I0(\n_0_block_field[5]_i_18 ),
        .I1(\n_0_block_field[7]_i_5 ),
        .I2(\n_0_block_field[5]_i_19 ),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_block_field[5]_i_7 ));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     \block_field[5]_i_8 
       (.I0(\n_0_block_field[5]_i_20 ),
        .I1(\n_0_block_field[5]_i_21 ),
        .I2(\n_0_block_field[5]_i_22 ),
        .I3(\n_0_t_type_reg[1]_i_14 ),
        .I4(\n_0_block_field[5]_i_23 ),
        .I5(\n_0_t_type_reg[0]_i_25 ),
        .O(\n_0_block_field[5]_i_8 ));
LUT5 #(
    .INIT(32'hFFF4FFFF)) 
     \block_field[5]_i_9 
       (.I0(\n_0_block_field[5]_i_24 ),
        .I1(\n_0_t_type_reg[0]_i_22 ),
        .I2(\n_0_t_type_reg[2]_i_30 ),
        .I3(\n_0_block_field[5]_i_25 ),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_block_field[5]_i_9 ));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
     \block_field[6]_i_1 
       (.I0(\n_0_block_field[7]_i_4 ),
        .I1(\n_0_block_field[6]_i_2 ),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(tx_xgmii_ctrl_reg1[1]),
        .I5(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_block_field[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFD00FF00FD00)) 
     \block_field[6]_i_2 
       (.I0(\n_0_block_field[5]_i_14 ),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[6]),
        .I3(\n_0_block_field[6]_i_3 ),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .I5(\n_0_t_type_reg[2]_i_25 ),
        .O(\n_0_block_field[6]_i_2 ));
LUT6 #(
    .INIT(64'h5FFFEFEFFFFFFFFF)) 
     \block_field[6]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(\n_0_block_field[5]_i_28 ),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(tx_xgmii_ctrl_reg1[6]),
        .I5(\n_0_t_type_reg[2]_i_8 ),
        .O(\n_0_block_field[6]_i_3 ));
LUT5 #(
    .INIT(32'hAAAAAAA8)) 
     \block_field[7]_i_1 
       (.I0(\n_0_block_field[7]_i_2 ),
        .I1(\n_0_t_type_reg[0]_i_2 ),
        .I2(\n_0_t_type_reg[0]_i_4 ),
        .I3(\n_0_block_field[7]_i_3 ),
        .I4(\n_0_block_field[7]_i_4 ),
        .O(\n_0_block_field[7]_i_1 ));
LUT6 #(
    .INIT(64'h5555555555545555)) 
     \block_field[7]_i_2 
       (.I0(I1),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[6]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(\n_0_block_field[7]_i_5 ),
        .I5(tx_xgmii_ctrl_reg1[4]),
        .O(\n_0_block_field[7]_i_2 ));
LUT5 #(
    .INIT(32'h0100FFFF)) 
     \block_field[7]_i_3 
       (.I0(\n_0_t_type_reg[0]_i_7 ),
        .I1(\n_0_t_type_reg[0]_i_8 ),
        .I2(\n_0_t_type_reg[0]_i_14 ),
        .I3(\n_0_t_type_reg[0]_i_13 ),
        .I4(\n_0_t_type_reg[2]_i_20 ),
        .O(\n_0_block_field[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \block_field[7]_i_4 
       (.I0(\n_0_t_type_reg[0]_i_12 ),
        .I1(\n_0_block_field[5]_i_2 ),
        .I2(\n_0_block_field[7]_i_6 ),
        .O(\n_0_block_field[7]_i_4 ));
LUT4 #(
    .INIT(16'h0001)) 
     \block_field[7]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[3]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_block_field[7]_i_5 ));
LUT6 #(
    .INIT(64'h0002000000000000)) 
     \block_field[7]_i_6 
       (.I0(\n_0_t_type_reg[2]_i_18 ),
        .I1(\n_0_t_type_reg[2]_i_33 ),
        .I2(\n_0_block_field[2]_i_9 ),
        .I3(\n_0_t_type_reg[2]_i_34 ),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .I5(tx_xgmii_data_reg1[42]),
        .O(\n_0_block_field[7]_i_6 ));
FDSE \block_field_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_block_field[0]_i_1 ),
        .Q(\n_0_block_field_reg[0] ),
        .S(I1));
FDRE \block_field_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_block_field[1]_i_1 ),
        .Q(\n_0_block_field_reg[1] ),
        .R(\<const0> ));
FDSE \block_field_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_block_field[2]_i_1 ),
        .Q(\n_0_block_field_reg[2] ),
        .S(I1));
FDRE \block_field_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_block_field[3]_i_1 ),
        .Q(\n_0_block_field_reg[3] ),
        .R(\<const0> ));
FDSE \block_field_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_block_field[4]_i_1 ),
        .Q(\n_0_block_field_reg[4] ),
        .S(I1));
FDRE \block_field_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_block_field[5]_i_1 ),
        .Q(\n_0_block_field_reg[5] ),
        .R(\<const0> ));
FDSE \block_field_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_block_field[6]_i_1 ),
        .Q(\n_0_block_field_reg[6] ),
        .S(I1));
FDRE \block_field_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_block_field[7]_i_1 ),
        .Q(\n_0_block_field_reg[7] ),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h020B)) 
     \c0[0]_i_1 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(\n_0_o0[3]_i_2 ),
        .I3(tx_xgmii_data_reg2[6]),
        .O(\n_0_c0[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF7C7FFE)) 
     \c0[1]_i_1 
       (.I0(tx_xgmii_data_reg2[4]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[5]),
        .I3(tx_xgmii_data_reg2[6]),
        .I4(tx_xgmii_data_reg2[3]),
        .I5(\n_0_c0[4]_i_2 ),
        .O(\n_0_c0[1]_i_1 ));
LUT6 #(
    .INIT(64'hEBFBFFFFFFFFFFFA)) 
     \c0[2]_i_1 
       (.I0(\n_0_c0[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[3]),
        .I2(tx_xgmii_data_reg2[7]),
        .I3(tx_xgmii_data_reg2[6]),
        .I4(tx_xgmii_data_reg2[5]),
        .I5(tx_xgmii_data_reg2[4]),
        .O(\n_0_c0[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFCFFFCFCFFFFFFE)) 
     \c0[3]_i_1 
       (.I0(tx_xgmii_data_reg2[4]),
        .I1(\n_0_c0[4]_i_2 ),
        .I2(tx_xgmii_data_reg2[3]),
        .I3(tx_xgmii_data_reg2[6]),
        .I4(tx_xgmii_data_reg2[7]),
        .I5(tx_xgmii_data_reg2[5]),
        .O(\n_0_c0[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF99FFEEFE)) 
     \c0[4]_i_1 
       (.I0(tx_xgmii_data_reg2[7]),
        .I1(tx_xgmii_data_reg2[5]),
        .I2(tx_xgmii_data_reg2[4]),
        .I3(tx_xgmii_data_reg2[3]),
        .I4(tx_xgmii_data_reg2[6]),
        .I5(\n_0_c0[4]_i_2 ),
        .O(\n_0_c0[4]_i_1 ));
LUT5 #(
    .INIT(32'hF7DFF7FF)) 
     \c0[4]_i_2 
       (.I0(tx_xgmii_data_reg2[2]),
        .I1(tx_xgmii_data_reg2[1]),
        .I2(tx_xgmii_data_reg2[3]),
        .I3(tx_xgmii_data_reg2[0]),
        .I4(tx_xgmii_data_reg2[4]),
        .O(\n_0_c0[4]_i_2 ));
LUT5 #(
    .INIT(32'h8080000F)) 
     \c0[5]_i_1 
       (.I0(\n_0_c0[6]_i_3 ),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[7]),
        .I3(\n_0_o0[3]_i_2 ),
        .I4(tx_xgmii_data_reg2[6]),
        .O(\n_0_c0[5]_i_1 ));
LUT5 #(
    .INIT(32'hFF00F900)) 
     \c0[6]_i_1 
       (.I0(tx_xgmii_data_reg2[6]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[5]),
        .I3(tx_xgmii_ctrl_reg2[0]),
        .I4(\n_0_o0[3]_i_2 ),
        .O(\n_0_c0[6]_i_1 ));
LUT6 #(
    .INIT(64'h808000008F80F000)) 
     \c0[6]_i_2 
       (.I0(\n_0_c0[6]_i_3 ),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[7]),
        .I3(tx_xgmii_data_reg2[5]),
        .I4(tx_xgmii_data_reg2[6]),
        .I5(\n_0_o0[3]_i_2 ),
        .O(\n_0_c0[6]_i_2 ));
LUT5 #(
    .INIT(32'h00800200)) 
     \c0[6]_i_3 
       (.I0(tx_xgmii_data_reg2[4]),
        .I1(tx_xgmii_data_reg2[1]),
        .I2(tx_xgmii_data_reg2[0]),
        .I3(tx_xgmii_data_reg2[3]),
        .I4(tx_xgmii_data_reg2[5]),
        .O(\n_0_c0[6]_i_3 ));
FDRE \c0_reg[0] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[0]_i_1 ),
        .Q(c0[0]),
        .R(\<const0> ));
FDRE \c0_reg[1] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[1]_i_1 ),
        .Q(c0[1]),
        .R(\<const0> ));
FDRE \c0_reg[2] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[2]_i_1 ),
        .Q(c0[2]),
        .R(\<const0> ));
FDRE \c0_reg[3] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[3]_i_1 ),
        .Q(c0[3]),
        .R(\<const0> ));
FDRE \c0_reg[4] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[4]_i_1 ),
        .Q(c0[4]),
        .R(\<const0> ));
FDRE \c0_reg[5] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[5]_i_1 ),
        .Q(c0[5]),
        .R(\<const0> ));
FDRE \c0_reg[6] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[6]_i_2 ),
        .Q(c0[6]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h088C)) 
     \c1[0]_i_1 
       (.I0(tx_xgmii_data_reg2[13]),
        .I1(\n_0_c1[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[15]),
        .I3(tx_xgmii_data_reg2[14]),
        .O(\n_0_c1[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFB7FFFFFFFFF4)) 
     \c1[1]_i_1 
       (.I0(tx_xgmii_data_reg2[11]),
        .I1(tx_xgmii_data_reg2[12]),
        .I2(tx_xgmii_data_reg2[14]),
        .I3(tx_xgmii_data_reg2[15]),
        .I4(\n_0_c1[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[13]),
        .O(\n_0_c1[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFF7F7A)) 
     \c1[2]_i_1 
       (.I0(tx_xgmii_data_reg2[13]),
        .I1(tx_xgmii_data_reg2[11]),
        .I2(tx_xgmii_data_reg2[12]),
        .I3(tx_xgmii_data_reg2[14]),
        .I4(tx_xgmii_data_reg2[15]),
        .I5(\n_0_c1[4]_i_2 ),
        .O(\n_0_c1[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFCFCFFFFFCFFFFE)) 
     \c1[3]_i_1 
       (.I0(tx_xgmii_data_reg2[12]),
        .I1(\n_0_c1[4]_i_2 ),
        .I2(tx_xgmii_data_reg2[11]),
        .I3(tx_xgmii_data_reg2[14]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(tx_xgmii_data_reg2[15]),
        .O(\n_0_c1[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDDFF66FE)) 
     \c1[4]_i_1 
       (.I0(tx_xgmii_data_reg2[14]),
        .I1(tx_xgmii_data_reg2[15]),
        .I2(tx_xgmii_data_reg2[12]),
        .I3(tx_xgmii_data_reg2[11]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(\n_0_c1[4]_i_2 ),
        .O(\n_0_c1[4]_i_1 ));
LUT5 #(
    .INIT(32'hE7F7FFFF)) 
     \c1[4]_i_2 
       (.I0(tx_xgmii_data_reg2[9]),
        .I1(tx_xgmii_data_reg2[8]),
        .I2(tx_xgmii_data_reg2[11]),
        .I3(tx_xgmii_data_reg2[12]),
        .I4(tx_xgmii_data_reg2[10]),
        .O(\n_0_c1[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c1[5]_i_1 
       (.I0(\n_0_c1[6]_i_2 ),
        .I1(\n_0_c1[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[15]),
        .I3(tx_xgmii_data_reg2[14]),
        .O(\n_0_c1[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c1[6]_i_1 
       (.I0(\n_0_c1[6]_i_2 ),
        .I1(\n_0_c1[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[15]),
        .I3(tx_xgmii_data_reg2[14]),
        .I4(tx_xgmii_data_reg2[13]),
        .O(\n_0_c1[6]_i_1 ));
LUT6 #(
    .INIT(64'h2000004000000000)) 
     \c1[6]_i_2 
       (.I0(tx_xgmii_data_reg2[13]),
        .I1(tx_xgmii_data_reg2[11]),
        .I2(tx_xgmii_data_reg2[10]),
        .I3(tx_xgmii_data_reg2[8]),
        .I4(tx_xgmii_data_reg2[9]),
        .I5(tx_xgmii_data_reg2[12]),
        .O(\n_0_c1[6]_i_2 ));
LUT5 #(
    .INIT(32'h00080000)) 
     \c1[6]_i_3 
       (.I0(tx_xgmii_data_reg2[11]),
        .I1(tx_xgmii_data_reg2[10]),
        .I2(tx_xgmii_data_reg2[8]),
        .I3(tx_xgmii_data_reg2[9]),
        .I4(tx_xgmii_data_reg2[12]),
        .O(\n_0_c1[6]_i_3 ));
FDRE \c1_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[0]_i_1 ),
        .Q(c1[0]),
        .R(\<const0> ));
FDRE \c1_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[1]_i_1 ),
        .Q(c1[1]),
        .R(\<const0> ));
FDRE \c1_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[2]_i_1 ),
        .Q(c1[2]),
        .R(\<const0> ));
FDRE \c1_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[3]_i_1 ),
        .Q(c1[3]),
        .R(\<const0> ));
FDRE \c1_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[4]_i_1 ),
        .Q(c1[4]),
        .R(\<const0> ));
FDRE \c1_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[5]_i_1 ),
        .Q(c1[5]),
        .R(\<const0> ));
FDRE \c1_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[6]_i_1 ),
        .Q(c1[6]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h088C)) 
     \c2[0]_i_1 
       (.I0(tx_xgmii_data_reg2[21]),
        .I1(\n_0_c2[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[23]),
        .I3(tx_xgmii_data_reg2[22]),
        .O(\n_0_c2[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFB7FFFFFFFFF4)) 
     \c2[1]_i_1 
       (.I0(tx_xgmii_data_reg2[19]),
        .I1(tx_xgmii_data_reg2[20]),
        .I2(tx_xgmii_data_reg2[22]),
        .I3(tx_xgmii_data_reg2[23]),
        .I4(\n_0_c2[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[21]),
        .O(\n_0_c2[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFF7F7A)) 
     \c2[2]_i_1 
       (.I0(tx_xgmii_data_reg2[21]),
        .I1(tx_xgmii_data_reg2[19]),
        .I2(tx_xgmii_data_reg2[20]),
        .I3(tx_xgmii_data_reg2[22]),
        .I4(tx_xgmii_data_reg2[23]),
        .I5(\n_0_c2[4]_i_2 ),
        .O(\n_0_c2[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFCFCFFFFFCFFFFE)) 
     \c2[3]_i_1 
       (.I0(tx_xgmii_data_reg2[20]),
        .I1(\n_0_c2[4]_i_2 ),
        .I2(tx_xgmii_data_reg2[19]),
        .I3(tx_xgmii_data_reg2[22]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(tx_xgmii_data_reg2[23]),
        .O(\n_0_c2[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDDFF66FE)) 
     \c2[4]_i_1 
       (.I0(tx_xgmii_data_reg2[22]),
        .I1(tx_xgmii_data_reg2[23]),
        .I2(tx_xgmii_data_reg2[20]),
        .I3(tx_xgmii_data_reg2[19]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(\n_0_c2[4]_i_2 ),
        .O(\n_0_c2[4]_i_1 ));
LUT5 #(
    .INIT(32'hE7F7FFFF)) 
     \c2[4]_i_2 
       (.I0(tx_xgmii_data_reg2[17]),
        .I1(tx_xgmii_data_reg2[16]),
        .I2(tx_xgmii_data_reg2[19]),
        .I3(tx_xgmii_data_reg2[20]),
        .I4(tx_xgmii_data_reg2[18]),
        .O(\n_0_c2[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c2[5]_i_1 
       (.I0(\n_0_c2[6]_i_2 ),
        .I1(\n_0_c2[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[23]),
        .I3(tx_xgmii_data_reg2[22]),
        .O(\n_0_c2[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c2[6]_i_1 
       (.I0(\n_0_c2[6]_i_2 ),
        .I1(\n_0_c2[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[23]),
        .I3(tx_xgmii_data_reg2[22]),
        .I4(tx_xgmii_data_reg2[21]),
        .O(\n_0_c2[6]_i_1 ));
LUT6 #(
    .INIT(64'h2000004000000000)) 
     \c2[6]_i_2 
       (.I0(tx_xgmii_data_reg2[21]),
        .I1(tx_xgmii_data_reg2[19]),
        .I2(tx_xgmii_data_reg2[18]),
        .I3(tx_xgmii_data_reg2[16]),
        .I4(tx_xgmii_data_reg2[17]),
        .I5(tx_xgmii_data_reg2[20]),
        .O(\n_0_c2[6]_i_2 ));
LUT5 #(
    .INIT(32'h00080000)) 
     \c2[6]_i_3 
       (.I0(tx_xgmii_data_reg2[19]),
        .I1(tx_xgmii_data_reg2[18]),
        .I2(tx_xgmii_data_reg2[16]),
        .I3(tx_xgmii_data_reg2[17]),
        .I4(tx_xgmii_data_reg2[20]),
        .O(\n_0_c2[6]_i_3 ));
FDRE \c2_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[0]_i_1 ),
        .Q(c2[0]),
        .R(\<const0> ));
FDRE \c2_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[1]_i_1 ),
        .Q(c2[1]),
        .R(\<const0> ));
FDRE \c2_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[2]_i_1 ),
        .Q(c2[2]),
        .R(\<const0> ));
FDRE \c2_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[3]_i_1 ),
        .Q(c2[3]),
        .R(\<const0> ));
FDRE \c2_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[4]_i_1 ),
        .Q(c2[4]),
        .R(\<const0> ));
FDRE \c2_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[5]_i_1 ),
        .Q(c2[5]),
        .R(\<const0> ));
FDRE \c2_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[6]_i_1 ),
        .Q(c2[6]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h088C)) 
     \c3[0]_i_1 
       (.I0(tx_xgmii_data_reg2[29]),
        .I1(\n_0_c3[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[31]),
        .I3(tx_xgmii_data_reg2[30]),
        .O(\n_0_c3[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFB7FFFFFFFFF4)) 
     \c3[1]_i_1 
       (.I0(tx_xgmii_data_reg2[27]),
        .I1(tx_xgmii_data_reg2[28]),
        .I2(tx_xgmii_data_reg2[30]),
        .I3(tx_xgmii_data_reg2[31]),
        .I4(\n_0_c3[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[29]),
        .O(\n_0_c3[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFF7F7A)) 
     \c3[2]_i_1 
       (.I0(tx_xgmii_data_reg2[29]),
        .I1(tx_xgmii_data_reg2[27]),
        .I2(tx_xgmii_data_reg2[28]),
        .I3(tx_xgmii_data_reg2[30]),
        .I4(tx_xgmii_data_reg2[31]),
        .I5(\n_0_c3[4]_i_2 ),
        .O(\n_0_c3[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFCFCFFFFFCFFFFE)) 
     \c3[3]_i_1 
       (.I0(tx_xgmii_data_reg2[28]),
        .I1(\n_0_c3[4]_i_2 ),
        .I2(tx_xgmii_data_reg2[27]),
        .I3(tx_xgmii_data_reg2[30]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(tx_xgmii_data_reg2[31]),
        .O(\n_0_c3[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDDFF66FE)) 
     \c3[4]_i_1 
       (.I0(tx_xgmii_data_reg2[30]),
        .I1(tx_xgmii_data_reg2[31]),
        .I2(tx_xgmii_data_reg2[28]),
        .I3(tx_xgmii_data_reg2[27]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(\n_0_c3[4]_i_2 ),
        .O(\n_0_c3[4]_i_1 ));
LUT5 #(
    .INIT(32'hE7F7FFFF)) 
     \c3[4]_i_2 
       (.I0(tx_xgmii_data_reg2[25]),
        .I1(tx_xgmii_data_reg2[24]),
        .I2(tx_xgmii_data_reg2[27]),
        .I3(tx_xgmii_data_reg2[28]),
        .I4(tx_xgmii_data_reg2[26]),
        .O(\n_0_c3[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c3[5]_i_1 
       (.I0(\n_0_c3[6]_i_2 ),
        .I1(\n_0_c3[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[31]),
        .I3(tx_xgmii_data_reg2[30]),
        .O(\n_0_c3[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c3[6]_i_1 
       (.I0(\n_0_c3[6]_i_2 ),
        .I1(\n_0_c3[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[31]),
        .I3(tx_xgmii_data_reg2[30]),
        .I4(tx_xgmii_data_reg2[29]),
        .O(\n_0_c3[6]_i_1 ));
LUT6 #(
    .INIT(64'h2000004000000000)) 
     \c3[6]_i_2 
       (.I0(tx_xgmii_data_reg2[29]),
        .I1(tx_xgmii_data_reg2[27]),
        .I2(tx_xgmii_data_reg2[26]),
        .I3(tx_xgmii_data_reg2[24]),
        .I4(tx_xgmii_data_reg2[25]),
        .I5(tx_xgmii_data_reg2[28]),
        .O(\n_0_c3[6]_i_2 ));
LUT5 #(
    .INIT(32'h00080000)) 
     \c3[6]_i_3 
       (.I0(tx_xgmii_data_reg2[27]),
        .I1(tx_xgmii_data_reg2[26]),
        .I2(tx_xgmii_data_reg2[24]),
        .I3(tx_xgmii_data_reg2[25]),
        .I4(tx_xgmii_data_reg2[28]),
        .O(\n_0_c3[6]_i_3 ));
FDRE \c3_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[0]_i_1 ),
        .Q(c3[0]),
        .R(\<const0> ));
FDRE \c3_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[1]_i_1 ),
        .Q(c3[1]),
        .R(\<const0> ));
FDRE \c3_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[2]_i_1 ),
        .Q(c3[2]),
        .R(\<const0> ));
FDRE \c3_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[3]_i_1 ),
        .Q(c3[3]),
        .R(\<const0> ));
FDRE \c3_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[4]_i_1 ),
        .Q(c3[4]),
        .R(\<const0> ));
FDRE \c3_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[5]_i_1 ),
        .Q(c3[5]),
        .R(\<const0> ));
FDRE \c3_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[6]_i_1 ),
        .Q(c3[6]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h020B)) 
     \c4[0]_i_1 
       (.I0(tx_xgmii_data_reg2[37]),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(\n_0_c4[6]_i_3 ),
        .I3(tx_xgmii_data_reg2[38]),
        .O(\n_0_c4[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF7C7FFE)) 
     \c4[1]_i_1 
       (.I0(tx_xgmii_data_reg2[36]),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_data_reg2[37]),
        .I3(tx_xgmii_data_reg2[38]),
        .I4(tx_xgmii_data_reg2[35]),
        .I5(\n_0_c4[4]_i_2 ),
        .O(\n_0_c4[1]_i_1 ));
LUT6 #(
    .INIT(64'hEBFBFFFFFFFFFFFA)) 
     \c4[2]_i_1 
       (.I0(\n_0_c4[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[35]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(tx_xgmii_data_reg2[38]),
        .I4(tx_xgmii_data_reg2[37]),
        .I5(tx_xgmii_data_reg2[36]),
        .O(\n_0_c4[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFCFFFCFCFFFFFFE)) 
     \c4[3]_i_1 
       (.I0(tx_xgmii_data_reg2[36]),
        .I1(\n_0_c4[4]_i_2 ),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[38]),
        .I4(tx_xgmii_data_reg2[39]),
        .I5(tx_xgmii_data_reg2[37]),
        .O(\n_0_c4[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF99FFEEFE)) 
     \c4[4]_i_1 
       (.I0(tx_xgmii_data_reg2[39]),
        .I1(tx_xgmii_data_reg2[37]),
        .I2(tx_xgmii_data_reg2[36]),
        .I3(tx_xgmii_data_reg2[35]),
        .I4(tx_xgmii_data_reg2[38]),
        .I5(\n_0_c4[4]_i_2 ),
        .O(\n_0_c4[4]_i_1 ));
LUT5 #(
    .INIT(32'hF7DFF7FF)) 
     \c4[4]_i_2 
       (.I0(tx_xgmii_data_reg2[34]),
        .I1(tx_xgmii_data_reg2[33]),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[32]),
        .I4(tx_xgmii_data_reg2[36]),
        .O(\n_0_c4[4]_i_2 ));
LUT5 #(
    .INIT(32'h8080000F)) 
     \c4[5]_i_1 
       (.I0(\n_0_c4[6]_i_4 ),
        .I1(tx_xgmii_data_reg2[34]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(\n_0_c4[6]_i_3 ),
        .I4(tx_xgmii_data_reg2[38]),
        .O(\n_0_c4[5]_i_1 ));
LUT5 #(
    .INIT(32'hFF00F900)) 
     \c4[6]_i_1 
       (.I0(tx_xgmii_data_reg2[38]),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_data_reg2[37]),
        .I3(tx_xgmii_ctrl_reg2[4]),
        .I4(\n_0_c4[6]_i_3 ),
        .O(\n_0_c4[6]_i_1 ));
LUT6 #(
    .INIT(64'h808000008F80F000)) 
     \c4[6]_i_2 
       (.I0(\n_0_c4[6]_i_4 ),
        .I1(tx_xgmii_data_reg2[34]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(tx_xgmii_data_reg2[37]),
        .I4(tx_xgmii_data_reg2[38]),
        .I5(\n_0_c4[6]_i_3 ),
        .O(\n_0_c4[6]_i_2 ));
LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     \c4[6]_i_3 
       (.I0(tx_xgmii_data_reg2[35]),
        .I1(tx_xgmii_data_reg2[34]),
        .I2(tx_xgmii_data_reg2[32]),
        .I3(tx_xgmii_data_reg2[33]),
        .I4(tx_xgmii_data_reg2[36]),
        .O(\n_0_c4[6]_i_3 ));
LUT5 #(
    .INIT(32'h00800200)) 
     \c4[6]_i_4 
       (.I0(tx_xgmii_data_reg2[36]),
        .I1(tx_xgmii_data_reg2[33]),
        .I2(tx_xgmii_data_reg2[32]),
        .I3(tx_xgmii_data_reg2[35]),
        .I4(tx_xgmii_data_reg2[37]),
        .O(\n_0_c4[6]_i_4 ));
FDRE \c4_reg[0] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[0]_i_1 ),
        .Q(c4[0]),
        .R(\<const0> ));
FDRE \c4_reg[1] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[1]_i_1 ),
        .Q(c4[1]),
        .R(\<const0> ));
FDRE \c4_reg[2] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[2]_i_1 ),
        .Q(c4[2]),
        .R(\<const0> ));
FDRE \c4_reg[3] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[3]_i_1 ),
        .Q(c4[3]),
        .R(\<const0> ));
FDRE \c4_reg[4] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[4]_i_1 ),
        .Q(c4[4]),
        .R(\<const0> ));
FDRE \c4_reg[5] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[5]_i_1 ),
        .Q(c4[5]),
        .R(\<const0> ));
FDRE \c4_reg[6] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[6]_i_2 ),
        .Q(c4[6]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h088C)) 
     \c5[0]_i_1 
       (.I0(tx_xgmii_data_reg2[45]),
        .I1(\n_0_c5[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[47]),
        .I3(tx_xgmii_data_reg2[46]),
        .O(\n_0_c5[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFB7FFFFFFFFF4)) 
     \c5[1]_i_1 
       (.I0(tx_xgmii_data_reg2[43]),
        .I1(tx_xgmii_data_reg2[44]),
        .I2(tx_xgmii_data_reg2[46]),
        .I3(tx_xgmii_data_reg2[47]),
        .I4(\n_0_c5[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[45]),
        .O(\n_0_c5[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFF7F7A)) 
     \c5[2]_i_1 
       (.I0(tx_xgmii_data_reg2[45]),
        .I1(tx_xgmii_data_reg2[43]),
        .I2(tx_xgmii_data_reg2[44]),
        .I3(tx_xgmii_data_reg2[46]),
        .I4(tx_xgmii_data_reg2[47]),
        .I5(\n_0_c5[4]_i_2 ),
        .O(\n_0_c5[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFCFCFFFFFCFFFFE)) 
     \c5[3]_i_1 
       (.I0(tx_xgmii_data_reg2[44]),
        .I1(\n_0_c5[4]_i_2 ),
        .I2(tx_xgmii_data_reg2[43]),
        .I3(tx_xgmii_data_reg2[46]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(tx_xgmii_data_reg2[47]),
        .O(\n_0_c5[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDDFF66FE)) 
     \c5[4]_i_1 
       (.I0(tx_xgmii_data_reg2[46]),
        .I1(tx_xgmii_data_reg2[47]),
        .I2(tx_xgmii_data_reg2[44]),
        .I3(tx_xgmii_data_reg2[43]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(\n_0_c5[4]_i_2 ),
        .O(\n_0_c5[4]_i_1 ));
LUT5 #(
    .INIT(32'hE7F7FFFF)) 
     \c5[4]_i_2 
       (.I0(tx_xgmii_data_reg2[41]),
        .I1(tx_xgmii_data_reg2[40]),
        .I2(tx_xgmii_data_reg2[43]),
        .I3(tx_xgmii_data_reg2[44]),
        .I4(tx_xgmii_data_reg2[42]),
        .O(\n_0_c5[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c5[5]_i_1 
       (.I0(\n_0_c5[6]_i_2 ),
        .I1(\n_0_c5[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[47]),
        .I3(tx_xgmii_data_reg2[46]),
        .O(\n_0_c5[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c5[6]_i_1 
       (.I0(\n_0_c5[6]_i_2 ),
        .I1(\n_0_c5[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[47]),
        .I3(tx_xgmii_data_reg2[46]),
        .I4(tx_xgmii_data_reg2[45]),
        .O(\n_0_c5[6]_i_1 ));
LUT6 #(
    .INIT(64'h2000004000000000)) 
     \c5[6]_i_2 
       (.I0(tx_xgmii_data_reg2[45]),
        .I1(tx_xgmii_data_reg2[43]),
        .I2(tx_xgmii_data_reg2[42]),
        .I3(tx_xgmii_data_reg2[40]),
        .I4(tx_xgmii_data_reg2[41]),
        .I5(tx_xgmii_data_reg2[44]),
        .O(\n_0_c5[6]_i_2 ));
LUT5 #(
    .INIT(32'h00080000)) 
     \c5[6]_i_3 
       (.I0(tx_xgmii_data_reg2[43]),
        .I1(tx_xgmii_data_reg2[42]),
        .I2(tx_xgmii_data_reg2[40]),
        .I3(tx_xgmii_data_reg2[41]),
        .I4(tx_xgmii_data_reg2[44]),
        .O(\n_0_c5[6]_i_3 ));
FDRE \c5_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[0]_i_1 ),
        .Q(c5[0]),
        .R(\<const0> ));
FDRE \c5_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[1]_i_1 ),
        .Q(c5[1]),
        .R(\<const0> ));
FDRE \c5_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[2]_i_1 ),
        .Q(c5[2]),
        .R(\<const0> ));
FDRE \c5_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[3]_i_1 ),
        .Q(c5[3]),
        .R(\<const0> ));
FDRE \c5_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[4]_i_1 ),
        .Q(c5[4]),
        .R(\<const0> ));
FDRE \c5_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[5]_i_1 ),
        .Q(c5[5]),
        .R(\<const0> ));
FDRE \c5_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[6]_i_1 ),
        .Q(c5[6]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h088C)) 
     \c6[0]_i_1 
       (.I0(tx_xgmii_data_reg2[53]),
        .I1(\n_0_c6[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[55]),
        .I3(tx_xgmii_data_reg2[54]),
        .O(\n_0_c6[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFB7FFFFFFFFF4)) 
     \c6[1]_i_1 
       (.I0(tx_xgmii_data_reg2[51]),
        .I1(tx_xgmii_data_reg2[52]),
        .I2(tx_xgmii_data_reg2[54]),
        .I3(tx_xgmii_data_reg2[55]),
        .I4(\n_0_c6[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[53]),
        .O(\n_0_c6[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFF7F7A)) 
     \c6[2]_i_1 
       (.I0(tx_xgmii_data_reg2[53]),
        .I1(tx_xgmii_data_reg2[51]),
        .I2(tx_xgmii_data_reg2[52]),
        .I3(tx_xgmii_data_reg2[54]),
        .I4(tx_xgmii_data_reg2[55]),
        .I5(\n_0_c6[4]_i_2 ),
        .O(\n_0_c6[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFCFCFFFFFCFFFFE)) 
     \c6[3]_i_1 
       (.I0(tx_xgmii_data_reg2[52]),
        .I1(\n_0_c6[4]_i_2 ),
        .I2(tx_xgmii_data_reg2[51]),
        .I3(tx_xgmii_data_reg2[54]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(tx_xgmii_data_reg2[55]),
        .O(\n_0_c6[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDDFF66FE)) 
     \c6[4]_i_1 
       (.I0(tx_xgmii_data_reg2[54]),
        .I1(tx_xgmii_data_reg2[55]),
        .I2(tx_xgmii_data_reg2[52]),
        .I3(tx_xgmii_data_reg2[51]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(\n_0_c6[4]_i_2 ),
        .O(\n_0_c6[4]_i_1 ));
LUT5 #(
    .INIT(32'hE7F7FFFF)) 
     \c6[4]_i_2 
       (.I0(tx_xgmii_data_reg2[49]),
        .I1(tx_xgmii_data_reg2[48]),
        .I2(tx_xgmii_data_reg2[51]),
        .I3(tx_xgmii_data_reg2[52]),
        .I4(tx_xgmii_data_reg2[50]),
        .O(\n_0_c6[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c6[5]_i_1 
       (.I0(\n_0_c6[6]_i_2 ),
        .I1(\n_0_c6[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[55]),
        .I3(tx_xgmii_data_reg2[54]),
        .O(\n_0_c6[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c6[6]_i_1 
       (.I0(\n_0_c6[6]_i_2 ),
        .I1(\n_0_c6[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[55]),
        .I3(tx_xgmii_data_reg2[54]),
        .I4(tx_xgmii_data_reg2[53]),
        .O(\n_0_c6[6]_i_1 ));
LUT6 #(
    .INIT(64'h2000004000000000)) 
     \c6[6]_i_2 
       (.I0(tx_xgmii_data_reg2[53]),
        .I1(tx_xgmii_data_reg2[51]),
        .I2(tx_xgmii_data_reg2[50]),
        .I3(tx_xgmii_data_reg2[48]),
        .I4(tx_xgmii_data_reg2[49]),
        .I5(tx_xgmii_data_reg2[52]),
        .O(\n_0_c6[6]_i_2 ));
LUT5 #(
    .INIT(32'h00080000)) 
     \c6[6]_i_3 
       (.I0(tx_xgmii_data_reg2[51]),
        .I1(tx_xgmii_data_reg2[50]),
        .I2(tx_xgmii_data_reg2[48]),
        .I3(tx_xgmii_data_reg2[49]),
        .I4(tx_xgmii_data_reg2[52]),
        .O(\n_0_c6[6]_i_3 ));
FDRE \c6_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[0]_i_1 ),
        .Q(c6[0]),
        .R(\<const0> ));
FDRE \c6_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[1]_i_1 ),
        .Q(c6[1]),
        .R(\<const0> ));
FDRE \c6_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[2]_i_1 ),
        .Q(c6[2]),
        .R(\<const0> ));
FDRE \c6_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[3]_i_1 ),
        .Q(c6[3]),
        .R(\<const0> ));
FDRE \c6_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[4]_i_1 ),
        .Q(c6[4]),
        .R(\<const0> ));
FDRE \c6_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[5]_i_1 ),
        .Q(c6[5]),
        .R(\<const0> ));
FDRE \c6_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[6]_i_1 ),
        .Q(c6[6]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h088C)) 
     \c7[0]_i_1 
       (.I0(tx_xgmii_data_reg2[61]),
        .I1(\n_0_c7[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[63]),
        .I3(tx_xgmii_data_reg2[62]),
        .O(\n_0_c7[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFB7FFFFFFFFF4)) 
     \c7[1]_i_1 
       (.I0(tx_xgmii_data_reg2[59]),
        .I1(tx_xgmii_data_reg2[60]),
        .I2(tx_xgmii_data_reg2[62]),
        .I3(tx_xgmii_data_reg2[63]),
        .I4(\n_0_c7[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[61]),
        .O(\n_0_c7[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFF7F7A)) 
     \c7[2]_i_1 
       (.I0(tx_xgmii_data_reg2[61]),
        .I1(tx_xgmii_data_reg2[59]),
        .I2(tx_xgmii_data_reg2[60]),
        .I3(tx_xgmii_data_reg2[62]),
        .I4(tx_xgmii_data_reg2[63]),
        .I5(\n_0_c7[4]_i_2 ),
        .O(\n_0_c7[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFCFCFFFFFCFFFFE)) 
     \c7[3]_i_1 
       (.I0(tx_xgmii_data_reg2[60]),
        .I1(\n_0_c7[4]_i_2 ),
        .I2(tx_xgmii_data_reg2[59]),
        .I3(tx_xgmii_data_reg2[62]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(tx_xgmii_data_reg2[63]),
        .O(\n_0_c7[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDDFF66FE)) 
     \c7[4]_i_1 
       (.I0(tx_xgmii_data_reg2[62]),
        .I1(tx_xgmii_data_reg2[63]),
        .I2(tx_xgmii_data_reg2[60]),
        .I3(tx_xgmii_data_reg2[59]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(\n_0_c7[4]_i_2 ),
        .O(\n_0_c7[4]_i_1 ));
LUT5 #(
    .INIT(32'hE7F7FFFF)) 
     \c7[4]_i_2 
       (.I0(tx_xgmii_data_reg2[57]),
        .I1(tx_xgmii_data_reg2[56]),
        .I2(tx_xgmii_data_reg2[59]),
        .I3(tx_xgmii_data_reg2[60]),
        .I4(tx_xgmii_data_reg2[58]),
        .O(\n_0_c7[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c7[5]_i_1 
       (.I0(\n_0_c7[6]_i_2 ),
        .I1(\n_0_c7[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[63]),
        .I3(tx_xgmii_data_reg2[62]),
        .O(\n_0_c7[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c7[6]_i_1 
       (.I0(\n_0_c7[6]_i_2 ),
        .I1(\n_0_c7[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[63]),
        .I3(tx_xgmii_data_reg2[62]),
        .I4(tx_xgmii_data_reg2[61]),
        .O(\n_0_c7[6]_i_1 ));
LUT6 #(
    .INIT(64'h2000004000000000)) 
     \c7[6]_i_2 
       (.I0(tx_xgmii_data_reg2[61]),
        .I1(tx_xgmii_data_reg2[59]),
        .I2(tx_xgmii_data_reg2[58]),
        .I3(tx_xgmii_data_reg2[56]),
        .I4(tx_xgmii_data_reg2[57]),
        .I5(tx_xgmii_data_reg2[60]),
        .O(\n_0_c7[6]_i_2 ));
LUT5 #(
    .INIT(32'h00080000)) 
     \c7[6]_i_3 
       (.I0(tx_xgmii_data_reg2[59]),
        .I1(tx_xgmii_data_reg2[58]),
        .I2(tx_xgmii_data_reg2[56]),
        .I3(tx_xgmii_data_reg2[57]),
        .I4(tx_xgmii_data_reg2[60]),
        .O(\n_0_c7[6]_i_3 ));
FDRE \c7_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[0]_i_1 ),
        .Q(c7[0]),
        .R(\<const0> ));
FDRE \c7_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[1]_i_1 ),
        .Q(c7[1]),
        .R(\<const0> ));
FDRE \c7_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[2]_i_1 ),
        .Q(c7[2]),
        .R(\<const0> ));
FDRE \c7_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[3]_i_1 ),
        .Q(c7[3]),
        .R(\<const0> ));
FDRE \c7_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[4]_i_1 ),
        .Q(c7[4]),
        .R(\<const0> ));
FDRE \c7_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[5]_i_1 ),
        .Q(c7[5]),
        .R(\<const0> ));
FDRE \c7_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[6]_i_1 ),
        .Q(c7[6]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \d0[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[0]),
        .O(\n_0_d0[7]_i_1 ));
FDRE \d0_reg[0] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[0]),
        .Q(d0[0]),
        .R(\<const0> ));
FDRE \d0_reg[1] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[1]),
        .Q(d0[1]),
        .R(\<const0> ));
FDRE \d0_reg[2] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[2]),
        .Q(d0[2]),
        .R(\<const0> ));
FDRE \d0_reg[3] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[3]),
        .Q(d0[3]),
        .R(\<const0> ));
FDRE \d0_reg[4] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[4]),
        .Q(d0[4]),
        .R(\<const0> ));
FDRE \d0_reg[5] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[5]),
        .Q(d0[5]),
        .R(\<const0> ));
FDRE \d0_reg[6] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[6]),
        .Q(d0[6]),
        .R(\<const0> ));
FDRE \d0_reg[7] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[7]),
        .Q(d0[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \d1[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[1]),
        .O(\n_0_d1[7]_i_1 ));
FDRE \d1_reg[0] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[8]),
        .Q(d1[0]),
        .R(\<const0> ));
FDRE \d1_reg[1] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[9]),
        .Q(d1[1]),
        .R(\<const0> ));
FDRE \d1_reg[2] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[10]),
        .Q(d1[2]),
        .R(\<const0> ));
FDRE \d1_reg[3] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[11]),
        .Q(d1[3]),
        .R(\<const0> ));
FDRE \d1_reg[4] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[12]),
        .Q(d1[4]),
        .R(\<const0> ));
FDRE \d1_reg[5] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[13]),
        .Q(d1[5]),
        .R(\<const0> ));
FDRE \d1_reg[6] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[14]),
        .Q(d1[6]),
        .R(\<const0> ));
FDRE \d1_reg[7] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[15]),
        .Q(d1[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \d2[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[2]),
        .O(\n_0_d2[7]_i_1 ));
FDRE \d2_reg[0] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[16]),
        .Q(d2[0]),
        .R(\<const0> ));
FDRE \d2_reg[1] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[17]),
        .Q(d2[1]),
        .R(\<const0> ));
FDRE \d2_reg[2] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[18]),
        .Q(d2[2]),
        .R(\<const0> ));
FDRE \d2_reg[3] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[19]),
        .Q(d2[3]),
        .R(\<const0> ));
FDRE \d2_reg[4] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[20]),
        .Q(d2[4]),
        .R(\<const0> ));
FDRE \d2_reg[5] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[21]),
        .Q(d2[5]),
        .R(\<const0> ));
FDRE \d2_reg[6] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[22]),
        .Q(d2[6]),
        .R(\<const0> ));
FDRE \d2_reg[7] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[23]),
        .Q(d2[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \d3[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[3]),
        .O(\n_0_d3[7]_i_1 ));
FDRE \d3_reg[0] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[24]),
        .Q(d3[0]),
        .R(\<const0> ));
FDRE \d3_reg[1] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[25]),
        .Q(d3[1]),
        .R(\<const0> ));
FDRE \d3_reg[2] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[26]),
        .Q(d3[2]),
        .R(\<const0> ));
FDRE \d3_reg[3] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[27]),
        .Q(d3[3]),
        .R(\<const0> ));
FDRE \d3_reg[4] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[28]),
        .Q(d3[4]),
        .R(\<const0> ));
FDRE \d3_reg[5] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[29]),
        .Q(d3[5]),
        .R(\<const0> ));
FDRE \d3_reg[6] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[30]),
        .Q(d3[6]),
        .R(\<const0> ));
FDRE \d3_reg[7] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[31]),
        .Q(d3[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \d4[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[4]),
        .O(\n_0_d4[7]_i_1 ));
FDRE \d4_reg[0] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[32]),
        .Q(d4[0]),
        .R(\<const0> ));
FDRE \d4_reg[1] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[33]),
        .Q(d4[1]),
        .R(\<const0> ));
FDRE \d4_reg[2] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[34]),
        .Q(d4[2]),
        .R(\<const0> ));
FDRE \d4_reg[3] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[35]),
        .Q(d4[3]),
        .R(\<const0> ));
FDRE \d4_reg[4] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[36]),
        .Q(d4[4]),
        .R(\<const0> ));
FDRE \d4_reg[5] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[37]),
        .Q(d4[5]),
        .R(\<const0> ));
FDRE \d4_reg[6] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[38]),
        .Q(d4[6]),
        .R(\<const0> ));
FDRE \d4_reg[7] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[39]),
        .Q(d4[7]),
        .R(\<const0> ));
FDRE \d5_reg[0] 
       (.C(clk156),
        .CE(E),
        .D(tx_xgmii_data_reg2[40]),
        .Q(d5[0]),
        .R(\<const0> ));
FDRE \d5_reg[1] 
       (.C(clk156),
        .CE(E),
        .D(tx_xgmii_data_reg2[41]),
        .Q(d5[1]),
        .R(\<const0> ));
FDRE \d5_reg[2] 
       (.C(clk156),
        .CE(E),
        .D(tx_xgmii_data_reg2[42]),
        .Q(d5[2]),
        .R(\<const0> ));
FDRE \d5_reg[3] 
       (.C(clk156),
        .CE(E),
        .D(tx_xgmii_data_reg2[43]),
        .Q(d5[3]),
        .R(\<const0> ));
FDRE \d5_reg[4] 
       (.C(clk156),
        .CE(E),
        .D(tx_xgmii_data_reg2[44]),
        .Q(d5[4]),
        .R(\<const0> ));
FDRE \d5_reg[5] 
       (.C(clk156),
        .CE(E),
        .D(tx_xgmii_data_reg2[45]),
        .Q(d5[5]),
        .R(\<const0> ));
FDRE \d5_reg[6] 
       (.C(clk156),
        .CE(E),
        .D(tx_xgmii_data_reg2[46]),
        .Q(d5[6]),
        .R(\<const0> ));
FDRE \d5_reg[7] 
       (.C(clk156),
        .CE(E),
        .D(tx_xgmii_data_reg2[47]),
        .Q(d5[7]),
        .R(\<const0> ));
FDRE \d6_reg[0] 
       (.C(clk156),
        .CE(I4),
        .D(tx_xgmii_data_reg2[48]),
        .Q(d6[0]),
        .R(\<const0> ));
FDRE \d6_reg[1] 
       (.C(clk156),
        .CE(I4),
        .D(tx_xgmii_data_reg2[49]),
        .Q(d6[1]),
        .R(\<const0> ));
FDRE \d6_reg[2] 
       (.C(clk156),
        .CE(I4),
        .D(tx_xgmii_data_reg2[50]),
        .Q(d6[2]),
        .R(\<const0> ));
FDRE \d6_reg[3] 
       (.C(clk156),
        .CE(I4),
        .D(tx_xgmii_data_reg2[51]),
        .Q(d6[3]),
        .R(\<const0> ));
FDRE \d6_reg[4] 
       (.C(clk156),
        .CE(I4),
        .D(tx_xgmii_data_reg2[52]),
        .Q(d6[4]),
        .R(\<const0> ));
FDRE \d6_reg[5] 
       (.C(clk156),
        .CE(I4),
        .D(tx_xgmii_data_reg2[53]),
        .Q(d6[5]),
        .R(\<const0> ));
FDRE \d6_reg[6] 
       (.C(clk156),
        .CE(I4),
        .D(tx_xgmii_data_reg2[54]),
        .Q(d6[6]),
        .R(\<const0> ));
FDRE \d6_reg[7] 
       (.C(clk156),
        .CE(I4),
        .D(tx_xgmii_data_reg2[55]),
        .Q(d6[7]),
        .R(\<const0> ));
FDRE \d7_reg[0] 
       (.C(clk156),
        .CE(I5),
        .D(tx_xgmii_data_reg2[56]),
        .Q(d7[0]),
        .R(\<const0> ));
FDRE \d7_reg[1] 
       (.C(clk156),
        .CE(I5),
        .D(tx_xgmii_data_reg2[57]),
        .Q(d7[1]),
        .R(\<const0> ));
FDRE \d7_reg[2] 
       (.C(clk156),
        .CE(I5),
        .D(tx_xgmii_data_reg2[58]),
        .Q(d7[2]),
        .R(\<const0> ));
FDRE \d7_reg[3] 
       (.C(clk156),
        .CE(I5),
        .D(tx_xgmii_data_reg2[59]),
        .Q(d7[3]),
        .R(\<const0> ));
FDRE \d7_reg[4] 
       (.C(clk156),
        .CE(I5),
        .D(tx_xgmii_data_reg2[60]),
        .Q(d7[4]),
        .R(\<const0> ));
FDRE \d7_reg[5] 
       (.C(clk156),
        .CE(I5),
        .D(tx_xgmii_data_reg2[61]),
        .Q(d7[5]),
        .R(\<const0> ));
FDRE \d7_reg[6] 
       (.C(clk156),
        .CE(I5),
        .D(tx_xgmii_data_reg2[62]),
        .Q(d7[6]),
        .R(\<const0> ));
FDRE \d7_reg[7] 
       (.C(clk156),
        .CE(I5),
        .D(tx_xgmii_data_reg2[63]),
        .Q(d7[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(tx_xgmii_ctrl_reg2[7]),
        .O(D[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(tx_xgmii_ctrl_reg2[6]),
        .O(D[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(tx_xgmii_ctrl_reg2[5]),
        .O(D[0]));
LUT6 #(
    .INIT(64'hAAA8AAAAAABAAAAA)) 
     \o0[0]_i_1 
       (.I0(o0[0]),
        .I1(\n_0_o0[3]_i_2 ),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[5]),
        .I4(tx_xgmii_ctrl_reg2[0]),
        .I5(tx_xgmii_data_reg2[7]),
        .O(\n_0_o0[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAA8AAAAAABAAAAA)) 
     \o0[1]_i_1 
       (.I0(o0[1]),
        .I1(\n_0_o0[3]_i_2 ),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[5]),
        .I4(tx_xgmii_ctrl_reg2[0]),
        .I5(tx_xgmii_data_reg2[7]),
        .O(\n_0_o0[1]_i_1 ));
LUT6 #(
    .INIT(64'hAAA8AAAAAABAAAAA)) 
     \o0[2]_i_1 
       (.I0(o0[2]),
        .I1(\n_0_o0[3]_i_2 ),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[5]),
        .I4(tx_xgmii_ctrl_reg2[0]),
        .I5(tx_xgmii_data_reg2[7]),
        .O(\n_0_o0[2]_i_1 ));
LUT6 #(
    .INIT(64'hAAA8AAAAAABAAAAA)) 
     \o0[3]_i_1 
       (.I0(o0[3]),
        .I1(\n_0_o0[3]_i_2 ),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[5]),
        .I4(tx_xgmii_ctrl_reg2[0]),
        .I5(tx_xgmii_data_reg2[7]),
        .O(\n_0_o0[3]_i_1 ));
LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     \o0[3]_i_2 
       (.I0(tx_xgmii_data_reg2[3]),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[0]),
        .I3(tx_xgmii_data_reg2[1]),
        .I4(tx_xgmii_data_reg2[4]),
        .O(\n_0_o0[3]_i_2 ));
FDRE \o0_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_o0[0]_i_1 ),
        .Q(o0[0]),
        .R(\<const0> ));
FDRE \o0_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_o0[1]_i_1 ),
        .Q(o0[1]),
        .R(\<const0> ));
FDRE \o0_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_o0[2]_i_1 ),
        .Q(o0[2]),
        .R(\<const0> ));
FDRE \o0_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_o0[3]_i_1 ),
        .Q(o0[3]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hAAA8AAAAAABAAAAA)) 
     \o4[0]_i_1 
       (.I0(o4[0]),
        .I1(\n_0_c4[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[37]),
        .I4(tx_xgmii_ctrl_reg2[4]),
        .I5(tx_xgmii_data_reg2[39]),
        .O(\n_0_o4[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAA8AAAAAABAAAAA)) 
     \o4[1]_i_1 
       (.I0(o4[1]),
        .I1(\n_0_c4[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[37]),
        .I4(tx_xgmii_ctrl_reg2[4]),
        .I5(tx_xgmii_data_reg2[39]),
        .O(\n_0_o4[1]_i_1 ));
LUT6 #(
    .INIT(64'hAAA8AAAAAABAAAAA)) 
     \o4[2]_i_1 
       (.I0(o4[2]),
        .I1(\n_0_c4[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[37]),
        .I4(tx_xgmii_ctrl_reg2[4]),
        .I5(tx_xgmii_data_reg2[39]),
        .O(\n_0_o4[2]_i_1 ));
LUT6 #(
    .INIT(64'hAAA8AAAAAABAAAAA)) 
     \o4[3]_i_1 
       (.I0(o4[3]),
        .I1(\n_0_c4[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[37]),
        .I4(tx_xgmii_ctrl_reg2[4]),
        .I5(tx_xgmii_data_reg2[39]),
        .O(\n_0_o4[3]_i_1 ));
FDRE \o4_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_o4[0]_i_1 ),
        .Q(o4[0]),
        .R(\<const0> ));
FDRE \o4_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_o4[1]_i_1 ),
        .Q(o4[1]),
        .R(\<const0> ));
FDRE \o4_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_o4[2]_i_1 ),
        .Q(o4[2]),
        .R(\<const0> ));
FDRE \o4_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_o4[3]_i_1 ),
        .Q(o4[3]),
        .R(\<const0> ));
FDRE \t_type_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(t_type_reg__0[0]),
        .Q(Q[0]),
        .R(I1));
LUT6 #(
    .INIT(64'h5555555455555555)) 
     \t_type_reg[0]_i_1 
       (.I0(I1),
        .I1(\n_0_t_type_reg[0]_i_2 ),
        .I2(\n_0_t_type_reg[0]_i_3 ),
        .I3(\n_0_t_type_reg[0]_i_4 ),
        .I4(\n_0_t_type_reg[0]_i_5 ),
        .I5(\n_0_t_type_reg[0]_i_6 ),
        .O(\n_0_t_type_reg[0]_i_1 ));
LUT5 #(
    .INIT(32'h20000000)) 
     \t_type_reg[0]_i_10 
       (.I0(\n_0_t_type_reg[0]_i_22 ),
        .I1(tx_xgmii_data_reg1[1]),
        .I2(tx_xgmii_data_reg1[0]),
        .I3(tx_xgmii_data_reg1[4]),
        .I4(tx_xgmii_data_reg1[5]),
        .O(\n_0_t_type_reg[0]_i_10 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1555)) 
     \t_type_reg[0]_i_11 
       (.I0(\n_0_block_field[5]_i_9 ),
        .I1(\n_0_t_type_reg[0]_i_23 ),
        .I2(\n_0_t_type_reg[0]_i_24 ),
        .I3(\n_0_t_type_reg[0]_i_25 ),
        .I4(\n_0_block_field[2]_i_8 ),
        .I5(\n_0_block_field[2]_i_7 ),
        .O(\n_0_t_type_reg[0]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \t_type_reg[0]_i_12 
       (.I0(\n_0_block_field[2]_i_5 ),
        .I1(\n_0_block_field[2]_i_9 ),
        .I2(\n_0_t_type_reg[2]_i_32 ),
        .I3(\n_0_t_type_reg[2]_i_33 ),
        .O(\n_0_t_type_reg[0]_i_12 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \t_type_reg[0]_i_13 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(\n_0_t_type_reg[2]_i_30 ),
        .O(\n_0_t_type_reg[0]_i_13 ));
LUT5 #(
    .INIT(32'hFFFFBFFF)) 
     \t_type_reg[0]_i_14 
       (.I0(\n_0_t_type_reg[0]_i_26 ),
        .I1(tx_xgmii_data_reg1[18]),
        .I2(tx_xgmii_data_reg1[16]),
        .I3(tx_xgmii_data_reg1[19]),
        .I4(tx_xgmii_data_reg1[17]),
        .O(\n_0_t_type_reg[0]_i_14 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \t_type_reg[0]_i_15 
       (.I0(\n_0_t_type_reg[2]_i_33 ),
        .I1(\n_0_t_type_reg[0]_i_27 ),
        .I2(\n_0_t_type_reg[2]_i_18 ),
        .I3(\n_0_t_type_reg[0]_i_28 ),
        .I4(\n_0_t_type_reg[2]_i_40 ),
        .I5(\n_0_block_field[2]_i_9 ),
        .O(\n_0_t_type_reg[0]_i_15 ));
LUT5 #(
    .INIT(32'hF7777FF7)) 
     \t_type_reg[0]_i_16 
       (.I0(tx_xgmii_data_reg1[19]),
        .I1(tx_xgmii_data_reg1[20]),
        .I2(tx_xgmii_data_reg1[23]),
        .I3(tx_xgmii_data_reg1[22]),
        .I4(tx_xgmii_data_reg1[21]),
        .O(\n_0_t_type_reg[0]_i_16 ));
LUT5 #(
    .INIT(32'hBFFFFFFE)) 
     \t_type_reg[0]_i_17 
       (.I0(tx_xgmii_data_reg1[19]),
        .I1(tx_xgmii_data_reg1[22]),
        .I2(tx_xgmii_data_reg1[23]),
        .I3(tx_xgmii_data_reg1[20]),
        .I4(tx_xgmii_data_reg1[21]),
        .O(\n_0_t_type_reg[0]_i_17 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[0]_i_18 
       (.I0(tx_xgmii_data_reg1[18]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .O(\n_0_t_type_reg[0]_i_18 ));
LUT4 #(
    .INIT(16'h0080)) 
     \t_type_reg[0]_i_19 
       (.I0(tx_xgmii_data_reg1[17]),
        .I1(tx_xgmii_data_reg1[18]),
        .I2(tx_xgmii_data_reg1[21]),
        .I3(tx_xgmii_data_reg1[16]),
        .O(\n_0_t_type_reg[0]_i_19 ));
LUT2 #(
    .INIT(4'h1)) 
     \t_type_reg[0]_i_2 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(\n_0_t_type_reg[2]_i_22 ),
        .O(\n_0_t_type_reg[0]_i_2 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[0]_i_20 
       (.I0(tx_xgmii_data_reg1[22]),
        .I1(tx_xgmii_data_reg1[23]),
        .I2(tx_xgmii_data_reg1[20]),
        .I3(tx_xgmii_data_reg1[19]),
        .O(\n_0_t_type_reg[0]_i_20 ));
LUT3 #(
    .INIT(8'h24)) 
     \t_type_reg[0]_i_21 
       (.I0(tx_xgmii_data_reg1[16]),
        .I1(tx_xgmii_data_reg1[19]),
        .I2(tx_xgmii_data_reg1[17]),
        .O(\n_0_t_type_reg[0]_i_21 ));
LUT4 #(
    .INIT(16'h8000)) 
     \t_type_reg[0]_i_22 
       (.I0(tx_xgmii_data_reg1[6]),
        .I1(tx_xgmii_data_reg1[7]),
        .I2(tx_xgmii_data_reg1[3]),
        .I3(tx_xgmii_data_reg1[2]),
        .O(\n_0_t_type_reg[0]_i_22 ));
LUT6 #(
    .INIT(64'hFF7F0000FF7FFF7F)) 
     \t_type_reg[0]_i_23 
       (.I0(\n_0_t_type_reg[0]_i_19 ),
        .I1(tx_xgmii_data_reg1[22]),
        .I2(tx_xgmii_data_reg1[23]),
        .I3(\n_0_t_type_reg[0]_i_29 ),
        .I4(\n_0_block_field[2]_i_12 ),
        .I5(\n_0_block_field[2]_i_10 ),
        .O(\n_0_t_type_reg[0]_i_23 ));
LUT6 #(
    .INIT(64'hDD0D0000DD0DDD0D)) 
     \t_type_reg[0]_i_24 
       (.I0(\n_0_t_type_reg[0]_i_30 ),
        .I1(\n_0_t_type_reg[0]_i_31 ),
        .I2(\n_0_t_type_reg[0]_i_22 ),
        .I3(\n_0_t_type_reg[0]_i_32 ),
        .I4(\n_0_t_type_reg[0]_i_33 ),
        .I5(\n_0_t_type_reg[0]_i_34 ),
        .O(\n_0_t_type_reg[0]_i_24 ));
LUT6 #(
    .INIT(64'hEE0E0000EE0EEE0E)) 
     \t_type_reg[0]_i_25 
       (.I0(\n_0_t_type_reg[2]_i_44 ),
        .I1(\n_0_t_type_reg[2]_i_45 ),
        .I2(\n_0_t_type_reg[2]_i_54 ),
        .I3(\n_0_t_type_reg[2]_i_53 ),
        .I4(\n_0_t_type_reg[0]_i_35 ),
        .I5(\n_0_t_type_reg[0]_i_36 ),
        .O(\n_0_t_type_reg[0]_i_25 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[0]_i_26 
       (.I0(tx_xgmii_data_reg1[20]),
        .I1(tx_xgmii_data_reg1[21]),
        .I2(tx_xgmii_data_reg1[23]),
        .I3(tx_xgmii_data_reg1[22]),
        .O(\n_0_t_type_reg[0]_i_26 ));
LUT6 #(
    .INIT(64'hF4F0F4F4FFF0FFFF)) 
     \t_type_reg[0]_i_27 
       (.I0(\n_0_t_type_reg[0]_i_37 ),
        .I1(\n_0_t_type_reg[0]_i_38 ),
        .I2(\n_0_t_type_reg[0]_i_39 ),
        .I3(\n_0_t_type_reg[0]_i_33 ),
        .I4(\n_0_t_type_reg[0]_i_34 ),
        .I5(\n_0_t_type_reg[0]_i_40 ),
        .O(\n_0_t_type_reg[0]_i_27 ));
LUT6 #(
    .INIT(64'h0000000000002000)) 
     \t_type_reg[0]_i_28 
       (.I0(tx_xgmii_data_reg1[35]),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(tx_xgmii_data_reg1[32]),
        .I3(tx_xgmii_data_reg1[34]),
        .I4(\n_0_t_type_reg[1]_i_17 ),
        .I5(\n_0_block_field[4]_i_13 ),
        .O(\n_0_t_type_reg[0]_i_28 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[0]_i_29 
       (.I0(tx_xgmii_data_reg1[19]),
        .I1(tx_xgmii_data_reg1[20]),
        .O(\n_0_t_type_reg[0]_i_29 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \t_type_reg[0]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .I5(\n_0_t_type_reg[2]_i_27 ),
        .O(\n_0_t_type_reg[0]_i_3 ));
LUT4 #(
    .INIT(16'h0080)) 
     \t_type_reg[0]_i_30 
       (.I0(tx_xgmii_data_reg1[33]),
        .I1(tx_xgmii_data_reg1[34]),
        .I2(tx_xgmii_data_reg1[38]),
        .I3(tx_xgmii_data_reg1[32]),
        .O(\n_0_t_type_reg[0]_i_30 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[0]_i_31 
       (.I0(tx_xgmii_data_reg1[36]),
        .I1(tx_xgmii_data_reg1[35]),
        .I2(tx_xgmii_data_reg1[37]),
        .I3(tx_xgmii_data_reg1[39]),
        .O(\n_0_t_type_reg[0]_i_31 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \t_type_reg[0]_i_32 
       (.I0(tx_xgmii_data_reg1[5]),
        .I1(tx_xgmii_data_reg1[4]),
        .I2(tx_xgmii_data_reg1[1]),
        .I3(tx_xgmii_data_reg1[0]),
        .O(\n_0_t_type_reg[0]_i_32 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[0]_i_33 
       (.I0(tx_xgmii_data_reg1[54]),
        .I1(tx_xgmii_data_reg1[55]),
        .I2(tx_xgmii_data_reg1[52]),
        .I3(tx_xgmii_data_reg1[51]),
        .O(\n_0_t_type_reg[0]_i_33 ));
LUT4 #(
    .INIT(16'h0080)) 
     \t_type_reg[0]_i_34 
       (.I0(tx_xgmii_data_reg1[49]),
        .I1(tx_xgmii_data_reg1[50]),
        .I2(tx_xgmii_data_reg1[53]),
        .I3(tx_xgmii_data_reg1[48]),
        .O(\n_0_t_type_reg[0]_i_34 ));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \t_type_reg[0]_i_35 
       (.I0(tx_xgmii_data_reg1[44]),
        .I1(tx_xgmii_data_reg1[43]),
        .I2(tx_xgmii_data_reg1[40]),
        .I3(tx_xgmii_data_reg1[45]),
        .I4(tx_xgmii_data_reg1[42]),
        .I5(tx_xgmii_data_reg1[41]),
        .O(\n_0_t_type_reg[0]_i_35 ));
LUT2 #(
    .INIT(4'h8)) 
     \t_type_reg[0]_i_36 
       (.I0(tx_xgmii_data_reg1[47]),
        .I1(tx_xgmii_data_reg1[46]),
        .O(\n_0_t_type_reg[0]_i_36 ));
LUT5 #(
    .INIT(32'h6B000000)) 
     \t_type_reg[0]_i_37 
       (.I0(tx_xgmii_data_reg1[53]),
        .I1(tx_xgmii_data_reg1[54]),
        .I2(tx_xgmii_data_reg1[55]),
        .I3(tx_xgmii_data_reg1[51]),
        .I4(tx_xgmii_data_reg1[52]),
        .O(\n_0_t_type_reg[0]_i_37 ));
LUT5 #(
    .INIT(32'hBFFFFFFE)) 
     \t_type_reg[0]_i_38 
       (.I0(tx_xgmii_data_reg1[51]),
        .I1(tx_xgmii_data_reg1[54]),
        .I2(tx_xgmii_data_reg1[55]),
        .I3(tx_xgmii_data_reg1[52]),
        .I4(tx_xgmii_data_reg1[53]),
        .O(\n_0_t_type_reg[0]_i_38 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[0]_i_39 
       (.I0(tx_xgmii_data_reg1[50]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_t_type_reg[0]_i_39 ));
LUT6 #(
    .INIT(64'h0000000000020000)) 
     \t_type_reg[0]_i_4 
       (.I0(\n_0_t_type_reg[2]_i_7 ),
        .I1(\n_0_t_type_reg[0]_i_7 ),
        .I2(\n_0_t_type_reg[0]_i_8 ),
        .I3(\n_0_t_type_reg[0]_i_9 ),
        .I4(\n_0_t_type_reg[0]_i_10 ),
        .I5(\n_0_t_type_reg[0]_i_11 ),
        .O(\n_0_t_type_reg[0]_i_4 ));
LUT3 #(
    .INIT(8'h24)) 
     \t_type_reg[0]_i_40 
       (.I0(tx_xgmii_data_reg1[48]),
        .I1(tx_xgmii_data_reg1[51]),
        .I2(tx_xgmii_data_reg1[49]),
        .O(\n_0_t_type_reg[0]_i_40 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \t_type_reg[0]_i_5 
       (.I0(\n_0_block_field[5]_i_2 ),
        .I1(\n_0_t_type_reg[0]_i_12 ),
        .O(\n_0_t_type_reg[0]_i_5 ));
LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
     \t_type_reg[0]_i_6 
       (.I0(\n_0_t_type_reg[2]_i_20 ),
        .I1(\n_0_t_type_reg[0]_i_13 ),
        .I2(\n_0_t_type_reg[0]_i_14 ),
        .I3(\n_0_t_type_reg[0]_i_8 ),
        .I4(\n_0_t_type_reg[0]_i_7 ),
        .I5(\n_0_t_type_reg[0]_i_15 ),
        .O(\n_0_t_type_reg[0]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \t_type_reg[0]_i_7 
       (.I0(\n_0_block_field[4]_i_7 ),
        .I1(\n_0_block_field[4]_i_8 ),
        .O(\n_0_t_type_reg[0]_i_7 ));
LUT6 #(
    .INIT(64'hFFBFFFBFFFBFFFFF)) 
     \t_type_reg[0]_i_8 
       (.I0(\n_0_t_type_reg[2]_i_33 ),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_data_reg1[42]),
        .I3(\n_0_t_type_reg[2]_i_37 ),
        .I4(\n_0_block_field[5]_i_8 ),
        .I5(\n_0_block_field[5]_i_9 ),
        .O(\n_0_t_type_reg[0]_i_8 ));
LUT6 #(
    .INIT(64'hF8F8F0F8FFFFF0FF)) 
     \t_type_reg[0]_i_9 
       (.I0(\n_0_t_type_reg[0]_i_16 ),
        .I1(\n_0_t_type_reg[0]_i_17 ),
        .I2(\n_0_t_type_reg[0]_i_18 ),
        .I3(\n_0_t_type_reg[0]_i_19 ),
        .I4(\n_0_t_type_reg[0]_i_20 ),
        .I5(\n_0_t_type_reg[0]_i_21 ),
        .O(\n_0_t_type_reg[0]_i_9 ));
FDSE \t_type_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(t_type_reg__0[1]),
        .Q(Q[1]),
        .S(I1));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFDFD)) 
     \t_type_reg[1]_i_1 
       (.I0(\n_0_t_type_reg[0]_i_6 ),
        .I1(\n_0_t_type_reg[1]_i_2 ),
        .I2(\n_0_t_type_reg[0]_i_2 ),
        .I3(\n_0_t_type_reg[1]_i_3 ),
        .I4(\n_0_t_type_reg[1]_i_4 ),
        .I5(\n_0_t_type_reg[0]_i_5 ),
        .O(\n_0_t_type_reg[1]_i_1 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[1]_i_10 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .O(\n_0_t_type_reg[1]_i_10 ));
LUT5 #(
    .INIT(32'hFFFFBFFF)) 
     \t_type_reg[1]_i_11 
       (.I0(tx_xgmii_data_reg1[34]),
        .I1(tx_xgmii_data_reg1[35]),
        .I2(tx_xgmii_data_reg1[32]),
        .I3(tx_xgmii_data_reg1[33]),
        .I4(\n_0_t_type_reg[1]_i_17 ),
        .O(\n_0_t_type_reg[1]_i_11 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[1]_i_12 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_data_reg1[2]),
        .O(\n_0_t_type_reg[1]_i_12 ));
LUT3 #(
    .INIT(8'h42)) 
     \t_type_reg[1]_i_13 
       (.I0(tx_xgmii_data_reg1[3]),
        .I1(tx_xgmii_data_reg1[1]),
        .I2(tx_xgmii_data_reg1[0]),
        .O(\n_0_t_type_reg[1]_i_13 ));
LUT5 #(
    .INIT(32'h20000000)) 
     \t_type_reg[1]_i_14 
       (.I0(\n_0_t_type_reg[0]_i_22 ),
        .I1(tx_xgmii_data_reg1[0]),
        .I2(tx_xgmii_data_reg1[1]),
        .I3(tx_xgmii_data_reg1[4]),
        .I4(tx_xgmii_data_reg1[5]),
        .O(\n_0_t_type_reg[1]_i_14 ));
LUT5 #(
    .INIT(32'h94FFFFFF)) 
     \t_type_reg[1]_i_15 
       (.I0(tx_xgmii_data_reg1[5]),
        .I1(tx_xgmii_data_reg1[6]),
        .I2(tx_xgmii_data_reg1[7]),
        .I3(tx_xgmii_data_reg1[3]),
        .I4(tx_xgmii_data_reg1[4]),
        .O(\n_0_t_type_reg[1]_i_15 ));
LUT5 #(
    .INIT(32'h00008001)) 
     \t_type_reg[1]_i_16 
       (.I0(tx_xgmii_data_reg1[5]),
        .I1(tx_xgmii_data_reg1[4]),
        .I2(tx_xgmii_data_reg1[7]),
        .I3(tx_xgmii_data_reg1[6]),
        .I4(tx_xgmii_data_reg1[3]),
        .O(\n_0_t_type_reg[1]_i_16 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[1]_i_17 
       (.I0(tx_xgmii_data_reg1[37]),
        .I1(tx_xgmii_data_reg1[39]),
        .I2(tx_xgmii_data_reg1[36]),
        .I3(tx_xgmii_data_reg1[38]),
        .O(\n_0_t_type_reg[1]_i_17 ));
LUT6 #(
    .INIT(64'h08080808080808AA)) 
     \t_type_reg[1]_i_2 
       (.I0(\n_0_t_type_reg[2]_i_7 ),
        .I1(\n_0_block_field[2]_i_4 ),
        .I2(\n_0_t_type_reg[2]_i_25 ),
        .I3(\n_0_t_type_reg[2]_i_24 ),
        .I4(\n_0_t_type_reg[0]_i_8 ),
        .I5(\n_0_t_type_reg[0]_i_7 ),
        .O(\n_0_t_type_reg[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
     \t_type_reg[1]_i_3 
       (.I0(\n_0_t_type_reg[1]_i_5 ),
        .I1(\n_0_t_type_reg[1]_i_6 ),
        .I2(\n_0_t_type_reg[1]_i_7 ),
        .I3(\n_0_t_type_reg[1]_i_8 ),
        .I4(\n_0_t_type_reg[1]_i_9 ),
        .I5(\n_0_t_type_reg[1]_i_10 ),
        .O(\n_0_t_type_reg[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000200200FF2002)) 
     \t_type_reg[1]_i_4 
       (.I0(\n_0_t_type_reg[1]_i_11 ),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .I5(\n_0_t_type_reg[2]_i_25 ),
        .O(\n_0_t_type_reg[1]_i_4 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \t_type_reg[1]_i_5 
       (.I0(\n_0_block_field[2]_i_7 ),
        .I1(\n_0_block_field[2]_i_8 ),
        .I2(\n_0_block_field[2]_i_9 ),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_t_type_reg[1]_i_5 ));
LUT6 #(
    .INIT(64'hEEEFEEEFEEFFEEEF)) 
     \t_type_reg[1]_i_6 
       (.I0(\n_0_t_type_reg[2]_i_37 ),
        .I1(\n_0_t_type_reg[1]_i_12 ),
        .I2(\n_0_t_type_reg[1]_i_13 ),
        .I3(\n_0_t_type_reg[1]_i_14 ),
        .I4(\n_0_t_type_reg[1]_i_15 ),
        .I5(\n_0_t_type_reg[1]_i_16 ),
        .O(\n_0_t_type_reg[1]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \t_type_reg[1]_i_7 
       (.I0(\n_0_t_type_reg[0]_i_9 ),
        .I1(\n_0_block_field[2]_i_9 ),
        .O(\n_0_t_type_reg[1]_i_7 ));
LUT3 #(
    .INIT(8'hEF)) 
     \t_type_reg[1]_i_8 
       (.I0(tx_xgmii_ctrl_reg1[3]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(\n_0_t_type_reg[2]_i_8 ),
        .O(\n_0_t_type_reg[1]_i_8 ));
LUT3 #(
    .INIT(8'h3D)) 
     \t_type_reg[1]_i_9 
       (.I0(\n_0_block_field[3]_i_8 ),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_t_type_reg[1]_i_9 ));
FDRE \t_type_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(t_type_reg__0[2]),
        .Q(Q[2]),
        .R(I1));
LUT6 #(
    .INIT(64'hFF00FF00F1000000)) 
     \t_type_reg[2]_i_1 
       (.I0(\n_0_t_type_reg[2]_i_2 ),
        .I1(\n_0_t_type_reg[2]_i_3 ),
        .I2(\n_0_t_type_reg[2]_i_4 ),
        .I3(\n_0_t_type_reg[2]_i_5 ),
        .I4(\n_0_t_type_reg[2]_i_6 ),
        .I5(\n_0_t_type_reg[2]_i_7 ),
        .O(\n_0_t_type_reg[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     \t_type_reg[2]_i_10 
       (.I0(\n_0_block_field[4]_i_10 ),
        .I1(\n_0_t_type_reg[2]_i_8 ),
        .I2(\n_0_t_type_reg[2]_i_30 ),
        .I3(\n_0_t_type_reg[2]_i_28 ),
        .I4(\n_0_block_field[4]_i_8 ),
        .I5(\n_0_block_field[4]_i_7 ),
        .O(\n_0_t_type_reg[2]_i_10 ));
LUT5 #(
    .INIT(32'h00008B01)) 
     \t_type_reg[2]_i_11 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(\n_0_t_type_reg[2]_i_30 ),
        .O(\n_0_t_type_reg[2]_i_11 ));
LUT5 #(
    .INIT(32'hFFFFFF54)) 
     \t_type_reg[2]_i_12 
       (.I0(\n_0_block_field[5]_i_10 ),
        .I1(\n_0_block_field[5]_i_9 ),
        .I2(\n_0_block_field[5]_i_8 ),
        .I3(\n_0_block_field[5]_i_11 ),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_t_type_reg[2]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'h04FF)) 
     \t_type_reg[2]_i_13 
       (.I0(\n_0_block_field[2]_i_9 ),
        .I1(\n_0_t_type_reg[2]_i_32 ),
        .I2(\n_0_t_type_reg[2]_i_33 ),
        .I3(\n_0_block_field[2]_i_5 ),
        .O(\n_0_t_type_reg[2]_i_13 ));
LUT5 #(
    .INIT(32'hAEAAAAAA)) 
     \t_type_reg[2]_i_14 
       (.I0(\n_0_block_field[5]_i_7 ),
        .I1(\n_0_block_field[7]_i_5 ),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(tx_xgmii_ctrl_reg1[7]),
        .I4(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_t_type_reg[2]_i_14 ));
LUT2 #(
    .INIT(4'h2)) 
     \t_type_reg[2]_i_15 
       (.I0(\n_0_t_type_reg[2]_i_8 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_t_type_reg[2]_i_15 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFF7F)) 
     \t_type_reg[2]_i_16 
       (.I0(\n_0_block_field[3]_i_8 ),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(\n_0_block_field[5]_i_3 ),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(tx_xgmii_ctrl_reg1[1]),
        .O(\n_0_t_type_reg[2]_i_16 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \t_type_reg[2]_i_17 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(\n_0_t_type_reg[2]_i_30 ),
        .O(\n_0_t_type_reg[2]_i_17 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \t_type_reg[2]_i_18 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(\n_0_t_type_reg[2]_i_30 ),
        .O(\n_0_t_type_reg[2]_i_18 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \t_type_reg[2]_i_19 
       (.I0(\n_0_t_type_reg[2]_i_17 ),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_data_reg1[42]),
        .I3(\n_0_block_field[2]_i_9 ),
        .I4(\n_0_t_type_reg[2]_i_33 ),
        .I5(\n_0_t_type_reg[2]_i_34 ),
        .O(\n_0_t_type_reg[2]_i_19 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBA00)) 
     \t_type_reg[2]_i_2 
       (.I0(\n_0_block_field[2]_i_4 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(\n_0_t_type_reg[2]_i_8 ),
        .I3(\n_0_t_type_reg[2]_i_9 ),
        .I4(\n_0_t_type_reg[2]_i_10 ),
        .I5(\n_0_t_type_reg[2]_i_11 ),
        .O(\n_0_t_type_reg[2]_i_2 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \t_type_reg[2]_i_20 
       (.I0(\n_0_block_field[4]_i_8 ),
        .I1(\n_0_block_field[4]_i_7 ),
        .I2(\n_0_t_type_reg[2]_i_35 ),
        .I3(\n_0_block_field[4]_i_10 ),
        .O(\n_0_t_type_reg[2]_i_20 ));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
     \t_type_reg[2]_i_21 
       (.I0(\n_0_block_field[5]_i_16 ),
        .I1(\n_0_t_type_reg[2]_i_36 ),
        .I2(\n_0_block_field[4]_i_10 ),
        .I3(\n_0_block_field[4]_i_8 ),
        .I4(\n_0_block_field[4]_i_7 ),
        .I5(\n_0_block_field[5]_i_15 ),
        .O(\n_0_t_type_reg[2]_i_21 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \t_type_reg[2]_i_22 
       (.I0(\n_0_block_field[2]_i_9 ),
        .I1(\n_0_t_type_reg[2]_i_37 ),
        .I2(\n_0_block_field[4]_i_10 ),
        .I3(\n_0_t_type_reg[2]_i_38 ),
        .I4(\n_0_block_field[4]_i_7 ),
        .I5(\n_0_block_field[4]_i_8 ),
        .O(\n_0_t_type_reg[2]_i_22 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
     \t_type_reg[2]_i_23 
       (.I0(\n_0_block_field[4]_i_8 ),
        .I1(\n_0_block_field[4]_i_7 ),
        .I2(\n_0_block_field[5]_i_9 ),
        .I3(\n_0_block_field[5]_i_8 ),
        .I4(\n_0_t_type_reg[2]_i_37 ),
        .I5(\n_0_t_type_reg[2]_i_39 ),
        .O(\n_0_t_type_reg[2]_i_23 ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFB)) 
     \t_type_reg[2]_i_24 
       (.I0(\n_0_t_type_reg[0]_i_9 ),
        .I1(\n_0_t_type_reg[0]_i_10 ),
        .I2(\n_0_block_field[2]_i_9 ),
        .I3(\n_0_block_field[2]_i_8 ),
        .I4(\n_0_block_field[2]_i_7 ),
        .O(\n_0_t_type_reg[2]_i_24 ));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
     \t_type_reg[2]_i_25 
       (.I0(\n_0_block_field[4]_i_7 ),
        .I1(\n_0_block_field[4]_i_8 ),
        .I2(\n_0_t_type_reg[2]_i_33 ),
        .I3(\n_0_t_type_reg[2]_i_40 ),
        .I4(\n_0_block_field[5]_i_9 ),
        .I5(\n_0_block_field[5]_i_8 ),
        .O(\n_0_t_type_reg[2]_i_25 ));
LUT5 #(
    .INIT(32'h00800000)) 
     \t_type_reg[2]_i_26 
       (.I0(tx_xgmii_data_reg1[0]),
        .I1(tx_xgmii_data_reg1[1]),
        .I2(tx_xgmii_data_reg1[7]),
        .I3(tx_xgmii_data_reg1[2]),
        .I4(tx_xgmii_data_reg1[3]),
        .O(\n_0_t_type_reg[2]_i_26 ));
LUT3 #(
    .INIT(8'hFE)) 
     \t_type_reg[2]_i_27 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_t_type_reg[2]_i_27 ));
LUT4 #(
    .INIT(16'h0100)) 
     \t_type_reg[2]_i_28 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_t_type_reg[2]_i_28 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_29 
       (.I0(tx_xgmii_data_reg1[4]),
        .I1(tx_xgmii_data_reg1[5]),
        .O(\n_0_t_type_reg[2]_i_29 ));
LUT6 #(
    .INIT(64'h8080888880808880)) 
     \t_type_reg[2]_i_3 
       (.I0(\n_0_t_type_reg[2]_i_12 ),
        .I1(\n_0_t_type_reg[2]_i_13 ),
        .I2(\n_0_t_type_reg[2]_i_14 ),
        .I3(\n_0_t_type_reg[2]_i_15 ),
        .I4(\n_0_t_type_reg[2]_i_16 ),
        .I5(\n_0_block_field[2]_i_4 ),
        .O(\n_0_t_type_reg[2]_i_3 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_30 
       (.I0(tx_xgmii_ctrl_reg1[6]),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .O(\n_0_t_type_reg[2]_i_30 ));
LUT3 #(
    .INIT(8'h06)) 
     \t_type_reg[2]_i_31 
       (.I0(tx_xgmii_data_reg1[6]),
        .I1(tx_xgmii_data_reg1[7]),
        .I2(tx_xgmii_data_reg1[5]),
        .O(\n_0_t_type_reg[2]_i_31 ));
LUT6 #(
    .INIT(64'h0000000040000000)) 
     \t_type_reg[2]_i_32 
       (.I0(tx_xgmii_data_reg1[41]),
        .I1(tx_xgmii_data_reg1[42]),
        .I2(tx_xgmii_data_reg1[40]),
        .I3(tx_xgmii_data_reg1[43]),
        .I4(\n_0_t_type_reg[2]_i_41 ),
        .I5(\n_0_t_type_reg[0]_i_27 ),
        .O(\n_0_t_type_reg[2]_i_32 ));
LUT6 #(
    .INIT(64'hFFFFFFFF8880FFF0)) 
     \t_type_reg[2]_i_33 
       (.I0(\n_0_t_type_reg[2]_i_42 ),
        .I1(\n_0_t_type_reg[2]_i_43 ),
        .I2(\n_0_t_type_reg[2]_i_44 ),
        .I3(\n_0_t_type_reg[2]_i_45 ),
        .I4(\n_0_t_type_reg[2]_i_46 ),
        .I5(\n_0_t_type_reg[2]_i_47 ),
        .O(\n_0_t_type_reg[2]_i_33 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
     \t_type_reg[2]_i_34 
       (.I0(\n_0_t_type_reg[0]_i_27 ),
        .I1(\n_0_t_type_reg[2]_i_48 ),
        .I2(tx_xgmii_data_reg1[38]),
        .I3(\n_0_t_type_reg[2]_i_49 ),
        .I4(tx_xgmii_data_reg1[36]),
        .I5(\n_0_block_field[4]_i_13 ),
        .O(\n_0_t_type_reg[2]_i_34 ));
LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
     \t_type_reg[2]_i_35 
       (.I0(tx_xgmii_data_reg1[27]),
        .I1(tx_xgmii_data_reg1[25]),
        .I2(tx_xgmii_data_reg1[24]),
        .I3(tx_xgmii_data_reg1[26]),
        .I4(\n_0_t_type_reg[2]_i_50 ),
        .I5(\n_0_t_type_reg[2]_i_17 ),
        .O(\n_0_t_type_reg[2]_i_35 ));
LUT6 #(
    .INIT(64'hFFFFFFFF45555555)) 
     \t_type_reg[2]_i_36 
       (.I0(\n_0_block_field[5]_i_9 ),
        .I1(\n_0_block_field[5]_i_20 ),
        .I2(\n_0_block_field[5]_i_21 ),
        .I3(\n_0_t_type_reg[0]_i_24 ),
        .I4(\n_0_t_type_reg[0]_i_25 ),
        .I5(\n_0_t_type_reg[2]_i_37 ),
        .O(\n_0_t_type_reg[2]_i_36 ));
LUT6 #(
    .INIT(64'hFFFFFFFF4044F0FF)) 
     \t_type_reg[2]_i_37 
       (.I0(\n_0_t_type_reg[2]_i_51 ),
        .I1(\n_0_t_type_reg[2]_i_52 ),
        .I2(\n_0_t_type_reg[2]_i_53 ),
        .I3(\n_0_t_type_reg[2]_i_54 ),
        .I4(\n_0_t_type_reg[2]_i_55 ),
        .I5(\n_0_t_type_reg[2]_i_56 ),
        .O(\n_0_t_type_reg[2]_i_37 ));
LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     \t_type_reg[2]_i_38 
       (.I0(\n_0_t_type_reg[0]_i_9 ),
        .I1(\n_0_t_type_reg[2]_i_57 ),
        .I2(tx_xgmii_data_reg1[9]),
        .I3(tx_xgmii_data_reg1[11]),
        .I4(\n_0_block_field[4]_i_11 ),
        .O(\n_0_t_type_reg[2]_i_38 ));
LUT3 #(
    .INIT(8'hBF)) 
     \t_type_reg[2]_i_39 
       (.I0(\n_0_t_type_reg[2]_i_33 ),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_data_reg1[42]),
        .O(\n_0_t_type_reg[2]_i_39 ));
LUT6 #(
    .INIT(64'hFFFF0E000E000E00)) 
     \t_type_reg[2]_i_4 
       (.I0(\n_0_t_type_reg[2]_i_17 ),
        .I1(\n_0_t_type_reg[2]_i_18 ),
        .I2(\n_0_t_type_reg[2]_i_19 ),
        .I3(\n_0_t_type_reg[2]_i_20 ),
        .I4(\n_0_t_type_reg[2]_i_21 ),
        .I5(\n_0_t_type_reg[2]_i_22 ),
        .O(\n_0_t_type_reg[2]_i_4 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_40 
       (.I0(tx_xgmii_data_reg1[42]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_t_type_reg[2]_i_40 ));
LUT4 #(
    .INIT(16'h8000)) 
     \t_type_reg[2]_i_41 
       (.I0(tx_xgmii_data_reg1[46]),
        .I1(tx_xgmii_data_reg1[47]),
        .I2(tx_xgmii_data_reg1[44]),
        .I3(tx_xgmii_data_reg1[45]),
        .O(\n_0_t_type_reg[2]_i_41 ));
LUT5 #(
    .INIT(32'hF7777FF7)) 
     \t_type_reg[2]_i_42 
       (.I0(tx_xgmii_data_reg1[60]),
        .I1(tx_xgmii_data_reg1[59]),
        .I2(tx_xgmii_data_reg1[62]),
        .I3(tx_xgmii_data_reg1[63]),
        .I4(tx_xgmii_data_reg1[61]),
        .O(\n_0_t_type_reg[2]_i_42 ));
LUT5 #(
    .INIT(32'hFFFF7FFE)) 
     \t_type_reg[2]_i_43 
       (.I0(tx_xgmii_data_reg1[62]),
        .I1(tx_xgmii_data_reg1[63]),
        .I2(tx_xgmii_data_reg1[60]),
        .I3(tx_xgmii_data_reg1[61]),
        .I4(tx_xgmii_data_reg1[59]),
        .O(\n_0_t_type_reg[2]_i_43 ));
LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
     \t_type_reg[2]_i_44 
       (.I0(tx_xgmii_data_reg1[57]),
        .I1(tx_xgmii_data_reg1[58]),
        .I2(tx_xgmii_data_reg1[61]),
        .I3(tx_xgmii_data_reg1[62]),
        .I4(tx_xgmii_data_reg1[56]),
        .I5(tx_xgmii_data_reg1[63]),
        .O(\n_0_t_type_reg[2]_i_44 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_45 
       (.I0(tx_xgmii_data_reg1[59]),
        .I1(tx_xgmii_data_reg1[60]),
        .O(\n_0_t_type_reg[2]_i_45 ));
LUT3 #(
    .INIT(8'h24)) 
     \t_type_reg[2]_i_46 
       (.I0(tx_xgmii_data_reg1[56]),
        .I1(tx_xgmii_data_reg1[59]),
        .I2(tx_xgmii_data_reg1[57]),
        .O(\n_0_t_type_reg[2]_i_46 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_47 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_data_reg1[58]),
        .O(\n_0_t_type_reg[2]_i_47 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_48 
       (.I0(tx_xgmii_data_reg1[39]),
        .I1(tx_xgmii_data_reg1[37]),
        .O(\n_0_t_type_reg[2]_i_48 ));
LUT4 #(
    .INIT(16'hDFFF)) 
     \t_type_reg[2]_i_49 
       (.I0(tx_xgmii_data_reg1[35]),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(tx_xgmii_data_reg1[32]),
        .I3(tx_xgmii_data_reg1[34]),
        .O(\n_0_t_type_reg[2]_i_49 ));
LUT6 #(
    .INIT(64'hA800A8A8AAAAAAAA)) 
     \t_type_reg[2]_i_5 
       (.I0(\n_0_block_field[7]_i_2 ),
        .I1(\n_0_t_type_reg[2]_i_23 ),
        .I2(\n_0_t_type_reg[2]_i_24 ),
        .I3(\n_0_t_type_reg[2]_i_25 ),
        .I4(\n_0_block_field[2]_i_4 ),
        .I5(\n_0_t_type_reg[2]_i_7 ),
        .O(\n_0_t_type_reg[2]_i_5 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_50 
       (.I0(tx_xgmii_data_reg1[30]),
        .I1(tx_xgmii_data_reg1[31]),
        .I2(tx_xgmii_data_reg1[28]),
        .I3(tx_xgmii_data_reg1[29]),
        .O(\n_0_t_type_reg[2]_i_50 ));
LUT5 #(
    .INIT(32'h6B000000)) 
     \t_type_reg[2]_i_51 
       (.I0(tx_xgmii_data_reg1[29]),
        .I1(tx_xgmii_data_reg1[30]),
        .I2(tx_xgmii_data_reg1[31]),
        .I3(tx_xgmii_data_reg1[27]),
        .I4(tx_xgmii_data_reg1[28]),
        .O(\n_0_t_type_reg[2]_i_51 ));
LUT5 #(
    .INIT(32'hBFFFFFFE)) 
     \t_type_reg[2]_i_52 
       (.I0(tx_xgmii_data_reg1[27]),
        .I1(tx_xgmii_data_reg1[30]),
        .I2(tx_xgmii_data_reg1[31]),
        .I3(tx_xgmii_data_reg1[28]),
        .I4(tx_xgmii_data_reg1[29]),
        .O(\n_0_t_type_reg[2]_i_52 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_53 
       (.I0(tx_xgmii_data_reg1[30]),
        .I1(tx_xgmii_data_reg1[31]),
        .I2(tx_xgmii_data_reg1[28]),
        .I3(tx_xgmii_data_reg1[27]),
        .O(\n_0_t_type_reg[2]_i_53 ));
LUT4 #(
    .INIT(16'h0080)) 
     \t_type_reg[2]_i_54 
       (.I0(tx_xgmii_data_reg1[25]),
        .I1(tx_xgmii_data_reg1[26]),
        .I2(tx_xgmii_data_reg1[29]),
        .I3(tx_xgmii_data_reg1[24]),
        .O(\n_0_t_type_reg[2]_i_54 ));
LUT3 #(
    .INIT(8'h24)) 
     \t_type_reg[2]_i_55 
       (.I0(tx_xgmii_data_reg1[24]),
        .I1(tx_xgmii_data_reg1[27]),
        .I2(tx_xgmii_data_reg1[25]),
        .O(\n_0_t_type_reg[2]_i_55 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_56 
       (.I0(tx_xgmii_data_reg1[26]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_t_type_reg[2]_i_56 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \t_type_reg[2]_i_57 
       (.I0(tx_xgmii_data_reg1[14]),
        .I1(tx_xgmii_data_reg1[15]),
        .I2(tx_xgmii_data_reg1[13]),
        .I3(tx_xgmii_data_reg1[12]),
        .I4(tx_xgmii_data_reg1[10]),
        .I5(tx_xgmii_data_reg1[8]),
        .O(\n_0_t_type_reg[2]_i_57 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
     \t_type_reg[2]_i_6 
       (.I0(\n_0_t_type_reg[2]_i_26 ),
        .I1(\n_0_t_type_reg[2]_i_27 ),
        .I2(\n_0_t_type_reg[2]_i_28 ),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_data_reg1[6]),
        .I5(\n_0_t_type_reg[2]_i_29 ),
        .O(\n_0_t_type_reg[2]_i_6 ));
LUT5 #(
    .INIT(32'h00008000)) 
     \t_type_reg[2]_i_7 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(\n_0_t_type_reg[2]_i_30 ),
        .O(\n_0_t_type_reg[2]_i_7 ));
LUT6 #(
    .INIT(64'h0008000000000000)) 
     \t_type_reg[2]_i_8 
       (.I0(\n_0_t_type_reg[2]_i_31 ),
        .I1(tx_xgmii_data_reg1[4]),
        .I2(tx_xgmii_data_reg1[0]),
        .I3(tx_xgmii_data_reg1[1]),
        .I4(tx_xgmii_data_reg1[2]),
        .I5(tx_xgmii_data_reg1[3]),
        .O(\n_0_t_type_reg[2]_i_8 ));
LUT6 #(
    .INIT(64'h0000000010000001)) 
     \t_type_reg[2]_i_9 
       (.I0(tx_xgmii_data_reg1[34]),
        .I1(\n_0_t_type_reg[2]_i_27 ),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(tx_xgmii_ctrl_reg1[1]),
        .I5(\n_0_block_field[3]_i_9 ),
        .O(\n_0_t_type_reg[2]_i_9 ));
FDRE \t_type_reg_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_t_type_reg[0]_i_1 ),
        .Q(t_type_reg__0[0]),
        .R(\<const0> ));
FDSE \t_type_reg_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_t_type_reg[1]_i_1 ),
        .Q(t_type_reg__0[1]),
        .S(I1));
FDRE \t_type_reg_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_t_type_reg[2]_i_1 ),
        .Q(t_type_reg__0[2]),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[0]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[0]),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[10]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[10]),
        .O(O1[10]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[11]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[11]),
        .O(O1[11]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[12]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[12]),
        .O(O1[12]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[13]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[13]),
        .O(O1[13]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[14]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[14]),
        .O(O1[14]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[15]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[15]),
        .O(O1[15]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[16]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[16]),
        .O(O1[16]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[17]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[17]),
        .O(O1[17]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[18]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[18]),
        .O(O1[18]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[19]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[19]),
        .O(O1[19]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[1]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[1]),
        .O(O1[1]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[20]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[20]),
        .O(O1[20]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[21]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[21]),
        .O(O1[21]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[22]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[22]),
        .O(O1[22]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[23]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[23]),
        .O(O1[23]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[24]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[24]),
        .O(O1[24]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[25]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[25]),
        .O(O1[25]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[26]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[26]),
        .O(O1[26]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[27]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[27]),
        .O(O1[27]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[28]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[28]),
        .O(O1[28]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[29]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[29]),
        .O(O1[29]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[2]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[2]),
        .O(O1[2]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[30]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[30]),
        .O(O1[30]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[31]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[31]),
        .O(O1[31]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[32]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[32]),
        .O(O1[32]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[33]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[33]),
        .O(O1[33]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[34]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[34]),
        .O(O1[34]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[35]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[35]),
        .O(O1[35]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[36]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[36]),
        .O(O1[36]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[37]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[37]),
        .O(O1[37]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[38]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[38]),
        .O(O1[38]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[39]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[39]),
        .O(O1[39]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[3]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[3]),
        .O(O1[3]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[40]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[40]),
        .O(O1[40]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[41]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[41]),
        .O(O1[41]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[42]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[42]),
        .O(O1[42]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[43]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[43]),
        .O(O1[43]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[44]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[44]),
        .O(O1[44]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[45]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[45]),
        .O(O1[45]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[46]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[46]),
        .O(O1[46]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[47]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[47]),
        .O(O1[47]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[48]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[48]),
        .O(O1[48]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[49]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[49]),
        .O(O1[49]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[4]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[4]),
        .O(O1[4]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[50]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[50]),
        .O(O1[50]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[51]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[51]),
        .O(O1[51]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[52]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[52]),
        .O(O1[52]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[53]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[53]),
        .O(O1[53]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[54]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[54]),
        .O(O1[54]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[55]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[55]),
        .O(O1[55]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[56]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[56]),
        .O(O1[56]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[57]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[57]),
        .O(O1[57]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[58]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[58]),
        .O(O1[58]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[59]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[59]),
        .O(O1[59]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[5]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[5]),
        .O(O1[5]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[60]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[60]),
        .O(O1[60]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[61]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[61]),
        .O(O1[61]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[62]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[62]),
        .O(O1[62]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[63]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[63]),
        .O(O1[63]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[64]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[64]),
        .O(O1[64]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[65]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[65]),
        .O(O1[65]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_66_enc_out[6]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(tx_66_enc[6]),
        .O(O1[6]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[7]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[7]),
        .O(O1[7]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[8]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[8]),
        .O(O1[8]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \tx_66_enc_out[9]_i_1 
       (.I0(I2),
        .I1(Q[2]),
        .I2(tx_66_enc[9]),
        .O(O1[9]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFABFFFF)) 
     \tx_encoded_data[0]_i_1 
       (.I0(\n_0_tx_encoded_data[65]_i_3 ),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_3 ),
        .I4(\n_0_tx_encoded_data[1]_i_2 ),
        .I5(\n_0_tx_encoded_data[65]_i_4 ),
        .O(\n_0_tx_encoded_data[0]_i_1 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[10]_i_1 
       (.I0(d0[0]),
        .I1(\n_0_tx_encoded_data[10]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[10]_i_3 ),
        .O(\n_0_tx_encoded_data[10]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[10]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d1[0]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[10]_i_4 ),
        .O(\n_0_tx_encoded_data[10]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[10]_i_3 
       (.I0(\n_0_tx_encoded_data[10]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d0[0]),
        .O(\n_0_tx_encoded_data[10]_i_3 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[10]_i_4 
       (.I0(c0[0]),
        .I1(d1[0]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d0[0]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[10]_i_4 ));
LUT5 #(
    .INIT(32'hBBB08880)) 
     \tx_encoded_data[10]_i_5 
       (.I0(c0[0]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d1[0]),
        .O(\n_0_tx_encoded_data[10]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[11]_i_1 
       (.I0(d0[1]),
        .I1(\n_0_tx_encoded_data[11]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[11]_i_3 ),
        .O(\n_0_tx_encoded_data[11]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[11]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d1[1]),
        .I3(\n_0_tx_encoded_data[11]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[11]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[11]_i_3 
       (.I0(\n_0_tx_encoded_data[11]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d0[1]),
        .O(\n_0_tx_encoded_data[11]_i_3 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[11]_i_4 
       (.I0(c0[1]),
        .I1(d1[1]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d0[1]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[11]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B833)) 
     \tx_encoded_data[11]_i_5 
       (.I0(c0[1]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d1[1]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[11]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[12]_i_1 
       (.I0(d0[2]),
        .I1(\n_0_tx_encoded_data[12]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[12]_i_3 ),
        .O(\n_0_tx_encoded_data[12]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[12]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d1[2]),
        .I3(\n_0_tx_encoded_data[12]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[12]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[12]_i_3 
       (.I0(\n_0_tx_encoded_data[12]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d0[2]),
        .O(\n_0_tx_encoded_data[12]_i_3 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[12]_i_4 
       (.I0(c0[2]),
        .I1(d1[2]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d0[2]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[12]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B833)) 
     \tx_encoded_data[12]_i_5 
       (.I0(c0[2]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d1[2]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[12]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[13]_i_1 
       (.I0(d0[3]),
        .I1(\n_0_tx_encoded_data[13]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[13]_i_3 ),
        .O(\n_0_tx_encoded_data[13]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[13]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d1[3]),
        .I3(\n_0_tx_encoded_data[13]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[13]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[13]_i_3 
       (.I0(\n_0_tx_encoded_data[13]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d0[3]),
        .O(\n_0_tx_encoded_data[13]_i_3 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[13]_i_4 
       (.I0(c0[3]),
        .I1(d1[3]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d0[3]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[13]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B833)) 
     \tx_encoded_data[13]_i_5 
       (.I0(c0[3]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d1[3]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[13]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[14]_i_1 
       (.I0(d0[4]),
        .I1(\n_0_tx_encoded_data[14]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[14]_i_3 ),
        .O(\n_0_tx_encoded_data[14]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[14]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d1[4]),
        .I3(\n_0_tx_encoded_data[14]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[14]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[14]_i_3 
       (.I0(\n_0_tx_encoded_data[14]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d0[4]),
        .O(\n_0_tx_encoded_data[14]_i_3 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[14]_i_4 
       (.I0(c0[4]),
        .I1(d1[4]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d0[4]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[14]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B833)) 
     \tx_encoded_data[14]_i_5 
       (.I0(c0[4]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d1[4]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[14]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[15]_i_1 
       (.I0(d0[5]),
        .I1(\n_0_tx_encoded_data[15]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[15]_i_3 ),
        .O(\n_0_tx_encoded_data[15]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[15]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d1[5]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[15]_i_4 ),
        .O(\n_0_tx_encoded_data[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[15]_i_3 
       (.I0(\n_0_tx_encoded_data[15]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d0[5]),
        .O(\n_0_tx_encoded_data[15]_i_3 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[15]_i_4 
       (.I0(c0[5]),
        .I1(d1[5]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d0[5]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[15]_i_4 ));
LUT5 #(
    .INIT(32'hBBB08880)) 
     \tx_encoded_data[15]_i_5 
       (.I0(c0[5]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d1[5]),
        .O(\n_0_tx_encoded_data[15]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[16]_i_1 
       (.I0(d0[6]),
        .I1(\n_0_tx_encoded_data[16]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[16]_i_3 ),
        .O(\n_0_tx_encoded_data[16]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[16]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d1[6]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[16]_i_4 ),
        .O(\n_0_tx_encoded_data[16]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[16]_i_3 
       (.I0(\n_0_tx_encoded_data[16]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d0[6]),
        .O(\n_0_tx_encoded_data[16]_i_3 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[16]_i_4 
       (.I0(c0[6]),
        .I1(d1[6]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d0[6]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[16]_i_4 ));
LUT5 #(
    .INIT(32'hBBB08880)) 
     \tx_encoded_data[16]_i_5 
       (.I0(c0[6]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d1[6]),
        .O(\n_0_tx_encoded_data[16]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[17]_i_1 
       (.I0(d0[7]),
        .I1(\n_0_tx_encoded_data[17]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[17]_i_3 ),
        .O(\n_0_tx_encoded_data[17]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[17]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d1[7]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[17]_i_4 ),
        .O(\n_0_tx_encoded_data[17]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[17]_i_3 
       (.I0(\n_0_tx_encoded_data[17]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d0[7]),
        .O(\n_0_tx_encoded_data[17]_i_3 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[17]_i_4 
       (.I0(c1[0]),
        .I1(d1[7]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d0[7]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[17]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[17]_i_5 
       (.I0(c1[0]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d1[7]),
        .O(\n_0_tx_encoded_data[17]_i_5 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[18]_i_1 
       (.I0(\n_0_tx_encoded_data[18]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[18]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[18]_i_4 ),
        .O(\n_0_tx_encoded_data[18]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[18]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d2[0]),
        .I3(\n_0_tx_encoded_data[18]_i_5 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[18]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT4 #(
    .INIT(16'hF200)) 
     \tx_encoded_data[18]_i_3 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(\n_0_tx_encoded_data[65]_i_6 ),
        .I3(d1[0]),
        .O(\n_0_tx_encoded_data[18]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[18]_i_4 
       (.I0(\n_0_tx_encoded_data[18]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d1[0]),
        .O(\n_0_tx_encoded_data[18]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[18]_i_5 
       (.I0(c1[1]),
        .I1(d2[0]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d1[0]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[18]_i_5 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[18]_i_6 
       (.I0(c1[1]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d2[0]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[18]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[19]_i_1 
       (.I0(\n_0_tx_encoded_data[19]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[19]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[19]_i_4 ),
        .O(\n_0_tx_encoded_data[19]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[19]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d2[1]),
        .I3(\n_0_tx_encoded_data[19]_i_5 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[19]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT4 #(
    .INIT(16'hF200)) 
     \tx_encoded_data[19]_i_3 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(\n_0_tx_encoded_data[65]_i_6 ),
        .I3(d1[1]),
        .O(\n_0_tx_encoded_data[19]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[19]_i_4 
       (.I0(\n_0_tx_encoded_data[19]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d1[1]),
        .O(\n_0_tx_encoded_data[19]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[19]_i_5 
       (.I0(c1[2]),
        .I1(d2[1]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d1[1]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[19]_i_5 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[19]_i_6 
       (.I0(c1[2]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d2[1]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[19]_i_6 ));
LUT6 #(
    .INIT(64'h0000000004040400)) 
     \tx_encoded_data[1]_i_1 
       (.I0(\n_0_tx_encoded_data[65]_i_4 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[1]_i_3 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(\n_0_tx_encoded_data[1]_i_5 ),
        .I5(\n_0_tx_encoded_data[65]_i_3 ),
        .O(\n_0_tx_encoded_data[1]_i_1 ));
LUT3 #(
    .INIT(8'h8A)) 
     \tx_encoded_data[1]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_9 ),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .O(\n_0_tx_encoded_data[1]_i_2 ));
LUT3 #(
    .INIT(8'h08)) 
     \tx_encoded_data[1]_i_3 
       (.I0(\n_0_tx_encoded_data[58]_i_6 ),
        .I1(t_type_reg__0[1]),
        .I2(t_type_reg__0[2]),
        .O(\n_0_tx_encoded_data[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000080008185)) 
     \tx_encoded_data[1]_i_4 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[6]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[7]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[5]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[4]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[3]),
        .I5(\n_0_tx_encoded_data[1]_i_6 ),
        .O(\n_0_tx_encoded_data[1]_i_4 ));
LUT3 #(
    .INIT(8'h02)) 
     \tx_encoded_data[1]_i_5 
       (.I0(t_type_reg__0[1]),
        .I1(t_type_reg__0[0]),
        .I2(t_type_reg__0[2]),
        .O(\n_0_tx_encoded_data[1]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT5 #(
    .INIT(32'hCFFCFFF6)) 
     \tx_encoded_data[1]_i_6 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[4]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[0]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[2]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[1]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[3]),
        .O(\n_0_tx_encoded_data[1]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[20]_i_1 
       (.I0(\n_0_tx_encoded_data[20]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[20]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[20]_i_4 ),
        .O(\n_0_tx_encoded_data[20]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[20]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d2[2]),
        .I3(\n_0_tx_encoded_data[20]_i_5 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[20]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT4 #(
    .INIT(16'hF200)) 
     \tx_encoded_data[20]_i_3 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(\n_0_tx_encoded_data[65]_i_6 ),
        .I3(d1[2]),
        .O(\n_0_tx_encoded_data[20]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[20]_i_4 
       (.I0(\n_0_tx_encoded_data[20]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d1[2]),
        .O(\n_0_tx_encoded_data[20]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[20]_i_5 
       (.I0(c1[3]),
        .I1(d2[2]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d1[2]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[20]_i_5 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[20]_i_6 
       (.I0(c1[3]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d2[2]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[20]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[21]_i_1 
       (.I0(\n_0_tx_encoded_data[21]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[21]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[21]_i_4 ),
        .O(\n_0_tx_encoded_data[21]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[21]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d2[3]),
        .I3(\n_0_tx_encoded_data[21]_i_5 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[21]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT4 #(
    .INIT(16'hF200)) 
     \tx_encoded_data[21]_i_3 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(\n_0_tx_encoded_data[65]_i_6 ),
        .I3(d1[3]),
        .O(\n_0_tx_encoded_data[21]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[21]_i_4 
       (.I0(\n_0_tx_encoded_data[21]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d1[3]),
        .O(\n_0_tx_encoded_data[21]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[21]_i_5 
       (.I0(c1[4]),
        .I1(d2[3]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d1[3]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[21]_i_5 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[21]_i_6 
       (.I0(c1[4]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d2[3]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[21]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[22]_i_1 
       (.I0(\n_0_tx_encoded_data[22]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[22]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[22]_i_4 ),
        .O(\n_0_tx_encoded_data[22]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[22]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d2[4]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[22]_i_5 ),
        .O(\n_0_tx_encoded_data[22]_i_2 ));
LUT4 #(
    .INIT(16'hF200)) 
     \tx_encoded_data[22]_i_3 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(\n_0_tx_encoded_data[65]_i_6 ),
        .I3(d1[4]),
        .O(\n_0_tx_encoded_data[22]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[22]_i_4 
       (.I0(\n_0_tx_encoded_data[22]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d1[4]),
        .O(\n_0_tx_encoded_data[22]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[22]_i_5 
       (.I0(c1[5]),
        .I1(d2[4]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d1[4]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[22]_i_5 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[22]_i_6 
       (.I0(c1[5]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d2[4]),
        .O(\n_0_tx_encoded_data[22]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[23]_i_1 
       (.I0(\n_0_tx_encoded_data[23]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[23]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[23]_i_4 ),
        .O(\n_0_tx_encoded_data[23]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[23]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d2[5]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[23]_i_5 ),
        .O(\n_0_tx_encoded_data[23]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT4 #(
    .INIT(16'hF200)) 
     \tx_encoded_data[23]_i_3 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(\n_0_tx_encoded_data[65]_i_6 ),
        .I3(d1[5]),
        .O(\n_0_tx_encoded_data[23]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[23]_i_4 
       (.I0(\n_0_tx_encoded_data[23]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d1[5]),
        .O(\n_0_tx_encoded_data[23]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[23]_i_5 
       (.I0(c1[6]),
        .I1(d2[5]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d1[5]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[23]_i_5 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[23]_i_6 
       (.I0(c1[6]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d2[5]),
        .O(\n_0_tx_encoded_data[23]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[24]_i_1 
       (.I0(\n_0_tx_encoded_data[24]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[24]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[24]_i_4 ),
        .O(\n_0_tx_encoded_data[24]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[24]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d2[6]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[24]_i_5 ),
        .O(\n_0_tx_encoded_data[24]_i_2 ));
LUT5 #(
    .INIT(32'hBABB8A88)) 
     \tx_encoded_data[24]_i_3 
       (.I0(d1[6]),
        .I1(\n_0_tx_encoded_data[65]_i_6 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(\n_0_tx_encoded_data[65]_i_7 ),
        .I4(c2[0]),
        .O(\n_0_tx_encoded_data[24]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[24]_i_4 
       (.I0(\n_0_tx_encoded_data[24]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d1[6]),
        .O(\n_0_tx_encoded_data[24]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[24]_i_5 
       (.I0(c2[0]),
        .I1(d2[6]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d1[6]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[24]_i_5 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[24]_i_6 
       (.I0(c2[0]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d2[6]),
        .O(\n_0_tx_encoded_data[24]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[25]_i_1 
       (.I0(\n_0_tx_encoded_data[25]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[25]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[25]_i_4 ),
        .O(\n_0_tx_encoded_data[25]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[25]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d2[7]),
        .I3(\n_0_tx_encoded_data[25]_i_5 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[25]_i_2 ));
LUT5 #(
    .INIT(32'hBABB8A88)) 
     \tx_encoded_data[25]_i_3 
       (.I0(d1[7]),
        .I1(\n_0_tx_encoded_data[65]_i_6 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(\n_0_tx_encoded_data[65]_i_7 ),
        .I4(c2[1]),
        .O(\n_0_tx_encoded_data[25]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[25]_i_4 
       (.I0(\n_0_tx_encoded_data[25]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d1[7]),
        .O(\n_0_tx_encoded_data[25]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[25]_i_5 
       (.I0(c2[1]),
        .I1(d2[7]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d1[7]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[25]_i_5 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[25]_i_6 
       (.I0(c2[1]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d2[7]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[25]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[26]_i_1 
       (.I0(\n_0_tx_encoded_data[26]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[26]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[26]_i_4 ),
        .O(\n_0_tx_encoded_data[26]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[26]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d3[0]),
        .I3(\n_0_tx_encoded_data[26]_i_5 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[26]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT4 #(
    .INIT(16'h00A2)) 
     \tx_encoded_data[26]_i_3 
       (.I0(c2[2]),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(\n_0_tx_encoded_data[65]_i_6 ),
        .O(\n_0_tx_encoded_data[26]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[26]_i_4 
       (.I0(\n_0_tx_encoded_data[26]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d2[0]),
        .O(\n_0_tx_encoded_data[26]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[26]_i_5 
       (.I0(c2[2]),
        .I1(d3[0]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d2[0]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[26]_i_5 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[26]_i_6 
       (.I0(c2[2]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d3[0]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[26]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[27]_i_1 
       (.I0(\n_0_tx_encoded_data[27]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[27]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[27]_i_4 ),
        .O(\n_0_tx_encoded_data[27]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[27]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d3[1]),
        .I3(\n_0_tx_encoded_data[27]_i_5 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[27]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT4 #(
    .INIT(16'h00A2)) 
     \tx_encoded_data[27]_i_3 
       (.I0(c2[3]),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(\n_0_tx_encoded_data[65]_i_6 ),
        .O(\n_0_tx_encoded_data[27]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[27]_i_4 
       (.I0(\n_0_tx_encoded_data[27]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d2[1]),
        .O(\n_0_tx_encoded_data[27]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[27]_i_5 
       (.I0(c2[3]),
        .I1(d3[1]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d2[1]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[27]_i_5 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[27]_i_6 
       (.I0(c2[3]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d3[1]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[27]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[28]_i_1 
       (.I0(\n_0_tx_encoded_data[28]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[28]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[28]_i_4 ),
        .O(\n_0_tx_encoded_data[28]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[28]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d3[2]),
        .I3(\n_0_tx_encoded_data[28]_i_5 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[28]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT4 #(
    .INIT(16'h00A2)) 
     \tx_encoded_data[28]_i_3 
       (.I0(c2[4]),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(\n_0_tx_encoded_data[65]_i_6 ),
        .O(\n_0_tx_encoded_data[28]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[28]_i_4 
       (.I0(\n_0_tx_encoded_data[28]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d2[2]),
        .O(\n_0_tx_encoded_data[28]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[28]_i_5 
       (.I0(c2[4]),
        .I1(d3[2]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d2[2]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[28]_i_5 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[28]_i_6 
       (.I0(c2[4]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d3[2]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[28]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[29]_i_1 
       (.I0(\n_0_tx_encoded_data[29]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[29]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[29]_i_4 ),
        .O(\n_0_tx_encoded_data[29]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[29]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d3[3]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[29]_i_5 ),
        .O(\n_0_tx_encoded_data[29]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT4 #(
    .INIT(16'h00A2)) 
     \tx_encoded_data[29]_i_3 
       (.I0(c2[5]),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(\n_0_tx_encoded_data[65]_i_6 ),
        .O(\n_0_tx_encoded_data[29]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[29]_i_4 
       (.I0(\n_0_tx_encoded_data[29]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d2[3]),
        .O(\n_0_tx_encoded_data[29]_i_4 ));
LUT5 #(
    .INIT(32'hCFC0CACA)) 
     \tx_encoded_data[29]_i_5 
       (.I0(c2[5]),
        .I1(d3[3]),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d2[3]),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[29]_i_5 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[29]_i_6 
       (.I0(c2[5]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d3[3]),
        .O(\n_0_tx_encoded_data[29]_i_6 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[2]_i_1 
       (.I0(\n_0_block_field_reg[0] ),
        .I1(\n_0_tx_encoded_data[2]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[2]_i_3 ),
        .O(\n_0_tx_encoded_data[2]_i_1 ));
LUT5 #(
    .INIT(32'hA2A2A208)) 
     \tx_encoded_data[2]_i_2 
       (.I0(\n_0_block_field_reg[0] ),
        .I1(\n_0_tx_encoded_data[65]_i_6 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[2]_i_2 ));
LUT6 #(
    .INIT(64'hBBB88888AAAAAAAA)) 
     \tx_encoded_data[2]_i_3 
       (.I0(\n_0_block_field_reg[0] ),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d0[0]),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[2]_i_3 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[30]_i_1 
       (.I0(\n_0_tx_encoded_data[30]_i_2 ),
        .I1(\n_0_tx_encoded_data[65]_i_3 ),
        .I2(\n_0_tx_encoded_data[30]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[30]_i_4 ),
        .O(\n_0_tx_encoded_data[30]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[30]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d3[4]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[30]_i_5 ),
        .O(\n_0_tx_encoded_data[30]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT4 #(
    .INIT(16'h00A2)) 
     \tx_encoded_data[30]_i_3 
       (.I0(c2[6]),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(\n_0_tx_encoded_data[65]_i_6 ),
        .O(\n_0_tx_encoded_data[30]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[30]_i_4 
       (.I0(\n_0_tx_encoded_data[30]_i_6 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d2[4]),
        .O(\n_0_tx_encoded_data[30]_i_4 ));
LUT5 #(
    .INIT(32'hCFAFC0A0)) 
     \tx_encoded_data[30]_i_5 
       (.I0(c2[6]),
        .I1(d2[4]),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d3[4]),
        .O(\n_0_tx_encoded_data[30]_i_5 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[30]_i_6 
       (.I0(c2[6]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d3[4]),
        .O(\n_0_tx_encoded_data[30]_i_6 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[31]_i_1 
       (.I0(c3[0]),
        .I1(\n_0_tx_encoded_data[31]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[31]_i_3 ),
        .O(\n_0_tx_encoded_data[31]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[31]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d3[5]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[31]_i_4 ),
        .O(\n_0_tx_encoded_data[31]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[31]_i_3 
       (.I0(\n_0_tx_encoded_data[31]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d2[5]),
        .O(\n_0_tx_encoded_data[31]_i_3 ));
LUT5 #(
    .INIT(32'hCFAFC0A0)) 
     \tx_encoded_data[31]_i_4 
       (.I0(c3[0]),
        .I1(d2[5]),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d3[5]),
        .O(\n_0_tx_encoded_data[31]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[31]_i_5 
       (.I0(c3[0]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d3[5]),
        .O(\n_0_tx_encoded_data[31]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[32]_i_1 
       (.I0(c3[1]),
        .I1(\n_0_tx_encoded_data[32]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[32]_i_3 ),
        .O(\n_0_tx_encoded_data[32]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[32]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d3[6]),
        .I3(\n_0_tx_encoded_data[32]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[32]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[32]_i_3 
       (.I0(\n_0_tx_encoded_data[32]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d2[6]),
        .O(\n_0_tx_encoded_data[32]_i_3 ));
LUT5 #(
    .INIT(32'hCFAFC0A0)) 
     \tx_encoded_data[32]_i_4 
       (.I0(c3[1]),
        .I1(d2[6]),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d3[6]),
        .O(\n_0_tx_encoded_data[32]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[32]_i_5 
       (.I0(c3[1]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d3[6]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[32]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[33]_i_1 
       (.I0(c3[2]),
        .I1(\n_0_tx_encoded_data[33]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[33]_i_3 ),
        .O(\n_0_tx_encoded_data[33]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[33]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(d3[7]),
        .I3(\n_0_tx_encoded_data[33]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[33]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[33]_i_3 
       (.I0(\n_0_tx_encoded_data[33]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(d2[7]),
        .O(\n_0_tx_encoded_data[33]_i_3 ));
LUT5 #(
    .INIT(32'hCFAFC0A0)) 
     \tx_encoded_data[33]_i_4 
       (.I0(c3[2]),
        .I1(d2[7]),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d3[7]),
        .O(\n_0_tx_encoded_data[33]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[33]_i_5 
       (.I0(c3[2]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d3[7]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[33]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[34]_i_1 
       (.I0(c3[3]),
        .I1(\n_0_tx_encoded_data[34]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[34]_i_3 ),
        .O(\n_0_tx_encoded_data[34]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[34]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(o0[0]),
        .I3(\n_0_tx_encoded_data[34]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[34]_i_2 ));
LUT5 #(
    .INIT(32'hBB8B8888)) 
     \tx_encoded_data[34]_i_3 
       (.I0(\n_0_tx_encoded_data[34]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(\n_0_tx_encoded_data[58]_i_6 ),
        .I4(d3[0]),
        .O(\n_0_tx_encoded_data[34]_i_3 ));
LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
     \tx_encoded_data[34]_i_4 
       (.I0(d3[0]),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(c3[3]),
        .I3(o0[0]),
        .I4(d4[0]),
        .I5(\n_0_tx_encoded_data[65]_i_7 ),
        .O(\n_0_tx_encoded_data[34]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[34]_i_5 
       (.I0(c3[3]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d4[0]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[34]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[35]_i_1 
       (.I0(c3[4]),
        .I1(\n_0_tx_encoded_data[35]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[35]_i_3 ),
        .O(\n_0_tx_encoded_data[35]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[35]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(o0[1]),
        .I3(\n_0_tx_encoded_data[35]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[35]_i_2 ));
LUT5 #(
    .INIT(32'hBB8B8888)) 
     \tx_encoded_data[35]_i_3 
       (.I0(\n_0_tx_encoded_data[35]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(\n_0_tx_encoded_data[58]_i_6 ),
        .I4(d3[1]),
        .O(\n_0_tx_encoded_data[35]_i_3 ));
LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
     \tx_encoded_data[35]_i_4 
       (.I0(d3[1]),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(c3[4]),
        .I3(o0[1]),
        .I4(d4[1]),
        .I5(\n_0_tx_encoded_data[65]_i_7 ),
        .O(\n_0_tx_encoded_data[35]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[35]_i_5 
       (.I0(c3[4]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d4[1]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[35]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[36]_i_1 
       (.I0(c3[5]),
        .I1(\n_0_tx_encoded_data[36]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[36]_i_3 ),
        .O(\n_0_tx_encoded_data[36]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[36]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(o0[2]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[36]_i_4 ),
        .O(\n_0_tx_encoded_data[36]_i_2 ));
LUT5 #(
    .INIT(32'hBB8B8888)) 
     \tx_encoded_data[36]_i_3 
       (.I0(\n_0_tx_encoded_data[36]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(\n_0_tx_encoded_data[58]_i_6 ),
        .I4(d3[2]),
        .O(\n_0_tx_encoded_data[36]_i_3 ));
LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
     \tx_encoded_data[36]_i_4 
       (.I0(d3[2]),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(c3[5]),
        .I3(o0[2]),
        .I4(d4[2]),
        .I5(\n_0_tx_encoded_data[65]_i_7 ),
        .O(\n_0_tx_encoded_data[36]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[36]_i_5 
       (.I0(c3[5]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d4[2]),
        .O(\n_0_tx_encoded_data[36]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[37]_i_1 
       (.I0(c3[6]),
        .I1(\n_0_tx_encoded_data[37]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[37]_i_3 ),
        .O(\n_0_tx_encoded_data[37]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[37]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(o0[3]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[37]_i_4 ),
        .O(\n_0_tx_encoded_data[37]_i_2 ));
LUT5 #(
    .INIT(32'hBB8B8888)) 
     \tx_encoded_data[37]_i_3 
       (.I0(\n_0_tx_encoded_data[37]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(\n_0_tx_encoded_data[58]_i_6 ),
        .I4(d3[3]),
        .O(\n_0_tx_encoded_data[37]_i_3 ));
LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
     \tx_encoded_data[37]_i_4 
       (.I0(d3[3]),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(c3[6]),
        .I3(o0[3]),
        .I4(d4[3]),
        .I5(\n_0_tx_encoded_data[65]_i_7 ),
        .O(\n_0_tx_encoded_data[37]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[37]_i_5 
       (.I0(c3[6]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d4[3]),
        .O(\n_0_tx_encoded_data[37]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[38]_i_1 
       (.I0(c4[0]),
        .I1(\n_0_tx_encoded_data[38]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[38]_i_3 ),
        .O(\n_0_tx_encoded_data[38]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[38]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c4[0]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[38]_i_4 ),
        .O(\n_0_tx_encoded_data[38]_i_2 ));
LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
     \tx_encoded_data[38]_i_3 
       (.I0(\n_0_tx_encoded_data[38]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d3[4]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(c4[0]),
        .O(\n_0_tx_encoded_data[38]_i_3 ));
LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
     \tx_encoded_data[38]_i_4 
       (.I0(\n_0_tx_encoded_data[41]_i_6 ),
        .I1(o4[0]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d4[4]),
        .I4(\n_0_tx_encoded_data[65]_i_7 ),
        .I5(\n_0_tx_encoded_data[38]_i_6 ),
        .O(\n_0_tx_encoded_data[38]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[38]_i_5 
       (.I0(c4[0]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d4[4]),
        .O(\n_0_tx_encoded_data[38]_i_5 ));
LUT6 #(
    .INIT(64'hBBBBBBB888888888)) 
     \tx_encoded_data[38]_i_6 
       (.I0(d3[4]),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(t_type_reg__0[2]),
        .I3(t_type_reg__0[0]),
        .I4(t_type_reg__0[1]),
        .I5(o4[0]),
        .O(\n_0_tx_encoded_data[38]_i_6 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[39]_i_1 
       (.I0(c4[1]),
        .I1(\n_0_tx_encoded_data[39]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[39]_i_3 ),
        .O(\n_0_tx_encoded_data[39]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[39]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c4[1]),
        .I3(\n_0_tx_encoded_data[39]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[39]_i_2 ));
LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
     \tx_encoded_data[39]_i_3 
       (.I0(\n_0_tx_encoded_data[39]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d3[5]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(c4[1]),
        .O(\n_0_tx_encoded_data[39]_i_3 ));
LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
     \tx_encoded_data[39]_i_4 
       (.I0(\n_0_tx_encoded_data[41]_i_6 ),
        .I1(o4[1]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d4[5]),
        .I4(\n_0_tx_encoded_data[65]_i_7 ),
        .I5(\n_0_tx_encoded_data[39]_i_6 ),
        .O(\n_0_tx_encoded_data[39]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[39]_i_5 
       (.I0(c4[1]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d4[5]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[39]_i_5 ));
LUT6 #(
    .INIT(64'hBBBBBBB888888888)) 
     \tx_encoded_data[39]_i_6 
       (.I0(d3[5]),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(t_type_reg__0[2]),
        .I3(t_type_reg__0[0]),
        .I4(t_type_reg__0[1]),
        .I5(o4[1]),
        .O(\n_0_tx_encoded_data[39]_i_6 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[3]_i_1 
       (.I0(\n_0_block_field_reg[1] ),
        .I1(\n_0_tx_encoded_data[3]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[3]_i_3 ),
        .O(\n_0_tx_encoded_data[3]_i_1 ));
LUT5 #(
    .INIT(32'hAEAEAEFB)) 
     \tx_encoded_data[3]_i_2 
       (.I0(\n_0_block_field_reg[1] ),
        .I1(\n_0_tx_encoded_data[65]_i_6 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[3]_i_2 ));
LUT6 #(
    .INIT(64'hB8B8B8BBAAAAAAAA)) 
     \tx_encoded_data[3]_i_3 
       (.I0(\n_0_block_field_reg[1] ),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d0[1]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[3]_i_3 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[40]_i_1 
       (.I0(c4[2]),
        .I1(\n_0_tx_encoded_data[40]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[40]_i_3 ),
        .O(\n_0_tx_encoded_data[40]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[40]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c4[2]),
        .I3(\n_0_tx_encoded_data[40]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[40]_i_2 ));
LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
     \tx_encoded_data[40]_i_3 
       (.I0(\n_0_tx_encoded_data[40]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d3[6]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(c4[2]),
        .O(\n_0_tx_encoded_data[40]_i_3 ));
LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
     \tx_encoded_data[40]_i_4 
       (.I0(\n_0_tx_encoded_data[41]_i_6 ),
        .I1(o4[2]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d4[6]),
        .I4(\n_0_tx_encoded_data[65]_i_7 ),
        .I5(\n_0_tx_encoded_data[40]_i_6 ),
        .O(\n_0_tx_encoded_data[40]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[40]_i_5 
       (.I0(c4[2]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d4[6]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[40]_i_5 ));
LUT6 #(
    .INIT(64'hBBBBBBB888888888)) 
     \tx_encoded_data[40]_i_6 
       (.I0(d3[6]),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(t_type_reg__0[2]),
        .I3(t_type_reg__0[0]),
        .I4(t_type_reg__0[1]),
        .I5(o4[2]),
        .O(\n_0_tx_encoded_data[40]_i_6 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[41]_i_1 
       (.I0(c4[3]),
        .I1(\n_0_tx_encoded_data[41]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[41]_i_3 ),
        .O(\n_0_tx_encoded_data[41]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[41]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c4[3]),
        .I3(\n_0_tx_encoded_data[41]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[41]_i_2 ));
LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
     \tx_encoded_data[41]_i_3 
       (.I0(\n_0_tx_encoded_data[41]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(d3[7]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(c4[3]),
        .O(\n_0_tx_encoded_data[41]_i_3 ));
LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
     \tx_encoded_data[41]_i_4 
       (.I0(\n_0_tx_encoded_data[41]_i_6 ),
        .I1(o4[3]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d4[7]),
        .I4(\n_0_tx_encoded_data[65]_i_7 ),
        .I5(\n_0_tx_encoded_data[41]_i_7 ),
        .O(\n_0_tx_encoded_data[41]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[41]_i_5 
       (.I0(c4[3]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d4[7]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[41]_i_5 ));
LUT3 #(
    .INIT(8'hFE)) 
     \tx_encoded_data[41]_i_6 
       (.I0(t_type_reg__0[1]),
        .I1(t_type_reg__0[0]),
        .I2(t_type_reg__0[2]),
        .O(\n_0_tx_encoded_data[41]_i_6 ));
LUT6 #(
    .INIT(64'hBBBBBBB888888888)) 
     \tx_encoded_data[41]_i_7 
       (.I0(d3[7]),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .I2(t_type_reg__0[2]),
        .I3(t_type_reg__0[0]),
        .I4(t_type_reg__0[1]),
        .I5(o4[3]),
        .O(\n_0_tx_encoded_data[41]_i_7 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[42]_i_1 
       (.I0(c4[4]),
        .I1(\n_0_tx_encoded_data[42]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[42]_i_3 ),
        .O(\n_0_tx_encoded_data[42]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[42]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c4[4]),
        .I3(\n_0_tx_encoded_data[42]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[42]_i_2 ));
LUT6 #(
    .INIT(64'h88BBB8BB8888B888)) 
     \tx_encoded_data[42]_i_3 
       (.I0(\n_0_tx_encoded_data[42]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(c4[4]),
        .I3(\n_0_tx_encoded_data[65]_i_14 ),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(d4[0]),
        .O(\n_0_tx_encoded_data[42]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[42]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d4[0]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d5[0]),
        .O(\n_0_tx_encoded_data[42]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[42]_i_5 
       (.I0(c4[4]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d5[0]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[42]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[43]_i_1 
       (.I0(c4[5]),
        .I1(\n_0_tx_encoded_data[43]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[43]_i_3 ),
        .O(\n_0_tx_encoded_data[43]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[43]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c4[5]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[43]_i_4 ),
        .O(\n_0_tx_encoded_data[43]_i_2 ));
LUT6 #(
    .INIT(64'h88BBB8BB8888B888)) 
     \tx_encoded_data[43]_i_3 
       (.I0(\n_0_tx_encoded_data[43]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(c4[5]),
        .I3(\n_0_tx_encoded_data[65]_i_14 ),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(d4[1]),
        .O(\n_0_tx_encoded_data[43]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[43]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d4[1]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d5[1]),
        .O(\n_0_tx_encoded_data[43]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[43]_i_5 
       (.I0(c4[5]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d5[1]),
        .O(\n_0_tx_encoded_data[43]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[44]_i_1 
       (.I0(c4[6]),
        .I1(\n_0_tx_encoded_data[44]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[44]_i_3 ),
        .O(\n_0_tx_encoded_data[44]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[44]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c4[6]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[44]_i_4 ),
        .O(\n_0_tx_encoded_data[44]_i_2 ));
LUT6 #(
    .INIT(64'h88BBB8BB8888B888)) 
     \tx_encoded_data[44]_i_3 
       (.I0(\n_0_tx_encoded_data[44]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(c4[6]),
        .I3(\n_0_tx_encoded_data[65]_i_14 ),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(d4[2]),
        .O(\n_0_tx_encoded_data[44]_i_3 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \tx_encoded_data[44]_i_4 
       (.I0(d4[2]),
        .I1(\n_0_tx_encoded_data[65]_i_14 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d5[2]),
        .O(\n_0_tx_encoded_data[44]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[44]_i_5 
       (.I0(c4[6]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d5[2]),
        .O(\n_0_tx_encoded_data[44]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[45]_i_1 
       (.I0(c5[0]),
        .I1(\n_0_tx_encoded_data[45]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[45]_i_3 ),
        .O(\n_0_tx_encoded_data[45]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[45]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c5[0]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[45]_i_4 ),
        .O(\n_0_tx_encoded_data[45]_i_2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[45]_i_3 
       (.I0(\n_0_tx_encoded_data[45]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(c5[0]),
        .I3(\n_0_tx_encoded_data[65]_i_14 ),
        .I4(d4[3]),
        .O(\n_0_tx_encoded_data[45]_i_3 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \tx_encoded_data[45]_i_4 
       (.I0(d4[3]),
        .I1(\n_0_tx_encoded_data[65]_i_14 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d5[3]),
        .O(\n_0_tx_encoded_data[45]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[45]_i_5 
       (.I0(c5[0]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d5[3]),
        .O(\n_0_tx_encoded_data[45]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[46]_i_1 
       (.I0(c5[1]),
        .I1(\n_0_tx_encoded_data[46]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[46]_i_3 ),
        .O(\n_0_tx_encoded_data[46]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[46]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c5[1]),
        .I3(\n_0_tx_encoded_data[46]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[46]_i_2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[46]_i_3 
       (.I0(\n_0_tx_encoded_data[46]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(c5[1]),
        .I3(\n_0_tx_encoded_data[65]_i_14 ),
        .I4(d4[4]),
        .O(\n_0_tx_encoded_data[46]_i_3 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \tx_encoded_data[46]_i_4 
       (.I0(d4[4]),
        .I1(\n_0_tx_encoded_data[65]_i_14 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d5[4]),
        .O(\n_0_tx_encoded_data[46]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[46]_i_5 
       (.I0(c5[1]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d5[4]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[46]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[47]_i_1 
       (.I0(c5[2]),
        .I1(\n_0_tx_encoded_data[47]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[47]_i_3 ),
        .O(\n_0_tx_encoded_data[47]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[47]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c5[2]),
        .I3(\n_0_tx_encoded_data[47]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[47]_i_2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[47]_i_3 
       (.I0(\n_0_tx_encoded_data[47]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(c5[2]),
        .I3(\n_0_tx_encoded_data[65]_i_14 ),
        .I4(d4[5]),
        .O(\n_0_tx_encoded_data[47]_i_3 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \tx_encoded_data[47]_i_4 
       (.I0(d4[5]),
        .I1(\n_0_tx_encoded_data[65]_i_14 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d5[5]),
        .O(\n_0_tx_encoded_data[47]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[47]_i_5 
       (.I0(c5[2]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d5[5]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[47]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[48]_i_1 
       (.I0(c5[3]),
        .I1(\n_0_tx_encoded_data[48]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[48]_i_3 ),
        .O(\n_0_tx_encoded_data[48]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[48]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c5[3]),
        .I3(\n_0_tx_encoded_data[48]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[48]_i_2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[48]_i_3 
       (.I0(\n_0_tx_encoded_data[48]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(c5[3]),
        .I3(\n_0_tx_encoded_data[65]_i_14 ),
        .I4(d4[6]),
        .O(\n_0_tx_encoded_data[48]_i_3 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \tx_encoded_data[48]_i_4 
       (.I0(d4[6]),
        .I1(\n_0_tx_encoded_data[65]_i_14 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d5[6]),
        .O(\n_0_tx_encoded_data[48]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[48]_i_5 
       (.I0(c5[3]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d5[6]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[48]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[49]_i_1 
       (.I0(c5[4]),
        .I1(\n_0_tx_encoded_data[49]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[49]_i_3 ),
        .O(\n_0_tx_encoded_data[49]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[49]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c5[4]),
        .I3(\n_0_tx_encoded_data[49]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[49]_i_2 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \tx_encoded_data[49]_i_3 
       (.I0(\n_0_tx_encoded_data[49]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(c5[4]),
        .I3(\n_0_tx_encoded_data[65]_i_14 ),
        .I4(d4[7]),
        .O(\n_0_tx_encoded_data[49]_i_3 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \tx_encoded_data[49]_i_4 
       (.I0(d4[7]),
        .I1(\n_0_tx_encoded_data[65]_i_14 ),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d5[7]),
        .O(\n_0_tx_encoded_data[49]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[49]_i_5 
       (.I0(c5[4]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d5[7]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[49]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[4]_i_1 
       (.I0(\n_0_block_field_reg[2] ),
        .I1(\n_0_tx_encoded_data[4]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[4]_i_3 ),
        .O(\n_0_tx_encoded_data[4]_i_1 ));
LUT5 #(
    .INIT(32'hAEAEAEFB)) 
     \tx_encoded_data[4]_i_2 
       (.I0(\n_0_block_field_reg[2] ),
        .I1(\n_0_tx_encoded_data[65]_i_6 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[4]_i_2 ));
LUT6 #(
    .INIT(64'hB8B8B8BBAAAAAAAA)) 
     \tx_encoded_data[4]_i_3 
       (.I0(\n_0_block_field_reg[2] ),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d0[2]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[4]_i_3 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[50]_i_1 
       (.I0(c5[5]),
        .I1(\n_0_tx_encoded_data[50]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[50]_i_3 ),
        .O(\n_0_tx_encoded_data[50]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[50]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c5[5]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[50]_i_4 ),
        .O(\n_0_tx_encoded_data[50]_i_2 ));
LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
     \tx_encoded_data[50]_i_3 
       (.I0(\n_0_tx_encoded_data[50]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(c5[5]),
        .I3(\n_0_tx_encoded_data[65]_i_14 ),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(d5[0]),
        .O(\n_0_tx_encoded_data[50]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[50]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d5[0]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d6[0]),
        .O(\n_0_tx_encoded_data[50]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[50]_i_5 
       (.I0(c5[5]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d6[0]),
        .O(\n_0_tx_encoded_data[50]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[51]_i_1 
       (.I0(c5[6]),
        .I1(\n_0_tx_encoded_data[51]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[51]_i_3 ),
        .O(\n_0_tx_encoded_data[51]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[51]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c5[6]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[51]_i_4 ),
        .O(\n_0_tx_encoded_data[51]_i_2 ));
LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
     \tx_encoded_data[51]_i_3 
       (.I0(\n_0_tx_encoded_data[51]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(c5[6]),
        .I3(\n_0_tx_encoded_data[65]_i_14 ),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(d5[1]),
        .O(\n_0_tx_encoded_data[51]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[51]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d5[1]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d6[1]),
        .O(\n_0_tx_encoded_data[51]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[51]_i_5 
       (.I0(c5[6]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d6[1]),
        .O(\n_0_tx_encoded_data[51]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[52]_i_1 
       (.I0(c6[0]),
        .I1(\n_0_tx_encoded_data[52]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[52]_i_3 ),
        .O(\n_0_tx_encoded_data[52]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[52]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c6[0]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[52]_i_4 ),
        .O(\n_0_tx_encoded_data[52]_i_2 ));
LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
     \tx_encoded_data[52]_i_3 
       (.I0(\n_0_tx_encoded_data[52]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(d5[2]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(c6[0]),
        .O(\n_0_tx_encoded_data[52]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[52]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d5[2]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d6[2]),
        .O(\n_0_tx_encoded_data[52]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[52]_i_5 
       (.I0(c6[0]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d6[2]),
        .O(\n_0_tx_encoded_data[52]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[53]_i_1 
       (.I0(c6[1]),
        .I1(\n_0_tx_encoded_data[53]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[53]_i_3 ),
        .O(\n_0_tx_encoded_data[53]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[53]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c6[1]),
        .I3(\n_0_tx_encoded_data[53]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[53]_i_2 ));
LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
     \tx_encoded_data[53]_i_3 
       (.I0(\n_0_tx_encoded_data[53]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(d5[3]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(c6[1]),
        .O(\n_0_tx_encoded_data[53]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[53]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d5[3]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d6[3]),
        .O(\n_0_tx_encoded_data[53]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[53]_i_5 
       (.I0(c6[1]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d6[3]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[53]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[54]_i_1 
       (.I0(c6[2]),
        .I1(\n_0_tx_encoded_data[54]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[54]_i_3 ),
        .O(\n_0_tx_encoded_data[54]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[54]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c6[2]),
        .I3(\n_0_tx_encoded_data[54]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[54]_i_2 ));
LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
     \tx_encoded_data[54]_i_3 
       (.I0(\n_0_tx_encoded_data[54]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(d5[4]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(c6[2]),
        .O(\n_0_tx_encoded_data[54]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[54]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d5[4]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d6[4]),
        .O(\n_0_tx_encoded_data[54]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[54]_i_5 
       (.I0(c6[2]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d6[4]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[54]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[55]_i_1 
       (.I0(c6[3]),
        .I1(\n_0_tx_encoded_data[55]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[55]_i_3 ),
        .O(\n_0_tx_encoded_data[55]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[55]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c6[3]),
        .I3(\n_0_tx_encoded_data[55]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[55]_i_2 ));
LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
     \tx_encoded_data[55]_i_3 
       (.I0(\n_0_tx_encoded_data[55]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(d5[5]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(c6[3]),
        .O(\n_0_tx_encoded_data[55]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[55]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d5[5]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d6[5]),
        .O(\n_0_tx_encoded_data[55]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[55]_i_5 
       (.I0(c6[3]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d6[5]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[55]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[56]_i_1 
       (.I0(c6[4]),
        .I1(\n_0_tx_encoded_data[56]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[56]_i_3 ),
        .O(\n_0_tx_encoded_data[56]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[56]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c6[4]),
        .I3(\n_0_tx_encoded_data[56]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[56]_i_2 ));
LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
     \tx_encoded_data[56]_i_3 
       (.I0(\n_0_tx_encoded_data[56]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(d5[6]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(c6[4]),
        .O(\n_0_tx_encoded_data[56]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[56]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d5[6]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d6[6]),
        .O(\n_0_tx_encoded_data[56]_i_4 ));
LUT5 #(
    .INIT(32'hB8B8B8BB)) 
     \tx_encoded_data[56]_i_5 
       (.I0(c6[4]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d6[6]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[56]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[57]_i_1 
       (.I0(c6[5]),
        .I1(\n_0_tx_encoded_data[57]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[57]_i_3 ),
        .O(\n_0_tx_encoded_data[57]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[57]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c6[5]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[57]_i_4 ),
        .O(\n_0_tx_encoded_data[57]_i_2 ));
LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
     \tx_encoded_data[57]_i_3 
       (.I0(\n_0_tx_encoded_data[57]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(d5[7]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .I5(c6[5]),
        .O(\n_0_tx_encoded_data[57]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[57]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d5[7]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d6[7]),
        .O(\n_0_tx_encoded_data[57]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[57]_i_5 
       (.I0(c6[5]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d6[7]),
        .O(\n_0_tx_encoded_data[57]_i_5 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[58]_i_1 
       (.I0(c6[6]),
        .I1(\n_0_tx_encoded_data[58]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[58]_i_3 ),
        .O(\n_0_tx_encoded_data[58]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[58]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c6[6]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[58]_i_4 ),
        .O(\n_0_tx_encoded_data[58]_i_2 ));
LUT5 #(
    .INIT(32'hB888BB88)) 
     \tx_encoded_data[58]_i_3 
       (.I0(\n_0_tx_encoded_data[58]_i_5 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_14 ),
        .I3(c6[6]),
        .I4(\n_0_tx_encoded_data[58]_i_6 ),
        .O(\n_0_tx_encoded_data[58]_i_3 ));
LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[58]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d6[0]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d7[0]),
        .O(\n_0_tx_encoded_data[58]_i_4 ));
LUT5 #(
    .INIT(32'hBBB88888)) 
     \tx_encoded_data[58]_i_5 
       (.I0(c6[6]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d7[0]),
        .O(\n_0_tx_encoded_data[58]_i_5 ));
LUT6 #(
    .INIT(64'hFE7DFF7CFFFFFFFF)) 
     \tx_encoded_data[58]_i_6 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[3]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[1]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[2]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[0]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[4]),
        .I5(\n_0_tx_encoded_data[58]_i_7 ),
        .O(\n_0_tx_encoded_data[58]_i_6 ));
LUT5 #(
    .INIT(32'hD0000105)) 
     \tx_encoded_data[58]_i_7 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[3]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[4]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[5]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[7]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[6]),
        .O(\n_0_tx_encoded_data[58]_i_7 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[59]_i_1 
       (.I0(c7[0]),
        .I1(\n_0_tx_encoded_data[59]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[59]_i_3 ),
        .O(\n_0_tx_encoded_data[59]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[59]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c7[0]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[59]_i_4 ),
        .O(\n_0_tx_encoded_data[59]_i_2 ));
LUT6 #(
    .INIT(64'hBBB88888AAAAAAAA)) 
     \tx_encoded_data[59]_i_3 
       (.I0(c7[0]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d7[1]),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[59]_i_3 ));
LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[59]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d6[1]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d7[1]),
        .O(\n_0_tx_encoded_data[59]_i_4 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[5]_i_1 
       (.I0(\n_0_block_field_reg[3] ),
        .I1(\n_0_tx_encoded_data[5]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[5]_i_3 ),
        .O(\n_0_tx_encoded_data[5]_i_1 ));
LUT5 #(
    .INIT(32'hAEAEAEFB)) 
     \tx_encoded_data[5]_i_2 
       (.I0(\n_0_block_field_reg[3] ),
        .I1(\n_0_tx_encoded_data[65]_i_6 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[5]_i_2 ));
LUT6 #(
    .INIT(64'hB8B8B8BBAAAAAAAA)) 
     \tx_encoded_data[5]_i_3 
       (.I0(\n_0_block_field_reg[3] ),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d0[3]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[5]_i_3 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[60]_i_1 
       (.I0(c7[1]),
        .I1(\n_0_tx_encoded_data[60]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[60]_i_3 ),
        .O(\n_0_tx_encoded_data[60]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[60]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c7[1]),
        .I3(\n_0_tx_encoded_data[60]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[60]_i_2 ));
LUT6 #(
    .INIT(64'hB8B8B8BBAAAAAAAA)) 
     \tx_encoded_data[60]_i_3 
       (.I0(c7[1]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d7[2]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[60]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[60]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d6[2]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d7[2]),
        .O(\n_0_tx_encoded_data[60]_i_4 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[61]_i_1 
       (.I0(c7[2]),
        .I1(\n_0_tx_encoded_data[61]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[61]_i_3 ),
        .O(\n_0_tx_encoded_data[61]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[61]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c7[2]),
        .I3(\n_0_tx_encoded_data[61]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[61]_i_2 ));
LUT6 #(
    .INIT(64'hB8B8B8BBAAAAAAAA)) 
     \tx_encoded_data[61]_i_3 
       (.I0(c7[2]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d7[3]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[61]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[61]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d6[3]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d7[3]),
        .O(\n_0_tx_encoded_data[61]_i_4 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[62]_i_1 
       (.I0(c7[3]),
        .I1(\n_0_tx_encoded_data[62]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[62]_i_3 ),
        .O(\n_0_tx_encoded_data[62]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[62]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c7[3]),
        .I3(\n_0_tx_encoded_data[62]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[62]_i_2 ));
LUT6 #(
    .INIT(64'hB8B8B8BBAAAAAAAA)) 
     \tx_encoded_data[62]_i_3 
       (.I0(c7[3]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d7[4]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[62]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[62]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d6[4]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d7[4]),
        .O(\n_0_tx_encoded_data[62]_i_4 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[63]_i_1 
       (.I0(c7[4]),
        .I1(\n_0_tx_encoded_data[63]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[63]_i_3 ),
        .O(\n_0_tx_encoded_data[63]_i_1 ));
LUT6 #(
    .INIT(64'hFF22FF22FF22FDFD)) 
     \tx_encoded_data[63]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c7[4]),
        .I3(\n_0_tx_encoded_data[63]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_8 ),
        .I5(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[63]_i_2 ));
LUT6 #(
    .INIT(64'hB8B8B8BBAAAAAAAA)) 
     \tx_encoded_data[63]_i_3 
       (.I0(c7[4]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d7[5]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[63]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[63]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d6[5]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d7[5]),
        .O(\n_0_tx_encoded_data[63]_i_4 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[64]_i_1 
       (.I0(c7[5]),
        .I1(\n_0_tx_encoded_data[64]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[64]_i_3 ),
        .O(\n_0_tx_encoded_data[64]_i_1 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[64]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c7[5]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[64]_i_4 ),
        .O(\n_0_tx_encoded_data[64]_i_2 ));
LUT6 #(
    .INIT(64'hBBB88888AAAAAAAA)) 
     \tx_encoded_data[64]_i_3 
       (.I0(c7[5]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d7[6]),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[64]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[64]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d6[6]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d7[6]),
        .O(\n_0_tx_encoded_data[64]_i_4 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[65]_i_1 
       (.I0(c7[6]),
        .I1(\n_0_tx_encoded_data[65]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[65]_i_5 ),
        .O(\n_0_tx_encoded_data[65]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT4 #(
    .INIT(16'hEF40)) 
     \tx_encoded_data[65]_i_10 
       (.I0(\n_0_tx_encoded_data[65]_i_7 ),
        .I1(d6[7]),
        .I2(\n_0_tx_encoded_data[1]_i_4 ),
        .I3(d7[7]),
        .O(\n_0_tx_encoded_data[65]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF6)) 
     \tx_encoded_data[65]_i_11 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[6]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[7]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[0]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[5]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[4]),
        .O(\n_0_tx_encoded_data[65]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_encoded_data[65]_i_12 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[1]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[2]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[3]),
        .O(\n_0_tx_encoded_data[65]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT5 #(
    .INIT(32'h2EFFFEFE)) 
     \tx_encoded_data[65]_i_13 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[0]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[1]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[2]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[4]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[3]),
        .O(\n_0_tx_encoded_data[65]_i_13 ));
LUT6 #(
    .INIT(64'h00000000FFFFFEFF)) 
     \tx_encoded_data[65]_i_14 
       (.I0(\n_0_tx_encoded_data[65]_i_12 ),
        .I1(tx_xgmii_ctrl_reg2_reg__0[6]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[7]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[0]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[5]),
        .I5(\n_0_tx_encoded_data[65]_i_16 ),
        .O(\n_0_tx_encoded_data[65]_i_14 ));
LUT6 #(
    .INIT(64'hAFFFEFFFFFFFFFBA)) 
     \tx_encoded_data[65]_i_15 
       (.I0(\n_0_tx_encoded_data[65]_i_17 ),
        .I1(tx_xgmii_ctrl_reg2_reg__0[0]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[4]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[3]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[1]),
        .I5(tx_xgmii_ctrl_reg2_reg__0[2]),
        .O(\n_0_tx_encoded_data[65]_i_15 ));
LUT6 #(
    .INIT(64'h000000000D000000)) 
     \tx_encoded_data[65]_i_16 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[4]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[3]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[0]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[6]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[7]),
        .I5(\n_0_tx_encoded_data[65]_i_18 ),
        .O(\n_0_tx_encoded_data[65]_i_16 ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \tx_encoded_data[65]_i_17 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[5]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[6]),
        .O(\n_0_tx_encoded_data[65]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'h5FFFEEEE)) 
     \tx_encoded_data[65]_i_18 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[2]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[1]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[4]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[5]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[3]),
        .O(\n_0_tx_encoded_data[65]_i_18 ));
LUT6 #(
    .INIT(64'hDDDDDD2000000020)) 
     \tx_encoded_data[65]_i_2 
       (.I0(\n_0_tx_encoded_data[65]_i_6 ),
        .I1(\n_0_tx_encoded_data[65]_i_7 ),
        .I2(c7[6]),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .I5(\n_0_tx_encoded_data[65]_i_10 ),
        .O(\n_0_tx_encoded_data[65]_i_2 ));
LUT6 #(
    .INIT(64'hE0EEEEEEEEEEEEEE)) 
     \tx_encoded_data[65]_i_3 
       (.I0(\n_0_tx_encoded_data[65]_i_11 ),
        .I1(\n_0_tx_encoded_data[65]_i_12 ),
        .I2(\n_0_tx_encoded_data[65]_i_13 ),
        .I3(tx_xgmii_ctrl_reg2_reg__0[5]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[6]),
        .I5(tx_xgmii_ctrl_reg2_reg__0[7]),
        .O(\n_0_tx_encoded_data[65]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \tx_encoded_data[65]_i_4 
       (.I0(\n_0_tx_encoded_data[65]_i_9 ),
        .I1(\n_0_tx_encoded_data[65]_i_14 ),
        .O(\n_0_tx_encoded_data[65]_i_4 ));
LUT6 #(
    .INIT(64'hBBB88888AAAAAAAA)) 
     \tx_encoded_data[65]_i_5 
       (.I0(c7[6]),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d7[7]),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[65]_i_5 ));
LUT5 #(
    .INIT(32'hBBEFFFEA)) 
     \tx_encoded_data[65]_i_6 
       (.I0(\n_0_tx_encoded_data[65]_i_15 ),
        .I1(tx_xgmii_ctrl_reg2_reg__0[7]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[0]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[5]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[3]),
        .O(\n_0_tx_encoded_data[65]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
     \tx_encoded_data[65]_i_7 
       (.I0(\n_0_tx_encoded_data[65]_i_12 ),
        .I1(tx_xgmii_ctrl_reg2_reg__0[6]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[7]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[0]),
        .I4(tx_xgmii_ctrl_reg2_reg__0[5]),
        .I5(\n_0_tx_encoded_data[65]_i_16 ),
        .O(\n_0_tx_encoded_data[65]_i_7 ));
LUT2 #(
    .INIT(4'h2)) 
     \tx_encoded_data[65]_i_8 
       (.I0(\n_0_tx_encoded_data[65]_i_14 ),
        .I1(\n_0_tx_encoded_data[1]_i_4 ),
        .O(\n_0_tx_encoded_data[65]_i_8 ));
LUT5 #(
    .INIT(32'h0000A407)) 
     \tx_encoded_data[65]_i_9 
       (.I0(tx_xgmii_ctrl_reg2_reg__0[7]),
        .I1(tx_xgmii_ctrl_reg2_reg__0[0]),
        .I2(tx_xgmii_ctrl_reg2_reg__0[5]),
        .I3(tx_xgmii_ctrl_reg2_reg__0[3]),
        .I4(\n_0_tx_encoded_data[65]_i_15 ),
        .O(\n_0_tx_encoded_data[65]_i_9 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[6]_i_1 
       (.I0(\n_0_block_field_reg[4] ),
        .I1(\n_0_tx_encoded_data[6]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[6]_i_3 ),
        .O(\n_0_tx_encoded_data[6]_i_1 ));
LUT5 #(
    .INIT(32'hAEAEAEFB)) 
     \tx_encoded_data[6]_i_2 
       (.I0(\n_0_block_field_reg[4] ),
        .I1(\n_0_tx_encoded_data[65]_i_6 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[6]_i_2 ));
LUT6 #(
    .INIT(64'hB8B8B8BBAAAAAAAA)) 
     \tx_encoded_data[6]_i_3 
       (.I0(\n_0_block_field_reg[4] ),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(d0[4]),
        .I3(\n_0_tx_encoded_data[1]_i_5 ),
        .I4(\n_0_tx_encoded_data[1]_i_4 ),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[6]_i_3 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[7]_i_1 
       (.I0(\n_0_block_field_reg[5] ),
        .I1(\n_0_tx_encoded_data[7]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[7]_i_3 ),
        .O(\n_0_tx_encoded_data[7]_i_1 ));
LUT5 #(
    .INIT(32'hA2A2A208)) 
     \tx_encoded_data[7]_i_2 
       (.I0(\n_0_block_field_reg[5] ),
        .I1(\n_0_tx_encoded_data[65]_i_6 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[7]_i_2 ));
LUT6 #(
    .INIT(64'hBBB88888AAAAAAAA)) 
     \tx_encoded_data[7]_i_3 
       (.I0(\n_0_block_field_reg[5] ),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d0[5]),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[7]_i_3 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[8]_i_1 
       (.I0(\n_0_block_field_reg[6] ),
        .I1(\n_0_tx_encoded_data[8]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[8]_i_3 ),
        .O(\n_0_tx_encoded_data[8]_i_1 ));
LUT5 #(
    .INIT(32'hA2A2A208)) 
     \tx_encoded_data[8]_i_2 
       (.I0(\n_0_block_field_reg[6] ),
        .I1(\n_0_tx_encoded_data[65]_i_6 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[8]_i_2 ));
LUT6 #(
    .INIT(64'hBBB88888AAAAAAAA)) 
     \tx_encoded_data[8]_i_3 
       (.I0(\n_0_block_field_reg[6] ),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d0[6]),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[8]_i_3 ));
LUT5 #(
    .INIT(32'hCACFCAC0)) 
     \tx_encoded_data[9]_i_1 
       (.I0(\n_0_block_field_reg[7] ),
        .I1(\n_0_tx_encoded_data[9]_i_2 ),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(\n_0_tx_encoded_data[65]_i_4 ),
        .I4(\n_0_tx_encoded_data[9]_i_3 ),
        .O(\n_0_tx_encoded_data[9]_i_1 ));
LUT5 #(
    .INIT(32'hA2A2A208)) 
     \tx_encoded_data[9]_i_2 
       (.I0(\n_0_block_field_reg[7] ),
        .I1(\n_0_tx_encoded_data[65]_i_6 ),
        .I2(\n_0_tx_encoded_data[65]_i_7 ),
        .I3(\n_0_tx_encoded_data[65]_i_8 ),
        .I4(\n_0_tx_encoded_data[65]_i_9 ),
        .O(\n_0_tx_encoded_data[9]_i_2 ));
LUT6 #(
    .INIT(64'hBBB88888AAAAAAAA)) 
     \tx_encoded_data[9]_i_3 
       (.I0(\n_0_block_field_reg[7] ),
        .I1(\n_0_tx_encoded_data[1]_i_3 ),
        .I2(\n_0_tx_encoded_data[1]_i_5 ),
        .I3(\n_0_tx_encoded_data[1]_i_4 ),
        .I4(d0[7]),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[9]_i_3 ));
FDSE \tx_encoded_data_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[0]_i_1 ),
        .Q(tx_66_enc[0]),
        .S(I1));
FDRE \tx_encoded_data_reg[10] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[10]_i_1 ),
        .Q(tx_66_enc[10]),
        .R(I1));
FDRE \tx_encoded_data_reg[11] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[11]_i_1 ),
        .Q(tx_66_enc[11]),
        .R(I1));
FDRE \tx_encoded_data_reg[12] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[12]_i_1 ),
        .Q(tx_66_enc[12]),
        .R(I1));
FDRE \tx_encoded_data_reg[13] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[13]_i_1 ),
        .Q(tx_66_enc[13]),
        .R(I1));
FDRE \tx_encoded_data_reg[14] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[14]_i_1 ),
        .Q(tx_66_enc[14]),
        .R(I1));
FDRE \tx_encoded_data_reg[15] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[15]_i_1 ),
        .Q(tx_66_enc[15]),
        .R(I1));
FDRE \tx_encoded_data_reg[16] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[16]_i_1 ),
        .Q(tx_66_enc[16]),
        .R(I1));
FDRE \tx_encoded_data_reg[17] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[17]_i_1 ),
        .Q(tx_66_enc[17]),
        .R(I1));
FDRE \tx_encoded_data_reg[18] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[18]_i_1 ),
        .Q(tx_66_enc[18]),
        .R(I1));
FDRE \tx_encoded_data_reg[19] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[19]_i_1 ),
        .Q(tx_66_enc[19]),
        .R(I1));
FDRE \tx_encoded_data_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[1]_i_1 ),
        .Q(tx_66_enc[1]),
        .R(I1));
FDRE \tx_encoded_data_reg[20] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[20]_i_1 ),
        .Q(tx_66_enc[20]),
        .R(I1));
FDRE \tx_encoded_data_reg[21] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[21]_i_1 ),
        .Q(tx_66_enc[21]),
        .R(I1));
FDRE \tx_encoded_data_reg[22] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[22]_i_1 ),
        .Q(tx_66_enc[22]),
        .R(I1));
FDRE \tx_encoded_data_reg[23] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[23]_i_1 ),
        .Q(tx_66_enc[23]),
        .R(I1));
FDRE \tx_encoded_data_reg[24] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[24]_i_1 ),
        .Q(tx_66_enc[24]),
        .R(I1));
FDRE \tx_encoded_data_reg[25] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[25]_i_1 ),
        .Q(tx_66_enc[25]),
        .R(I1));
FDSE \tx_encoded_data_reg[26] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[26]_i_1 ),
        .Q(tx_66_enc[26]),
        .S(I1));
FDRE \tx_encoded_data_reg[27] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[27]_i_1 ),
        .Q(tx_66_enc[27]),
        .R(I1));
FDRE \tx_encoded_data_reg[28] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[28]_i_1 ),
        .Q(tx_66_enc[28]),
        .R(I1));
FDRE \tx_encoded_data_reg[29] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[29]_i_1 ),
        .Q(tx_66_enc[29]),
        .R(I1));
FDSE \tx_encoded_data_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[2]_i_1 ),
        .Q(tx_66_enc[2]),
        .S(I1));
FDRE \tx_encoded_data_reg[30] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[30]_i_1 ),
        .Q(tx_66_enc[30]),
        .R(I1));
FDRE \tx_encoded_data_reg[31] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[31]_i_1 ),
        .Q(tx_66_enc[31]),
        .R(I1));
FDRE \tx_encoded_data_reg[32] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[32]_i_1 ),
        .Q(tx_66_enc[32]),
        .R(I1));
FDRE \tx_encoded_data_reg[33] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[33]_i_1 ),
        .Q(tx_66_enc[33]),
        .R(I1));
FDRE \tx_encoded_data_reg[34] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[34]_i_1 ),
        .Q(tx_66_enc[34]),
        .R(I1));
FDRE \tx_encoded_data_reg[35] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[35]_i_1 ),
        .Q(tx_66_enc[35]),
        .R(I1));
FDRE \tx_encoded_data_reg[36] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[36]_i_1 ),
        .Q(tx_66_enc[36]),
        .R(I1));
FDRE \tx_encoded_data_reg[37] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[37]_i_1 ),
        .Q(tx_66_enc[37]),
        .R(I1));
FDRE \tx_encoded_data_reg[38] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[38]_i_1 ),
        .Q(tx_66_enc[38]),
        .R(I1));
FDRE \tx_encoded_data_reg[39] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[39]_i_1 ),
        .Q(tx_66_enc[39]),
        .R(I1));
FDRE \tx_encoded_data_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[3]_i_1 ),
        .Q(tx_66_enc[3]),
        .R(I1));
FDRE \tx_encoded_data_reg[40] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[40]_i_1 ),
        .Q(tx_66_enc[40]),
        .R(I1));
FDRE \tx_encoded_data_reg[41] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[41]_i_1 ),
        .Q(tx_66_enc[41]),
        .R(I1));
FDRE \tx_encoded_data_reg[42] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[42]_i_1 ),
        .Q(tx_66_enc[42]),
        .R(I1));
FDRE \tx_encoded_data_reg[43] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[43]_i_1 ),
        .Q(tx_66_enc[43]),
        .R(I1));
FDRE \tx_encoded_data_reg[44] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[44]_i_1 ),
        .Q(tx_66_enc[44]),
        .R(I1));
FDRE \tx_encoded_data_reg[45] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[45]_i_1 ),
        .Q(tx_66_enc[45]),
        .R(I1));
FDRE \tx_encoded_data_reg[46] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[46]_i_1 ),
        .Q(tx_66_enc[46]),
        .R(I1));
FDRE \tx_encoded_data_reg[47] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[47]_i_1 ),
        .Q(tx_66_enc[47]),
        .R(I1));
FDRE \tx_encoded_data_reg[48] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[48]_i_1 ),
        .Q(tx_66_enc[48]),
        .R(I1));
FDRE \tx_encoded_data_reg[49] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[49]_i_1 ),
        .Q(tx_66_enc[49]),
        .R(I1));
FDSE \tx_encoded_data_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[4]_i_1 ),
        .Q(tx_66_enc[4]),
        .S(I1));
FDRE \tx_encoded_data_reg[50] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[50]_i_1 ),
        .Q(tx_66_enc[50]),
        .R(I1));
FDRE \tx_encoded_data_reg[51] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[51]_i_1 ),
        .Q(tx_66_enc[51]),
        .R(I1));
FDRE \tx_encoded_data_reg[52] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[52]_i_1 ),
        .Q(tx_66_enc[52]),
        .R(I1));
FDRE \tx_encoded_data_reg[53] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[53]_i_1 ),
        .Q(tx_66_enc[53]),
        .R(I1));
FDRE \tx_encoded_data_reg[54] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[54]_i_1 ),
        .Q(tx_66_enc[54]),
        .R(I1));
FDRE \tx_encoded_data_reg[55] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[55]_i_1 ),
        .Q(tx_66_enc[55]),
        .R(I1));
FDRE \tx_encoded_data_reg[56] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[56]_i_1 ),
        .Q(tx_66_enc[56]),
        .R(I1));
FDRE \tx_encoded_data_reg[57] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[57]_i_1 ),
        .Q(tx_66_enc[57]),
        .R(I1));
FDSE \tx_encoded_data_reg[58] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[58]_i_1 ),
        .Q(tx_66_enc[58]),
        .S(I1));
FDRE \tx_encoded_data_reg[59] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[59]_i_1 ),
        .Q(tx_66_enc[59]),
        .R(I1));
FDRE \tx_encoded_data_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[5]_i_1 ),
        .Q(tx_66_enc[5]),
        .R(I1));
FDRE \tx_encoded_data_reg[60] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[60]_i_1 ),
        .Q(tx_66_enc[60]),
        .R(I1));
FDRE \tx_encoded_data_reg[61] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[61]_i_1 ),
        .Q(tx_66_enc[61]),
        .R(I1));
FDRE \tx_encoded_data_reg[62] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[62]_i_1 ),
        .Q(tx_66_enc[62]),
        .R(I1));
FDRE \tx_encoded_data_reg[63] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[63]_i_1 ),
        .Q(tx_66_enc[63]),
        .R(I1));
FDRE \tx_encoded_data_reg[64] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[64]_i_1 ),
        .Q(tx_66_enc[64]),
        .R(I1));
FDRE \tx_encoded_data_reg[65] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[65]_i_1 ),
        .Q(tx_66_enc[65]),
        .R(I1));
FDSE \tx_encoded_data_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[6]_i_1 ),
        .Q(tx_66_enc[6]),
        .S(I1));
FDRE \tx_encoded_data_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[7]_i_1 ),
        .Q(tx_66_enc[7]),
        .R(I1));
FDSE \tx_encoded_data_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[8]_i_1 ),
        .Q(tx_66_enc[8]),
        .S(I1));
FDRE \tx_encoded_data_reg[9] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_tx_encoded_data[9]_i_1 ),
        .Q(tx_66_enc[9]),
        .R(I1));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[0]),
        .Q(tx_xgmii_ctrl_reg1[0]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[1]),
        .Q(tx_xgmii_ctrl_reg1[1]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[2]),
        .Q(tx_xgmii_ctrl_reg1[2]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[3]),
        .Q(tx_xgmii_ctrl_reg1[3]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[4]),
        .Q(tx_xgmii_ctrl_reg1[4]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[5]),
        .Q(tx_xgmii_ctrl_reg1[5]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[6]),
        .Q(tx_xgmii_ctrl_reg1[6]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[7]),
        .Q(tx_xgmii_ctrl_reg1[7]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[0]),
        .Q(tx_xgmii_ctrl_reg2[0]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[1]),
        .Q(tx_xgmii_ctrl_reg2[1]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[2]),
        .Q(tx_xgmii_ctrl_reg2[2]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[3]),
        .Q(tx_xgmii_ctrl_reg2[3]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[4]),
        .Q(tx_xgmii_ctrl_reg2[4]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[5]),
        .Q(tx_xgmii_ctrl_reg2[5]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[6]),
        .Q(tx_xgmii_ctrl_reg2[6]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl[7]),
        .Q(tx_xgmii_ctrl_reg2[7]),
        .R(\<const0> ));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl_reg2[0]),
        .Q(tx_xgmii_ctrl_reg2_reg__0[0]),
        .R(\<const0> ));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl_reg2[1]),
        .Q(tx_xgmii_ctrl_reg2_reg__0[1]),
        .R(\<const0> ));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl_reg2[2]),
        .Q(tx_xgmii_ctrl_reg2_reg__0[2]),
        .R(\<const0> ));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl_reg2[3]),
        .Q(tx_xgmii_ctrl_reg2_reg__0[3]),
        .R(\<const0> ));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl_reg2[4]),
        .Q(tx_xgmii_ctrl_reg2_reg__0[4]),
        .R(\<const0> ));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl_reg2[5]),
        .Q(tx_xgmii_ctrl_reg2_reg__0[5]),
        .R(\<const0> ));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl_reg2[6]),
        .Q(tx_xgmii_ctrl_reg2_reg__0[6]),
        .R(\<const0> ));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_ctrl_reg2[7]),
        .Q(tx_xgmii_ctrl_reg2_reg__0[7]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[0]),
        .Q(tx_xgmii_data_reg1[0]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[10] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[10]),
        .Q(tx_xgmii_data_reg1[10]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[11] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[11]),
        .Q(tx_xgmii_data_reg1[11]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[12] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[12]),
        .Q(tx_xgmii_data_reg1[12]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[13] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[13]),
        .Q(tx_xgmii_data_reg1[13]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[14] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[14]),
        .Q(tx_xgmii_data_reg1[14]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[15] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[15]),
        .Q(tx_xgmii_data_reg1[15]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[16] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[16]),
        .Q(tx_xgmii_data_reg1[16]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[17] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[17]),
        .Q(tx_xgmii_data_reg1[17]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[18] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[18]),
        .Q(tx_xgmii_data_reg1[18]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[19] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[19]),
        .Q(tx_xgmii_data_reg1[19]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[1]),
        .Q(tx_xgmii_data_reg1[1]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[20] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[20]),
        .Q(tx_xgmii_data_reg1[20]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[21] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[21]),
        .Q(tx_xgmii_data_reg1[21]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[22] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[22]),
        .Q(tx_xgmii_data_reg1[22]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[23] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[23]),
        .Q(tx_xgmii_data_reg1[23]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[24] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[24]),
        .Q(tx_xgmii_data_reg1[24]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[25] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[25]),
        .Q(tx_xgmii_data_reg1[25]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[26] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[26]),
        .Q(tx_xgmii_data_reg1[26]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[27] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[27]),
        .Q(tx_xgmii_data_reg1[27]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[28] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[28]),
        .Q(tx_xgmii_data_reg1[28]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[29] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[29]),
        .Q(tx_xgmii_data_reg1[29]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[2]),
        .Q(tx_xgmii_data_reg1[2]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[30] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[30]),
        .Q(tx_xgmii_data_reg1[30]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[31] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[31]),
        .Q(tx_xgmii_data_reg1[31]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[32] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[32]),
        .Q(tx_xgmii_data_reg1[32]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[33] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[33]),
        .Q(tx_xgmii_data_reg1[33]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[34] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[34]),
        .Q(tx_xgmii_data_reg1[34]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[35] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[35]),
        .Q(tx_xgmii_data_reg1[35]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[36] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[36]),
        .Q(tx_xgmii_data_reg1[36]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[37] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[37]),
        .Q(tx_xgmii_data_reg1[37]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[38] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[38]),
        .Q(tx_xgmii_data_reg1[38]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[39] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[39]),
        .Q(tx_xgmii_data_reg1[39]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[3]),
        .Q(tx_xgmii_data_reg1[3]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[40] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[40]),
        .Q(tx_xgmii_data_reg1[40]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[41] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[41]),
        .Q(tx_xgmii_data_reg1[41]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[42] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[42]),
        .Q(tx_xgmii_data_reg1[42]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[43] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[43]),
        .Q(tx_xgmii_data_reg1[43]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[44] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[44]),
        .Q(tx_xgmii_data_reg1[44]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[45] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[45]),
        .Q(tx_xgmii_data_reg1[45]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[46] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[46]),
        .Q(tx_xgmii_data_reg1[46]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[47] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[47]),
        .Q(tx_xgmii_data_reg1[47]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[48] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[48]),
        .Q(tx_xgmii_data_reg1[48]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[49] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[49]),
        .Q(tx_xgmii_data_reg1[49]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[4]),
        .Q(tx_xgmii_data_reg1[4]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[50] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[50]),
        .Q(tx_xgmii_data_reg1[50]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[51] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[51]),
        .Q(tx_xgmii_data_reg1[51]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[52] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[52]),
        .Q(tx_xgmii_data_reg1[52]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[53] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[53]),
        .Q(tx_xgmii_data_reg1[53]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[54] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[54]),
        .Q(tx_xgmii_data_reg1[54]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[55] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[55]),
        .Q(tx_xgmii_data_reg1[55]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[56] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[56]),
        .Q(tx_xgmii_data_reg1[56]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[57] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[57]),
        .Q(tx_xgmii_data_reg1[57]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[58] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[58]),
        .Q(tx_xgmii_data_reg1[58]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[59] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[59]),
        .Q(tx_xgmii_data_reg1[59]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[5]),
        .Q(tx_xgmii_data_reg1[5]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[60] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[60]),
        .Q(tx_xgmii_data_reg1[60]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[61] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[61]),
        .Q(tx_xgmii_data_reg1[61]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[62] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[62]),
        .Q(tx_xgmii_data_reg1[62]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[63] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[63]),
        .Q(tx_xgmii_data_reg1[63]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[6]),
        .Q(tx_xgmii_data_reg1[6]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[7]),
        .Q(tx_xgmii_data_reg1[7]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[8]),
        .Q(tx_xgmii_data_reg1[8]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[9] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[9]),
        .Q(tx_xgmii_data_reg1[9]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[0]),
        .Q(tx_xgmii_data_reg2[0]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[10] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[10]),
        .Q(tx_xgmii_data_reg2[10]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[11] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[11]),
        .Q(tx_xgmii_data_reg2[11]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[12] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[12]),
        .Q(tx_xgmii_data_reg2[12]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[13] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[13]),
        .Q(tx_xgmii_data_reg2[13]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[14] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[14]),
        .Q(tx_xgmii_data_reg2[14]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[15] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[15]),
        .Q(tx_xgmii_data_reg2[15]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[16] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[16]),
        .Q(tx_xgmii_data_reg2[16]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[17] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[17]),
        .Q(tx_xgmii_data_reg2[17]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[18] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[18]),
        .Q(tx_xgmii_data_reg2[18]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[19] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[19]),
        .Q(tx_xgmii_data_reg2[19]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[1]),
        .Q(tx_xgmii_data_reg2[1]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[20] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[20]),
        .Q(tx_xgmii_data_reg2[20]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[21] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[21]),
        .Q(tx_xgmii_data_reg2[21]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[22] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[22]),
        .Q(tx_xgmii_data_reg2[22]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[23] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[23]),
        .Q(tx_xgmii_data_reg2[23]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[24] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[24]),
        .Q(tx_xgmii_data_reg2[24]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[25] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[25]),
        .Q(tx_xgmii_data_reg2[25]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[26] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[26]),
        .Q(tx_xgmii_data_reg2[26]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[27] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[27]),
        .Q(tx_xgmii_data_reg2[27]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[28] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[28]),
        .Q(tx_xgmii_data_reg2[28]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[29] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[29]),
        .Q(tx_xgmii_data_reg2[29]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[2]),
        .Q(tx_xgmii_data_reg2[2]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[30] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[30]),
        .Q(tx_xgmii_data_reg2[30]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[31] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[31]),
        .Q(tx_xgmii_data_reg2[31]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[32] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[32]),
        .Q(tx_xgmii_data_reg2[32]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[33] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[33]),
        .Q(tx_xgmii_data_reg2[33]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[34] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[34]),
        .Q(tx_xgmii_data_reg2[34]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[35] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[35]),
        .Q(tx_xgmii_data_reg2[35]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[36] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[36]),
        .Q(tx_xgmii_data_reg2[36]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[37] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[37]),
        .Q(tx_xgmii_data_reg2[37]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[38] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[38]),
        .Q(tx_xgmii_data_reg2[38]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[39] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[39]),
        .Q(tx_xgmii_data_reg2[39]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[3]),
        .Q(tx_xgmii_data_reg2[3]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[40] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[40]),
        .Q(tx_xgmii_data_reg2[40]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[41] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[41]),
        .Q(tx_xgmii_data_reg2[41]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[42] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[42]),
        .Q(tx_xgmii_data_reg2[42]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[43] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[43]),
        .Q(tx_xgmii_data_reg2[43]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[44] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[44]),
        .Q(tx_xgmii_data_reg2[44]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[45] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[45]),
        .Q(tx_xgmii_data_reg2[45]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[46] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[46]),
        .Q(tx_xgmii_data_reg2[46]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[47] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[47]),
        .Q(tx_xgmii_data_reg2[47]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[48] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[48]),
        .Q(tx_xgmii_data_reg2[48]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[49] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[49]),
        .Q(tx_xgmii_data_reg2[49]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[4]),
        .Q(tx_xgmii_data_reg2[4]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[50] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[50]),
        .Q(tx_xgmii_data_reg2[50]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[51] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[51]),
        .Q(tx_xgmii_data_reg2[51]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[52] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[52]),
        .Q(tx_xgmii_data_reg2[52]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[53] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[53]),
        .Q(tx_xgmii_data_reg2[53]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[54] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[54]),
        .Q(tx_xgmii_data_reg2[54]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[55] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[55]),
        .Q(tx_xgmii_data_reg2[55]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[56] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[56]),
        .Q(tx_xgmii_data_reg2[56]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[57] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[57]),
        .Q(tx_xgmii_data_reg2[57]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[58] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[58]),
        .Q(tx_xgmii_data_reg2[58]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[59] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[59]),
        .Q(tx_xgmii_data_reg2[59]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[5]),
        .Q(tx_xgmii_data_reg2[5]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[60] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[60]),
        .Q(tx_xgmii_data_reg2[60]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[61] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[61]),
        .Q(tx_xgmii_data_reg2[61]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[62] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[62]),
        .Q(tx_xgmii_data_reg2[62]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[63] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[63]),
        .Q(tx_xgmii_data_reg2[63]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[6]),
        .Q(tx_xgmii_data_reg2[6]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[7]),
        .Q(tx_xgmii_data_reg2[7]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[8]),
        .Q(tx_xgmii_data_reg2[8]),
        .R(\<const0> ));
(* DONT_TOUCH *) 
   (* keep = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[9] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(tx_xgmii_data[9]),
        .Q(tx_xgmii_data_reg2[9]),
        .R(\<const0> ));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs
   (tx_66_fifo,
    clk156,
    I1,
    configuration_vector,
    tx_xgmii_ctrl,
    tx_xgmii_data);
  output [65:0]tx_66_fifo;
  input clk156;
  input I1;
  input [118:0]configuration_vector;
  input [7:0]tx_xgmii_ctrl;
  input [63:0]tx_xgmii_data;

  wire I1;
  wire clk156;
  wire [118:0]configuration_vector;
  wire \n_0_d5[7]_i_1 ;
  wire \n_0_d6[7]_i_1 ;
  wire \n_0_d7[7]_i_1 ;
  wire n_0_tx_encoder_i;
  wire n_10_tx_pcs_fsm_i;
  wire n_11_tx_pcs_fsm_i;
  wire n_12_tx_pcs_fsm_i;
  wire n_13_tx_pcs_fsm_i;
  wire n_14_tx_pcs_fsm_i;
  wire n_15_tx_pcs_fsm_i;
  wire n_16_tx_pcs_fsm_i;
  wire n_17_tx_pcs_fsm_i;
  wire n_18_tx_pcs_fsm_i;
  wire n_19_tx_pcs_fsm_i;
  wire n_1_tx_encoder_i;
  wire n_20_tx_pcs_fsm_i;
  wire n_21_tx_pcs_fsm_i;
  wire n_22_tx_pcs_fsm_i;
  wire n_23_tx_pcs_fsm_i;
  wire n_24_tx_pcs_fsm_i;
  wire n_25_tx_pcs_fsm_i;
  wire n_26_tx_pcs_fsm_i;
  wire n_27_tx_pcs_fsm_i;
  wire n_28_tx_pcs_fsm_i;
  wire n_29_tx_pcs_fsm_i;
  wire n_2_tx_encoder_i;
  wire n_2_tx_pcs_fsm_i;
  wire n_30_tx_pcs_fsm_i;
  wire n_31_tx_pcs_fsm_i;
  wire n_32_tx_pcs_fsm_i;
  wire n_33_tx_pcs_fsm_i;
  wire n_34_tx_pcs_fsm_i;
  wire n_35_tx_pcs_fsm_i;
  wire n_36_tx_pcs_fsm_i;
  wire n_37_tx_pcs_fsm_i;
  wire n_38_tx_pcs_fsm_i;
  wire n_39_tx_pcs_fsm_i;
  wire n_3_tx_pcs_fsm_i;
  wire n_40_tx_pcs_fsm_i;
  wire n_41_tx_pcs_fsm_i;
  wire n_42_tx_pcs_fsm_i;
  wire n_43_tx_pcs_fsm_i;
  wire n_44_tx_pcs_fsm_i;
  wire n_45_tx_pcs_fsm_i;
  wire n_46_tx_pcs_fsm_i;
  wire n_47_tx_pcs_fsm_i;
  wire n_48_tx_pcs_fsm_i;
  wire n_49_tx_pcs_fsm_i;
  wire n_4_tx_pcs_fsm_i;
  wire n_50_tx_pcs_fsm_i;
  wire n_51_tx_pcs_fsm_i;
  wire n_52_tx_pcs_fsm_i;
  wire n_53_tx_pcs_fsm_i;
  wire n_54_tx_pcs_fsm_i;
  wire n_55_tx_pcs_fsm_i;
  wire n_56_tx_pcs_fsm_i;
  wire n_57_tx_pcs_fsm_i;
  wire n_58_tx_pcs_fsm_i;
  wire n_59_tx_pcs_fsm_i;
  wire n_5_tx_pcs_fsm_i;
  wire n_60_tx_pcs_fsm_i;
  wire n_61_tx_pcs_fsm_i;
  wire n_62_tx_pcs_fsm_i;
  wire n_63_tx_pcs_fsm_i;
  wire n_64_tx_pcs_fsm_i;
  wire n_65_tx_pcs_fsm_i;
  wire n_66_tx_pcs_fsm_i;
  wire n_67_tx_pcs_fsm_i;
  wire n_6_tx_pcs_fsm_i;
  wire n_7_tx_pcs_fsm_i;
  wire n_8_tx_pcs_fsm_i;
  wire n_9_tx_pcs_fsm_i;
  wire [2:0]t_type;
  wire [65:0]tx_66_enc_out_t;
  wire [65:0]tx_66_fifo;
  wire [7:0]tx_xgmii_ctrl;
  wire [63:0]tx_xgmii_data;

LUT1 #(
    .INIT(2'h1)) 
     \d5[7]_i_1 
       (.I0(n_2_tx_encoder_i),
        .O(\n_0_d5[7]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \d6[7]_i_1 
       (.I0(n_1_tx_encoder_i),
        .O(\n_0_d6[7]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \d7[7]_i_1 
       (.I0(n_0_tx_encoder_i),
        .O(\n_0_d7[7]_i_1 ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_pcs_scramble pcs_scramble_i
       (.I1(I1),
        .Q({n_2_tx_pcs_fsm_i,n_3_tx_pcs_fsm_i,n_4_tx_pcs_fsm_i,n_5_tx_pcs_fsm_i,n_6_tx_pcs_fsm_i,n_7_tx_pcs_fsm_i,n_8_tx_pcs_fsm_i,n_9_tx_pcs_fsm_i,n_10_tx_pcs_fsm_i,n_11_tx_pcs_fsm_i,n_12_tx_pcs_fsm_i,n_13_tx_pcs_fsm_i,n_14_tx_pcs_fsm_i,n_15_tx_pcs_fsm_i,n_16_tx_pcs_fsm_i,n_17_tx_pcs_fsm_i,n_18_tx_pcs_fsm_i,n_19_tx_pcs_fsm_i,n_20_tx_pcs_fsm_i,n_21_tx_pcs_fsm_i,n_22_tx_pcs_fsm_i,n_23_tx_pcs_fsm_i,n_24_tx_pcs_fsm_i,n_25_tx_pcs_fsm_i,n_26_tx_pcs_fsm_i,n_27_tx_pcs_fsm_i,n_28_tx_pcs_fsm_i,n_29_tx_pcs_fsm_i,n_30_tx_pcs_fsm_i,n_31_tx_pcs_fsm_i,n_32_tx_pcs_fsm_i,n_33_tx_pcs_fsm_i,n_34_tx_pcs_fsm_i,n_35_tx_pcs_fsm_i,n_36_tx_pcs_fsm_i,n_37_tx_pcs_fsm_i,n_38_tx_pcs_fsm_i,n_39_tx_pcs_fsm_i,n_40_tx_pcs_fsm_i,n_41_tx_pcs_fsm_i,n_42_tx_pcs_fsm_i,n_43_tx_pcs_fsm_i,n_44_tx_pcs_fsm_i,n_45_tx_pcs_fsm_i,n_46_tx_pcs_fsm_i,n_47_tx_pcs_fsm_i,n_48_tx_pcs_fsm_i,n_49_tx_pcs_fsm_i,n_50_tx_pcs_fsm_i,n_51_tx_pcs_fsm_i,n_52_tx_pcs_fsm_i,n_53_tx_pcs_fsm_i,n_54_tx_pcs_fsm_i,n_55_tx_pcs_fsm_i,n_56_tx_pcs_fsm_i,n_57_tx_pcs_fsm_i,n_58_tx_pcs_fsm_i,n_59_tx_pcs_fsm_i,n_60_tx_pcs_fsm_i,n_61_tx_pcs_fsm_i,n_62_tx_pcs_fsm_i,n_63_tx_pcs_fsm_i,n_64_tx_pcs_fsm_i,n_65_tx_pcs_fsm_i}),
        .clk156(clk156),
        .configuration_vector(configuration_vector),
        .tx_66_fifo(tx_66_fifo[65:2]));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_encoder tx_encoder_i
       (.D({n_0_tx_encoder_i,n_1_tx_encoder_i,n_2_tx_encoder_i}),
        .E(\n_0_d5[7]_i_1 ),
        .I1(I1),
        .I2(n_66_tx_pcs_fsm_i),
        .I3(n_67_tx_pcs_fsm_i),
        .I4(\n_0_d6[7]_i_1 ),
        .I5(\n_0_d7[7]_i_1 ),
        .O1(tx_66_enc_out_t),
        .Q(t_type),
        .clk156(clk156),
        .tx_xgmii_ctrl(tx_xgmii_ctrl),
        .tx_xgmii_data(tx_xgmii_data));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm tx_pcs_fsm_i
       (.D(tx_66_enc_out_t),
        .I1(I1),
        .I2(t_type),
        .O1(n_66_tx_pcs_fsm_i),
        .O2(n_67_tx_pcs_fsm_i),
        .Q({n_2_tx_pcs_fsm_i,n_3_tx_pcs_fsm_i,n_4_tx_pcs_fsm_i,n_5_tx_pcs_fsm_i,n_6_tx_pcs_fsm_i,n_7_tx_pcs_fsm_i,n_8_tx_pcs_fsm_i,n_9_tx_pcs_fsm_i,n_10_tx_pcs_fsm_i,n_11_tx_pcs_fsm_i,n_12_tx_pcs_fsm_i,n_13_tx_pcs_fsm_i,n_14_tx_pcs_fsm_i,n_15_tx_pcs_fsm_i,n_16_tx_pcs_fsm_i,n_17_tx_pcs_fsm_i,n_18_tx_pcs_fsm_i,n_19_tx_pcs_fsm_i,n_20_tx_pcs_fsm_i,n_21_tx_pcs_fsm_i,n_22_tx_pcs_fsm_i,n_23_tx_pcs_fsm_i,n_24_tx_pcs_fsm_i,n_25_tx_pcs_fsm_i,n_26_tx_pcs_fsm_i,n_27_tx_pcs_fsm_i,n_28_tx_pcs_fsm_i,n_29_tx_pcs_fsm_i,n_30_tx_pcs_fsm_i,n_31_tx_pcs_fsm_i,n_32_tx_pcs_fsm_i,n_33_tx_pcs_fsm_i,n_34_tx_pcs_fsm_i,n_35_tx_pcs_fsm_i,n_36_tx_pcs_fsm_i,n_37_tx_pcs_fsm_i,n_38_tx_pcs_fsm_i,n_39_tx_pcs_fsm_i,n_40_tx_pcs_fsm_i,n_41_tx_pcs_fsm_i,n_42_tx_pcs_fsm_i,n_43_tx_pcs_fsm_i,n_44_tx_pcs_fsm_i,n_45_tx_pcs_fsm_i,n_46_tx_pcs_fsm_i,n_47_tx_pcs_fsm_i,n_48_tx_pcs_fsm_i,n_49_tx_pcs_fsm_i,n_50_tx_pcs_fsm_i,n_51_tx_pcs_fsm_i,n_52_tx_pcs_fsm_i,n_53_tx_pcs_fsm_i,n_54_tx_pcs_fsm_i,n_55_tx_pcs_fsm_i,n_56_tx_pcs_fsm_i,n_57_tx_pcs_fsm_i,n_58_tx_pcs_fsm_i,n_59_tx_pcs_fsm_i,n_60_tx_pcs_fsm_i,n_61_tx_pcs_fsm_i,n_62_tx_pcs_fsm_i,n_63_tx_pcs_fsm_i,n_64_tx_pcs_fsm_i,n_65_tx_pcs_fsm_i}),
        .clk156(clk156),
        .configuration_vector(configuration_vector[118:117]),
        .tx_66_fifo(tx_66_fifo[1:0]));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm
   (tx_66_fifo,
    Q,
    O1,
    O2,
    configuration_vector,
    I1,
    clk156,
    D,
    I2);
  output [1:0]tx_66_fifo;
  output [63:0]Q;
  output O1;
  output O2;
  input [1:0]configuration_vector;
  input I1;
  input clk156;
  input [65:0]D;
  input [2:0]I2;

  wire \<const0> ;
  wire \<const1> ;
  wire [65:0]D;
  wire I1;
  wire [2:0]I2;
  wire O1;
  wire O2;
  wire [63:0]Q;
  wire clk156;
  wire [1:0]configuration_vector;
  wire \n_0_FSM_onehot_state[1]_i_2 ;
  wire \n_0_FSM_onehot_state[1]_i_3 ;
  wire \n_0_FSM_onehot_state[1]_i_4 ;
  wire \n_0_FSM_onehot_state[2]_i_1 ;
  wire \n_0_FSM_onehot_state[2]_i_2 ;
  wire \n_0_FSM_onehot_state[2]_i_3 ;
  wire \n_0_FSM_onehot_state[3]_i_1 ;
  wire \n_0_FSM_onehot_state[3]_i_2 ;
  wire \n_0_FSM_onehot_state[3]_i_3 ;
  wire \n_0_FSM_onehot_state[4]_i_1 ;
  wire \n_0_FSM_onehot_state[4]_i_2 ;
  wire \n_0_FSM_onehot_state_reg[0] ;
  wire \n_0_FSM_onehot_state_reg[1] ;
  wire \n_0_FSM_onehot_state_reg[1]_i_1 ;
  wire \n_0_FSM_onehot_state_reg[2] ;
  wire \n_0_FSM_onehot_state_reg[3] ;
  wire \n_0_FSM_onehot_state_reg[4] ;
  wire [1:0]tx_66_enc_fsm;
  wire [1:0]tx_66_fifo;

LUT6 #(
    .INIT(64'h0116FFFF01160000)) 
     \FSM_onehot_state[1]_i_2 
       (.I0(\n_0_FSM_onehot_state_reg[1] ),
        .I1(\n_0_FSM_onehot_state_reg[2] ),
        .I2(\n_0_FSM_onehot_state_reg[3] ),
        .I3(\n_0_FSM_onehot_state_reg[4] ),
        .I4(I2[2]),
        .I5(\n_0_FSM_onehot_state[1]_i_4 ),
        .O(\n_0_FSM_onehot_state[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000030002)) 
     \FSM_onehot_state[1]_i_3 
       (.I0(I2[2]),
        .I1(\n_0_FSM_onehot_state_reg[2] ),
        .I2(\n_0_FSM_onehot_state_reg[3] ),
        .I3(\n_0_FSM_onehot_state_reg[4] ),
        .I4(I2[0]),
        .I5(\n_0_FSM_onehot_state_reg[1] ),
        .O(\n_0_FSM_onehot_state[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000030000033004)) 
     \FSM_onehot_state[1]_i_4 
       (.I0(I2[1]),
        .I1(\n_0_FSM_onehot_state_reg[1] ),
        .I2(\n_0_FSM_onehot_state_reg[2] ),
        .I3(I2[0]),
        .I4(\n_0_FSM_onehot_state_reg[3] ),
        .I5(\n_0_FSM_onehot_state_reg[4] ),
        .O(\n_0_FSM_onehot_state[1]_i_4 ));
LUT5 #(
    .INIT(32'h00004F40)) 
     \FSM_onehot_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_state_reg[1] ),
        .I1(\n_0_FSM_onehot_state[2]_i_2 ),
        .I2(\n_0_FSM_onehot_state_reg[0] ),
        .I3(\n_0_FSM_onehot_state[2]_i_3 ),
        .I4(I2[2]),
        .O(\n_0_FSM_onehot_state[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT5 #(
    .INIT(32'h00000002)) 
     \FSM_onehot_state[2]_i_2 
       (.I0(I2[1]),
        .I1(\n_0_FSM_onehot_state_reg[3] ),
        .I2(\n_0_FSM_onehot_state_reg[4] ),
        .I3(I2[0]),
        .I4(\n_0_FSM_onehot_state_reg[2] ),
        .O(\n_0_FSM_onehot_state[2]_i_2 ));
LUT6 #(
    .INIT(64'h0000010600000000)) 
     \FSM_onehot_state[2]_i_3 
       (.I0(\n_0_FSM_onehot_state_reg[1] ),
        .I1(\n_0_FSM_onehot_state_reg[2] ),
        .I2(I2[0]),
        .I3(\n_0_FSM_onehot_state_reg[4] ),
        .I4(\n_0_FSM_onehot_state_reg[3] ),
        .I5(I2[1]),
        .O(\n_0_FSM_onehot_state[2]_i_3 ));
LUT5 #(
    .INIT(32'h00004F40)) 
     \FSM_onehot_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_state_reg[1] ),
        .I1(\n_0_FSM_onehot_state[3]_i_2 ),
        .I2(\n_0_FSM_onehot_state_reg[0] ),
        .I3(\n_0_FSM_onehot_state[3]_i_3 ),
        .I4(I2[2]),
        .O(\n_0_FSM_onehot_state[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_state[3]_i_2 
       (.I0(I2[1]),
        .I1(\n_0_FSM_onehot_state_reg[3] ),
        .I2(\n_0_FSM_onehot_state_reg[4] ),
        .I3(I2[0]),
        .I4(\n_0_FSM_onehot_state_reg[2] ),
        .O(\n_0_FSM_onehot_state[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000120104)) 
     \FSM_onehot_state[3]_i_3 
       (.I0(\n_0_FSM_onehot_state_reg[1] ),
        .I1(\n_0_FSM_onehot_state_reg[2] ),
        .I2(\n_0_FSM_onehot_state_reg[3] ),
        .I3(\n_0_FSM_onehot_state_reg[4] ),
        .I4(I2[0]),
        .I5(I2[1]),
        .O(\n_0_FSM_onehot_state[3]_i_3 ));
LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_state[4]_i_1 
       (.I0(I2[2]),
        .I1(\n_0_FSM_onehot_state[4]_i_2 ),
        .I2(\n_0_FSM_onehot_state_reg[0] ),
        .O(\n_0_FSM_onehot_state[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000004080000)) 
     \FSM_onehot_state[4]_i_2 
       (.I0(\n_0_FSM_onehot_state_reg[1] ),
        .I1(I2[1]),
        .I2(\n_0_FSM_onehot_state_reg[4] ),
        .I3(\n_0_FSM_onehot_state_reg[3] ),
        .I4(I2[0]),
        .I5(\n_0_FSM_onehot_state_reg[2] ),
        .O(\n_0_FSM_onehot_state[4]_i_2 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_state_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_state_reg[0] ),
        .S(I1));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_state_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_state_reg[1]_i_1 ),
        .Q(\n_0_FSM_onehot_state_reg[1] ),
        .R(I1));
MUXF7 \FSM_onehot_state_reg[1]_i_1 
       (.I0(\n_0_FSM_onehot_state[1]_i_2 ),
        .I1(\n_0_FSM_onehot_state[1]_i_3 ),
        .O(\n_0_FSM_onehot_state_reg[1]_i_1 ),
        .S(\n_0_FSM_onehot_state_reg[0] ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_state_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_state_reg[2] ),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_state_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_state_reg[3] ),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_state_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_state_reg[4] ),
        .R(I1));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT2 #(
    .INIT(4'h2)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_2
       (.I0(tx_66_enc_fsm[1]),
        .I1(configuration_vector[1]),
        .O(tx_66_fifo[1]));
LUT3 #(
    .INIT(8'h3A)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_3
       (.I0(tx_66_enc_fsm[0]),
        .I1(configuration_vector[0]),
        .I2(configuration_vector[1]),
        .O(tx_66_fifo[0]));
LUT6 #(
    .INIT(64'hFFCCFFCCFCCFF3C4)) 
     \tx_66_enc_out[63]_i_2 
       (.I0(I2[1]),
        .I1(\n_0_FSM_onehot_state_reg[1] ),
        .I2(\n_0_FSM_onehot_state_reg[2] ),
        .I3(I2[0]),
        .I4(\n_0_FSM_onehot_state_reg[3] ),
        .I5(\n_0_FSM_onehot_state_reg[4] ),
        .O(O2));
LUT6 #(
    .INIT(64'h0033033000330C3B)) 
     \tx_66_enc_out[65]_i_2 
       (.I0(I2[1]),
        .I1(\n_0_FSM_onehot_state_reg[1] ),
        .I2(\n_0_FSM_onehot_state_reg[2] ),
        .I3(I2[0]),
        .I4(\n_0_FSM_onehot_state_reg[4] ),
        .I5(\n_0_FSM_onehot_state_reg[3] ),
        .O(O1));
FDSE \tx_66_enc_out_reg[0] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[0]),
        .Q(tx_66_enc_fsm[0]),
        .S(I1));
FDRE \tx_66_enc_out_reg[10] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[10]),
        .Q(Q[8]),
        .R(I1));
FDRE \tx_66_enc_out_reg[11] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[11]),
        .Q(Q[9]),
        .R(I1));
FDRE \tx_66_enc_out_reg[12] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[12]),
        .Q(Q[10]),
        .R(I1));
FDRE \tx_66_enc_out_reg[13] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[13]),
        .Q(Q[11]),
        .R(I1));
FDRE \tx_66_enc_out_reg[14] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[14]),
        .Q(Q[12]),
        .R(I1));
FDRE \tx_66_enc_out_reg[15] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[15]),
        .Q(Q[13]),
        .R(I1));
FDRE \tx_66_enc_out_reg[16] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[16]),
        .Q(Q[14]),
        .R(I1));
FDRE \tx_66_enc_out_reg[17] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[17]),
        .Q(Q[15]),
        .R(I1));
FDRE \tx_66_enc_out_reg[18] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[18]),
        .Q(Q[16]),
        .R(I1));
FDRE \tx_66_enc_out_reg[19] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[19]),
        .Q(Q[17]),
        .R(I1));
FDRE \tx_66_enc_out_reg[1] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[1]),
        .Q(tx_66_enc_fsm[1]),
        .R(I1));
FDRE \tx_66_enc_out_reg[20] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[20]),
        .Q(Q[18]),
        .R(I1));
FDRE \tx_66_enc_out_reg[21] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[21]),
        .Q(Q[19]),
        .R(I1));
FDRE \tx_66_enc_out_reg[22] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[22]),
        .Q(Q[20]),
        .R(I1));
FDRE \tx_66_enc_out_reg[23] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[23]),
        .Q(Q[21]),
        .R(I1));
FDRE \tx_66_enc_out_reg[24] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[24]),
        .Q(Q[22]),
        .R(I1));
FDRE \tx_66_enc_out_reg[25] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[25]),
        .Q(Q[23]),
        .R(I1));
FDSE \tx_66_enc_out_reg[26] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[26]),
        .Q(Q[24]),
        .S(I1));
FDRE \tx_66_enc_out_reg[27] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[27]),
        .Q(Q[25]),
        .R(I1));
FDRE \tx_66_enc_out_reg[28] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[28]),
        .Q(Q[26]),
        .R(I1));
FDRE \tx_66_enc_out_reg[29] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[29]),
        .Q(Q[27]),
        .R(I1));
FDSE \tx_66_enc_out_reg[2] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[2]),
        .Q(Q[0]),
        .S(I1));
FDRE \tx_66_enc_out_reg[30] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[30]),
        .Q(Q[28]),
        .R(I1));
FDRE \tx_66_enc_out_reg[31] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[31]),
        .Q(Q[29]),
        .R(I1));
FDRE \tx_66_enc_out_reg[32] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[32]),
        .Q(Q[30]),
        .R(I1));
FDRE \tx_66_enc_out_reg[33] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[33]),
        .Q(Q[31]),
        .R(I1));
FDRE \tx_66_enc_out_reg[34] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[34]),
        .Q(Q[32]),
        .R(I1));
FDRE \tx_66_enc_out_reg[35] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[35]),
        .Q(Q[33]),
        .R(I1));
FDRE \tx_66_enc_out_reg[36] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[36]),
        .Q(Q[34]),
        .R(I1));
FDRE \tx_66_enc_out_reg[37] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[37]),
        .Q(Q[35]),
        .R(I1));
FDRE \tx_66_enc_out_reg[38] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[38]),
        .Q(Q[36]),
        .R(I1));
FDRE \tx_66_enc_out_reg[39] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[39]),
        .Q(Q[37]),
        .R(I1));
FDRE \tx_66_enc_out_reg[3] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[3]),
        .Q(Q[1]),
        .R(I1));
FDRE \tx_66_enc_out_reg[40] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[40]),
        .Q(Q[38]),
        .R(I1));
FDRE \tx_66_enc_out_reg[41] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[41]),
        .Q(Q[39]),
        .R(I1));
FDRE \tx_66_enc_out_reg[42] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[42]),
        .Q(Q[40]),
        .R(I1));
FDRE \tx_66_enc_out_reg[43] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[43]),
        .Q(Q[41]),
        .R(I1));
FDRE \tx_66_enc_out_reg[44] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[44]),
        .Q(Q[42]),
        .R(I1));
FDRE \tx_66_enc_out_reg[45] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[45]),
        .Q(Q[43]),
        .R(I1));
FDRE \tx_66_enc_out_reg[46] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[46]),
        .Q(Q[44]),
        .R(I1));
FDRE \tx_66_enc_out_reg[47] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[47]),
        .Q(Q[45]),
        .R(I1));
FDRE \tx_66_enc_out_reg[48] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[48]),
        .Q(Q[46]),
        .R(I1));
FDRE \tx_66_enc_out_reg[49] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[49]),
        .Q(Q[47]),
        .R(I1));
FDSE \tx_66_enc_out_reg[4] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[4]),
        .Q(Q[2]),
        .S(I1));
FDRE \tx_66_enc_out_reg[50] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[50]),
        .Q(Q[48]),
        .R(I1));
FDRE \tx_66_enc_out_reg[51] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[51]),
        .Q(Q[49]),
        .R(I1));
FDRE \tx_66_enc_out_reg[52] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[52]),
        .Q(Q[50]),
        .R(I1));
FDRE \tx_66_enc_out_reg[53] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[53]),
        .Q(Q[51]),
        .R(I1));
FDRE \tx_66_enc_out_reg[54] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[54]),
        .Q(Q[52]),
        .R(I1));
FDRE \tx_66_enc_out_reg[55] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[55]),
        .Q(Q[53]),
        .R(I1));
FDRE \tx_66_enc_out_reg[56] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[56]),
        .Q(Q[54]),
        .R(I1));
FDRE \tx_66_enc_out_reg[57] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[57]),
        .Q(Q[55]),
        .R(I1));
FDSE \tx_66_enc_out_reg[58] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[58]),
        .Q(Q[56]),
        .S(I1));
FDRE \tx_66_enc_out_reg[59] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[59]),
        .Q(Q[57]),
        .R(I1));
FDRE \tx_66_enc_out_reg[5] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[5]),
        .Q(Q[3]),
        .R(I1));
FDRE \tx_66_enc_out_reg[60] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[60]),
        .Q(Q[58]),
        .R(I1));
FDRE \tx_66_enc_out_reg[61] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[61]),
        .Q(Q[59]),
        .R(I1));
FDRE \tx_66_enc_out_reg[62] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[62]),
        .Q(Q[60]),
        .R(I1));
FDRE \tx_66_enc_out_reg[63] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[63]),
        .Q(Q[61]),
        .R(I1));
FDRE \tx_66_enc_out_reg[64] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[64]),
        .Q(Q[62]),
        .R(I1));
FDRE \tx_66_enc_out_reg[65] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[65]),
        .Q(Q[63]),
        .R(I1));
FDSE \tx_66_enc_out_reg[6] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[6]),
        .Q(Q[4]),
        .S(I1));
FDRE \tx_66_enc_out_reg[7] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[7]),
        .Q(Q[5]),
        .R(I1));
FDSE \tx_66_enc_out_reg[8] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[8]),
        .Q(Q[6]),
        .S(I1));
FDRE \tx_66_enc_out_reg[9] 
       (.C(clk156),
        .CE(\<const1> ),
        .D(D[9]),
        .Q(Q[7]),
        .R(I1));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_txratefifo
   (D,
    pma_pmd_status_tx_fault_core_int,
    O1,
    txusrclk2,
    clk156,
    out,
    I2,
    tx_66_fifo);
  output [7:0]D;
  output pma_pmd_status_tx_fault_core_int;
  output [31:0]O1;
  input txusrclk2;
  input clk156;
  input [0:0]out;
  input [0:0]I2;
  input [65:0]tx_66_fifo;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]D;
  wire [0:0]I2;
  wire [31:0]O1;
  wire clk156;
  wire n_0_read_enable_i_1;
  wire \n_0_txsequence_int[0]_i_1 ;
  wire \n_0_txsequence_int[1]_i_1 ;
  wire \n_0_txsequence_int[2]_i_1 ;
  wire \n_0_txsequence_int[3]_i_1 ;
  wire \n_0_txsequence_int[4]_i_1 ;
  wire \n_0_txsequence_int[5]_i_1 ;
  wire \n_0_txsequence_int[6]_i_2 ;
  wire \n_0_txsequence_int[6]_i_3 ;
  wire \n_0_txsequence_int[6]_i_4 ;
  wire \n_0_txsequence_int[6]_i_5 ;
  wire [0:0]out;
  wire pma_pmd_status_tx_fault_core_int;
  wire read_enable;
  wire [65:0]tx_66_fifo;
  wire [0:0]txsequence_int;
  wire txsequence_int0;
  wire txusrclk2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_asynch_fifo asynch_fifo_i
       (.D(D[1:0]),
        .I2(I2),
        .O1(pma_pmd_status_tx_fault_core_int),
        .O2(O1),
        .Q(txsequence_int),
        .clk156(clk156),
        .out(out),
        .read_enable(read_enable),
        .tx_66_fifo(tx_66_fifo),
        .txusrclk2(txusrclk2));
LUT5 #(
    .INIT(32'h00005545)) 
     read_enable_i_1
       (.I0(I2),
        .I1(D[7]),
        .I2(D[2]),
        .I3(\n_0_txsequence_int[6]_i_5 ),
        .I4(read_enable),
        .O(n_0_read_enable_i_1));
FDRE read_enable_reg
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(n_0_read_enable_i_1),
        .Q(read_enable),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \txsequence_int[0]_i_1 
       (.I0(txsequence_int),
        .O(\n_0_txsequence_int[0]_i_1 ));
LUT3 #(
    .INIT(8'h38)) 
     \txsequence_int[1]_i_1 
       (.I0(\n_0_txsequence_int[6]_i_3 ),
        .I1(txsequence_int),
        .I2(D[2]),
        .O(\n_0_txsequence_int[1]_i_1 ));
LUT3 #(
    .INIT(8'h78)) 
     \txsequence_int[2]_i_1 
       (.I0(D[2]),
        .I1(txsequence_int),
        .I2(D[3]),
        .O(\n_0_txsequence_int[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \txsequence_int[3]_i_1 
       (.I0(D[3]),
        .I1(txsequence_int),
        .I2(D[2]),
        .I3(D[4]),
        .O(\n_0_txsequence_int[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \txsequence_int[4]_i_1 
       (.I0(txsequence_int),
        .I1(D[2]),
        .I2(D[3]),
        .I3(D[4]),
        .I4(D[5]),
        .O(\n_0_txsequence_int[4]_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \txsequence_int[5]_i_1 
       (.I0(txsequence_int),
        .I1(D[2]),
        .I2(D[4]),
        .I3(D[3]),
        .I4(D[5]),
        .I5(D[6]),
        .O(\n_0_txsequence_int[5]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF0010)) 
     \txsequence_int[6]_i_1 
       (.I0(\n_0_txsequence_int[6]_i_3 ),
        .I1(read_enable),
        .I2(txsequence_int),
        .I3(D[2]),
        .I4(I2),
        .O(txsequence_int0));
LUT5 #(
    .INIT(32'hCC8C3C8C)) 
     \txsequence_int[6]_i_2 
       (.I0(\n_0_txsequence_int[6]_i_4 ),
        .I1(D[7]),
        .I2(txsequence_int),
        .I3(D[2]),
        .I4(\n_0_txsequence_int[6]_i_5 ),
        .O(\n_0_txsequence_int[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \txsequence_int[6]_i_3 
       (.I0(D[5]),
        .I1(D[6]),
        .I2(D[3]),
        .I3(D[4]),
        .I4(D[7]),
        .O(\n_0_txsequence_int[6]_i_3 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \txsequence_int[6]_i_4 
       (.I0(D[4]),
        .I1(D[3]),
        .I2(D[6]),
        .I3(D[5]),
        .O(\n_0_txsequence_int[6]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \txsequence_int[6]_i_5 
       (.I0(D[5]),
        .I1(D[3]),
        .I2(D[4]),
        .I3(D[6]),
        .O(\n_0_txsequence_int[6]_i_5 ));
FDSE \txsequence_int_reg[0] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(\n_0_txsequence_int[0]_i_1 ),
        .Q(txsequence_int),
        .S(txsequence_int0));
FDRE \txsequence_int_reg[1] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(\n_0_txsequence_int[1]_i_1 ),
        .Q(D[2]),
        .R(txsequence_int0));
FDRE \txsequence_int_reg[2] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(\n_0_txsequence_int[2]_i_1 ),
        .Q(D[3]),
        .R(txsequence_int0));
FDRE \txsequence_int_reg[3] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(\n_0_txsequence_int[3]_i_1 ),
        .Q(D[4]),
        .R(txsequence_int0));
FDRE \txsequence_int_reg[4] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(\n_0_txsequence_int[4]_i_1 ),
        .Q(D[5]),
        .R(txsequence_int0));
FDRE \txsequence_int_reg[5] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(\n_0_txsequence_int[5]_i_1 ),
        .Q(D[6]),
        .R(txsequence_int0));
FDSE \txsequence_int_reg[6] 
       (.C(txusrclk2),
        .CE(\<const1> ),
        .D(\n_0_txsequence_int[6]_i_2 ),
        .Q(D[7]),
        .S(txsequence_int0));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v7_gth_gen
   (tx_disable,
    core_status,
    O1,
    TXPRBSSEL,
    O3,
    status_vector,
    O4,
    drp_req,
    drp_den_o,
    drp_daddr_o,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    xgmii_rxd,
    xgmii_rxc,
    txusrclk2,
    clk156,
    O2,
    rxusrclk2,
    out,
    configuration_vector,
    dclk,
    signal_detect,
    cable_unpull_enable,
    I1,
    drp_drdy_i,
    I2,
    tx_resetdone,
    I3,
    drp_drpdo_i,
    E,
    pma_pmd_type,
    drp_gnt,
    xgmii_txd,
    xgmii_txc,
    resetdone,
    Q,
    I4);
  output tx_disable;
  output [0:0]core_status;
  output O1;
  output [0:0]TXPRBSSEL;
  output O3;
  output [43:0]status_vector;
  output O4;
  output drp_req;
  output drp_den_o;
  output [5:0]drp_daddr_o;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input txusrclk2;
  input clk156;
  input [0:0]O2;
  input rxusrclk2;
  input [0:0]out;
  input [147:0]configuration_vector;
  input dclk;
  input signal_detect;
  input cable_unpull_enable;
  input I1;
  input drp_drdy_i;
  input [0:0]I2;
  input tx_resetdone;
  input [0:0]I3;
  input [15:0]drp_drpdo_i;
  input [0:0]E;
  input [2:0]pma_pmd_type;
  input drp_gnt;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input resetdone;
  input [3:0]Q;
  input [31:0]I4;

  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [31:0]I4;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire [3:0]Q;
  wire [0:0]TXPRBSSEL;
  wire cable_unpull_enable;
  wire clear_rx_prbs_err_count;
  wire clk156;
  wire [147:0]configuration_vector;
  wire [0:0]core_status;
  wire dclk;
  wire [5:0]drp_daddr_o;
  wire drp_den_o;
  wire drp_drdy_i;
  wire [15:0]drp_drpdo_i;
  wire drp_gnt;
  wire drp_req;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire [0:0]out;
  wire [2:0]pma_pmd_type;
  wire resetdone;
  wire rxusrclk2;
  wire signal_detect;
  wire [43:0]status_vector;
  wire tx_disable;
  wire tx_resetdone;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top ten_gig_eth_pcs_pma_inst
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .TXPRBSSEL(TXPRBSSEL),
        .cable_unpull_enable(cable_unpull_enable),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .clk156(clk156),
        .configuration_vector(configuration_vector),
        .core_status(core_status),
        .dclk(dclk),
        .drp_daddr_o(drp_daddr_o),
        .drp_den_o(drp_den_o),
        .drp_drdy_i(drp_drdy_i),
        .drp_drpdo_i(drp_drpdo_i),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .out(out),
        .pma_pmd_type(pma_pmd_type),
        .resetdone(resetdone),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .status_vector(status_vector),
        .tx_disable(tx_disable),
        .tx_resetdone(tx_resetdone),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

module ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_wrapper
   (tx_disable,
    core_status,
    O1,
    TXPRBSSEL,
    O3,
    status_vector,
    O4,
    drp_req,
    drp_den_o,
    drp_daddr_o,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    xgmii_rxd,
    xgmii_rxc,
    txusrclk2,
    clk156,
    O2,
    rxusrclk2,
    out,
    configuration_vector,
    dclk,
    signal_detect,
    cable_unpull_enable,
    I1,
    drp_drdy_i,
    I2,
    tx_resetdone,
    I3,
    drp_drpdo_i,
    E,
    pma_pmd_type,
    drp_gnt,
    xgmii_txd,
    xgmii_txc,
    resetdone,
    Q,
    I4);
  output tx_disable;
  output [0:0]core_status;
  output O1;
  output [0:0]TXPRBSSEL;
  output O3;
  output [43:0]status_vector;
  output O4;
  output drp_req;
  output drp_den_o;
  output [5:0]drp_daddr_o;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input txusrclk2;
  input clk156;
  input [0:0]O2;
  input rxusrclk2;
  input [0:0]out;
  input [147:0]configuration_vector;
  input dclk;
  input signal_detect;
  input cable_unpull_enable;
  input I1;
  input drp_drdy_i;
  input [0:0]I2;
  input tx_resetdone;
  input [0:0]I3;
  input [15:0]drp_drpdo_i;
  input [0:0]E;
  input [2:0]pma_pmd_type;
  input drp_gnt;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input resetdone;
  input [3:0]Q;
  input [31:0]I4;

  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [31:0]I4;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire [3:0]Q;
  wire [0:0]TXPRBSSEL;
  wire cable_unpull_enable;
  wire clear_rx_prbs_err_count;
  wire clk156;
  wire [147:0]configuration_vector;
  wire [0:0]core_status;
  wire dclk;
  wire [5:0]drp_daddr_o;
  wire drp_den_o;
  wire drp_drdy_i;
  wire [15:0]drp_drpdo_i;
  wire drp_gnt;
  wire drp_req;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire [0:0]out;
  wire [2:0]pma_pmd_type;
  wire resetdone;
  wire rxusrclk2;
  wire signal_detect;
  wire [43:0]status_vector;
  wire tx_disable;
  wire tx_resetdone;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

ten_gig_eth_pcs_pma_ipten_gig_eth_pcs_pma_v7_gth_gen \G_IS_V7GTH.ten_gig_eth_pcs_pma_inst 
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .TXPRBSSEL(TXPRBSSEL),
        .cable_unpull_enable(cable_unpull_enable),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .clk156(clk156),
        .configuration_vector(configuration_vector),
        .core_status(core_status),
        .dclk(dclk),
        .drp_daddr_o(drp_daddr_o),
        .drp_den_o(drp_den_o),
        .drp_drdy_i(drp_drdy_i),
        .drp_drpdo_i(drp_drpdo_i),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .out(out),
        .pma_pmd_type(pma_pmd_type),
        .resetdone(resetdone),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .status_vector(status_vector),
        .tx_disable(tx_disable),
        .tx_resetdone(tx_resetdone),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
