{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios.qsys nios.BAK.qsys " "Backing up file \"nios.qsys\" to \"nios.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1538767875014 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios/synthesis/nios.v nios.BAK.v " "Backing up file \"nios/synthesis/nios.v\" to \"nios.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1538767875064 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys nios.qsys " "Started upgrading IP component Qsys with file \"nios.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1538767875065 ""}
{ "Info" "" "" "2018.10.05.16:31:33 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.10.05.16:31:33 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1538767893543 ""}
{ "Info" "" "" "2018.10.05.16:31:34 Info: Upgrading from core type Nios II (Classic) Processor with version 13.1 to core type Nios II Processor with version 18.1" {  } {  } 0 0 "2018.10.05.16:31:34 Info: Upgrading from core type Nios II (Classic) Processor with version 13.1 to core type Nios II Processor with version 18.1" 0 0 "Shell" 0 -1 1538767894053 ""}
{ "Info" "" "" "2018.10.05.16:31:34 Info: Migration Successful" {  } {  } 0 0 "2018.10.05.16:31:34 Info: Migration Successful" 0 0 "Shell" 0 -1 1538767894962 ""}
{ "Info" "" "" "2018.10.05.16:31:35 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.10.05.16:31:35 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1538767895003 ""}
{ "Info" "nios_generation.rpt" "" "2018.10.05.16:31:53 Info: Saving generation log to C:/Projects/SD/Problema_1/nios" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Saving generation log to C:/Projects/SD/Problema_1/nios" 0 0 "Shell" 0 -1 1538767913242 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1538767913244 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Projects\\SD\\Problema_1\\nios\\simulation --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2018.10.05.16:31:53 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Projects\\SD\\Problema_1\\nios\\simulation --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1538767913251 ""}
{ "Info" "nios.qsys" "" "2018.10.05.16:31:53 Info: Loading Problema_1" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Loading Problema_1" 0 0 "Shell" 0 -1 1538767913400 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Reading input file" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Reading input file" 0 0 "Shell" 0 -1 1538767913780 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding LCD_Custom_0 \[LCD_Custom 1.0\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding LCD_Custom_0 \[LCD_Custom 1.0\]" 0 0 "Shell" 0 -1 1538767913787 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module LCD_Custom_0" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module LCD_Custom_0" 0 0 "Shell" 0 -1 1538767913789 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767913790 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module buttons" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1538767913795 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding clock \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding clock \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1538767913797 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module clock" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1538767913798 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1538767913800 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module jtag" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module jtag" 0 0 "Shell" 0 -1 1538767913801 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding lcd_data \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding lcd_data \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767913803 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module lcd_data" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module lcd_data" 0 0 "Shell" 0 -1 1538767913804 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding lcd_en \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding lcd_en \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767913805 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module lcd_en" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module lcd_en" 0 0 "Shell" 0 -1 1538767913806 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding lcd_rs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding lcd_rs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767913808 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module lcd_rs" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module lcd_rs" 0 0 "Shell" 0 -1 1538767913809 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding lcd_rw \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding lcd_rw \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767913812 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module lcd_rw" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module lcd_rw" 0 0 "Shell" 0 -1 1538767913815 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding leds \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767913818 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module leds" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1538767913820 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1538767913821 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module memory" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module memory" 0 0 "Shell" 0 -1 1538767913825 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Adding nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Adding nios2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1538767913827 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing module nios2" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing module nios2" 0 0 "Shell" 0 -1 1538767913829 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Building connections" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Building connections" 0 0 "Shell" 0 -1 1538767913838 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1538767913865 ""}
{ "Info" "" "" "2018.10.05.16:31:53 Info: Validating" {  } {  } 0 0 "2018.10.05.16:31:53 Info: Validating" 0 0 "Shell" 0 -1 1538767913868 ""}
{ "Info" "" "" "2018.10.05.16:31:55 Info: Done reading input file" {  } {  } 0 0 "2018.10.05.16:31:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1538767915281 ""}
{ "Info" "" "" "2018.10.05.16:31:56 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.05.16:31:56 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1538767916424 ""}
{ "Info" "" "" "2018.10.05.16:31:56 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.05.16:31:56 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1538767916425 ""}
{ "Error" "LCD_Custom_0.nios_custom_instruction_slave: Missing connection end (try "Remove Dangling Connections")" "" "2018.10.05.16:31:56 Error: nios.nios2.custom_instruction_master" {  } {  } 0 0 "2018.10.05.16:31:56 Error: nios.nios2.custom_instruction_master" 0 0 "Shell" 0 -1 1538767916454 ""}
{ "Info" "" "" "2018.10.05.16:31:57 Info: nios: Generating nios \"nios\" for SIM_VERILOG" {  } {  } 0 0 "2018.10.05.16:31:57 Info: nios: Generating nios \"nios\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1538767917392 ""}
{ "Warning" "" "" "2018.10.05.16:32:07 Warning: nios: \"No matching role found for nios2:custom_instruction_master:dummy_ci_port (readra)\"" {  } {  } 0 0 "2018.10.05.16:32:07 Warning: nios: \"No matching role found for nios2:custom_instruction_master:dummy_ci_port (readra)\"" 0 0 "Shell" 0 -1 1538767927097 ""}
{ "Warning" "" "" "2018.10.05.16:32:07 Warning: nios: \"No matching role found for nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 0 "2018.10.05.16:32:07 Warning: nios: \"No matching role found for nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" 0 0 "Shell" 0 -1 1538767927098 ""}
{ "Error" "" "" "2018.10.05.16:32:08 Error: LCD_Custom_0: LCD_Custom does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2018.10.05.16:32:08 Error: LCD_Custom_0: LCD_Custom does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1538767928012 ""}
{ "Error" "" "" "2018.10.05.16:32:08 Error: Generation stopped, 13 or more modules remaining" {  } {  } 0 0 "2018.10.05.16:32:08 Error: Generation stopped, 13 or more modules remaining" 0 0 "Shell" 0 -1 1538767928015 ""}
{ "Info" "" "" "2018.10.05.16:32:08 Info: nios: Done \"nios\" with 13 modules, 1 files" {  } {  } 0 0 "2018.10.05.16:32:08 Info: nios: Done \"nios\" with 13 modules, 1 files" 0 0 "Shell" 0 -1 1538767928015 ""}
{ "Error" "" "" "2018.10.05.16:32:08 Error: qsys-generate failed with exit code 1: 3 Errors, 2 Warnings" {  } {  } 0 0 "2018.10.05.16:32:08 Error: qsys-generate failed with exit code 1: 3 Errors, 2 Warnings" 0 0 "Shell" 0 -1 1538767928163 ""}
{ "Info" "" "" "2018.10.05.16:32:08 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.10.05.16:32:08 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1538767928164 ""}
{ "Info" "" "" "2018.10.05.16:32:08 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.10.05.16:32:08 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1538767928164 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.05.16:32:08 Info: sim-script-gen --spd=C:\\Projects\\SD\\Problema_1\\nios\\nios.spd --output-directory=C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.05.16:32:08 Info: sim-script-gen --spd=C:\\Projects\\SD\\Problema_1\\nios\\nios.spd --output-directory=C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1538767928165 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.05.16:32:08 Info: Doing: ip-make-simscript --spd=C:\\Projects\\SD\\Problema_1\\nios\\nios.spd --output-directory=C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.05.16:32:08 Info: Doing: ip-make-simscript --spd=C:\\Projects\\SD\\Problema_1\\nios\\nios.spd --output-directory=C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1538767928184 ""}
{ "Info" " directory:" "" "2018.10.05.16:32:10 Info: Generating the following file(s) for MODELSIM simulator in C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Generating the following file(s) for MODELSIM simulator in C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1538767930153 ""}
{ "Info" "msim_setup.tcl" "" "2018.10.05.16:32:10 Info:     mentor" {  } {  } 0 0 "2018.10.05.16:32:10 Info:     mentor" 0 0 "Shell" 0 -1 1538767930167 ""}
{ "Info" " directory:" "" "2018.10.05.16:32:10 Info: Generating the following file(s) for VCS simulator in C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Generating the following file(s) for VCS simulator in C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1538767930178 ""}
{ "Info" "vcs_setup.sh" "" "2018.10.05.16:32:10 Info:     synopsys/vcs" {  } {  } 0 0 "2018.10.05.16:32:10 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1538767930187 ""}
{ "Info" " directory:" "" "2018.10.05.16:32:10 Info: Generating the following file(s) for VCSMX simulator in C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Generating the following file(s) for VCSMX simulator in C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1538767930192 ""}
{ "Info" "synopsys_sim.setup" "" "2018.10.05.16:32:10 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.05.16:32:10 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1538767930200 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.10.05.16:32:10 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.05.16:32:10 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1538767930210 ""}
{ "Info" " directory:" "" "2018.10.05.16:32:10 Info: Generating the following file(s) for NCSIM simulator in C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Generating the following file(s) for NCSIM simulator in C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1538767930293 ""}
{ "Info" "cds.lib" "" "2018.10.05.16:32:10 Info:     cadence" {  } {  } 0 0 "2018.10.05.16:32:10 Info:     cadence" 0 0 "Shell" 0 -1 1538767930300 ""}
{ "Info" "hdl.var" "" "2018.10.05.16:32:10 Info:     cadence" {  } {  } 0 0 "2018.10.05.16:32:10 Info:     cadence" 0 0 "Shell" 0 -1 1538767930307 ""}
{ "Info" "ncsim_setup.sh" "" "2018.10.05.16:32:10 Info:     cadence" {  } {  } 0 0 "2018.10.05.16:32:10 Info:     cadence" 0 0 "Shell" 0 -1 1538767930317 ""}
{ "Info" " directory:" "" "2018.10.05.16:32:10 Info: Generating the following file(s) for RIVIERA simulator in C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Generating the following file(s) for RIVIERA simulator in C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1538767930320 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.10.05.16:32:10 Info:     aldec" {  } {  } 0 0 "2018.10.05.16:32:10 Info:     aldec" 0 0 "Shell" 0 -1 1538767930332 ""}
{ "Info" "." "" "2018.10.05.16:32:10 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Projects/SD/Problema_1/nios/simulation" {  } {  } 0 0 "2018.10.05.16:32:10 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Projects/SD/Problema_1/nios/simulation" 0 0 "Shell" 0 -1 1538767930332 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.10.05.16:32:10 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1538767930332 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.10.05.16:32:10 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1538767930333 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1538767930333 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --block-symbol-file --output-directory=C:\\Projects\\SD\\Problema_1\\nios --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2018.10.05.16:32:10 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --block-symbol-file --output-directory=C:\\Projects\\SD\\Problema_1\\nios --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1538767930334 ""}
{ "Info" "nios.qsys" "" "2018.10.05.16:32:10 Info: Loading Problema_1" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Loading Problema_1" 0 0 "Shell" 0 -1 1538767930341 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Reading input file" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Reading input file" 0 0 "Shell" 0 -1 1538767930630 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding LCD_Custom_0 \[LCD_Custom 1.0\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding LCD_Custom_0 \[LCD_Custom 1.0\]" 0 0 "Shell" 0 -1 1538767930634 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module LCD_Custom_0" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module LCD_Custom_0" 0 0 "Shell" 0 -1 1538767930634 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767930635 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module buttons" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1538767930636 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding clock \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding clock \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1538767930637 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module clock" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1538767930637 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1538767930638 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module jtag" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module jtag" 0 0 "Shell" 0 -1 1538767930642 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding lcd_data \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding lcd_data \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767930644 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module lcd_data" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module lcd_data" 0 0 "Shell" 0 -1 1538767930644 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding lcd_en \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding lcd_en \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767930645 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module lcd_en" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module lcd_en" 0 0 "Shell" 0 -1 1538767930645 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding lcd_rs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding lcd_rs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767930646 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module lcd_rs" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module lcd_rs" 0 0 "Shell" 0 -1 1538767930646 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding lcd_rw \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding lcd_rw \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767930647 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module lcd_rw" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module lcd_rw" 0 0 "Shell" 0 -1 1538767930647 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding leds \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767930647 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module leds" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1538767930648 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1538767930648 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module memory" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module memory" 0 0 "Shell" 0 -1 1538767930649 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Adding nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Adding nios2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1538767930649 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing module nios2" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing module nios2" 0 0 "Shell" 0 -1 1538767930650 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Building connections" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Building connections" 0 0 "Shell" 0 -1 1538767930652 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1538767930667 ""}
{ "Info" "" "" "2018.10.05.16:32:10 Info: Validating" {  } {  } 0 0 "2018.10.05.16:32:10 Info: Validating" 0 0 "Shell" 0 -1 1538767930695 ""}
{ "Info" "" "" "2018.10.05.16:32:11 Info: Done reading input file" {  } {  } 0 0 "2018.10.05.16:32:11 Info: Done reading input file" 0 0 "Shell" 0 -1 1538767931678 ""}
{ "Info" "" "" "2018.10.05.16:32:12 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.05.16:32:12 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1538767932497 ""}
{ "Info" "" "" "2018.10.05.16:32:12 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.05.16:32:12 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1538767932498 ""}
{ "Error" "LCD_Custom_0.nios_custom_instruction_slave: Missing connection end (try "Remove Dangling Connections")" "" "2018.10.05.16:32:12 Error: nios.nios2.custom_instruction_master" {  } {  } 0 0 "2018.10.05.16:32:12 Error: nios.nios2.custom_instruction_master" 0 0 "Shell" 0 -1 1538767932502 ""}
{ "Info" "" "" "2018.10.05.16:32:13 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.05.16:32:13 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1538767933799 ""}
{ "Info" "" "" "2018.10.05.16:32:13 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.05.16:32:13 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1538767933799 ""}
{ "Info" "" "" "2018.10.05.16:32:13 Info:" {  } {  } 0 0 "2018.10.05.16:32:13 Info:" 0 0 "Shell" 0 -1 1538767933799 ""}
{ "Info" "" "" "2018.10.05.16:32:13 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.05.16:32:13 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1538767933800 ""}
{ "Info" "" "" "2018.10.05.16:32:13 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --synthesis=VERILOG --output-directory=C:\\Projects\\SD\\Problema_1\\nios\\synthesis --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2018.10.05.16:32:13 Info: qsys-generate C:\\Projects\\SD\\Problema_1\\nios.qsys --synthesis=VERILOG --output-directory=C:\\Projects\\SD\\Problema_1\\nios\\synthesis --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1538767933800 ""}
{ "Info" "nios.qsys" "" "2018.10.05.16:32:13 Info: Loading Problema_1" {  } {  } 0 0 "2018.10.05.16:32:13 Info: Loading Problema_1" 0 0 "Shell" 0 -1 1538767933805 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Reading input file" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Reading input file" 0 0 "Shell" 0 -1 1538767934004 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding LCD_Custom_0 \[LCD_Custom 1.0\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding LCD_Custom_0 \[LCD_Custom 1.0\]" 0 0 "Shell" 0 -1 1538767934006 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module LCD_Custom_0" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module LCD_Custom_0" 0 0 "Shell" 0 -1 1538767934007 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767934007 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module buttons" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1538767934008 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding clock \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding clock \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1538767934010 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module clock" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1538767934011 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding jtag \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1538767934012 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module jtag" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module jtag" 0 0 "Shell" 0 -1 1538767934013 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding lcd_data \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding lcd_data \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767934013 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module lcd_data" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module lcd_data" 0 0 "Shell" 0 -1 1538767934014 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding lcd_en \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding lcd_en \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767934014 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module lcd_en" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module lcd_en" 0 0 "Shell" 0 -1 1538767934015 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding lcd_rs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding lcd_rs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767934015 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module lcd_rs" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module lcd_rs" 0 0 "Shell" 0 -1 1538767934015 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding lcd_rw \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding lcd_rw \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767934016 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module lcd_rw" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module lcd_rw" 0 0 "Shell" 0 -1 1538767934016 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding leds \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1538767934017 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module leds" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module leds" 0 0 "Shell" 0 -1 1538767934017 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding memory \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1538767934017 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module memory" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module memory" 0 0 "Shell" 0 -1 1538767934018 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Adding nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Adding nios2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1538767934018 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing module nios2" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing module nios2" 0 0 "Shell" 0 -1 1538767934019 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Building connections" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Building connections" 0 0 "Shell" 0 -1 1538767934020 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1538767934024 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Validating" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Validating" 0 0 "Shell" 0 -1 1538767934029 ""}
{ "Info" "" "" "2018.10.05.16:32:14 Info: Done reading input file" {  } {  } 0 0 "2018.10.05.16:32:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1538767934838 ""}
{ "Info" "" "" "2018.10.05.16:32:15 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.05.16:32:15 Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1538767935556 ""}
{ "Info" "" "" "2018.10.05.16:32:15 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.05.16:32:15 Info: nios.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1538767935557 ""}
{ "Error" "LCD_Custom_0.nios_custom_instruction_slave: Missing connection end (try "Remove Dangling Connections")" "" "2018.10.05.16:32:15 Error: nios.nios2.custom_instruction_master" {  } {  } 0 0 "2018.10.05.16:32:15 Error: nios.nios2.custom_instruction_master" 0 0 "Shell" 0 -1 1538767935565 ""}
{ "Info" "" "" "2018.10.05.16:32:16 Info: nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.10.05.16:32:16 Info: nios: Generating nios \"nios\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1538767936468 ""}
{ "Warning" "" "" "2018.10.05.16:32:21 Warning: nios: \"No matching role found for nios2:custom_instruction_master:dummy_ci_port (readra)\"" {  } {  } 0 0 "2018.10.05.16:32:21 Warning: nios: \"No matching role found for nios2:custom_instruction_master:dummy_ci_port (readra)\"" 0 0 "Shell" 0 -1 1538767941141 ""}
{ "Warning" "" "" "2018.10.05.16:32:21 Warning: nios: \"No matching role found for nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 0 "2018.10.05.16:32:21 Warning: nios: \"No matching role found for nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" 0 0 "Shell" 0 -1 1538767941142 ""}
{ "Info" "" "" "2018.10.05.16:32:21 Info: LCD_Custom_0: \"nios\" instantiated LCD_Custom \"LCD_Custom_0\"" {  } {  } 0 0 "2018.10.05.16:32:21 Info: LCD_Custom_0: \"nios\" instantiated LCD_Custom \"LCD_Custom_0\"" 0 0 "Shell" 0 -1 1538767941646 ""}
{ "Info" "" "" "2018.10.05.16:32:21 Info: buttons: Starting RTL generation for module 'nios_buttons'" {  } {  } 0 0 "2018.10.05.16:32:21 Info: buttons: Starting RTL generation for module 'nios_buttons'" 0 0 "Shell" 0 -1 1538767941818 ""}
{ "Info" "nios_buttons_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.05.16:32:21 Info: buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0004_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0004_buttons_gen/" {  } {  } 0 0 "2018.10.05.16:32:21 Info: buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0004_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0004_buttons_gen/" 0 0 "Shell" 0 -1 1538767941819 ""}
{ "Info" "" "" "2018.10.05.16:32:25 Info: buttons: Done RTL generation for module 'nios_buttons'" {  } {  } 0 0 "2018.10.05.16:32:25 Info: buttons: Done RTL generation for module 'nios_buttons'" 0 0 "Shell" 0 -1 1538767945223 ""}
{ "Info" "" "" "2018.10.05.16:32:25 Info: buttons: \"nios\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 0 "2018.10.05.16:32:25 Info: buttons: \"nios\" instantiated altera_avalon_pio \"buttons\"" 0 0 "Shell" 0 -1 1538767945228 ""}
{ "Info" "" "" "2018.10.05.16:32:25 Info: jtag: Starting RTL generation for module 'nios_jtag'" {  } {  } 0 0 "2018.10.05.16:32:25 Info: jtag: Starting RTL generation for module 'nios_jtag'" 0 0 "Shell" 0 -1 1538767945284 ""}
{ "Info" "nios_jtag_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.05.16:32:25 Info: jtag:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0005_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0005_jtag_gen/" {  } {  } 0 0 "2018.10.05.16:32:25 Info: jtag:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0005_jtag_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0005_jtag_gen/" 0 0 "Shell" 0 -1 1538767945285 ""}
{ "Info" "" "" "2018.10.05.16:32:26 Info: jtag: Done RTL generation for module 'nios_jtag'" {  } {  } 0 0 "2018.10.05.16:32:26 Info: jtag: Done RTL generation for module 'nios_jtag'" 0 0 "Shell" 0 -1 1538767946123 ""}
{ "Info" "" "" "2018.10.05.16:32:26 Info: jtag: \"nios\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 0 "2018.10.05.16:32:26 Info: jtag: \"nios\" instantiated altera_avalon_jtag_uart \"jtag\"" 0 0 "Shell" 0 -1 1538767946129 ""}
{ "Info" "" "" "2018.10.05.16:32:26 Info: lcd_data: Starting RTL generation for module 'nios_lcd_data'" {  } {  } 0 0 "2018.10.05.16:32:26 Info: lcd_data: Starting RTL generation for module 'nios_lcd_data'" 0 0 "Shell" 0 -1 1538767946595 ""}
{ "Info" "nios_lcd_data_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.05.16:32:26 Info: lcd_data:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_lcd_data --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0006_lcd_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0006_lcd_data_gen/" {  } {  } 0 0 "2018.10.05.16:32:26 Info: lcd_data:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_lcd_data --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0006_lcd_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0006_lcd_data_gen/" 0 0 "Shell" 0 -1 1538767946595 ""}
{ "Info" "" "" "2018.10.05.16:32:26 Info: lcd_data: Done RTL generation for module 'nios_lcd_data'" {  } {  } 0 0 "2018.10.05.16:32:26 Info: lcd_data: Done RTL generation for module 'nios_lcd_data'" 0 0 "Shell" 0 -1 1538767946974 ""}
{ "Info" "" "" "2018.10.05.16:32:26 Info: lcd_data: \"nios\" instantiated altera_avalon_pio \"lcd_data\"" {  } {  } 0 0 "2018.10.05.16:32:26 Info: lcd_data: \"nios\" instantiated altera_avalon_pio \"lcd_data\"" 0 0 "Shell" 0 -1 1538767946978 ""}
{ "Info" "" "" "2018.10.05.16:32:27 Info: lcd_en: Starting RTL generation for module 'nios_lcd_en'" {  } {  } 0 0 "2018.10.05.16:32:27 Info: lcd_en: Starting RTL generation for module 'nios_lcd_en'" 0 0 "Shell" 0 -1 1538767947050 ""}
{ "Info" "nios_lcd_en_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.05.16:32:27 Info: lcd_en:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_lcd_en --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0007_lcd_en_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0007_lcd_en_gen/" {  } {  } 0 0 "2018.10.05.16:32:27 Info: lcd_en:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_lcd_en --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0007_lcd_en_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0007_lcd_en_gen/" 0 0 "Shell" 0 -1 1538767947051 ""}
{ "Info" "" "" "2018.10.05.16:32:27 Info: lcd_en: Done RTL generation for module 'nios_lcd_en'" {  } {  } 0 0 "2018.10.05.16:32:27 Info: lcd_en: Done RTL generation for module 'nios_lcd_en'" 0 0 "Shell" 0 -1 1538767947432 ""}
{ "Info" "" "" "2018.10.05.16:32:27 Info: lcd_en: \"nios\" instantiated altera_avalon_pio \"lcd_en\"" {  } {  } 0 0 "2018.10.05.16:32:27 Info: lcd_en: \"nios\" instantiated altera_avalon_pio \"lcd_en\"" 0 0 "Shell" 0 -1 1538767947436 ""}
{ "Info" "" "" "2018.10.05.16:32:27 Info: leds: Starting RTL generation for module 'nios_leds'" {  } {  } 0 0 "2018.10.05.16:32:27 Info: leds: Starting RTL generation for module 'nios_leds'" 0 0 "Shell" 0 -1 1538767947562 ""}
{ "Info" "nios_leds_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.05.16:32:27 Info: leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_leds --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0008_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0008_leds_gen/" {  } {  } 0 0 "2018.10.05.16:32:27 Info: leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_leds --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0008_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0008_leds_gen/" 0 0 "Shell" 0 -1 1538767947562 ""}
{ "Info" "" "" "2018.10.05.16:32:27 Info: leds: Done RTL generation for module 'nios_leds'" {  } {  } 0 0 "2018.10.05.16:32:27 Info: leds: Done RTL generation for module 'nios_leds'" 0 0 "Shell" 0 -1 1538767947939 ""}
{ "Info" "" "" "2018.10.05.16:32:27 Info: leds: \"nios\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 0 "2018.10.05.16:32:27 Info: leds: \"nios\" instantiated altera_avalon_pio \"leds\"" 0 0 "Shell" 0 -1 1538767947944 ""}
{ "Info" "" "" "2018.10.05.16:32:27 Info: memory: Starting RTL generation for module 'nios_memory'" {  } {  } 0 0 "2018.10.05.16:32:27 Info: memory: Starting RTL generation for module 'nios_memory'" 0 0 "Shell" 0 -1 1538767947996 ""}
{ "Info" "nios_memory_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.05.16:32:27 Info: memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0009_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0009_memory_gen/" {  } {  } 0 0 "2018.10.05.16:32:27 Info: memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0009_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0009_memory_gen/" 0 0 "Shell" 0 -1 1538767947997 ""}
{ "Info" "" "" "2018.10.05.16:32:28 Info: memory: Done RTL generation for module 'nios_memory'" {  } {  } 0 0 "2018.10.05.16:32:28 Info: memory: Done RTL generation for module 'nios_memory'" 0 0 "Shell" 0 -1 1538767948568 ""}
{ "Info" "" "" "2018.10.05.16:32:28 Info: memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 0 "2018.10.05.16:32:28 Info: memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"memory\"" 0 0 "Shell" 0 -1 1538767948579 ""}
{ "Info" "" "" "2018.10.05.16:32:29 Info: nios2: \"nios\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 0 "2018.10.05.16:32:29 Info: nios2: \"nios\" instantiated altera_nios2_gen2 \"nios2\"" 0 0 "Shell" 0 -1 1538767949110 ""}
{ "Info" "" "" "2018.10.05.16:32:29 Info: nios2_custom_instruction_master_translator: \"nios\" instantiated altera_customins_master_translator \"nios2_custom_instruction_master_translator\"" {  } {  } 0 0 "2018.10.05.16:32:29 Info: nios2_custom_instruction_master_translator: \"nios\" instantiated altera_customins_master_translator \"nios2_custom_instruction_master_translator\"" 0 0 "Shell" 0 -1 1538767949143 ""}
{ "Info" "" "" "2018.10.05.16:32:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.05.16:32:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538767952620 ""}
{ "Info" "" "" "2018.10.05.16:32:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.05.16:32:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538767952903 ""}
{ "Info" "" "" "2018.10.05.16:32:33 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.05.16:32:33 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538767953198 ""}
{ "Info" "" "" "2018.10.05.16:32:33 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.05.16:32:33 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538767953533 ""}
{ "Info" "" "" "2018.10.05.16:32:33 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.05.16:32:33 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538767953891 ""}
{ "Info" "" "" "2018.10.05.16:32:34 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.05.16:32:34 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538767954337 ""}
{ "Info" "" "" "2018.10.05.16:32:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.05.16:32:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538767954760 ""}
{ "Info" "" "" "2018.10.05.16:32:35 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.05.16:32:35 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538767955167 ""}
{ "Info" "" "" "2018.10.05.16:32:35 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.05.16:32:35 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1538767955602 ""}
{ "Info" "" "" "2018.10.05.16:32:39 Info: mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.10.05.16:32:39 Info: mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1538767959460 ""}
{ "Info" "" "" "2018.10.05.16:32:39 Info: irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.10.05.16:32:39 Info: irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1538767959650 ""}
{ "Info" "" "" "2018.10.05.16:32:39 Info: rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.10.05.16:32:39 Info: rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1538767959745 ""}
{ "Info" "" "" "2018.10.05.16:32:39 Info: cpu: Starting RTL generation for module 'nios_nios2_cpu'" {  } {  } 0 0 "2018.10.05.16:32:39 Info: cpu: Starting RTL generation for module 'nios_nios2_cpu'" 0 0 "Shell" 0 -1 1538767959877 ""}
{ "Info" "nios_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2018.10.05.16:32:39 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_cpu --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0013_cpu_gen/" {  } {  } 0 0 "2018.10.05.16:32:39 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_cpu --dir=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7809_1040642378868730993.dir/0013_cpu_gen/" 0 0 "Shell" 0 -1 1538767959878 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:43 (*) Starting Nios II generation" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:43 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1538767968029 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:43 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:43 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1538767968029 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1538767968029 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1538767968030 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1538767968030 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   Plaintext license not found." {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1538767968030 ""}
{ "Info" "e." "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1538767968030 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1538767968031 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:44 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1538767968031 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:46 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:46 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1538767968031 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:46 (*)   Creating plain-text RTL" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:46 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1538767968032 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:47 (*) Done Nios II generation" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: # 2018.10.05 16:32:47 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1538767968032 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: Done RTL generation for module 'nios_nios2_cpu'" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: Done RTL generation for module 'nios_nios2_cpu'" 0 0 "Shell" 0 -1 1538767968033 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1538767968054 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" 0 0 "Shell" 0 -1 1538767968155 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1538767968184 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" 0 0 "Shell" 0 -1 1538767968232 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1538767968329 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1538767968369 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1538767968463 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1538767968498 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1538767968531 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1538767968557 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1538767968610 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1538767968630 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1538767968780 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1538767968855 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.05.16:32:48 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" {  } {  } 0 0 "2018.10.05.16:32:48 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" 0 0 "Shell" 0 -1 1538767968885 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1538767968912 ""}
{ "Info" "" "" "2018.10.05.16:32:48 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.05.16:32:48 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1538767968995 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.05.16:32:49 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" {  } {  } 0 0 "2018.10.05.16:32:49 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" 0 0 "Shell" 0 -1 1538767969013 ""}
{ "Info" "" "" "2018.10.05.16:32:49 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.10.05.16:32:49 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1538767969066 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.05.16:32:49 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" {  } {  } 0 0 "2018.10.05.16:32:49 Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules" 0 0 "Shell" 0 -1 1538767969099 ""}
{ "Info" "" "" "2018.10.05.16:32:49 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.05.16:32:49 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1538767969527 ""}
{ "Info" "" "" "2018.10.05.16:32:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.10.05.16:32:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1538767969577 ""}
{ "Info" "" "" "2018.10.05.16:32:49 Info: nios: Done \"nios\" with 32 modules, 45 files" {  } {  } 0 0 "2018.10.05.16:32:49 Info: nios: Done \"nios\" with 32 modules, 45 files" 0 0 "Shell" 0 -1 1538767969586 ""}
{ "Error" "" "" "2018.10.05.16:32:50 Error: qsys-generate failed with exit code 1: 1 Error, 2 Warnings" {  } {  } 0 0 "2018.10.05.16:32:50 Error: qsys-generate failed with exit code 1: 1 Error, 2 Warnings" 0 0 "Shell" 0 -1 1538767970415 ""}
{ "Info" "" "" "2018.10.05.16:32:50 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.05.16:32:50 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1538767970416 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "nios.BAK.qsys nios.qsys " "Restoring file \"nios.BAK.qsys\" to \"nios.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1538767970637 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "nios.qsys " "Error upgrading Platform Designer file \"nios.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1538767970637 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "nios.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"nios.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1538767970638 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1538767971123 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 10 s 4 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 10 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "774 " "Peak virtual memory: 774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538767971123 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 05 16:32:51 2018 " "Processing ended: Fri Oct 05 16:32:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538767971123 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538767971123 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:38 " "Total CPU time (on all processors): 00:03:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538767971123 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1538767971123 ""}
