Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.189 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Sat Sep 27 23:13:00 +0700 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.257 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command       create_platform done; 2.38 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 2.472 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 521.336 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.426 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.898 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.332 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.32 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.031 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.428 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.468 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.13 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5576] Only 'for' loop or function body support the dataflow pragma (kernel_MHSA.cpp:91:9)
WARNING: [HLS 207-5576] Only 'for' loop or function body support the dataflow pragma (kernel_MHSA.cpp:98:9)
WARNING: [HLS 207-5576] Only 'for' loop or function body support the dataflow pragma (kernel_MHSA.cpp:107:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.337 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.699 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.846 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 72.36 seconds; current allocated memory: 540.410 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.g.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.659 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_mhsa -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_mhsa -reflow-float-conversion -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.882 sec.
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.171 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_mhsa 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.198 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_mhsa -mllvm -hls-db-dir -mllvm C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.08 -x ir C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 59,991 Compile/Link (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 59,991 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,102 Unroll/Inline (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,102 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,094 Unroll/Inline (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,094 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,735 Unroll/Inline (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,735 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,678 Unroll/Inline (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,678 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 20,225 Array/Struct (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 20,225 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,005 Array/Struct (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 9,005 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,005 Array/Struct (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 9,005 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,005 Array/Struct (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 9,005 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,083 Array/Struct (step 5) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 9,083 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,007 Performance (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 9,007 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,884 Performance (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,884 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,821 Performance (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,821 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,821 Performance (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,821 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,900 HW Transforms (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,900 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Command         send_msg_by_id done; 0.799 sec.
INFO: [HLS 214-291] Loop 'DOT_COMPUTE' is marked as complete unroll implied by the pipeline pragma (kernel_MHSA.cpp:156:34)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'HEAD_COMPUTE' (kernel_MHSA.cpp:136:27) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'HEAD_COMPUTE' (kernel_MHSA.cpp:136:27) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'SOFTMAX_HEADS' (kernel_MHSA.cpp:169:24) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'SOFTMAX_HEADS' (kernel_MHSA.cpp:169:24) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'HEAD_STREAM' (kernel_MHSA.cpp:183:26) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'HEAD_STREAM' (kernel_MHSA.cpp:183:26) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'LAYER_LOOP' (kernel_MHSA.cpp:77:17) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1024 to 393216 for loop 'INIT_INNER' (kernel_MHSA.cpp:35:14) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop upper bound from 262144 to 393216 for loop 'INIT_INNER' (kernel_MHSA.cpp:35:14) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'INIT_OUTER' (kernel_MHSA.cpp:33:21) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'DOT_COMPUTE' (kernel_MHSA.cpp:156:34) in function 'kernel_mhsa' completely with a factor of 64 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'ACCUM_ZERO' (kernel_MHSA.cpp:191:14) in function 'kernel_mhsa' completely with a factor of 64 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'VALUE_MAC' (kernel_MHSA.cpp:203:32) in function 'kernel_mhsa' partially with a factor of 2 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'ACCUM_WRITEBACK' (kernel_MHSA.cpp:213:34) in function 'kernel_mhsa' partially with a factor of 4 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'find_max' (kernel_Softmax.cpp:17:13) in function 'kernel_softmax' partially with a factor of 2 (kernel_Softmax.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'kernel_rmsnorm' (kernel_RMS_Norm.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.85.94.122.132)' into 'fp_struct<float>::to_float() const (.82.91.119.129)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.82.91.119.129)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'hls::pow(float, float)' into 'hls::powf(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<(((2) * ((23) + (1))) + (29)) + (3)> table_lookup_4oPi_hotbm<23, 29>(int, float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'unsigned int clz<29, 58, 0>(ap_ufixed<58, 0, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'clz(int)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::set_mantissa(ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'void hotbm_::value_list<float>::sincos_approximation<29, 29>(ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<8>&, ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'hls::hotbm::sincos(float, float*, float*)' into 'hls::sincosf(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'hls::powf(float, float)' into 'RoPE(float*, float const*, int, int)' (kernel_Rope.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'hls::sincosf(float, float*, float*)' into 'RoPE(float*, float const*, int, int)' (kernel_Rope.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'kernel_rmsnorm' into 'kernel_mhsa(float*, int, float*)' (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_vec'. (kernel_MatMul.cpp:75:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_mat'. (kernel_MatMul.cpp:75:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'o_vec'. (kernel_MatMul.cpp:75:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11kernel_mhsaPfiS_E11value_cache': Complete partitioning on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (kernel_MHSA.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11kernel_mhsaPfiS_E9key_cache': Complete partitioning on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (kernel_MHSA.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E13neg_cos_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:137:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E13neg_sin_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E10swap_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:135:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL14compute_matmulRN3hls6streamIfLi0EEES2_S2_E9vec_local': Cyclic partitioning with factor 4 on dimension 1. (kernel_MatMul.cpp:39:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195:8)
INFO: [HLS 214-248] Applying array_partition to 'out_rms_vec': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:47:11)
INFO: [HLS 214-248] Applying array_partition to 'out_q': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:48:11)
INFO: [HLS 214-248] Applying array_partition to 'out_q_rope': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:49:11)
INFO: [HLS 214-248] Applying array_partition to 'out_k': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'out_k_rope': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:51:11)
INFO: [HLS 214-248] Applying array_partition to 'out_v': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:52:11)
INFO: [HLS 214-248] Applying array_partition to 'xb': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:53:11)
INFO: [HLS 214-248] Applying array_partition to 'xb2': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:54:11)
INFO: [HLS 214-248] Applying array_partition to 'current_input': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:67:8)
INFO: [HLS 214-248] Applying array_partition to 'att': Complete partitioning on dimension 1. (kernel_MHSA.cpp:120:15)
INFO: [HLS 214-248] Applying array_partition to 'q_head_local': Complete partitioning on dimension 1. (kernel_MHSA.cpp:140:8)
INFO: [HLS 214-248] Applying array_partition to 'local_accum': Complete partitioning on dimension 1. (kernel_MHSA.cpp:187:8)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'i_vec' (kernel_Softmax.cpp:13:17)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'i_vec' (kernel_Softmax.cpp:39:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernel_RMS_Norm.cpp:27:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_19_1> at kernel_RMS_Norm.cpp:19:22 
INFO: [HLS 214-364] Automatically inlining function 'void hotbm_::generic_sincos<float>(float, float*, float*)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16:7)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162:5)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163:5)
INFO: [HLS 214-115] Multiple burst reads of length 589824 and bit width 32 in loop 'mem_rd'(kernel_MatMul.cpp:23:3) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MatMul.cpp:23:3)
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'INPUT_COPY'(kernel_MHSA.cpp:71:14) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:71:14)
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_27_2'(kernel_RMS_Norm.cpp:27:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_RMS_Norm.cpp:27:22)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'OUTPUT_WRITE'(kernel_MHSA.cpp:232:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:232:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.229 seconds; current allocated memory: 545.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 545.625 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_mhsa -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.0.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.908 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 561.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.1.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
Command           transform done; 0.751 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 571.746 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.1.bc to C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.1.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 384 to 383 for loop 'find_max' (kernel_Softmax.cpp:19:9) in function 'kernel_softmax'.
WARNING: [XFORM 203-561] Updating loop lower bound from 384 to 383 for loop 'find_max' (kernel_Softmax.cpp:19:9) in function 'kernel_softmax'.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_0' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_2' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_3' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_4' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_5' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_6' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_7' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem1' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'idx2' of dataflow function 'matmul.1' (kernel_MatMul.cpp:81:1).
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.1' (kernel_MatMul.cpp:81:1), detected/extracted 4 process function(s): 
	 'load_vec'
	 'load_mat'
	 'compute_matmul'
	 'store_result'.
Command           transform done; 2.685 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291:27) to (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<float>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel_Rope.cpp:16:40) to (kernel_Rope.cpp:22:16) in function 'RoPE'... converting 11 basic blocks.
Command           transform done; 0.697 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.385 seconds; current allocated memory: 602.340 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.2.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'INIT_OUTER'(kernel_MHSA.cpp:33:21) and 'INIT_INNER'(kernel_MHSA.cpp:35:14) in function 'kernel_mhsa' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'TOKEN_STREAM'(kernel_MHSA.cpp:197:31) and 'VALUE_MAC'(kernel_MHSA.cpp:203:32) in function 'kernel_mhsa' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'execute'(kernel_MatMul.cpp:50:3) and 'dot_product'(kernel_MatMul.cpp:53:18) in function 'compute_matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'mem_rd' (kernel_MatMul.cpp:23:3) in function 'load_mat'.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_OUTER' (kernel_MHSA.cpp:33:21) in function 'kernel_mhsa'.
WARNING: [HLS 200-960] Cannot flatten loop 'ATT_INIT' (kernel_MHSA.cpp:127:23) in function 'kernel_mhsa' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TOKEN_STREAM' (kernel_MHSA.cpp:197:31) in function 'kernel_mhsa'.
INFO: [XFORM 203-541] Flattening a loop nest 'execute' (kernel_MatMul.cpp:50:3) in function 'compute_matmul'.
WARNING: [HLS 200-1991] Performance of loop 'load'(kernel_Softmax.cpp:10:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'load'(kernel_Softmax.cpp:10:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1991] Performance of loop 'find_max'(kernel_Softmax.cpp:17:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'find_max'(kernel_Softmax.cpp:17:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1991] Performance of loop 'compute'(kernel_Softmax.cpp:27:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'compute'(kernel_Softmax.cpp:27:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1991] Performance of loop 'normalize'(kernel_Softmax.cpp:35:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'normalize'(kernel_Softmax.cpp:35:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'vec_local' (kernel_Softmax.cpp:7).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'i_vec'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.14' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.13' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.12' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.11' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.10' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.9' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.8' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'vec_local' (kernel_Softmax.cpp:7).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'i_vec'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.14' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.13' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.12' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.11' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.10' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.9' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input.8' (kernel_MHSA.cpp:67).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'current_input' (kernel_MHSA.cpp:67).
INFO: [HLS 200-1856] Using 'standard' precision for all 'facc' and 'dacc' operations
INFO: [HLS 200-1856] Using 'standard' precision for all 'fmac' operations
WARNING: [HLS 200-954] Cannot Rewind function kernel_softmax because there are multiple loops inside the region (kernel_Softmax.cpp:7:1)
Execute             auto_get_db
Command           transform done; 2.017 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.3.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa_Outline_SOFTMAX_HEADS'.
Command           transform done; 0.996 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.015 seconds; current allocated memory: 865.059 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 8.138 sec.
Command       elaborate done; 91.74 sec.
Execute       ap_eval exec zip -j C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.109 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_mhsa' ...
Execute         ap_set_top_model kernel_mhsa 
WARNING: [SYN 201-103] Legalizing function name 'matmul.1' to 'matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
Execute         get_model_list kernel_mhsa -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_mhsa 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_OUTPUT_WRITE 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_RESIDUAL 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_XB_INIT 
Execute         preproc_iomode -model kernel_mhsa_Outline_SOFTMAX_HEADS 
Execute         preproc_iomode -model kernel_softmax 
Execute         preproc_iomode -model kernel_mhsa_Outline_HEAD_COMPUTE 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_TOKEN_COMPUTE 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_Q_LOAD 
Execute         preproc_iomode -model kernel_mhsa_Outline_ATT_INIT 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_CACHE_STORE 
Execute         preproc_iomode -model RoPE 
Execute         preproc_iomode -model pow_generic<float> 
Execute         preproc_iomode -model matmul.1 
Execute         preproc_iomode -model store_result 
Execute         preproc_iomode -model compute_matmul 
Execute         preproc_iomode -model compute_matmul_Pipeline_execute_dot_product 
Execute         preproc_iomode -model compute_matmul_Pipeline_VITIS_LOOP_43_1 
Execute         preproc_iomode -model load_mat 
Execute         preproc_iomode -model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
Execute         preproc_iomode -model load_vec 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_INPUT_COPY 
Execute         preproc_iomode -model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
Execute         get_model_list kernel_mhsa -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER kernel_mhsa_Pipeline_INPUT_COPY kernel_mhsa_Pipeline_VITIS_LOOP_19_1 kernel_mhsa_Pipeline_VITIS_LOOP_27_2 load_vec load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 load_mat compute_matmul_Pipeline_VITIS_LOOP_43_1 compute_matmul_Pipeline_execute_dot_product compute_matmul store_result matmul.1 pow_generic<float> RoPE kernel_mhsa_Pipeline_CACHE_STORE kernel_mhsa_Pipeline_VITIS_LOOP_128_1 kernel_mhsa_Outline_ATT_INIT kernel_mhsa_Pipeline_Q_LOAD kernel_mhsa_Pipeline_TOKEN_COMPUTE kernel_mhsa_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa_Outline_SOFTMAX_HEADS kernel_mhsa_Pipeline_XB_INIT kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa_Pipeline_ACCUM_WRITEBACK kernel_mhsa_Pipeline_RESIDUAL kernel_mhsa_Pipeline_OUTPUT_WRITE kernel_mhsa
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER ...
Execute         set_default_model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_INPUT_COPY ...
Execute         set_default_model kernel_mhsa_Pipeline_INPUT_COPY 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_INPUT_COPY 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_VITIS_LOOP_19_1 ...
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_VITIS_LOOP_27_2 ...
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
INFO-FLOW: Configuring Module : load_vec ...
Execute         set_default_model load_vec 
Execute         apply_spec_resource_limit load_vec 
INFO-FLOW: Configuring Module : load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 ...
Execute         set_default_model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
Execute         apply_spec_resource_limit load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
INFO-FLOW: Configuring Module : load_mat ...
Execute         set_default_model load_mat 
Execute         apply_spec_resource_limit load_mat 
INFO-FLOW: Configuring Module : compute_matmul_Pipeline_VITIS_LOOP_43_1 ...
Execute         set_default_model compute_matmul_Pipeline_VITIS_LOOP_43_1 
Execute         apply_spec_resource_limit compute_matmul_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Configuring Module : compute_matmul_Pipeline_execute_dot_product ...
Execute         set_default_model compute_matmul_Pipeline_execute_dot_product 
Execute         apply_spec_resource_limit compute_matmul_Pipeline_execute_dot_product 
INFO-FLOW: Configuring Module : compute_matmul ...
Execute         set_default_model compute_matmul 
Execute         apply_spec_resource_limit compute_matmul 
INFO-FLOW: Configuring Module : store_result ...
Execute         set_default_model store_result 
Execute         apply_spec_resource_limit store_result 
INFO-FLOW: Configuring Module : matmul.1 ...
Execute         set_default_model matmul.1 
Execute         apply_spec_resource_limit matmul.1 
INFO-FLOW: Configuring Module : pow_generic<float> ...
Execute         set_default_model pow_generic<float> 
Execute         apply_spec_resource_limit pow_generic<float> 
INFO-FLOW: Configuring Module : RoPE ...
Execute         set_default_model RoPE 
Execute         apply_spec_resource_limit RoPE 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_CACHE_STORE ...
Execute         set_default_model kernel_mhsa_Pipeline_CACHE_STORE 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_CACHE_STORE 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_VITIS_LOOP_128_1 ...
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
INFO-FLOW: Configuring Module : kernel_mhsa_Outline_ATT_INIT ...
Execute         set_default_model kernel_mhsa_Outline_ATT_INIT 
Execute         apply_spec_resource_limit kernel_mhsa_Outline_ATT_INIT 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_Q_LOAD ...
Execute         set_default_model kernel_mhsa_Pipeline_Q_LOAD 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_Q_LOAD 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_TOKEN_COMPUTE ...
Execute         set_default_model kernel_mhsa_Pipeline_TOKEN_COMPUTE 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_TOKEN_COMPUTE 
INFO-FLOW: Configuring Module : kernel_mhsa_Outline_HEAD_COMPUTE ...
Execute         set_default_model kernel_mhsa_Outline_HEAD_COMPUTE 
Execute         apply_spec_resource_limit kernel_mhsa_Outline_HEAD_COMPUTE 
INFO-FLOW: Configuring Module : kernel_softmax ...
Execute         set_default_model kernel_softmax 
Execute         apply_spec_resource_limit kernel_softmax 
INFO-FLOW: Configuring Module : kernel_mhsa_Outline_SOFTMAX_HEADS ...
Execute         set_default_model kernel_mhsa_Outline_SOFTMAX_HEADS 
Execute         apply_spec_resource_limit kernel_mhsa_Outline_SOFTMAX_HEADS 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_XB_INIT ...
Execute         set_default_model kernel_mhsa_Pipeline_XB_INIT 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_XB_INIT 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC ...
Execute         set_default_model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_ACCUM_WRITEBACK ...
Execute         set_default_model kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_RESIDUAL ...
Execute         set_default_model kernel_mhsa_Pipeline_RESIDUAL 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_RESIDUAL 
INFO-FLOW: Configuring Module : kernel_mhsa_Pipeline_OUTPUT_WRITE ...
Execute         set_default_model kernel_mhsa_Pipeline_OUTPUT_WRITE 
Execute         apply_spec_resource_limit kernel_mhsa_Pipeline_OUTPUT_WRITE 
INFO-FLOW: Configuring Module : kernel_mhsa ...
Execute         set_default_model kernel_mhsa 
Execute         apply_spec_resource_limit kernel_mhsa 
INFO-FLOW: Model list for preprocess: kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER kernel_mhsa_Pipeline_INPUT_COPY kernel_mhsa_Pipeline_VITIS_LOOP_19_1 kernel_mhsa_Pipeline_VITIS_LOOP_27_2 load_vec load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 load_mat compute_matmul_Pipeline_VITIS_LOOP_43_1 compute_matmul_Pipeline_execute_dot_product compute_matmul store_result matmul.1 pow_generic<float> RoPE kernel_mhsa_Pipeline_CACHE_STORE kernel_mhsa_Pipeline_VITIS_LOOP_128_1 kernel_mhsa_Outline_ATT_INIT kernel_mhsa_Pipeline_Q_LOAD kernel_mhsa_Pipeline_TOKEN_COMPUTE kernel_mhsa_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa_Outline_SOFTMAX_HEADS kernel_mhsa_Pipeline_XB_INIT kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa_Pipeline_ACCUM_WRITEBACK kernel_mhsa_Pipeline_RESIDUAL kernel_mhsa_Pipeline_OUTPUT_WRITE kernel_mhsa
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER ...
Execute         set_default_model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_INPUT_COPY ...
Execute         set_default_model kernel_mhsa_Pipeline_INPUT_COPY 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_INPUT_COPY 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_INPUT_COPY 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_VITIS_LOOP_19_1 ...
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_VITIS_LOOP_27_2 ...
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
INFO-FLOW: Preprocessing Module: load_vec ...
Execute         set_default_model load_vec 
Execute         cdfg_preprocess -model load_vec 
Execute         rtl_gen_preprocess load_vec 
INFO-FLOW: Preprocessing Module: load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 ...
Execute         set_default_model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
Execute         cdfg_preprocess -model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
Execute         rtl_gen_preprocess load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
INFO-FLOW: Preprocessing Module: load_mat ...
Execute         set_default_model load_mat 
Execute         cdfg_preprocess -model load_mat 
Execute         rtl_gen_preprocess load_mat 
INFO-FLOW: Preprocessing Module: compute_matmul_Pipeline_VITIS_LOOP_43_1 ...
Execute         set_default_model compute_matmul_Pipeline_VITIS_LOOP_43_1 
Execute         cdfg_preprocess -model compute_matmul_Pipeline_VITIS_LOOP_43_1 
Execute         rtl_gen_preprocess compute_matmul_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Preprocessing Module: compute_matmul_Pipeline_execute_dot_product ...
Execute         set_default_model compute_matmul_Pipeline_execute_dot_product 
Execute         cdfg_preprocess -model compute_matmul_Pipeline_execute_dot_product 
Execute         rtl_gen_preprocess compute_matmul_Pipeline_execute_dot_product 
INFO-FLOW: Preprocessing Module: compute_matmul ...
Execute         set_default_model compute_matmul 
Execute         cdfg_preprocess -model compute_matmul 
Execute         rtl_gen_preprocess compute_matmul 
INFO-FLOW: Preprocessing Module: store_result ...
Execute         set_default_model store_result 
Execute         cdfg_preprocess -model store_result 
Execute         rtl_gen_preprocess store_result 
INFO-FLOW: Preprocessing Module: matmul.1 ...
Execute         set_default_model matmul.1 
Execute         cdfg_preprocess -model matmul.1 
Execute         rtl_gen_preprocess matmul.1 
INFO-FLOW: Preprocessing Module: pow_generic<float> ...
Execute         set_default_model pow_generic<float> 
Execute         cdfg_preprocess -model pow_generic<float> 
Execute         rtl_gen_preprocess pow_generic<float> 
INFO-FLOW: Preprocessing Module: RoPE ...
Execute         set_default_model RoPE 
Execute         cdfg_preprocess -model RoPE 
Execute         rtl_gen_preprocess RoPE 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_CACHE_STORE ...
Execute         set_default_model kernel_mhsa_Pipeline_CACHE_STORE 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_CACHE_STORE 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_CACHE_STORE 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_VITIS_LOOP_128_1 ...
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Outline_ATT_INIT ...
Execute         set_default_model kernel_mhsa_Outline_ATT_INIT 
Execute         cdfg_preprocess -model kernel_mhsa_Outline_ATT_INIT 
Execute         rtl_gen_preprocess kernel_mhsa_Outline_ATT_INIT 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_Q_LOAD ...
Execute         set_default_model kernel_mhsa_Pipeline_Q_LOAD 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_Q_LOAD 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_Q_LOAD 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_TOKEN_COMPUTE ...
Execute         set_default_model kernel_mhsa_Pipeline_TOKEN_COMPUTE 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_TOKEN_COMPUTE 
Command         cdfg_preprocess done; 0.109 sec.
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_TOKEN_COMPUTE 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Outline_HEAD_COMPUTE ...
Execute         set_default_model kernel_mhsa_Outline_HEAD_COMPUTE 
Execute         cdfg_preprocess -model kernel_mhsa_Outline_HEAD_COMPUTE 
Execute         rtl_gen_preprocess kernel_mhsa_Outline_HEAD_COMPUTE 
INFO-FLOW: Preprocessing Module: kernel_softmax ...
Execute         set_default_model kernel_softmax 
Execute         cdfg_preprocess -model kernel_softmax 
Execute         rtl_gen_preprocess kernel_softmax 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Outline_SOFTMAX_HEADS ...
Execute         set_default_model kernel_mhsa_Outline_SOFTMAX_HEADS 
Execute         cdfg_preprocess -model kernel_mhsa_Outline_SOFTMAX_HEADS 
Execute         rtl_gen_preprocess kernel_mhsa_Outline_SOFTMAX_HEADS 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_XB_INIT ...
Execute         set_default_model kernel_mhsa_Pipeline_XB_INIT 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_XB_INIT 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_XB_INIT 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC ...
Execute         set_default_model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_ACCUM_WRITEBACK ...
Execute         set_default_model kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_RESIDUAL ...
Execute         set_default_model kernel_mhsa_Pipeline_RESIDUAL 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_RESIDUAL 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_RESIDUAL 
INFO-FLOW: Preprocessing Module: kernel_mhsa_Pipeline_OUTPUT_WRITE ...
Execute         set_default_model kernel_mhsa_Pipeline_OUTPUT_WRITE 
Execute         cdfg_preprocess -model kernel_mhsa_Pipeline_OUTPUT_WRITE 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_OUTPUT_WRITE 
INFO-FLOW: Preprocessing Module: kernel_mhsa ...
Execute         set_default_model kernel_mhsa 
Execute         cdfg_preprocess -model kernel_mhsa 
Execute         rtl_gen_preprocess kernel_mhsa 
INFO-FLOW: Model list for synthesis: kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER kernel_mhsa_Pipeline_INPUT_COPY kernel_mhsa_Pipeline_VITIS_LOOP_19_1 kernel_mhsa_Pipeline_VITIS_LOOP_27_2 load_vec load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 load_mat compute_matmul_Pipeline_VITIS_LOOP_43_1 compute_matmul_Pipeline_execute_dot_product compute_matmul store_result matmul.1 pow_generic<float> RoPE kernel_mhsa_Pipeline_CACHE_STORE kernel_mhsa_Pipeline_VITIS_LOOP_128_1 kernel_mhsa_Outline_ATT_INIT kernel_mhsa_Pipeline_Q_LOAD kernel_mhsa_Pipeline_TOKEN_COMPUTE kernel_mhsa_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa_Outline_SOFTMAX_HEADS kernel_mhsa_Pipeline_XB_INIT kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa_Pipeline_ACCUM_WRITEBACK kernel_mhsa_Pipeline_RESIDUAL kernel_mhsa_Pipeline_OUTPUT_WRITE kernel_mhsa
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
Execute         schedule -model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_OUTER_INIT_INNER'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'INIT_OUTER_INIT_INNER'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.934 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.4 seconds; current allocated memory: 885.031 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.sched.adb -f 
Command         db_write done; 0.101 sec.
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.
Execute         set_default_model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
Execute         bind -model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.371 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 886.074 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.bind.adb -f 
Command         db_write done; 0.119 sec.
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_INPUT_COPY' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_INPUT_COPY 
Execute         schedule -model kernel_mhsa_Pipeline_INPUT_COPY 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_COPY'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'INPUT_COPY'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.624 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 886.230 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_INPUT_COPY.
Execute         set_default_model kernel_mhsa_Pipeline_INPUT_COPY 
Execute         bind -model kernel_mhsa_Pipeline_INPUT_COPY 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 886.246 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_INPUT_COPY.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
Execute         schedule -model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.436 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.484 seconds; current allocated memory: 886.250 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_VITIS_LOOP_19_1.
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
Execute         bind -model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 886.254 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_VITIS_LOOP_19_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
Execute         schedule -model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.677 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 886.324 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_VITIS_LOOP_27_2.
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
Execute         bind -model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 886.332 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_VITIS_LOOP_27_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_vec 
Execute         schedule -model load_vec 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.163 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 886.332 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.sched.adb -f 
INFO-FLOW: Finish scheduling load_vec.
Execute         set_default_model load_vec 
Execute         bind -model load_vec 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 886.398 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.bind.adb -f 
INFO-FLOW: Finish binding load_vec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
Execute         schedule -model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd_VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_rd_VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.222 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 886.398 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.
Execute         set_default_model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
Execute         bind -model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 886.398 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.bind.adb -f 
INFO-FLOW: Finish binding load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat 
Execute         schedule -model load_mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.233 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 886.418 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.192 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat.
Execute         set_default_model load_mat 
Execute         bind -model load_mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 886.418 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.182 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat.bind.adb -f 
INFO-FLOW: Finish binding load_mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_matmul_Pipeline_VITIS_LOOP_43_1 
Execute         schedule -model compute_matmul_Pipeline_VITIS_LOOP_43_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 886.426 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_matmul_Pipeline_VITIS_LOOP_43_1.
Execute         set_default_model compute_matmul_Pipeline_VITIS_LOOP_43_1 
Execute         bind -model compute_matmul_Pipeline_VITIS_LOOP_43_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 886.426 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1.bind.adb -f 
INFO-FLOW: Finish binding compute_matmul_Pipeline_VITIS_LOOP_43_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul_Pipeline_execute_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_matmul_Pipeline_execute_dot_product 
Execute         schedule -model compute_matmul_Pipeline_execute_dot_product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'execute_dot_product'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 32 bit ('select_ln50_1', kernel_MatMul.cpp:50) to 'fmadd' operation 32 bit ('sum_local', kernel_MatMul.cpp:56) (combination delay: 3.274 ns) to honor II or Latency constraint in region 'execute_dot_product'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('sum_local_01_write_ln52', kernel_MatMul.cpp:52) of variable 'sum_local', kernel_MatMul.cpp:56 on local variable 'sum_local', kernel_MatMul.cpp:52 to 'fmadd' operation 32 bit ('sum_local', kernel_MatMul.cpp:56) (combination delay: 3.695 ns) to honor II or Latency constraint in region 'execute_dot_product'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'execute_dot_product'
WARNING: [HLS 200-871] Estimated clock period (3.274 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matmul_Pipeline_execute_dot_product' consists of the following:
	'load' operation 32 bit ('sum_local_01_load', kernel_MatMul.cpp:50) on local variable 'sum_local', kernel_MatMul.cpp:52 [22]  (0.000 ns)
	'select' operation 32 bit ('select_ln50_1', kernel_MatMul.cpp:50) [28]  (0.413 ns)
	'muxlogic' operation 32 bit ('muxLogicI2_to_sum_local') [51]  (0.000 ns)
	'fmadd' operation 32 bit ('sum_local', kernel_MatMul.cpp:56) [52]  (2.861 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.242 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.262 seconds; current allocated memory: 886.504 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product.sched.adb -f 
INFO-FLOW: Finish scheduling compute_matmul_Pipeline_execute_dot_product.
Execute         set_default_model compute_matmul_Pipeline_execute_dot_product 
Execute         bind -model compute_matmul_Pipeline_execute_dot_product 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 886.504 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product.bind.adb -f 
INFO-FLOW: Finish binding compute_matmul_Pipeline_execute_dot_product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_matmul 
Execute         schedule -model compute_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 886.539 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling compute_matmul.
Execute         set_default_model compute_matmul 
Execute         bind -model compute_matmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 886.570 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul.bind.adb -f 
INFO-FLOW: Finish binding compute_matmul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_result 
Execute         schedule -model store_result 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.153 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 886.582 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result.sched.adb -f 
INFO-FLOW: Finish scheduling store_result.
Execute         set_default_model store_result 
Execute         bind -model store_result 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 886.582 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result.bind.adb -f 
INFO-FLOW: Finish binding store_result.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.1 
Execute         schedule -model matmul.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 886.613 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.1.
Execute         set_default_model matmul.1 
Execute         bind -model matmul.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.228 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 886.613 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<float> 
Execute         schedule -model pow_generic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln616_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.342 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.362 seconds; current allocated memory: 886.781 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<float>.
Execute         set_default_model pow_generic<float> 
Execute         bind -model pow_generic<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.648 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 886.887 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model RoPE 
Execute         schedule -model RoPE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.959 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 888.570 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.sched.adb -f 
INFO-FLOW: Finish scheduling RoPE.
Execute         set_default_model RoPE 
Execute         bind -model RoPE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.42 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 888.598 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.bind.adb -f 
INFO-FLOW: Finish binding RoPE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_CACHE_STORE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_CACHE_STORE 
Execute         schedule -model kernel_mhsa_Pipeline_CACHE_STORE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CACHE_STORE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'CACHE_STORE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.516 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.591 seconds; current allocated memory: 904.965 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE.sched.adb -f 
Command         db_write done; 0.107 sec.
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_CACHE_STORE.
Execute         set_default_model kernel_mhsa_Pipeline_CACHE_STORE 
Execute         bind -model kernel_mhsa_Pipeline_CACHE_STORE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.377 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 905.082 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE.bind.adb -f 
Command         db_write done; 0.135 sec.
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_CACHE_STORE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_VITIS_LOOP_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
Execute         schedule -model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_128_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.322 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 905.105 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_VITIS_LOOP_128_1.
Execute         set_default_model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
Execute         bind -model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 905.105 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_VITIS_LOOP_128_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Outline_ATT_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Outline_ATT_INIT 
Execute         schedule -model kernel_mhsa_Outline_ATT_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 905.113 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Outline_ATT_INIT.
Execute         set_default_model kernel_mhsa_Outline_ATT_INIT 
Execute         bind -model kernel_mhsa_Outline_ATT_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 905.113 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Outline_ATT_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_Q_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_Q_LOAD 
Execute         schedule -model kernel_mhsa_Pipeline_Q_LOAD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Q_LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Q_LOAD'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.297 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 905.148 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_Q_LOAD.
Execute         set_default_model kernel_mhsa_Pipeline_Q_LOAD 
Execute         bind -model kernel_mhsa_Pipeline_Q_LOAD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 905.160 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_Q_LOAD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_TOKEN_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_TOKEN_COMPUTE 
Execute         schedule -model kernel_mhsa_Pipeline_TOKEN_COMPUTE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TOKEN_COMPUTE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 138, loop 'TOKEN_COMPUTE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 13.644 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.739 seconds; current allocated memory: 934.066 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.105 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE.sched.adb -f 
Command         db_write done; 0.268 sec.
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_TOKEN_COMPUTE.
Execute         set_default_model kernel_mhsa_Pipeline_TOKEN_COMPUTE 
Execute         bind -model kernel_mhsa_Pipeline_TOKEN_COMPUTE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.221 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.596 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.148 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE.bind.adb -f 
Command         db_write done; 0.349 sec.
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_TOKEN_COMPUTE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Outline_HEAD_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Outline_HEAD_COMPUTE 
Execute         schedule -model kernel_mhsa_Outline_HEAD_COMPUTE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Outline_HEAD_COMPUTE.
Execute         set_default_model kernel_mhsa_Outline_HEAD_COMPUTE 
Execute         bind -model kernel_mhsa_Outline_HEAD_COMPUTE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Outline_HEAD_COMPUTE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_softmax 
Execute         schedule -model kernel_softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load'.
INFO: [SCHED 204-61] Pipelining loop 'find_max'.
INFO: [SCHED 204-61] Pipelining loop 'compute'.
INFO: [SCHED 204-61] Pipelining loop 'normalize'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load'
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'find_max'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'compute'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'normalize'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.255 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_softmax.
Execute         set_default_model kernel_softmax 
Execute         bind -model kernel_softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.302 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.bind.adb -f 
INFO-FLOW: Finish binding kernel_softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Outline_SOFTMAX_HEADS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Outline_SOFTMAX_HEADS 
Execute         schedule -model kernel_mhsa_Outline_SOFTMAX_HEADS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Outline_SOFTMAX_HEADS.
Execute         set_default_model kernel_mhsa_Outline_SOFTMAX_HEADS 
Execute         bind -model kernel_mhsa_Outline_SOFTMAX_HEADS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.212 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Outline_SOFTMAX_HEADS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_XB_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_XB_INIT 
Execute         schedule -model kernel_mhsa_Pipeline_XB_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XB_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'XB_INIT'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.158 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_XB_INIT.
Execute         set_default_model kernel_mhsa_Pipeline_XB_INIT 
Execute         bind -model kernel_mhsa_Pipeline_XB_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.729 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_XB_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         schedule -model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TOKEN_STREAM_VALUE_MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 10, loop 'TOKEN_STREAM_VALUE_MAC'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.138 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.
Execute         set_default_model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         bind -model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.203 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 934.137 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_ACCUM_WRITEBACK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
Execute         schedule -model kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_WRITEBACK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ACCUM_WRITEBACK'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.284 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 934.207 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_ACCUM_WRITEBACK.
Execute         set_default_model kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
Execute         bind -model kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 934.293 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_ACCUM_WRITEBACK.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_RESIDUAL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_RESIDUAL 
Execute         schedule -model kernel_mhsa_Pipeline_RESIDUAL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RESIDUAL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'RESIDUAL'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.317 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 934.695 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_RESIDUAL.
Execute         set_default_model kernel_mhsa_Pipeline_RESIDUAL 
Execute         bind -model kernel_mhsa_Pipeline_RESIDUAL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 934.695 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_RESIDUAL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_Pipeline_OUTPUT_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa_Pipeline_OUTPUT_WRITE 
Execute         schedule -model kernel_mhsa_Pipeline_OUTPUT_WRITE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUTPUT_WRITE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.366 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 934.742 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa_Pipeline_OUTPUT_WRITE.
Execute         set_default_model kernel_mhsa_Pipeline_OUTPUT_WRITE 
Execute         bind -model kernel_mhsa_Pipeline_OUTPUT_WRITE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 934.742 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa_Pipeline_OUTPUT_WRITE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa 
Execute         schedule -model kernel_mhsa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.305 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.537 seconds; current allocated memory: 937.941 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.829 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.
Execute         set_default_model kernel_mhsa 
Execute         bind -model kernel_mhsa 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.553 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.431 seconds; current allocated memory: 940.328 MB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.886 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.
Execute         get_model_list kernel_mhsa -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_INPUT_COPY 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
Execute         rtl_gen_preprocess load_vec 
Execute         rtl_gen_preprocess load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
Execute         rtl_gen_preprocess load_mat 
Execute         rtl_gen_preprocess compute_matmul_Pipeline_VITIS_LOOP_43_1 
Execute         rtl_gen_preprocess compute_matmul_Pipeline_execute_dot_product 
Execute         rtl_gen_preprocess compute_matmul 
Execute         rtl_gen_preprocess store_result 
Execute         rtl_gen_preprocess matmul.1 
Execute         rtl_gen_preprocess pow_generic<float> 
Execute         rtl_gen_preprocess RoPE 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_CACHE_STORE 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
Execute         rtl_gen_preprocess kernel_mhsa_Outline_ATT_INIT 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_Q_LOAD 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_TOKEN_COMPUTE 
Execute         rtl_gen_preprocess kernel_mhsa_Outline_HEAD_COMPUTE 
Execute         rtl_gen_preprocess kernel_softmax 
Execute         rtl_gen_preprocess kernel_mhsa_Outline_SOFTMAX_HEADS 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_XB_INIT 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_RESIDUAL 
Execute         rtl_gen_preprocess kernel_mhsa_Pipeline_OUTPUT_WRITE 
Execute         rtl_gen_preprocess kernel_mhsa 
INFO-FLOW: Model list for RTL generation: kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER kernel_mhsa_Pipeline_INPUT_COPY kernel_mhsa_Pipeline_VITIS_LOOP_19_1 kernel_mhsa_Pipeline_VITIS_LOOP_27_2 load_vec load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 load_mat compute_matmul_Pipeline_VITIS_LOOP_43_1 compute_matmul_Pipeline_execute_dot_product compute_matmul store_result matmul.1 pow_generic<float> RoPE kernel_mhsa_Pipeline_CACHE_STORE kernel_mhsa_Pipeline_VITIS_LOOP_128_1 kernel_mhsa_Outline_ATT_INIT kernel_mhsa_Pipeline_Q_LOAD kernel_mhsa_Pipeline_TOKEN_COMPUTE kernel_mhsa_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa_Outline_SOFTMAX_HEADS kernel_mhsa_Pipeline_XB_INIT kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa_Pipeline_ACCUM_WRITEBACK kernel_mhsa_Pipeline_RESIDUAL kernel_mhsa_Pipeline_OUTPUT_WRITE kernel_mhsa
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER' pipeline 'INIT_OUTER_INIT_INNER' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER'.
Command         create_rtl_model done; 0.189 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.192 seconds; current allocated memory: 949.363 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
Execute         gen_rtl kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.adb 
Command         db_write done; 0.121 sec.
Execute         db_write -model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_INPUT_COPY' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_INPUT_COPY -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_Pipeline_INPUT_COPY' pipeline 'INPUT_COPY' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_INPUT_COPY/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_INPUT_COPY'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.796 seconds; current allocated memory: 970.387 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_INPUT_COPY -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_INPUT_COPY 
Execute         gen_rtl kernel_mhsa_Pipeline_INPUT_COPY -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_INPUT_COPY 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_INPUT_COPY -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_INPUT_COPY_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_INPUT_COPY -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_INPUT_COPY_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_INPUT_COPY -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Pipeline_INPUT_COPY -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY.adb 
Execute         db_write -model kernel_mhsa_Pipeline_INPUT_COPY -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_INPUT_COPY -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_Pipeline_VITIS_LOOP_19_1' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_VITIS_LOOP_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 970.387 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_VITIS_LOOP_19_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
Execute         gen_rtl kernel_mhsa_Pipeline_VITIS_LOOP_19_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_VITIS_LOOP_19_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_VITIS_LOOP_19_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1.adb 
Execute         db_write -model kernel_mhsa_Pipeline_VITIS_LOOP_19_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_VITIS_LOOP_19_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2/m_axi_gmem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 970.387 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_VITIS_LOOP_27_2 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
Execute         gen_rtl kernel_mhsa_Pipeline_VITIS_LOOP_27_2 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_VITIS_LOOP_27_2_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.28 sec.
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_VITIS_LOOP_27_2_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.135 sec.
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.159 sec.
Execute         db_write -model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model kernel_mhsa_Pipeline_VITIS_LOOP_27_2 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_VITIS_LOOP_27_2 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_vec -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vec' pipeline 'mem_rd' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 970.387 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_vec -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_vec 
Execute         gen_rtl load_vec -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_vec 
Execute         syn_report -csynth -model load_vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_vec_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_vec_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model load_vec -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.adb 
Execute         db_write -model load_vec -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_vec -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1' pipeline 'mem_rd_VITIS_LOOP_25_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1/m_axi_gmem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1'.
Command         create_rtl_model done; 0.98 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 970.387 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
Execute         gen_rtl load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
Execute         syn_report -csynth -model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.adb 
Execute         db_write -model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 970.387 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_mat 
Execute         gen_rtl load_mat -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_mat 
Execute         syn_report -csynth -model load_mat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.416 sec.
Execute         syn_report -rtlxml -model load_mat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.192 sec.
Execute         db_write -model load_mat -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat.adb 
Execute         db_write -model load_mat -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matmul_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_matmul_Pipeline_VITIS_LOOP_43_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_matmul_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matmul_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 970.387 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_matmul_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_matmul_Pipeline_VITIS_LOOP_43_1 
Execute         gen_rtl compute_matmul_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_matmul_Pipeline_VITIS_LOOP_43_1 
Execute         syn_report -csynth -model compute_matmul_Pipeline_VITIS_LOOP_43_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_matmul_Pipeline_VITIS_LOOP_43_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_matmul_Pipeline_VITIS_LOOP_43_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_matmul_Pipeline_VITIS_LOOP_43_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_matmul_Pipeline_VITIS_LOOP_43_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_matmul_Pipeline_VITIS_LOOP_43_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1.adb 
Execute         db_write -model compute_matmul_Pipeline_VITIS_LOOP_43_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_matmul_Pipeline_VITIS_LOOP_43_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matmul_Pipeline_execute_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_matmul_Pipeline_execute_dot_product -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_matmul_Pipeline_execute_dot_product' pipeline 'execute_dot_product' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matmul_Pipeline_execute_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 970.902 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_matmul_Pipeline_execute_dot_product -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_matmul_Pipeline_execute_dot_product 
Execute         gen_rtl compute_matmul_Pipeline_execute_dot_product -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_matmul_Pipeline_execute_dot_product 
Execute         syn_report -csynth -model compute_matmul_Pipeline_execute_dot_product -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_matmul_Pipeline_execute_dot_product_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_matmul_Pipeline_execute_dot_product -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_matmul_Pipeline_execute_dot_product_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_matmul_Pipeline_execute_dot_product -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_matmul_Pipeline_execute_dot_product -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product.adb 
Execute         db_write -model compute_matmul_Pipeline_execute_dot_product -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_matmul_Pipeline_execute_dot_product -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_matmul -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_RAM_AUTO_1R1W' to 'compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_RAM_AUTO_1R1W' to 'compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_RAM_AUTO_1R1W' to 'compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_RAM_AUTO_1R1W' to 'compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_veeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matmul'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 972.602 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_matmul -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_matmul 
Execute         gen_rtl compute_matmul -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_matmul 
Execute         syn_report -csynth -model compute_matmul -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_matmul_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.168 sec.
Execute         syn_report -rtlxml -model compute_matmul -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_matmul_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_matmul -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_matmul -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul.adb 
Execute         db_write -model compute_matmul -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_matmul -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_result -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_result' pipeline 'mem_wr' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.873 seconds; current allocated memory: 973.102 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_result -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_store_result 
Execute         gen_rtl store_result -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_store_result 
Execute         syn_report -csynth -model store_result -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/store_result_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model store_result -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/store_result_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model store_result -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model store_result -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result.adb 
Execute         db_write -model store_result -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_result -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vector_stream_U(kernel_mhsa_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'matrix_stream_U(kernel_mhsa_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_stream_U(kernel_mhsa_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_matmul_U0_U(kernel_mhsa_start_for_compute_matmul_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_result_U0_U(kernel_mhsa_start_for_store_result_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 975.805 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_matmul_1 
Execute         gen_rtl matmul.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_matmul_1 
Execute         syn_report -csynth -model matmul.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.adb 
Execute         db_write -model matmul.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pow_generic<float> -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18ns_18ns_44ns_44_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_39ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j' using auto ROMs.
Command         create_rtl_model done; 1.722 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.834 seconds; current allocated memory: 977.867 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<float> -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_pow_generic_float_s 
Execute         gen_rtl pow_generic<float> -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_pow_generic_float_s 
Execute         syn_report -csynth -model pow_generic<float> -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/pow_generic_float_s_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.318 sec.
Execute         syn_report -rtlxml -model pow_generic<float> -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/pow_generic_float_s_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.137 sec.
Execute         syn_report -verbosereport -model pow_generic<float> -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.144 sec.
Execute         db_write -model pow_generic<float> -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.adb 
Command         db_write done; 0.166 sec.
Execute         db_write -model pow_generic<float> -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pow_generic<float> -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model RoPE -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ctlz_30_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_22ns_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE'.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
Command         create_rtl_model done; 0.209 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 983.289 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl RoPE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_RoPE 
Execute         gen_rtl RoPE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_RoPE 
Execute         syn_report -csynth -model RoPE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/RoPE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.809 sec.
Execute         syn_report -rtlxml -model RoPE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/RoPE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.308 sec.
Execute         syn_report -verbosereport -model RoPE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.345 sec.
Execute         db_write -model RoPE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.adb 
Command         db_write done; 0.38 sec.
Execute         db_write -model RoPE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info RoPE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_CACHE_STORE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_CACHE_STORE -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_Pipeline_CACHE_STORE' pipeline 'CACHE_STORE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_CACHE_STORE'.
Command         create_rtl_model done; 0.262 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.42 seconds; current allocated memory: 999.227 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_CACHE_STORE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_CACHE_STORE 
Execute         gen_rtl kernel_mhsa_Pipeline_CACHE_STORE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_CACHE_STORE 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_CACHE_STORE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_CACHE_STORE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_CACHE_STORE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_CACHE_STORE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_CACHE_STORE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Pipeline_CACHE_STORE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE.adb 
Command         db_write done; 0.139 sec.
Execute         db_write -model kernel_mhsa_Pipeline_CACHE_STORE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_CACHE_STORE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_VITIS_LOOP_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_VITIS_LOOP_128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.886 seconds; current allocated memory: 1020.742 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_VITIS_LOOP_128_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
Execute         gen_rtl kernel_mhsa_Pipeline_VITIS_LOOP_128_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_VITIS_LOOP_128_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_VITIS_LOOP_128_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1.adb 
Execute         db_write -model kernel_mhsa_Pipeline_VITIS_LOOP_128_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_VITIS_LOOP_128_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Outline_ATT_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Outline_ATT_INIT -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Outline_ATT_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1020.742 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Outline_ATT_INIT -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Outline_ATT_INIT 
Execute         gen_rtl kernel_mhsa_Outline_ATT_INIT -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Outline_ATT_INIT 
Execute         syn_report -csynth -model kernel_mhsa_Outline_ATT_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Outline_ATT_INIT_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Outline_ATT_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Outline_ATT_INIT_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Outline_ATT_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Outline_ATT_INIT -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT.adb 
Execute         db_write -model kernel_mhsa_Outline_ATT_INIT -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Outline_ATT_INIT -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_Q_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_Q_LOAD -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_Pipeline_Q_LOAD' pipeline 'Q_LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_Q_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1020.742 MB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_Q_LOAD -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_Q_LOAD 
Execute         gen_rtl kernel_mhsa_Pipeline_Q_LOAD -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_Q_LOAD 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_Q_LOAD -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_Q_LOAD_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_Q_LOAD -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_Q_LOAD_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_Q_LOAD -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Pipeline_Q_LOAD -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD.adb 
Execute         db_write -model kernel_mhsa_Pipeline_Q_LOAD -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_Q_LOAD -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_TOKEN_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_TOKEN_COMPUTE -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_Pipeline_TOKEN_COMPUTE' pipeline 'TOKEN_COMPUTE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_TOKEN_COMPUTE'.
Command         create_rtl_model done; 0.903 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.253 seconds; current allocated memory: 1.012 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_TOKEN_COMPUTE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_COMPUTE 
Execute         gen_rtl kernel_mhsa_Pipeline_TOKEN_COMPUTE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_COMPUTE 
Command         gen_rtl done; 0.123 sec.
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_TOKEN_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_TOKEN_COMPUTE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 2.17 sec.
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_TOKEN_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_TOKEN_COMPUTE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.823 sec.
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_TOKEN_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.995 sec.
Execute         db_write -model kernel_mhsa_Pipeline_TOKEN_COMPUTE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE.adb 
Command         db_write done; 1.196 sec.
Execute         db_write -model kernel_mhsa_Pipeline_TOKEN_COMPUTE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_TOKEN_COMPUTE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Outline_HEAD_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Outline_HEAD_COMPUTE -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Outline_HEAD_COMPUTE/grp_fu_2831_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Outline_HEAD_COMPUTE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.9 seconds; current allocated memory: 1.064 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Outline_HEAD_COMPUTE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Outline_HEAD_COMPUTE 
Execute         gen_rtl kernel_mhsa_Outline_HEAD_COMPUTE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Outline_HEAD_COMPUTE 
Execute         syn_report -csynth -model kernel_mhsa_Outline_HEAD_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Outline_HEAD_COMPUTE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Outline_HEAD_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Outline_HEAD_COMPUTE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Outline_HEAD_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Outline_HEAD_COMPUTE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE.adb 
Execute         db_write -model kernel_mhsa_Outline_HEAD_COMPUTE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Outline_HEAD_COMPUTE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_softmax -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_11_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_9_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_softmax'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.064 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_softmax -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_softmax 
Execute         gen_rtl kernel_softmax -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_softmax 
Execute         syn_report -csynth -model kernel_softmax -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_softmax_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.306 sec.
Execute         syn_report -rtlxml -model kernel_softmax -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_softmax_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_softmax -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_softmax -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.adb 
Execute         db_write -model kernel_softmax -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_softmax -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Outline_SOFTMAX_HEADS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Outline_SOFTMAX_HEADS -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.064 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Outline_SOFTMAX_HEADS -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Outline_SOFTMAX_HEADS 
Execute         gen_rtl kernel_mhsa_Outline_SOFTMAX_HEADS -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Outline_SOFTMAX_HEADS 
Execute         syn_report -csynth -model kernel_mhsa_Outline_SOFTMAX_HEADS -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Outline_SOFTMAX_HEADS_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.109 sec.
Execute         syn_report -rtlxml -model kernel_mhsa_Outline_SOFTMAX_HEADS -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Outline_SOFTMAX_HEADS_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Outline_SOFTMAX_HEADS -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Outline_SOFTMAX_HEADS -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS.adb 
Execute         db_write -model kernel_mhsa_Outline_SOFTMAX_HEADS -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Outline_SOFTMAX_HEADS -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_XB_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_XB_INIT -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_XB_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.064 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_XB_INIT -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_XB_INIT 
Execute         gen_rtl kernel_mhsa_Pipeline_XB_INIT -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_XB_INIT 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_XB_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_XB_INIT_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_XB_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_XB_INIT_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_XB_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Pipeline_XB_INIT -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT.adb 
Execute         db_write -model kernel_mhsa_Pipeline_XB_INIT -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_XB_INIT -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC' pipeline 'TOKEN_STREAM_VALUE_MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC'.
Command         create_rtl_model done; 0.251 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.067 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         gen_rtl kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.adb 
Command         db_write done; 0.116 sec.
Execute         db_write -model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_ACCUM_WRITEBACK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_ACCUM_WRITEBACK -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_ACCUM_WRITEBACK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.764 seconds; current allocated memory: 1.081 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_ACCUM_WRITEBACK -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
Execute         gen_rtl kernel_mhsa_Pipeline_ACCUM_WRITEBACK -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_ACCUM_WRITEBACK -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_ACCUM_WRITEBACK_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_ACCUM_WRITEBACK -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_ACCUM_WRITEBACK_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_ACCUM_WRITEBACK -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Pipeline_ACCUM_WRITEBACK -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK.adb 
Execute         db_write -model kernel_mhsa_Pipeline_ACCUM_WRITEBACK -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_ACCUM_WRITEBACK -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_RESIDUAL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_RESIDUAL -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_Pipeline_RESIDUAL' pipeline 'RESIDUAL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_RESIDUAL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.083 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_RESIDUAL -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_RESIDUAL 
Execute         gen_rtl kernel_mhsa_Pipeline_RESIDUAL -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_RESIDUAL 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_RESIDUAL -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_RESIDUAL_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.268 sec.
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_RESIDUAL -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_RESIDUAL_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.134 sec.
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_RESIDUAL -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.143 sec.
Execute         db_write -model kernel_mhsa_Pipeline_RESIDUAL -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL.adb 
Command         db_write done; 0.157 sec.
Execute         db_write -model kernel_mhsa_Pipeline_RESIDUAL -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_RESIDUAL -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_Pipeline_OUTPUT_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa_Pipeline_OUTPUT_WRITE -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_Pipeline_OUTPUT_WRITE' pipeline 'OUTPUT_WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_Pipeline_OUTPUT_WRITE/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_Pipeline_OUTPUT_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.085 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa_Pipeline_OUTPUT_WRITE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_mhsa_Pipeline_OUTPUT_WRITE 
Execute         gen_rtl kernel_mhsa_Pipeline_OUTPUT_WRITE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_mhsa_Pipeline_OUTPUT_WRITE 
Execute         syn_report -csynth -model kernel_mhsa_Pipeline_OUTPUT_WRITE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_OUTPUT_WRITE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa_Pipeline_OUTPUT_WRITE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_Pipeline_OUTPUT_WRITE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa_Pipeline_OUTPUT_WRITE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa_Pipeline_OUTPUT_WRITE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE.adb 
Execute         db_write -model kernel_mhsa_Pipeline_OUTPUT_WRITE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa_Pipeline_OUTPUT_WRITE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa -top_prefix  -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/current_token' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/position' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_mhsa' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'cache_initialized' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'current_token', 'position', 'weights' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_mhsa' is 9728 from HDL expression: (1'b1 == ap_CS_fsm_state64)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_11_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_15_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_current_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_att_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 1.8 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.95 seconds; current allocated memory: 1.112 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa -istop -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa 
Command         gen_rtl done; 3.332 sec.
Execute         gen_rtl kernel_mhsa -istop -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa 
Command         gen_rtl done; 0.261 sec.
Execute         syn_report -csynth -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.166 sec.
Execute         syn_report -rtlxml -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.194 sec.
Execute         syn_report -verbosereport -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 1.069 sec.
Execute         db_write -model kernel_mhsa -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.adb 
Command         db_write done; 0.259 sec.
Execute         db_write -model kernel_mhsa -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.143 sec.
Execute         gen_tb_info kernel_mhsa -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa 
Execute         export_constraint_db -f -tool general -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.constraint.tcl 
Execute         syn_report -designview -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.design.xml 
Command         syn_report done; 3.449 sec.
Execute         syn_report -csynthDesign -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth.rpt -MHOut C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -wcfg -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.protoinst 
Execute         sc_get_clocks kernel_mhsa 
Execute         sc_get_portdomain kernel_mhsa 
INFO-FLOW: Model list for RTL component generation: kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER kernel_mhsa_Pipeline_INPUT_COPY kernel_mhsa_Pipeline_VITIS_LOOP_19_1 kernel_mhsa_Pipeline_VITIS_LOOP_27_2 load_vec load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 load_mat compute_matmul_Pipeline_VITIS_LOOP_43_1 compute_matmul_Pipeline_execute_dot_product compute_matmul store_result matmul.1 pow_generic<float> RoPE kernel_mhsa_Pipeline_CACHE_STORE kernel_mhsa_Pipeline_VITIS_LOOP_128_1 kernel_mhsa_Outline_ATT_INIT kernel_mhsa_Pipeline_Q_LOAD kernel_mhsa_Pipeline_TOKEN_COMPUTE kernel_mhsa_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa_Outline_SOFTMAX_HEADS kernel_mhsa_Pipeline_XB_INIT kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa_Pipeline_ACCUM_WRITEBACK kernel_mhsa_Pipeline_RESIDUAL kernel_mhsa_Pipeline_OUTPUT_WRITE kernel_mhsa
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_INPUT_COPY] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_VITIS_LOOP_19_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_sparsemux_17_3_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_17_3_32_1_1
INFO-FLOW: Found component kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_VITIS_LOOP_27_2] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_vec] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_mat] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat.compgen.tcl 
INFO-FLOW: Handling components in module [compute_matmul_Pipeline_VITIS_LOOP_43_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_matmul_Pipeline_execute_dot_product] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_9_2_32_1_1
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_matmul] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb.
INFO-FLOW: Append model kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb
INFO-FLOW: Handling components in module [store_result] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [matmul_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d64_A.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d64_A
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d64_A.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d64_A
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d64_A.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d64_A
INFO-FLOW: Found component kernel_mhsa_start_for_compute_matmul_U0.
INFO-FLOW: Append model kernel_mhsa_start_for_compute_matmul_U0
INFO-FLOW: Found component kernel_mhsa_start_for_store_result_U0.
INFO-FLOW: Append model kernel_mhsa_start_for_store_result_U0
INFO-FLOW: Handling components in module [pow_generic_float_s] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_mul_10s_36s_36_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_10s_36s_36_1_1
INFO-FLOW: Found component kernel_mhsa_mul_25s_39ns_63_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_25s_39ns_63_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_11_4_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_11_4_32_1_1
INFO-FLOW: Found component kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1.
INFO-FLOW: Append model kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1
INFO-FLOW: Found component kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1.
INFO-FLOW: Append model kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1
INFO-FLOW: Found component kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi.
INFO-FLOW: Append model kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi
INFO-FLOW: Found component kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j.
INFO-FLOW: Append model kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j
INFO-FLOW: Handling components in module [RoPE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model kernel_mhsa_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_mul_29ns_28ns_57_2_1.
INFO-FLOW: Append model kernel_mhsa_mul_29ns_28ns_57_2_1
INFO-FLOW: Found component kernel_mhsa_mul_80s_24ns_80_2_1.
INFO-FLOW: Append model kernel_mhsa_mul_80s_24ns_80_2_1
INFO-FLOW: Found component kernel_mhsa_ctlz_30_30_1_1.
INFO-FLOW: Append model kernel_mhsa_ctlz_30_30_1_1
INFO-FLOW: Found component kernel_mhsa_mul_15ns_15ns_30_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_15ns_15ns_30_1_1
INFO-FLOW: Found component kernel_mhsa_mul_22ns_22ns_44_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_22ns_22ns_44_1_1
INFO-FLOW: Found component kernel_mhsa_mul_15ns_14ns_29_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_15ns_14ns_29_1_1
INFO-FLOW: Found component kernel_mhsa_mul_22ns_21s_43_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_22ns_21s_43_1_1
INFO-FLOW: Found component kernel_mhsa_mul_15ns_13s_28_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_15ns_13s_28_1_1
INFO-FLOW: Found component kernel_mhsa_ctlz_32_32_1_1.
INFO-FLOW: Append model kernel_mhsa_ctlz_32_32_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_33_4_1_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_33_4_1_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_17_3_1_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_17_3_1_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_9_3_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_9_3_32_1_1
INFO-FLOW: Found component kernel_mhsa_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_CACHE_STORE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_VITIS_LOOP_128_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Outline_ATT_INIT] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_Q_LOAD] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_TOKEN_COMPUTE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_25_4_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_25_4_32_1_1
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Outline_HEAD_COMPUTE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_softmax] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1
INFO-FLOW: Found component kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: Found component kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1
INFO-FLOW: Found component kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [kernel_mhsa_Outline_SOFTMAX_HEADS] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_XB_INIT] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_sparsemux_65_6_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_65_6_32_1_1
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_ACCUM_WRITEBACK] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_sparsemux_33_6_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_33_6_32_1_1
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_RESIDUAL] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_Pipeline_OUTPUT_WRITE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1
INFO-FLOW: Found component kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component kernel_mhsa_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model kernel_mhsa_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_mhsa_current_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_mhsa_current_input_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_mhsa_att_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_mhsa_att_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_mhsa_gmem0_m_axi.
INFO-FLOW: Append model kernel_mhsa_gmem0_m_axi
INFO-FLOW: Found component kernel_mhsa_gmem1_m_axi.
INFO-FLOW: Append model kernel_mhsa_gmem1_m_axi
INFO-FLOW: Found component kernel_mhsa_control_s_axi.
INFO-FLOW: Append model kernel_mhsa_control_s_axi
INFO-FLOW: Append model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER
INFO-FLOW: Append model kernel_mhsa_Pipeline_INPUT_COPY
INFO-FLOW: Append model kernel_mhsa_Pipeline_VITIS_LOOP_19_1
INFO-FLOW: Append model kernel_mhsa_Pipeline_VITIS_LOOP_27_2
INFO-FLOW: Append model load_vec
INFO-FLOW: Append model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1
INFO-FLOW: Append model load_mat
INFO-FLOW: Append model compute_matmul_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: Append model compute_matmul_Pipeline_execute_dot_product
INFO-FLOW: Append model compute_matmul
INFO-FLOW: Append model store_result
INFO-FLOW: Append model matmul_1
INFO-FLOW: Append model pow_generic_float_s
INFO-FLOW: Append model RoPE
INFO-FLOW: Append model kernel_mhsa_Pipeline_CACHE_STORE
INFO-FLOW: Append model kernel_mhsa_Pipeline_VITIS_LOOP_128_1
INFO-FLOW: Append model kernel_mhsa_Outline_ATT_INIT
INFO-FLOW: Append model kernel_mhsa_Pipeline_Q_LOAD
INFO-FLOW: Append model kernel_mhsa_Pipeline_TOKEN_COMPUTE
INFO-FLOW: Append model kernel_mhsa_Outline_HEAD_COMPUTE
INFO-FLOW: Append model kernel_softmax
INFO-FLOW: Append model kernel_mhsa_Outline_SOFTMAX_HEADS
INFO-FLOW: Append model kernel_mhsa_Pipeline_XB_INIT
INFO-FLOW: Append model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC
INFO-FLOW: Append model kernel_mhsa_Pipeline_ACCUM_WRITEBACK
INFO-FLOW: Append model kernel_mhsa_Pipeline_RESIDUAL
INFO-FLOW: Append model kernel_mhsa_Pipeline_OUTPUT_WRITE
INFO-FLOW: Append model kernel_mhsa
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_sparsemux_17_3_32_1_1 kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1 kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1 kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1 kernel_mhsa_sparsemux_9_2_32_1_1 kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb kernel_mhsa_flow_control_loop_pipe kernel_mhsa_fifo_w32_d64_A kernel_mhsa_fifo_w32_d64_A kernel_mhsa_fifo_w32_d64_A kernel_mhsa_start_for_compute_matmul_U0 kernel_mhsa_start_for_store_result_U0 kernel_mhsa_mul_10s_36s_36_1_1 kernel_mhsa_mul_25s_39ns_63_1_1 kernel_mhsa_sparsemux_11_4_32_1_1 kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1 kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1 kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j kernel_mhsa_sitofp_32ns_32_3_no_dsp_1 kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1 kernel_mhsa_mul_29ns_28ns_57_2_1 kernel_mhsa_mul_80s_24ns_80_2_1 kernel_mhsa_ctlz_30_30_1_1 kernel_mhsa_mul_15ns_15ns_30_1_1 kernel_mhsa_mul_22ns_22ns_44_1_1 kernel_mhsa_mul_15ns_14ns_29_1_1 kernel_mhsa_mul_22ns_21s_43_1_1 kernel_mhsa_mul_15ns_13s_28_1_1 kernel_mhsa_ctlz_32_32_1_1 kernel_mhsa_sparsemux_33_4_1_1_1 kernel_mhsa_sparsemux_33_4_1_1_1 kernel_mhsa_sparsemux_17_3_1_1_1 kernel_mhsa_sparsemux_9_3_32_1_1 kernel_mhsa_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1 kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1 kernel_mhsa_sparsemux_25_4_32_1_1 kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1 kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1 kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1 kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1 kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1 kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_sparsemux_65_6_32_1_1 kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_sparsemux_33_6_32_1_1 kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1 kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1 kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1 kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1 kernel_mhsa_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_RAM_1P_BRAM_1R1W kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W kernel_mhsa_current_input_RAM_AUTO_1R1W kernel_mhsa_att_RAM_AUTO_1R1W kernel_mhsa_gmem0_m_axi kernel_mhsa_gmem1_m_axi kernel_mhsa_control_s_axi kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER kernel_mhsa_Pipeline_INPUT_COPY kernel_mhsa_Pipeline_VITIS_LOOP_19_1 kernel_mhsa_Pipeline_VITIS_LOOP_27_2 load_vec load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 load_mat compute_matmul_Pipeline_VITIS_LOOP_43_1 compute_matmul_Pipeline_execute_dot_product compute_matmul store_result matmul_1 pow_generic_float_s RoPE kernel_mhsa_Pipeline_CACHE_STORE kernel_mhsa_Pipeline_VITIS_LOOP_128_1 kernel_mhsa_Outline_ATT_INIT kernel_mhsa_Pipeline_Q_LOAD kernel_mhsa_Pipeline_TOKEN_COMPUTE kernel_mhsa_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa_Outline_SOFTMAX_HEADS kernel_mhsa_Pipeline_XB_INIT kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa_Pipeline_ACCUM_WRITEBACK kernel_mhsa_Pipeline_RESIDUAL kernel_mhsa_Pipeline_OUTPUT_WRITE kernel_mhsa
INFO-FLOW: Generating C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_17_3_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d64_A
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d64_A
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d64_A
INFO-FLOW: To file: write model kernel_mhsa_start_for_compute_matmul_U0
INFO-FLOW: To file: write model kernel_mhsa_start_for_store_result_U0
INFO-FLOW: To file: write model kernel_mhsa_mul_10s_36s_36_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_25s_39ns_63_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_11_4_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1
INFO-FLOW: To file: write model kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1
INFO-FLOW: To file: write model kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi
INFO-FLOW: To file: write model kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j
INFO-FLOW: To file: write model kernel_mhsa_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_mul_29ns_28ns_57_2_1
INFO-FLOW: To file: write model kernel_mhsa_mul_80s_24ns_80_2_1
INFO-FLOW: To file: write model kernel_mhsa_ctlz_30_30_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_15ns_15ns_30_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_22ns_22ns_44_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_15ns_14ns_29_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_22ns_21s_43_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_15ns_13s_28_1_1
INFO-FLOW: To file: write model kernel_mhsa_ctlz_32_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_17_3_1_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_9_3_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_25_4_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_65_6_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_33_6_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_mhsa_current_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_mhsa_att_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_mhsa_gmem0_m_axi
INFO-FLOW: To file: write model kernel_mhsa_gmem1_m_axi
INFO-FLOW: To file: write model kernel_mhsa_control_s_axi
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_INPUT_COPY
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_VITIS_LOOP_19_1
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_VITIS_LOOP_27_2
INFO-FLOW: To file: write model load_vec
INFO-FLOW: To file: write model load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1
INFO-FLOW: To file: write model load_mat
INFO-FLOW: To file: write model compute_matmul_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: To file: write model compute_matmul_Pipeline_execute_dot_product
INFO-FLOW: To file: write model compute_matmul
INFO-FLOW: To file: write model store_result
INFO-FLOW: To file: write model matmul_1
INFO-FLOW: To file: write model pow_generic_float_s
INFO-FLOW: To file: write model RoPE
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_CACHE_STORE
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_VITIS_LOOP_128_1
INFO-FLOW: To file: write model kernel_mhsa_Outline_ATT_INIT
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_Q_LOAD
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_TOKEN_COMPUTE
INFO-FLOW: To file: write model kernel_mhsa_Outline_HEAD_COMPUTE
INFO-FLOW: To file: write model kernel_softmax
INFO-FLOW: To file: write model kernel_mhsa_Outline_SOFTMAX_HEADS
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_XB_INIT
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_ACCUM_WRITEBACK
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_RESIDUAL
INFO-FLOW: To file: write model kernel_mhsa_Pipeline_OUTPUT_WRITE
INFO-FLOW: To file: write model kernel_mhsa
INFO-FLOW: Generating C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name versalprimees1 -data parts 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/vhdl' dstVlogDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/vlog' tclDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db' modelList='kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_sparsemux_17_3_32_1_1
kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
kernel_mhsa_sparsemux_9_2_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_fifo_w32_d64_A
kernel_mhsa_fifo_w32_d64_A
kernel_mhsa_fifo_w32_d64_A
kernel_mhsa_start_for_compute_matmul_U0
kernel_mhsa_start_for_store_result_U0
kernel_mhsa_mul_10s_36s_36_1_1
kernel_mhsa_mul_25s_39ns_63_1_1
kernel_mhsa_sparsemux_11_4_32_1_1
kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1
kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1
kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi
kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j
kernel_mhsa_sitofp_32ns_32_3_no_dsp_1
kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
kernel_mhsa_mul_29ns_28ns_57_2_1
kernel_mhsa_mul_80s_24ns_80_2_1
kernel_mhsa_ctlz_30_30_1_1
kernel_mhsa_mul_15ns_15ns_30_1_1
kernel_mhsa_mul_22ns_22ns_44_1_1
kernel_mhsa_mul_15ns_14ns_29_1_1
kernel_mhsa_mul_22ns_21s_43_1_1
kernel_mhsa_mul_15ns_13s_28_1_1
kernel_mhsa_ctlz_32_32_1_1
kernel_mhsa_sparsemux_33_4_1_1_1
kernel_mhsa_sparsemux_33_4_1_1_1
kernel_mhsa_sparsemux_17_3_1_1_1
kernel_mhsa_sparsemux_9_3_32_1_1
kernel_mhsa_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
kernel_mhsa_sparsemux_25_4_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1
kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1
kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1
kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1
kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_sparsemux_65_6_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_sparsemux_33_6_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1
kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
kernel_mhsa_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_RAM_1P_BRAM_1R1W
kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
kernel_mhsa_current_input_RAM_AUTO_1R1W
kernel_mhsa_att_RAM_AUTO_1R1W
kernel_mhsa_gmem0_m_axi
kernel_mhsa_gmem1_m_axi
kernel_mhsa_control_s_axi
kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER
kernel_mhsa_Pipeline_INPUT_COPY
kernel_mhsa_Pipeline_VITIS_LOOP_19_1
kernel_mhsa_Pipeline_VITIS_LOOP_27_2
load_vec
load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1
load_mat
compute_matmul_Pipeline_VITIS_LOOP_43_1
compute_matmul_Pipeline_execute_dot_product
compute_matmul
store_result
matmul_1
pow_generic_float_s
RoPE
kernel_mhsa_Pipeline_CACHE_STORE
kernel_mhsa_Pipeline_VITIS_LOOP_128_1
kernel_mhsa_Outline_ATT_INIT
kernel_mhsa_Pipeline_Q_LOAD
kernel_mhsa_Pipeline_TOKEN_COMPUTE
kernel_mhsa_Outline_HEAD_COMPUTE
kernel_softmax
kernel_mhsa_Outline_SOFTMAX_HEADS
kernel_mhsa_Pipeline_XB_INIT
kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC
kernel_mhsa_Pipeline_ACCUM_WRITEBACK
kernel_mhsa_Pipeline_RESIDUAL
kernel_mhsa_Pipeline_OUTPUT_WRITE
kernel_mhsa
' expOnly='0'
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data names -quiet 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info -quiet 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 10.905 seconds; current allocated memory: 1.138 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_mhsa_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_sparsemux_17_3_32_1_1
kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
kernel_mhsa_sparsemux_9_2_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_fifo_w32_d64_A
kernel_mhsa_fifo_w32_d64_A
kernel_mhsa_fifo_w32_d64_A
kernel_mhsa_start_for_compute_matmul_U0
kernel_mhsa_start_for_store_result_U0
kernel_mhsa_mul_10s_36s_36_1_1
kernel_mhsa_mul_25s_39ns_63_1_1
kernel_mhsa_sparsemux_11_4_32_1_1
kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1
kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1
kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrfYi
kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayg8j
kernel_mhsa_sitofp_32ns_32_3_no_dsp_1
kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
kernel_mhsa_mul_29ns_28ns_57_2_1
kernel_mhsa_mul_80s_24ns_80_2_1
kernel_mhsa_ctlz_30_30_1_1
kernel_mhsa_mul_15ns_15ns_30_1_1
kernel_mhsa_mul_22ns_22ns_44_1_1
kernel_mhsa_mul_15ns_14ns_29_1_1
kernel_mhsa_mul_22ns_21s_43_1_1
kernel_mhsa_mul_15ns_13s_28_1_1
kernel_mhsa_ctlz_32_32_1_1
kernel_mhsa_sparsemux_33_4_1_1_1
kernel_mhsa_sparsemux_33_4_1_1_1
kernel_mhsa_sparsemux_17_3_1_1_1
kernel_mhsa_sparsemux_9_3_32_1_1
kernel_mhsa_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
kernel_mhsa_sparsemux_25_4_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1
kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1
kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1
kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1
kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_sparsemux_65_6_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_sparsemux_33_6_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1
kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
kernel_mhsa_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_RAM_1P_BRAM_1R1W
kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W
kernel_mhsa_current_input_RAM_AUTO_1R1W
kernel_mhsa_att_RAM_AUTO_1R1W
kernel_mhsa_gmem0_m_axi
kernel_mhsa_gmem1_m_axi
kernel_mhsa_control_s_axi
kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER
kernel_mhsa_Pipeline_INPUT_COPY
kernel_mhsa_Pipeline_VITIS_LOOP_19_1
kernel_mhsa_Pipeline_VITIS_LOOP_27_2
load_vec
load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1
load_mat
compute_matmul_Pipeline_VITIS_LOOP_43_1
compute_matmul_Pipeline_execute_dot_product
compute_matmul
store_result
matmul_1
pow_generic_float_s
RoPE
kernel_mhsa_Pipeline_CACHE_STORE
kernel_mhsa_Pipeline_VITIS_LOOP_128_1
kernel_mhsa_Outline_ATT_INIT
kernel_mhsa_Pipeline_Q_LOAD
kernel_mhsa_Pipeline_TOKEN_COMPUTE
kernel_mhsa_Outline_HEAD_COMPUTE
kernel_softmax
kernel_mhsa_Outline_SOFTMAX_HEADS
kernel_mhsa_Pipeline_XB_INIT
kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC
kernel_mhsa_Pipeline_ACCUM_WRITEBACK
kernel_mhsa_Pipeline_RESIDUAL
kernel_mhsa_Pipeline_OUTPUT_WRITE
kernel_mhsa
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_INPUT_COPY.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_19_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_27_2.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_VITIS_LOOP_43_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul_Pipeline_execute_dot_product.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_matmul.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/store_result.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_CACHE_STORE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_VITIS_LOOP_128_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_ATT_INIT.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_Q_LOAD.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_COMPUTE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_HEAD_COMPUTE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Outline_SOFTMAX_HEADS.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_XB_INIT.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_ACCUM_WRITEBACK.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_RESIDUAL.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_Pipeline_OUTPUT_WRITE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data names -quiet 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info -quiet 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.constraint.tcl 
Execute         sc_get_clocks kernel_mhsa 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_facc_32ns_32ns_1ns_32_2_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 9 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST kernel_mhsa MODULE2INSTS {kernel_mhsa kernel_mhsa kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER grp_kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER_fu_1260 kernel_mhsa_Pipeline_INPUT_COPY grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1648 kernel_mhsa_Pipeline_VITIS_LOOP_19_1 grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1663 kernel_mhsa_Outline_ATT_INIT grp_kernel_mhsa_Outline_ATT_INIT_fu_1676 kernel_mhsa_Pipeline_VITIS_LOOP_128_1 grp_kernel_mhsa_Pipeline_VITIS_LOOP_128_1_fu_66 kernel_mhsa_Pipeline_XB_INIT grp_kernel_mhsa_Pipeline_XB_INIT_fu_1694 kernel_mhsa_Pipeline_VITIS_LOOP_27_2 grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1706 matmul_1 grp_matmul_1_fu_1730 load_vec load_vec_U0 load_mat load_mat_U0 load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_fu_73 compute_matmul compute_matmul_U0 compute_matmul_Pipeline_VITIS_LOOP_43_1 grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30 compute_matmul_Pipeline_execute_dot_product grp_compute_matmul_Pipeline_execute_dot_product_fu_44 store_result store_result_U0 RoPE grp_RoPE_fu_1762 pow_generic_float_s grp_pow_generic_float_s_fu_617 kernel_mhsa_Pipeline_CACHE_STORE grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1801 kernel_mhsa_Outline_HEAD_COMPUTE grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_2207 kernel_mhsa_Pipeline_Q_LOAD grp_kernel_mhsa_Pipeline_Q_LOAD_fu_556 kernel_mhsa_Pipeline_TOKEN_COMPUTE grp_kernel_mhsa_Pipeline_TOKEN_COMPUTE_fu_641 kernel_mhsa_Outline_SOFTMAX_HEADS grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_2426 kernel_softmax grp_kernel_softmax_fu_94 kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2442 kernel_mhsa_Pipeline_ACCUM_WRITEBACK grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2719 kernel_mhsa_Pipeline_RESIDUAL grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2796 kernel_mhsa_Pipeline_OUTPUT_WRITE grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2816} INST2MODULE {kernel_mhsa kernel_mhsa grp_kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER_fu_1260 kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1648 kernel_mhsa_Pipeline_INPUT_COPY grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1663 kernel_mhsa_Pipeline_VITIS_LOOP_19_1 grp_kernel_mhsa_Outline_ATT_INIT_fu_1676 kernel_mhsa_Outline_ATT_INIT grp_kernel_mhsa_Pipeline_VITIS_LOOP_128_1_fu_66 kernel_mhsa_Pipeline_VITIS_LOOP_128_1 grp_kernel_mhsa_Pipeline_XB_INIT_fu_1694 kernel_mhsa_Pipeline_XB_INIT grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1706 kernel_mhsa_Pipeline_VITIS_LOOP_27_2 grp_matmul_1_fu_1730 matmul_1 load_vec_U0 load_vec load_mat_U0 load_mat grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_fu_73 load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 compute_matmul_U0 compute_matmul grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30 compute_matmul_Pipeline_VITIS_LOOP_43_1 grp_compute_matmul_Pipeline_execute_dot_product_fu_44 compute_matmul_Pipeline_execute_dot_product store_result_U0 store_result grp_RoPE_fu_1762 RoPE grp_pow_generic_float_s_fu_617 pow_generic_float_s grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1801 kernel_mhsa_Pipeline_CACHE_STORE grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_2207 kernel_mhsa_Outline_HEAD_COMPUTE grp_kernel_mhsa_Pipeline_Q_LOAD_fu_556 kernel_mhsa_Pipeline_Q_LOAD grp_kernel_mhsa_Pipeline_TOKEN_COMPUTE_fu_641 kernel_mhsa_Pipeline_TOKEN_COMPUTE grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_2426 kernel_mhsa_Outline_SOFTMAX_HEADS grp_kernel_softmax_fu_94 kernel_softmax grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2442 kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2719 kernel_mhsa_Pipeline_ACCUM_WRITEBACK grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2796 kernel_mhsa_Pipeline_RESIDUAL grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2816 kernel_mhsa_Pipeline_OUTPUT_WRITE} INSTDATA {kernel_mhsa {DEPTH 1 CHILDREN {grp_kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER_fu_1260 grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1648 grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1663 grp_kernel_mhsa_Outline_ATT_INIT_fu_1676 grp_kernel_mhsa_Pipeline_XB_INIT_fu_1694 grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1706 grp_matmul_1_fu_1730 grp_RoPE_fu_1762 grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1801 grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_2207 grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_2426 grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2442 grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2719 grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2796 grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2816}} grp_kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER_fu_1260 {DEPTH 2 CHILDREN {}} grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1648 {DEPTH 2 CHILDREN {}} grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1663 {DEPTH 2 CHILDREN {}} grp_kernel_mhsa_Outline_ATT_INIT_fu_1676 {DEPTH 2 CHILDREN grp_kernel_mhsa_Pipeline_VITIS_LOOP_128_1_fu_66} grp_kernel_mhsa_Pipeline_VITIS_LOOP_128_1_fu_66 {DEPTH 3 CHILDREN {}} grp_kernel_mhsa_Pipeline_XB_INIT_fu_1694 {DEPTH 2 CHILDREN {}} grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1706 {DEPTH 2 CHILDREN {}} grp_matmul_1_fu_1730 {DEPTH 2 CHILDREN {load_vec_U0 load_mat_U0 compute_matmul_U0 store_result_U0}} load_vec_U0 {DEPTH 3 CHILDREN {}} load_mat_U0 {DEPTH 3 CHILDREN grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_fu_73} grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1_fu_73 {DEPTH 4 CHILDREN {}} compute_matmul_U0 {DEPTH 3 CHILDREN {grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30 grp_compute_matmul_Pipeline_execute_dot_product_fu_44}} grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30 {DEPTH 4 CHILDREN {}} grp_compute_matmul_Pipeline_execute_dot_product_fu_44 {DEPTH 4 CHILDREN {}} store_result_U0 {DEPTH 3 CHILDREN {}} grp_RoPE_fu_1762 {DEPTH 2 CHILDREN grp_pow_generic_float_s_fu_617} grp_pow_generic_float_s_fu_617 {DEPTH 3 CHILDREN {}} grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1801 {DEPTH 2 CHILDREN {}} grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_2207 {DEPTH 2 CHILDREN {grp_kernel_mhsa_Pipeline_Q_LOAD_fu_556 grp_kernel_mhsa_Pipeline_TOKEN_COMPUTE_fu_641}} grp_kernel_mhsa_Pipeline_Q_LOAD_fu_556 {DEPTH 3 CHILDREN {}} grp_kernel_mhsa_Pipeline_TOKEN_COMPUTE_fu_641 {DEPTH 3 CHILDREN {}} grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_2426 {DEPTH 2 CHILDREN grp_kernel_softmax_fu_94} grp_kernel_softmax_fu_94 {DEPTH 3 CHILDREN {}} grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2442 {DEPTH 2 CHILDREN {}} grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2719 {DEPTH 2 CHILDREN {}} grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2796 {DEPTH 2 CHILDREN {}} grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2816 {DEPTH 2 CHILDREN {}}} MODULEDATA {kernel_mhsa_Pipeline_INIT_OUTER_INIT_INNER {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_3209_p2 SOURCE kernel_MHSA.cpp:33 VARIABLE add_ln33 LOOP INIT_OUTER_INIT_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln33_fu_3215_p2 SOURCE kernel_MHSA.cpp:33 VARIABLE icmp_ln33 LOOP INIT_OUTER_INIT_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_3227_p2 SOURCE kernel_MHSA.cpp:35 VARIABLE icmp_ln35 LOOP INIT_OUTER_INIT_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_fu_3233_p3 SOURCE kernel_MHSA.cpp:33 VARIABLE select_ln33 LOOP INIT_OUTER_INIT_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_3241_p2 SOURCE kernel_MHSA.cpp:33 VARIABLE add_ln33_1 LOOP INIT_OUTER_INIT_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln33_1_fu_3247_p3 SOURCE kernel_MHSA.cpp:33 VARIABLE select_ln33_1 LOOP INIT_OUTER_INIT_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_3296_p2 SOURCE kernel_MHSA.cpp:35 VARIABLE add_ln35 LOOP INIT_OUTER_INIT_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_Pipeline_INPUT_COPY {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_218_p2 SOURCE kernel_MHSA.cpp:71 VARIABLE add_ln71 LOOP INPUT_COPY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_224_p2 SOURCE kernel_MHSA.cpp:71 VARIABLE icmp_ln71 LOOP INPUT_COPY BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_Pipeline_VITIS_LOOP_19_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_208_p2 SOURCE kernel_RMS_Norm.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_214_p2 SOURCE kernel_RMS_Norm.cpp:19 VARIABLE icmp_ln19 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U203 SOURCE kernel_RMS_Norm.cpp:20 VARIABLE v LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_278_p2 SOURCE kernel_RMS_Norm.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmacc PRAGMA {} RTLNAME fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U204 SOURCE kernel_RMS_Norm.cpp:21 VARIABLE sum_local_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmacc} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} kernel_mhsa_Pipeline_VITIS_LOOP_27_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_354_p2 SOURCE kernel_RMS_Norm.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_360_p2 SOURCE kernel_RMS_Norm.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U218 SOURCE kernel_RMS_Norm.cpp:28 VARIABLE tmp_2 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U217 SOURCE kernel_RMS_Norm.cpp:28 VARIABLE mul13_i LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} load_vec {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_205_p2 SOURCE kernel_MatMul.cpp:12 VARIABLE add_ln12 LOOP mem_rd BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln12_fu_211_p2 SOURCE kernel_MatMul.cpp:12 VARIABLE icmp_ln12 LOOP mem_rd BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U239 SOURCE kernel_MatMul.cpp:15 VARIABLE tmp LOOP mem_rd BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_91_p2 SOURCE kernel_MatMul.cpp:23 VARIABLE add_ln23 LOOP mem_rd_VITIS_LOOP_25_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_fu_97_p2 SOURCE kernel_MatMul.cpp:23 VARIABLE icmp_ln23 LOOP mem_rd_VITIS_LOOP_25_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_94_p2 SOURCE kernel_MatMul.cpp:23 VARIABLE add_ln23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_matmul_Pipeline_VITIS_LOOP_43_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE kernel_MatMul.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_133_p2 SOURCE kernel_MatMul.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_matmul_Pipeline_execute_dot_product {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_176_p2 SOURCE kernel_MatMul.cpp:50 VARIABLE add_ln50 LOOP execute_dot_product BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln50_fu_182_p2 SOURCE kernel_MatMul.cpp:50 VARIABLE icmp_ln50 LOOP execute_dot_product BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_191_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53 LOOP execute_dot_product BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln50_fu_197_p3 SOURCE kernel_MatMul.cpp:50 VARIABLE select_ln50 LOOP execute_dot_product BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_151_p3 SOURCE kernel_MatMul.cpp:50 VARIABLE select_ln50_1 LOOP execute_dot_product BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U262 SOURCE kernel_MatMul.cpp:56 VARIABLE tmp LOOP execute_dot_product BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U261 SOURCE kernel_MatMul.cpp:56 VARIABLE sum_local LOOP execute_dot_product BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_243_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE add_ln53 LOOP execute_dot_product BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_1_fu_249_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53_1 LOOP execute_dot_product BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} compute_matmul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_U SOURCE {} VARIABLE compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_U SOURCE {} VARIABLE compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_U SOURCE {} VARIABLE compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_U SOURCE {} VARIABLE compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 192 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} store_result {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_195_p2 SOURCE kernel_MatMul.cpp:66 VARIABLE add_ln66 LOOP mem_wr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln66_fu_201_p2 SOURCE kernel_MatMul.cpp:66 VARIABLE icmp_ln66 LOOP mem_wr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vector_stream_U SOURCE kernel_MatMul.cpp:81 VARIABLE vector_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matrix_stream_U SOURCE kernel_MatMul.cpp:82 VARIABLE matrix_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME result_stream_U SOURCE kernel_MatMul.cpp:83 VARIABLE result_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} pow_generic_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_277_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317} VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME y_is_0_fu_287_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334} VARIABLE y_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_292_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18} VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_1_fu_236_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18} VARIABLE icmp_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_inf_fu_297_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18} VARIABLE y_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_2_fu_242_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_NaN_fu_302_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE y_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln378_fu_307_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE or_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME UnifiedRetVal_fu_923_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE select_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln413_fu_731_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413} VARIABLE xor_ln413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_fu_736_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_260_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_frac_2_fu_266_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_39ns_63_1_1_U309 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539} VARIABLE m_frac_l LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln545_fu_333_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE sub_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln545_fu_360_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE select_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln545_fu_374_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE ashr_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln545_fu_380_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE shl_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_l_fu_394_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE m_fix_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln546_fu_508_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE shl_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln546_fu_513_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE ashr_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_back_fu_518_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE m_fix_back LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln552_fu_404_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552} VARIABLE shl_ln552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_fu_410_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln553_fu_423_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE shl_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln553_fu_429_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE ashr_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_1_fu_435_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_2_fu_442_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_12ns_16s_25_4_1_U311 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE mul_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_12ns_16s_25_4_1_U311 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln563_fu_561_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE icmp_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_1_fu_567_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln563_fu_573_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE select_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_fu_581_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE r_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_36s_36_1_1_U308 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568} VARIABLE mul_ln568 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_fu_611_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574} VARIABLE sub_ln574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_664_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:160} VARIABLE add_ln160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_706_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_18ns_44ns_44_4_1_U312 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE mul_ln616 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_18ns_18ns_44ns_44_4_1_U312 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE zext_ln616_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_18ns_44ns_44_4_1_U312 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_719_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624} VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_2_fu_747_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE r_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_fu_497_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln628_1_fu_525_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_fu_753_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_2_fu_767_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln628_fu_773_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE or_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME UnifiedRetVal_fu_923_p6 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629} VARIABLE select_ln629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_sig_fu_804_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE out_sig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_816_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657} VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln378_fu_838_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE xor_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_fu_843_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_1_fu_849_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln431_fu_854_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE xor_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_fu_859_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE or_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln438_fu_864_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE xor_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_1_fu_870_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_2_fu_876_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_1_fu_882_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln628_fu_888_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE xor_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln645_fu_894_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE icmp_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_fu_900_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_1_fu_906_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_4_32_1_1_U310 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE UnifiedRetVal LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {27 512 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 6 BRAM 1 URAM 0}} RoPE {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_3_no_dsp_1_U326 SOURCE kernel_Rope.cpp:4 VARIABLE conv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln16_fu_702_p2 SOURCE kernel_Rope.cpp:16 VARIABLE icmp_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_3_no_dsp_1_U326 SOURCE kernel_Rope.cpp:19 VARIABLE conv1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U321 SOURCE kernel_Rope.cpp:19 VARIABLE mul LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U322 SOURCE kernel_Rope.cpp:19 VARIABLE y_assign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U323 SOURCE kernel_Rope.cpp:19 VARIABLE val LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME closepath_fu_775_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE closepath LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Ex_fu_923_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454} VARIABLE Ex LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln453_fu_928_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453} VARIABLE select_ln453 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_781_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE add_ln376 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME addr_fu_787_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE addr LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln379_fu_821_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379} VARIABLE shl_ln379 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_80s_24ns_80_2_1_U330 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468} VARIABLE h LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_fu_890_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE k LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Mx_bits_1_fu_901_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492} VARIABLE Mx_bits_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Mx_bits_3_fu_907_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491} VARIABLE Mx_bits_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_30_30_1_1_U331 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75} VARIABLE Mx_zeros LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln504_fu_954_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504} VARIABLE shl_ln504 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Ex_1_fu_963_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505} VARIABLE Ex_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln506_fu_992_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE sub_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_fu_997_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln506_fu_1010_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE lshr_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln506_fu_1016_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE shl_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_1_fu_1022_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_15ns_30_1_1_U332 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69} VARIABLE mul_ln69 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_22ns_44_1_1_U333 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73} VARIABLE mul_ln73 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_14ns_29_1_1_U334 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74} VARIABLE mul_ln74 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cos_result_fu_1334_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75} VARIABLE cos_result LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_21s_43_1_1_U335 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78} VARIABLE mul_ln78 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_13s_28_1_1_U336 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79} VARIABLE mul_ln79 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_1280_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE add_ln80 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_1290_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE add_ln80_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_29ns_28ns_57_2_1_U329 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE mul_ln80 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U337 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U340 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_fu_1510_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_fu_1519_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_1_fu_1524_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_1_fu_1534_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_2_fu_1540_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME newexp_2_fu_1551_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300} VARIABLE newexp_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME significand_fu_1581_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE significand LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U338 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U339 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_2_fu_1595_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_1_fu_1604_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_4_fu_1609_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_3_fu_1618_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_5_fu_1623_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln306_fu_1456_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE icmp_ln306 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln306_fu_1654_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE or_ln306 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_518_fu_1683_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE empty_518 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U341 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175} VARIABLE sin_results_sign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U342 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176} VARIABLE cos_results_sign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_fu_854_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE icmp_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_1_fu_859_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE icmp_ln179_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln179_fu_864_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE and_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln186_fu_987_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE icmp_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln186_fu_1841_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE xor_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sin_results_sign_1_fu_1846_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_sign_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_fu_1852_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE select_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln186_fu_1859_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE or_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_exp_fu_1864_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_exp LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_2_fu_1872_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE select_ln186_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sig_fu_1879_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_sig LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cos_results_sign_1_fu_1887_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE cos_results_sign_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sign_2_fu_1893_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_sign_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_exp_1_fu_1899_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_exp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sig_1_fu_1906_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_sig_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_and_ln179_fu_1913_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE not_and_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cos_results_sign_2_fu_1918_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE cos_results_sign_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_exp_1_fu_1924_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_exp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_519_fu_1931_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE empty_519 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_exp_2_fu_1935_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_exp_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_sig_1_cast_fu_1943_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_sig_1_cast LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_sig_1_fu_1951_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_sig_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_1_1_1_U343 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE tmp_43 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_out_2_fu_2043_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE s_out_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_out_2_fu_2050_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE c_out_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U345 SOURCE kernel_Rope.cpp:22 VARIABLE tmp_44 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U344 SOURCE kernel_Rope.cpp:22 VARIABLE tmp_45 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U324 SOURCE kernel_Rope.cpp:22 VARIABLE mul7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmsub PRAGMA {} RTLNAME fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U328 SOURCE kernel_Rope.cpp:22 VARIABLE sub LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U325 SOURCE kernel_Rope.cpp:23 VARIABLE mul5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U327 SOURCE kernel_Rope.cpp:23 VARIABLE add LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_708_p2 SOURCE kernel_Rope.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME ref_4oPi_table_100_U SOURCE {} VARIABLE ref_4oPi_table_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {100 13 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_cos_K0_U SOURCE {} VARIABLE second_order_float_cos_K0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {28 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_cos_K1_U SOURCE {} VARIABLE second_order_float_cos_K1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {22 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_cos_K2_U SOURCE {} VARIABLE second_order_float_cos_K2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {14 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_K0_U SOURCE {} VARIABLE second_order_float_sin_K0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {29 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_K1_U SOURCE {} VARIABLE second_order_float_sin_K1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {21 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_K2_U SOURCE {} VARIABLE second_order_float_sin_K2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {13 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 26 BRAM 1 URAM 0}} kernel_mhsa_Pipeline_CACHE_STORE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_3259_p2 SOURCE kernel_MHSA.cpp:113 VARIABLE add_ln113 LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln113_fu_3265_p2 SOURCE kernel_MHSA.cpp:113 VARIABLE icmp_ln113 LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U385 SOURCE kernel_MHSA.cpp:115 VARIABLE tmp_3 LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_3442_p2 SOURCE kernel_MHSA.cpp:115 VARIABLE add_ln115 LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U386 SOURCE kernel_MHSA.cpp:116 VARIABLE tmp_4 LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_Pipeline_VITIS_LOOP_128_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_278_p2 SOURCE kernel_MHSA.cpp:128 VARIABLE add_ln128 LOOP VITIS_LOOP_128_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln128_fu_288_p2 SOURCE kernel_MHSA.cpp:128 VARIABLE icmp_ln128 LOOP VITIS_LOOP_128_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_Outline_ATT_INIT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_105_p2 SOURCE kernel_MHSA.cpp:127 VARIABLE add_ln127 LOOP ATT_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_fu_111_p2 SOURCE kernel_MHSA.cpp:127 VARIABLE icmp_ln127 LOOP ATT_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_Pipeline_Q_LOAD {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_1152_p2 SOURCE kernel_MHSA.cpp:143 VARIABLE add_ln143 LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_fu_1158_p2 SOURCE kernel_MHSA.cpp:143 VARIABLE icmp_ln143 LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_1186_p2 SOURCE kernel_MHSA.cpp:145 VARIABLE add_ln145 LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U625 SOURCE kernel_MHSA.cpp:145 VARIABLE q_head_local LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_Pipeline_TOKEN_COMPUTE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_9186_p2 SOURCE kernel_MHSA.cpp:149 VARIABLE add_ln149 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln149_fu_9080_p2 SOURCE kernel_MHSA.cpp:149 VARIABLE icmp_ln149 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U716 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U717 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_1 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U708 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_1 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U718 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_2 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U709 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_2 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U719 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_3 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U710 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_3 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U720 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_4 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U711 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_4 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U700 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_4 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U721 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_5 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U712 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_5 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U700 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_5 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U722 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_6 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U713 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_6 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U700 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_6 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U723 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_7 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U714 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_7 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U700 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_7 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U716 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_8 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U701 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_8 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U717 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_9 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U708 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_9 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U701 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_9 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U718 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_10 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U709 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_s LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U701 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_10 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U719 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_11 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U710 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_10 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U701 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_11 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U720 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_12 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U711 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_11 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U702 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_12 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U721 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_13 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U712 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_12 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U702 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_13 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U722 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_14 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U713 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_13 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U702 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_14 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U723 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_15 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U714 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_14 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U702 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_15 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U716 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_16 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U703 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_16 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U717 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_17 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U708 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_16 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U703 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_17 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U718 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_18 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U709 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_17 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U703 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_18 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U719 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_19 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U710 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_18 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U703 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_19 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U720 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_20 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U711 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_19 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U704 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_20 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U721 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_21 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U712 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_20 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U704 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_21 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U722 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_22 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U713 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_21 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U704 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_22 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U723 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_23 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U714 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_22 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U704 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_23 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U716 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_24 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U705 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_24 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U717 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_25 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U708 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_24 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U705 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_25 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U718 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_26 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U709 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_25 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U705 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_26 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U719 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_27 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U710 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_26 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U705 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_27 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U720 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_28 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U711 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_27 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U706 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_28 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U721 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_29 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U712 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_28 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U706 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_29 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U722 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_30 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U713 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_29 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U706 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_30 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U723 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_31 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U714 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_30 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U706 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_31 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U716 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_32 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U717 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_33 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U708 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_32 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U718 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_34 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U709 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_33 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U719 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_35 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U710 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_34 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U720 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_36 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U711 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_35 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U700 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_36 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U721 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_37 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U712 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_36 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U700 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_37 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U722 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_38 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U713 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_37 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U700 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_38 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U723 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_39 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U714 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_38 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U700 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_39 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U716 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_40 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U701 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_40 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U717 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_41 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U708 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_40 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U701 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_41 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U718 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_42 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U709 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_41 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U701 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_42 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U719 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_43 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U710 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_42 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U701 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_43 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U720 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_44 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U711 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_43 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U702 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_44 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U721 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_45 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U712 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_44 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U702 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_45 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U722 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_46 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U713 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_45 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U702 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_46 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U723 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_47 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U714 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_46 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U702 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_47 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U724 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_48 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U703 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_48 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U725 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_49 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U708 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_48 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U703 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_49 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U726 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_50 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U709 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_49 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U703 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_50 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U727 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_51 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U710 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_50 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U703 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_51 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U728 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_52 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U711 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_51 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U704 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_52 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U729 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_53 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U712 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_52 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U704 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_53 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U730 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_54 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U713 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_53 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U704 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_54 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U731 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_55 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U714 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_54 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U704 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_55 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U724 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_56 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U705 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_56 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U725 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_57 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U708 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_56 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U705 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_57 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U726 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_58 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U709 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_57 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U705 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_58 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U727 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_59 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U710 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_58 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U705 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_59 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U728 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_60 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U711 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_59 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U706 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_60 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U729 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_61 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U712 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_60 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U706 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_61 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U730 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_62 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U713 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_61 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U706 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_62 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U731 SOURCE kernel_MHSA.cpp:158 VARIABLE k_val_63 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U714 SOURCE kernel_MHSA.cpp:160 VARIABLE mul138_62 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U706 SOURCE kernel_MHSA.cpp:160 VARIABLE dot_63 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 28 BRAM 0 URAM 0}} kernel_mhsa_Outline_HEAD_COMPUTE {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln136_fu_946_p2 SOURCE kernel_MHSA.cpp:136 VARIABLE icmp_ln136 LOOP HEAD_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_952_p2 SOURCE kernel_MHSA.cpp:136 VARIABLE add_ln136 LOOP HEAD_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_1223_p2 SOURCE kernel_MHSA.cpp:136 VARIABLE add_ln136_1 LOOP HEAD_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 28 BRAM 0 URAM 0}} kernel_softmax {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME vec_local_U SOURCE kernel_Softmax.cpp:7 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 768 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_249_p2 SOURCE kernel_Softmax.cpp:10 VARIABLE i LOOP load BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln10_fu_264_p2 SOURCE kernel_Softmax.cpp:10 VARIABLE icmp_ln10 LOOP load BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln21_8_fu_322_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_9_fu_328_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln21_4_fu_350_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE or_ln21_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln21_10_fu_334_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_11_fu_340_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln21_5_fu_354_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE or_ln21_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln21_4_fu_358_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE and_ln21_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_1_no_dsp_1_U1035 SOURCE kernel_Softmax.cpp:21 VARIABLE tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln21_5_fu_364_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE and_ln21_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_378_p2 SOURCE kernel_Softmax.cpp:17 VARIABLE i_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln21_4_fu_448_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_4 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_5_fu_454_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_5 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln21_2_fu_460_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE or_ln21_2 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln21_6_fu_466_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_6 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_7_fu_472_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_7 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln21_3_fu_478_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE or_ln21_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_1_no_dsp_1_U1035 SOURCE kernel_Softmax.cpp:21 VARIABLE tmp_s LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln21_2_fu_491_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE and_ln21_2 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln21_3_fu_497_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE and_ln21_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_5_fu_503_p3 SOURCE kernel_Softmax.cpp:21 VARIABLE max_val_5 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln21_fu_544_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_1_fu_550_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln21_fu_556_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE or_ln21 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln21_2_fu_562_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_2 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_3_fu_568_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE icmp_ln21_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln21_1_fu_574_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE or_ln21_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_1_no_dsp_1_U1035 SOURCE kernel_Softmax.cpp:21 VARIABLE tmp_7 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln21_fu_586_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE and_ln21 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln21_1_fu_592_p2 SOURCE kernel_Softmax.cpp:21 VARIABLE and_ln21_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_7_fu_598_p3 SOURCE kernel_Softmax.cpp:21 VARIABLE max_val_7 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_402_p2 SOURCE kernel_Softmax.cpp:17 VARIABLE add_ln17 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln17_fu_408_p2 SOURCE kernel_Softmax.cpp:17 VARIABLE icmp_ln17 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_604_p2 SOURCE kernel_Softmax.cpp:27 VARIABLE i_4 LOOP compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_610_p2 SOURCE kernel_Softmax.cpp:27 VARIABLE icmp_ln27 LOOP compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_primitive_dsp_1_U1033 SOURCE kernel_Softmax.cpp:31 VARIABLE sub LOOP compute BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL meddsp LATENCY 8 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_9_med_dsp_1_U1036 SOURCE kernel_Softmax.cpp:31 VARIABLE tmp LOOP compute BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE facc PRAGMA {} RTLNAME facc_32ns_32ns_1ns_32_2_primitive_dsp_1_U1037 SOURCE kernel_Softmax.cpp:32 VARIABLE sum LOOP compute BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op facc} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_644_p2 SOURCE kernel_Softmax.cpp:35 VARIABLE i_5 LOOP normalize BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U1034 SOURCE kernel_Softmax.cpp:39 VARIABLE div LOOP normalize BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_659_p2 SOURCE kernel_Softmax.cpp:35 VARIABLE icmp_ln35 LOOP normalize BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 2 URAM 0}} kernel_mhsa_Outline_SOFTMAX_HEADS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_119_p2 SOURCE kernel_MHSA.cpp:169 VARIABLE add_ln169 LOOP SOFTMAX_HEADS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln169_fu_125_p2 SOURCE kernel_MHSA.cpp:169 VARIABLE icmp_ln169 LOOP SOFTMAX_HEADS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 2 URAM 0}} kernel_mhsa_Pipeline_XB_INIT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_190_p2 SOURCE kernel_MHSA.cpp:175 VARIABLE add_ln175 LOOP XB_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln175_fu_196_p2 SOURCE kernel_MHSA.cpp:175 VARIABLE icmp_ln175 LOOP XB_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_2924_p2 SOURCE kernel_MHSA.cpp:197 VARIABLE add_ln197 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln197_fu_2930_p2 SOURCE kernel_MHSA.cpp:197 VARIABLE icmp_ln197 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln203_fu_2953_p3 SOURCE kernel_MHSA.cpp:203 VARIABLE select_ln203 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_1_fu_2961_p2 SOURCE kernel_MHSA.cpp:197 VARIABLE add_ln197_1 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln197_fu_2967_p3 SOURCE kernel_MHSA.cpp:197 VARIABLE select_ln197 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U1067 SOURCE kernel_MHSA.cpp:200 VARIABLE att_weight LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1068 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_7 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1069 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_8 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1070 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_9 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1071 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_1 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1072 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_4 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1073 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_5 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1074 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_6 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1075 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_10 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1076 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_11 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1077 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_12 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1078 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_13 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1079 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_14 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U1092 SOURCE kernel_MHSA.cpp:206 VARIABLE v_val LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_6_32_1_1_U1094 SOURCE kernel_MHSA.cpp:208 VARIABLE tmp_15 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1080 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_16 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1081 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_17 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1082 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_18 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1083 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_19 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1084 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_20 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1085 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_21 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1086 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_22 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1087 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_23 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1088 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_24 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1089 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_25 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1090 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_26 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U1091 SOURCE kernel_MHSA.cpp:206 VARIABLE tmp_27 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U1093 SOURCE kernel_MHSA.cpp:206 VARIABLE v_val_1 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_6_32_1_1_U1095 SOURCE kernel_MHSA.cpp:208 VARIABLE tmp_28 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_3641_p2 SOURCE kernel_MHSA.cpp:203 VARIABLE add_ln203 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_Pipeline_ACCUM_WRITEBACK {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U1273 SOURCE kernel_MHSA.cpp:216 VARIABLE tmp_s LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_841_p2 SOURCE kernel_MHSA.cpp:216 VARIABLE add_ln216 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U1274 SOURCE kernel_MHSA.cpp:216 VARIABLE tmp_31 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U1275 SOURCE kernel_MHSA.cpp:216 VARIABLE tmp_32 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U1276 SOURCE kernel_MHSA.cpp:216 VARIABLE tmp_33 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln216_fu_1084_p2 SOURCE kernel_MHSA.cpp:216 VARIABLE icmp_ln216 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_1122_p2 SOURCE kernel_MHSA.cpp:213 VARIABLE add_ln213 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_Pipeline_RESIDUAL {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_341_p2 SOURCE kernel_MHSA.cpp:225 VARIABLE add_ln225 LOOP RESIDUAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln225_fu_347_p2 SOURCE kernel_MHSA.cpp:225 VARIABLE icmp_ln225 LOOP RESIDUAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U1352 SOURCE kernel_MHSA.cpp:227 VARIABLE tmp_5 LOOP RESIDUAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U1353 SOURCE kernel_MHSA.cpp:227 VARIABLE tmp_6 LOOP RESIDUAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_Pipeline_OUTPUT_WRITE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_226_p2 SOURCE kernel_MHSA.cpp:232 VARIABLE add_ln232 LOOP OUTPUT_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln232_fu_232_p2 SOURCE kernel_MHSA.cpp:232 VARIABLE icmp_ln232 LOOP OUTPUT_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U1370 SOURCE kernel_MHSA.cpp:234 VARIABLE tmp LOOP OUTPUT_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_rms_vec_U SOURCE kernel_MHSA.cpp:47 VARIABLE out_rms_vec LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_rms_vec_1_U SOURCE kernel_MHSA.cpp:47 VARIABLE out_rms_vec_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_rms_vec_2_U SOURCE kernel_MHSA.cpp:47 VARIABLE out_rms_vec_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_rms_vec_3_U SOURCE kernel_MHSA.cpp:47 VARIABLE out_rms_vec_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_rms_vec_4_U SOURCE kernel_MHSA.cpp:47 VARIABLE out_rms_vec_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_rms_vec_5_U SOURCE kernel_MHSA.cpp:47 VARIABLE out_rms_vec_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_rms_vec_6_U SOURCE kernel_MHSA.cpp:47 VARIABLE out_rms_vec_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_rms_vec_7_U SOURCE kernel_MHSA.cpp:47 VARIABLE out_rms_vec_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_U SOURCE kernel_MHSA.cpp:48 VARIABLE out_q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_1_U SOURCE kernel_MHSA.cpp:48 VARIABLE out_q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_2_U SOURCE kernel_MHSA.cpp:48 VARIABLE out_q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_3_U SOURCE kernel_MHSA.cpp:48 VARIABLE out_q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_4_U SOURCE kernel_MHSA.cpp:48 VARIABLE out_q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_5_U SOURCE kernel_MHSA.cpp:48 VARIABLE out_q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_6_U SOURCE kernel_MHSA.cpp:48 VARIABLE out_q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_7_U SOURCE kernel_MHSA.cpp:48 VARIABLE out_q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_U SOURCE kernel_MHSA.cpp:49 VARIABLE out_q_rope LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_1_U SOURCE kernel_MHSA.cpp:49 VARIABLE out_q_rope_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_2_U SOURCE kernel_MHSA.cpp:49 VARIABLE out_q_rope_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_3_U SOURCE kernel_MHSA.cpp:49 VARIABLE out_q_rope_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_4_U SOURCE kernel_MHSA.cpp:49 VARIABLE out_q_rope_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_5_U SOURCE kernel_MHSA.cpp:49 VARIABLE out_q_rope_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_6_U SOURCE kernel_MHSA.cpp:49 VARIABLE out_q_rope_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_7_U SOURCE kernel_MHSA.cpp:49 VARIABLE out_q_rope_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_U SOURCE kernel_MHSA.cpp:50 VARIABLE out_k LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_1_U SOURCE kernel_MHSA.cpp:50 VARIABLE out_k_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_2_U SOURCE kernel_MHSA.cpp:50 VARIABLE out_k_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_3_U SOURCE kernel_MHSA.cpp:50 VARIABLE out_k_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_4_U SOURCE kernel_MHSA.cpp:50 VARIABLE out_k_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_5_U SOURCE kernel_MHSA.cpp:50 VARIABLE out_k_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_6_U SOURCE kernel_MHSA.cpp:50 VARIABLE out_k_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_7_U SOURCE kernel_MHSA.cpp:50 VARIABLE out_k_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_U SOURCE kernel_MHSA.cpp:51 VARIABLE out_k_rope LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_1_U SOURCE kernel_MHSA.cpp:51 VARIABLE out_k_rope_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_2_U SOURCE kernel_MHSA.cpp:51 VARIABLE out_k_rope_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_3_U SOURCE kernel_MHSA.cpp:51 VARIABLE out_k_rope_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_4_U SOURCE kernel_MHSA.cpp:51 VARIABLE out_k_rope_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_5_U SOURCE kernel_MHSA.cpp:51 VARIABLE out_k_rope_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_6_U SOURCE kernel_MHSA.cpp:51 VARIABLE out_k_rope_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_7_U SOURCE kernel_MHSA.cpp:51 VARIABLE out_k_rope_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_v_U SOURCE kernel_MHSA.cpp:52 VARIABLE out_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_v_1_U SOURCE kernel_MHSA.cpp:52 VARIABLE out_v_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_v_2_U SOURCE kernel_MHSA.cpp:52 VARIABLE out_v_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_v_3_U SOURCE kernel_MHSA.cpp:52 VARIABLE out_v_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_v_4_U SOURCE kernel_MHSA.cpp:52 VARIABLE out_v_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_v_5_U SOURCE kernel_MHSA.cpp:52 VARIABLE out_v_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_v_6_U SOURCE kernel_MHSA.cpp:52 VARIABLE out_v_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_v_7_U SOURCE kernel_MHSA.cpp:52 VARIABLE out_v_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb_U SOURCE kernel_MHSA.cpp:53 VARIABLE xb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb_1_U SOURCE kernel_MHSA.cpp:53 VARIABLE xb_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb_2_U SOURCE kernel_MHSA.cpp:53 VARIABLE xb_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb_3_U SOURCE kernel_MHSA.cpp:53 VARIABLE xb_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb_4_U SOURCE kernel_MHSA.cpp:53 VARIABLE xb_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb_5_U SOURCE kernel_MHSA.cpp:53 VARIABLE xb_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb_6_U SOURCE kernel_MHSA.cpp:53 VARIABLE xb_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb_7_U SOURCE kernel_MHSA.cpp:53 VARIABLE xb_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb2_U SOURCE kernel_MHSA.cpp:54 VARIABLE xb2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb2_1_U SOURCE kernel_MHSA.cpp:54 VARIABLE xb2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb2_2_U SOURCE kernel_MHSA.cpp:54 VARIABLE xb2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb2_3_U SOURCE kernel_MHSA.cpp:54 VARIABLE xb2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb2_4_U SOURCE kernel_MHSA.cpp:54 VARIABLE xb2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb2_5_U SOURCE kernel_MHSA.cpp:54 VARIABLE xb2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb2_6_U SOURCE kernel_MHSA.cpp:54 VARIABLE xb2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME xb2_7_U SOURCE kernel_MHSA.cpp:54 VARIABLE xb2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME current_input_U SOURCE kernel_MHSA.cpp:67 VARIABLE current_input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME current_input_8_U SOURCE kernel_MHSA.cpp:67 VARIABLE current_input_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME current_input_9_U SOURCE kernel_MHSA.cpp:67 VARIABLE current_input_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME current_input_10_U SOURCE kernel_MHSA.cpp:67 VARIABLE current_input_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME current_input_11_U SOURCE kernel_MHSA.cpp:67 VARIABLE current_input_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME current_input_12_U SOURCE kernel_MHSA.cpp:67 VARIABLE current_input_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME current_input_13_U SOURCE kernel_MHSA.cpp:67 VARIABLE current_input_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME current_input_14_U SOURCE kernel_MHSA.cpp:67 VARIABLE current_input_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_U SOURCE kernel_MHSA.cpp:120 VARIABLE att LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_1_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_2_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_3_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_4_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_5_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_6_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_7_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_8_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_9_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_10_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_11_U SOURCE kernel_MHSA.cpp:120 VARIABLE att_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln77_fu_2936_p2 SOURCE kernel_MHSA.cpp:77 VARIABLE sub_ln77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_2945_p2 SOURCE kernel_MHSA.cpp:77 VARIABLE add_ln77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln128_fu_2951_p2 SOURCE kernel_MHSA.cpp:128 VARIABLE icmp_ln128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln128_fu_2957_p3 SOURCE kernel_MHSA.cpp:128 VARIABLE select_ln128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_fu_2975_p2 SOURCE kernel_MHSA.cpp:77 VARIABLE icmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME umax_fu_2981_p3 SOURCE kernel_MHSA.cpp:77 VARIABLE umax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_2_fu_3006_p2 SOURCE kernel_MHSA.cpp:77 VARIABLE add_ln77_2 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_3_fu_3012_p2 SOURCE kernel_MHSA.cpp:77 VARIABLE add_ln77_3 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_4_fu_3018_p2 SOURCE kernel_MHSA.cpp:77 VARIABLE add_ln77_4 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_3024_p2 SOURCE kernel_MHSA.cpp:77 VARIABLE icmp_ln77 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_3058_p2 SOURCE kernel_MHSA.cpp:77 VARIABLE add_ln77_1 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U1382 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE div_i LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1381 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE p_x_assign LOOP LAYER_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 14 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_15_no_dsp_1_U1383 SOURCE {C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464} VARIABLE tmp_s LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U1382 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE norm LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_3096_p2 SOURCE kernel_MHSA.cpp:84 VARIABLE add_ln84 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_3106_p2 SOURCE kernel_MHSA.cpp:86 VARIABLE add_ln86 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_3101_p2 SOURCE kernel_MHSA.cpp:85 VARIABLE add_ln85 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_3111_p2 SOURCE kernel_MHSA.cpp:183 VARIABLE add_ln183 LOOP HEAD_STREAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln183_fu_3117_p2 SOURCE kernel_MHSA.cpp:183 VARIABLE icmp_ln183 LOOP HEAD_STREAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_3451_p2 SOURCE kernel_MHSA.cpp:87 VARIABLE add_ln87 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_U SOURCE {} VARIABLE p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 49152 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 65 BRAM 18464 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.4 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.049 seconds; current allocated memory: 1.164 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_mhsa.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_mhsa.
Execute         syn_report -model kernel_mhsa -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 305.44 MHz
Command       autosyn done; 89.191 sec.
Command     csynth_design done; 182.085 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:03:02; Allocated memory: 671.281 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.172 sec.
