<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v</a>
time_elapsed: 0.088s
ram usage: 13024 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:62</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                        : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-63" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:63</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                        : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-72" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:72</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;ptr_n&#39; generates 31 bits.
                                                                                                        : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-72" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:72</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                        : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:25</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:31</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:56</a>: Operator SHIFTL expects 2 bits on the LHS, but LHS&#39;s VARREF &#39;yumi_i&#39; generates 1 bits.
                                                                                                                  : ... In instance bsg_fifo_1r1w_large.round_robin_n_to_1
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-39" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:39</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:44</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-54" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:54</a>: Cannot find file containing module: &#39;bsg_mem_1r1w&#39;
        ... Looked in:
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.v
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.sv
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.v
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.sv
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.v
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.sv
             bsg_mem_1r1w
             bsg_mem_1r1w.v
             bsg_mem_1r1w.sv
             obj_dir/bsg_mem_1r1w
             obj_dir/bsg_mem_1r1w.v
             obj_dir/bsg_mem_1r1w.sv
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-139" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:139</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;full_r&#39; generates 1 bits.
                                                                                                         : ... In instance bsg_fifo_1r1w_large.twofer[0].little
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-139" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:139</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                                         : ... In instance bsg_fifo_1r1w_large.twofer[0].little
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v.html#l-8" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:8</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v.html#l-12" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:12</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:26</a>: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                          : ... In instance bsg_fifo_1r1w_large.rr222
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:26</a>: Operator COND expects 4 bits on the Conditional True, but Conditional True&#39;s REPLICATE generates -2 bits.
                                                                                                                  : ... In instance bsg_fifo_1r1w_large.rr222
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:17</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:27</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-111" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:111</a>: Cannot find file containing module: &#39;bsg_mem_1rw_sync&#39;
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:24</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:28</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:35</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:36</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-67" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:67</a>: Operator AND expects 2 bits on the LHS, but LHS&#39;s VARREF &#39;valid_i&#39; generates 1 bits.
                                                                                                                      : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-67" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:67</a>: Operator AND expects 2 bits on the RHS, but RHS&#39;s VARREF &#39;ready_o&#39; generates 1 bits.
                                                                                                                      : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-70" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:70</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;data_r&#39; generates 9 bits.
                                                                                                                      : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-77" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:77</a>: Bit extraction of var[5:0] requires 3 bit index, not 2 bits.
                                                                                                                      : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-86" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:86</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;yumi_cnt_i&#39; generates 2 bits.
                                                                                                                      : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-88" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:88</a>: Bit extraction of var[5:0] requires 3 bit index, not 2 bits.
                                                                                                                      : ... In instance bsg_fifo_1r1w_large.sipo
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-117" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:117</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-122" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:122</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-129" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:129</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-157" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:157</a>: Output port connection &#39;data_o&#39; expects 6 bits on the pin connection, but pin connection&#39;s VARREF &#39;data_sipo&#39; generates 4 bits.
                                                                                                                : ... In instance bsg_fifo_1r1w_large
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-162" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:162</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-186" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:186</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-225" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:225</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-253" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:253</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-265" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:265</a>: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                        : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-265" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:265</a>: Input port connection &#39;data_i&#39; expects 3 bits on the pin connection, but pin connection&#39;s SEL generates -1 bits.
                                                                                                                : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-296" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:296</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                                : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-297" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:297</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                                : ... In instance bsg_fifo_1r1w_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-298" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:298</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                                                : ... In instance bsg_fifo_1r1w_large
%Error: Exiting due to 4 error(s)

</pre>
</body>