LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
Use ieee.numeric_std.all ;

Entity TestReaction is

		Port ( SW : in unsigned(5 downto 0 );
				 --KEY : in unsigned(3 downto 0);
				 --LEDR : out std_logic_vector(7 downto 0)
				 CLOCK_50 : in std_logic;
				 HEX0, HEX1, HEX2 : out unsigned(6 downto 0)
				);
			 
End TestReaction;

ARCHITECTURE LogicFunction OF TestReaction IS
	signal clkOut : std_logic;

	COMPONENT Alarm
		Port (
				 Enable, clock : in std_logic;
				 Seg0, Seg1, Seg2 : out unsigned(6 downto 0)
			   );
	END COMPONENT;
	
	COMPONENT PreScale
	Port (
			 clk : in std_logic;
			 clkO : out std_logic
			);
	END COMPONENT;

BEGIN
	stage0: PreScale PORT MAP(CLOCK_50, clkOut);
	stage1: Alarm PORT MAP (SW(0), clkOut, HEX0, HEX1, HEX2);

END LogicFunction;