Fitter report for 8bitbrain
Mon Feb 15 00:05:09 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Interconnect Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing
 32. Advanced Data - General
 33. Advanced Data - Placement Preparation
 34. Advanced Data - Placement
 35. Advanced Data - Routing
 36. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Mon Feb 15 00:05:09 2010        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; 8bitbrain                                    ;
; Top-level Entity Name              ; addrgen                                      ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C8T144C8                                  ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 1,020 / 8,256 ( 12 % )                       ;
;     Total combinational functions  ; 745 / 8,256 ( 9 % )                          ;
;     Dedicated logic registers      ; 587 / 8,256 ( 7 % )                          ;
; Total registers                    ; 587                                          ;
; Total pins                         ; 39 / 85 ( 46 % )                             ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 2,560 / 165,888 ( 2 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % )                               ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C8T144C8                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1394 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1394 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; sld_hub:sld_hub_inst           ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; sld_hub:sld_hub_inst           ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 487     ; 0                 ; N/A                     ; Source File       ;
; sld_signaltap:auto_signaltap_0 ; 732     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:sld_hub_inst           ; 175     ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in c:/workspace/8bitbrain/8bitbrain.pin.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Total logic elements                        ; 1,020 / 8,256 ( 12 % )                                                                 ;
;     -- Combinational with no register       ; 433                                                                                    ;
;     -- Register only                        ; 275                                                                                    ;
;     -- Combinational with a register        ; 312                                                                                    ;
;                                             ;                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 215                                                                                    ;
;     -- 3 input functions                    ; 352                                                                                    ;
;     -- <=2 input functions                  ; 178                                                                                    ;
;     -- Register only                        ; 275                                                                                    ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 528                                                                                    ;
;     -- arithmetic mode                      ; 217                                                                                    ;
;                                             ;                                                                                        ;
; Total registers*                            ; 587 / 8,487 ( 7 % )                                                                    ;
;     -- Dedicated logic registers            ; 587 / 8,256 ( 7 % )                                                                    ;
;     -- I/O registers                        ; 0 / 231 ( 0 % )                                                                        ;
;                                             ;                                                                                        ;
; Total LABs:  partially or completely used   ; 103 / 516 ( 20 % )                                                                     ;
; User inserted logic elements                ; 0                                                                                      ;
; Virtual pins                                ; 0                                                                                      ;
; I/O pins                                    ; 39 / 85 ( 46 % )                                                                       ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )                                                                         ;
; Global signals                              ; 5                                                                                      ;
; M4Ks                                        ; 1 / 36 ( 3 % )                                                                         ;
; Total block memory bits                     ; 2,560 / 165,888 ( 2 % )                                                                ;
; Total block memory implementation bits      ; 4,608 / 165,888 ( 3 % )                                                                ;
; Embedded Multiplier 9-bit elements          ; 0 / 36 ( 0 % )                                                                         ;
; PLLs                                        ; 0 / 2 ( 0 % )                                                                          ;
; Global clocks                               ; 5 / 8 ( 63 % )                                                                         ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                          ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 3%                                                                           ;
; Peak interconnect usage (total/H/V)         ; 7% / 8% / 6%                                                                           ;
; Maximum fan-out node                        ; clk~clkctrl                                                                            ;
; Maximum fan-out                             ; 324                                                                                    ;
; Highest non-global fan-out signal           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena ;
; Highest non-global fan-out                  ; 81                                                                                     ;
; Total fan-out                               ; 4214                                                                                   ;
; Average fan-out                             ; 2.68                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+---------------------------------------------+---------------------+--------------------------------+----------------------+
; Statistic                                   ; Top                 ; sld_signaltap:auto_signaltap_0 ; sld_hub:sld_hub_inst ;
+---------------------------------------------+---------------------+--------------------------------+----------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ; Low                  ;
;                                             ;                     ;                                ;                      ;
; Total logic elements                        ; 387 / 8256 ( 4 % )  ; 523 / 8256 ( 6 % )             ; 110 / 8256 ( 1 % )   ;
;     -- Combinational with no register       ; 324                 ; 72                             ; 37                   ;
;     -- Register only                        ; 7                   ; 260                            ; 8                    ;
;     -- Combinational with a register        ; 56                  ; 191                            ; 65                   ;
;                                             ;                     ;                                ;                      ;
; Logic element usage by number of LUT inputs ;                     ;                                ;                      ;
;     -- 4 input functions                    ; 60                  ; 115                            ; 40                   ;
;     -- 3 input functions                    ; 231                 ; 80                             ; 41                   ;
;     -- <=2 input functions                  ; 89                  ; 68                             ; 21                   ;
;     -- Register only                        ; 7                   ; 260                            ; 8                    ;
;                                             ;                     ;                                ;                      ;
; Logic elements by mode                      ;                     ;                                ;                      ;
;     -- normal mode                          ; 202                 ; 228                            ; 98                   ;
;     -- arithmetic mode                      ; 178                 ; 35                             ; 4                    ;
;                                             ;                     ;                                ;                      ;
; Total registers                             ; 63                  ; 451                            ; 73                   ;
;     -- Dedicated logic registers            ; 63 / 8256 ( < 1 % ) ; 451 / 8256 ( 5 % )             ; 73 / 8256 ( < 1 % )  ;
;     -- I/O registers                        ; 0                   ; 0                              ; 0                    ;
;                                             ;                     ;                                ;                      ;
; Total LABs:  partially or completely used   ; 33 / 516 ( 6 % )    ; 58 / 516 ( 11 % )              ; 13 / 516 ( 2 % )     ;
;                                             ;                     ;                                ;                      ;
; Virtual pins                                ; 0                   ; 0                              ; 0                    ;
; I/O pins                                    ; 39                  ; 0                              ; 0                    ;
; Embedded Multiplier 9-bit elements          ; 0 / 36 ( 0 % )      ; 0 / 36 ( 0 % )                 ; 0 / 36 ( 0 % )       ;
; Total memory bits                           ; 0                   ; 2560                           ; 0                    ;
; Total RAM block bits                        ; 0                   ; 4608                           ; 0                    ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )        ;
; M4K                                         ; 0 / 36 ( 0 % )      ; 1 / 36 ( 2 % )                 ; 0 / 36 ( 0 % )       ;
; Clock control block                         ; 2 / 10 ( 20 % )     ; 1 / 10 ( 10 % )                ; 2 / 10 ( 20 % )      ;
;                                             ;                     ;                                ;                      ;
; Connections                                 ;                     ;                                ;                      ;
;     -- Input Connections                    ; 1                   ; 575                            ; 111                  ;
;     -- Registered Input Connections         ; 0                   ; 497                            ; 81                   ;
;     -- Output Connections                   ; 599                 ; 1                              ; 87                   ;
;     -- Registered Output Connections        ; 0                   ; 0                              ; 86                   ;
;                                             ;                     ;                                ;                      ;
; Internal Connections                        ;                     ;                                ;                      ;
;     -- Total Connections                    ; 1883                ; 2355                           ; 657                  ;
;     -- Registered Connections               ; 244                 ; 1234                           ; 434                  ;
;                                             ;                     ;                                ;                      ;
; External Connections                        ;                     ;                                ;                      ;
;     -- Top                                  ; 0                   ; 497                            ; 103                  ;
;     -- sld_signaltap:auto_signaltap_0       ; 497                 ; 0                              ; 79                   ;
;     -- sld_hub:sld_hub_inst                 ; 103                 ; 79                             ; 16                   ;
;                                             ;                     ;                                ;                      ;
; Partition Interface                         ;                     ;                                ;                      ;
;     -- Input Ports                          ; 17                  ; 97                             ; 18                   ;
;     -- Output Ports                         ; 26                  ; 50                             ; 36                   ;
;     -- Bidir Ports                          ; 0                   ; 0                              ; 0                    ;
;                                             ;                     ;                                ;                      ;
; Registered Ports                            ;                     ;                                ;                      ;
;     -- Registered Input Ports               ; 0                   ; 34                             ; 3                    ;
;     -- Registered Output Ports              ; 0                   ; 1                              ; 26                   ;
;                                             ;                     ;                                ;                      ;
; Port Connectivity                           ;                     ;                                ;                      ;
;     -- Input Ports driven by GND            ; 0                   ; 40                             ; 1                    ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ; 0                    ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ; 0                    ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ; 0                    ;
;     -- Input Ports with no Source           ; 0                   ; 35                             ; 0                    ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ; 0                    ;
;     -- Input Ports with no Fanout           ; 0                   ; 40                             ; 1                    ;
;     -- Output Ports with no Fanout          ; 0                   ; 41                             ; 14                   ;
+---------------------------------------------+---------------------+--------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk      ; 17    ; 1        ; 0            ; 9            ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; freq[0]  ; 60    ; 4        ; 18           ; 0            ; 0           ; 22                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[10] ; 48    ; 4        ; 5            ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[11] ; 28    ; 1        ; 0            ; 6            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[12] ; 118   ; 2        ; 28           ; 19           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[1]  ; 59    ; 4        ; 18           ; 0            ; 1           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[2]  ; 55    ; 4        ; 16           ; 0            ; 2           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[3]  ; 86    ; 3        ; 34           ; 9            ; 1           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[4]  ; 122   ; 2        ; 25           ; 19           ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[5]  ; 90    ; 3        ; 34           ; 10           ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[6]  ; 91    ; 3        ; 34           ; 10           ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[7]  ; 53    ; 4        ; 14           ; 0            ; 0           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[8]  ; 89    ; 3        ; 34           ; 10           ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; freq[9]  ; 88    ; 3        ; 34           ; 10           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; addr[0]       ; 67    ; 4        ; 30           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr[1]       ; 87    ; 3        ; 34           ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr[2]       ; 64    ; 4        ; 28           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr[3]       ; 121   ; 2        ; 28           ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr[4]       ; 24    ; 1        ; 0            ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr[5]       ; 100   ; 3        ; 34           ; 15           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr[6]       ; 72    ; 4        ; 32           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[0]  ; 101   ; 3        ; 34           ; 15           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[10] ; 133   ; 2        ; 9            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[11] ; 63    ; 4        ; 28           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[12] ; 65    ; 4        ; 30           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[13] ; 119   ; 2        ; 28           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[14] ; 96    ; 3        ; 34           ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[15] ; 129   ; 2        ; 14           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[16] ; 58    ; 4        ; 16           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[17] ; 120   ; 2        ; 28           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[1]  ; 94    ; 3        ; 34           ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[2]  ; 93    ; 3        ; 34           ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[3]  ; 126   ; 2        ; 18           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[4]  ; 97    ; 3        ; 34           ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[5]  ; 125   ; 2        ; 18           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[6]  ; 92    ; 3        ; 34           ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[7]  ; 99    ; 3        ; 34           ; 14           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[8]  ; 57    ; 4        ; 16           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; count_end[9]  ; 52    ; 4        ; 12           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )  ; 3.3V          ; --           ;
; 2        ; 9 / 23 ( 39 % )  ; 3.3V          ; --           ;
; 3        ; 15 / 21 ( 71 % ) ; 3.3V          ; --           ;
; 4        ; 13 / 24 ( 54 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 18         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 19         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 20         ; 1        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 11       ; 21         ; 1        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 12       ; 22         ; 1        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 13       ; 23         ; 1        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 14       ; 24         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 25         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 26         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 27         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 28         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 29         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 30         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 22       ; 31         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1        ; addr[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 25       ; 33         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 39         ; 1        ; freq[11]                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 51         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 54         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 55         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 56         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 57         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 58         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 60         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 61         ; 4        ; freq[10]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 69         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 70         ; 4        ; count_end[9]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 53       ; 74         ; 4        ; freq[7]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 75         ; 4        ; freq[2]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 76         ; 4        ; count_end[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 58       ; 77         ; 4        ; count_end[16]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 78         ; 4        ; freq[1]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 79         ; 4        ; freq[0]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 89         ; 4        ; count_end[11]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 64       ; 92         ; 4        ; addr[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 93         ; 4        ; count_end[12]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 96         ; 4        ; addr[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 97         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 98         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 99         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 100        ; 4        ; addr[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 73       ; 101        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 102        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 105        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 106        ; 3        ; ~LVDS54p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 114        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 80       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 81       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 82       ; 121        ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 122        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 123        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 124        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 125        ; 3        ; freq[3]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 126        ; 3        ; addr[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 127        ; 3        ; freq[9]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 89       ; 128        ; 3        ; freq[8]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 90       ; 129        ; 3        ; freq[5]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 91       ; 130        ; 3        ; freq[6]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 92       ; 131        ; 3        ; count_end[6]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 93       ; 132        ; 3        ; count_end[2]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 94       ; 133        ; 3        ; count_end[1]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 134        ; 3        ; count_end[14]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 97       ; 135        ; 3        ; count_end[4]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 143        ; 3        ; count_end[7]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 149        ; 3        ; addr[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 150        ; 3        ; count_end[0]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 153        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 154        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 155        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 156        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 157        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 158        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 161        ; 2        ; freq[12]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 119      ; 162        ; 2        ; count_end[13]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 163        ; 2        ; count_end[17]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 164        ; 2        ; addr[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ; 165        ; 2        ; freq[4]                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 173        ; 2        ; count_end[5]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 174        ; 2        ; count_end[3]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 180        ; 2        ; count_end[15]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 185        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 133      ; 186        ; 2        ; count_end[10]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ; 187        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 135      ; 195        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 196        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 137      ; 197        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 198        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 199        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 200        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 201        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 202        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                    ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |addrgen                                                                                             ; 1020 (49)   ; 587 (32)                  ; 0 (0)         ; 2560        ; 1    ; 0            ; 0       ; 0         ; 39   ; 0            ; 433 (17)     ; 275 (7)           ; 312 (26)         ; |addrgen                                                                                                                                                                                                                                                                                               ; work         ;
;    |lpm_divide0:div1|                                                                                ; 338 (0)     ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 307 (0)      ; 0 (0)             ; 31 (0)           ; |addrgen|lpm_divide0:div1                                                                                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:lpm_divide_component|                                                              ; 338 (0)     ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 307 (0)      ; 0 (0)             ; 31 (0)           ; |addrgen|lpm_divide0:div1|lpm_divide:lpm_divide_component                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_gft:auto_generated|                                                             ; 338 (0)     ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 307 (0)      ; 0 (0)             ; 31 (0)           ; |addrgen|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_q8i:divider|                                                            ; 338 (0)     ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 307 (0)      ; 0 (0)             ; 31 (0)           ; |addrgen|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider                                                                                                                                                                                    ; work         ;
;                |alt_u_div_8nf:divider|                                                               ; 338 (338)   ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 307 (307)    ; 0 (0)             ; 31 (31)          ; |addrgen|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider                                                                                                                                                              ; work         ;
;    |sld_hub:sld_hub_inst|                                                                            ; 110 (69)    ; 73 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (24)      ; 8 (8)             ; 65 (40)          ; |addrgen|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |addrgen|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                  ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |addrgen|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 523 (1)     ; 451 (0)                   ; 0 (0)         ; 2560        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (1)       ; 260 (0)           ; 191 (0)          ; |addrgen|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 522 (157)   ; 451 (146)                 ; 0 (0)         ; 2560        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (11)      ; 260 (117)         ; 191 (9)          ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 31 (31)           ; 16 (0)           ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;             |lpm_mux:mux|                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                |mux_aoc:auto_generated|                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2560        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_bps3:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2560        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bps3:auto_generated                                                                                                                                           ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 4 (4)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 76 (76)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 16 (16)           ; 33 (33)          ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 142 (1)     ; 116 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 93 (0)            ; 43 (1)           ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 120 (0)     ; 100 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 80 (0)            ; 40 (0)           ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 60 (60)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 60 (60)           ; 0 (0)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 60 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 40 (0)           ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 17 (7)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 9 (0)             ; 2 (1)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 82 (8)      ; 67 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (8)       ; 0 (0)             ; 67 (0)           ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_pbi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pbi:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_02j:auto_generated|                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_sbi:auto_generated|                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |addrgen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+-----+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------------+----------+---------------+---------------+-----------------------+-----+
; addr[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; addr[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; addr[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; addr[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; addr[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; addr[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; addr[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[10] ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[11] ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[12] ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[13] ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[14] ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[15] ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[16] ; Output   ; --            ; --            ; --                    ; --  ;
; count_end[17] ; Output   ; --            ; --            ; --                    ; --  ;
; clk           ; Input    ; 0             ; 0             ; --                    ; --  ;
; freq[0]       ; Input    ; 6             ; 6             ; --                    ; --  ;
; freq[1]       ; Input    ; 6             ; 6             ; --                    ; --  ;
; freq[12]      ; Input    ; 6             ; 6             ; --                    ; --  ;
; freq[10]      ; Input    ; 6             ; 6             ; --                    ; --  ;
; freq[11]      ; Input    ; 6             ; 6             ; --                    ; --  ;
; freq[9]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; freq[8]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; freq[5]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; freq[6]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; freq[7]       ; Input    ; 6             ; 6             ; --                    ; --  ;
; freq[2]       ; Input    ; 6             ; 6             ; --                    ; --  ;
; freq[3]       ; Input    ; 6             ; 6             ; --                    ; --  ;
; freq[4]       ; Input    ; 6             ; 6             ; --                    ; --  ;
+---------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                           ;                   ;         ;
; freq[0]                                                                                                                                                       ;                   ;         ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_12~1               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_11~1               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_10~1               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_9~1                ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_13~1               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_14~1               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~8               ; 0                 ; 6       ;
;      - addr[0]~7                                                                                                                                              ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[15]~389      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[14]          ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[28]~279      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[42]~273      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[56]~265      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[70]~255      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[84]~243      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[112]~213     ; 0                 ; 6       ;
;      - Equal0~1                                                                                                                                               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[29]~412      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[43]~413      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[85]~414      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[98]~229      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[0]~6   ; 0                 ; 6       ;
; freq[1]                                                                                                                                                       ;                   ;         ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_12~2               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_11~2               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_10~2               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_9~2                ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_13~2               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_14~2               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~9               ; 0                 ; 6       ;
;      - addr[0]~7                                                                                                                                              ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[15]~389      ; 0                 ; 6       ;
;      - Equal0~0                                                                                                                                               ; 0                 ; 6       ;
;      - Equal0~1                                                                                                                                               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[1]~5   ; 0                 ; 6       ;
; freq[12]                                                                                                                                                      ;                   ;         ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[152]~19       ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12]~11 ; 1                 ; 6       ;
; freq[10]                                                                                                                                                      ;                   ;         ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[152]~19       ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10]~13 ; 0                 ; 6       ;
; freq[11]                                                                                                                                                      ;                   ;         ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[152]~19       ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11]~12 ; 1                 ; 6       ;
; freq[9]                                                                                                                                                       ;                   ;         ;
; freq[8]                                                                                                                                                       ;                   ;         ;
; freq[5]                                                                                                                                                       ;                   ;         ;
; freq[6]                                                                                                                                                       ;                   ;         ;
; freq[7]                                                                                                                                                       ;                   ;         ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_14~14              ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~21              ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[76]~21        ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[95]           ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[84]~243      ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[114]          ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[7]~9   ; 0                 ; 6       ;
; freq[2]                                                                                                                                                       ;                   ;         ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_9~4                ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_13~4               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_12~4               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_11~4               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_10~4               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_14~4               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~11              ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[19]~22        ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[2]~4   ; 0                 ; 6       ;
; freq[3]                                                                                                                                                       ;                   ;         ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_10~6               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_14~6               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_13~6               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_12~6               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_11~6               ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~13              ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[19]~22        ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[38]           ; 0                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[3]~3   ; 0                 ; 6       ;
; freq[4]                                                                                                                                                       ;                   ;         ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_11~8               ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~15              ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_14~8               ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_13~8               ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_12~8               ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[19]~22        ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[38]           ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[57]           ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[42]~273      ; 1                 ; 6       ;
;      - lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[4]~2   ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                           ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~1                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y9_N10  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Equal1~13                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y9_N0   ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; addr[0]~7                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y9_N20  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                   ; JTAG_X1_Y10_N0     ; 265     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                   ; JTAG_X1_Y10_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                            ; PIN_17             ; 324     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[152]                                                                                                                  ; LCCOMB_X21_Y8_N30  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                                                                                   ; LCFF_X33_Y13_N1    ; 28      ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][0]~59                                                                                                                                                                                                                          ; LCCOMB_X24_Y13_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                             ; LCFF_X29_Y13_N19   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                             ; LCFF_X29_Y13_N25   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[0]~46                                                                                                                                                                                                                            ; LCCOMB_X26_Y13_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[8]                                                                                                                                                                                                                               ; LCFF_X26_Y14_N17   ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                                                                                             ; LCFF_X25_Y14_N11   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~50                                                                                                                                                                                                                   ; LCCOMB_X24_Y13_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                                                                                                     ; LCCOMB_X26_Y14_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~29                                                                                                                                                                                                ; LCCOMB_X25_Y14_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~30                                                                                                                                                                                                ; LCCOMB_X28_Y13_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                        ; LCFF_X22_Y13_N13   ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                       ; LCFF_X22_Y13_N1    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                        ; LCFF_X22_Y13_N31   ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ; LCFF_X25_Y14_N1    ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                                                                                                 ; LCCOMB_X22_Y13_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ; LCFF_X25_Y13_N17   ; 23      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[0]~2                                                                 ; LCCOMB_X30_Y12_N10 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[1]~1                                                                 ; LCCOMB_X30_Y12_N8  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                               ; LCFF_X30_Y12_N13   ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                              ; LCCOMB_X30_Y11_N30 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                                 ; LCFF_X33_Y14_N17   ; 178     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~7                                                                                                                            ; LCCOMB_X30_Y11_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~7                                                                                                             ; LCCOMB_X30_Y11_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                 ; LCCOMB_X19_Y13_N28 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                       ; LCCOMB_X19_Y11_N4  ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pbi:auto_generated|counter_reg_bit1a[4]~6 ; LCCOMB_X19_Y11_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated|counter_reg_bit1a[3]~5                ; LCCOMB_X19_Y11_N8  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~2                   ; LCCOMB_X19_Y11_N12 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                             ; LCCOMB_X19_Y11_N30 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~23                                                                                                                                                       ; LCCOMB_X31_Y15_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~26                                                                                                                                                  ; LCCOMB_X31_Y15_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                     ; LCCOMB_X26_Y13_N12 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                         ; LCCOMB_X26_Y13_N8  ; 81      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                       ;
+--------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                           ; Location         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                   ; JTAG_X1_Y10_N0   ; 265     ; Global Clock         ; GCLK1            ; --                        ;
; clk                                                                            ; PIN_17           ; 324     ; Global Clock         ; GCLK2            ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                   ; LCFF_X33_Y13_N1  ; 28      ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                        ; LCFF_X22_Y13_N13 ; 12      ; Global Clock         ; GCLK7            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; LCFF_X33_Y14_N17 ; 178     ; Global Clock         ; GCLK5            ; --                        ;
+--------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                           ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                         ; 81      ;
; QIC_SIGNALTAP_GND                                                                                                                                                                              ; 40      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; 30      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; 27      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12]                                            ; 25      ;
; sld_hub:sld_hub_inst|irf_reg[1][7]                                                                                                                                                             ; 24      ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                   ; 23      ;
; freq[0]                                                                                                                                                                                        ; 22      ;
; sld_hub:sld_hub_inst|irsr_reg[8]                                                                                                                                                               ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                              ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                       ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~1                                                                                                                     ; 19      ;
; Equal1~13                                                                                                                                                                                      ; 19      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[0]                                             ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1                                                                                                     ; 18      ;
; Equal0~1                                                                                                                                                                                       ; 18      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                            ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_load_on~1                                                                                                          ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~7                                                            ; 16      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~28                                                       ; 16      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[14]~26                                  ; 16      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~28                                                       ; 16      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~26                                                       ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[0]~2 ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[1]~1 ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                  ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                              ; 15      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~28                                                       ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                  ; 14      ;
; addr[0]~7                                                                                                                                                                                      ; 14      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11]                                            ; 13      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[12]~22                                  ; 13      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~22                                                       ; 13      ;
; freq[1]                                                                                                                                                                                        ; 12      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; 12      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]~24                                                                  ; 12      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[190]~18                                               ; 12      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10]                                            ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                       ; 11      ;
; freq[4]                                                                                                                                                                                        ; 10      ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[76]~21                                                ; 10      ;
; freq[3]                                                                                                                                                                                        ; 9       ;
; freq[2]                                                                                                                                                                                        ; 9       ;
; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                             ; 9       ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                   ; 9       ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[171]~17                                               ; 9       ;
; lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[6]                                             ; 9       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF  ; Location    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bps3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 2560 ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 1    ; None ; M4K_X27_Y11 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,182 / 26,052 ( 5 % ) ;
; C16 interconnects          ; 10 / 1,156 ( < 1 % )   ;
; C4 interconnects           ; 609 / 17,952 ( 3 % )   ;
; Direct links               ; 225 / 26,052 ( < 1 % ) ;
; Global clocks              ; 5 / 8 ( 63 % )         ;
; Local interconnects        ; 581 / 8,256 ( 7 % )    ;
; R24 interconnects          ; 21 / 1,020 ( 2 % )     ;
; R4 interconnects           ; 734 / 22,440 ( 3 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 9.90) ; Number of LABs  (Total = 103) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 24                            ;
; 2                                          ; 4                             ;
; 3                                          ; 3                             ;
; 4                                          ; 5                             ;
; 5                                          ; 4                             ;
; 6                                          ; 3                             ;
; 7                                          ; 0                             ;
; 8                                          ; 0                             ;
; 9                                          ; 1                             ;
; 10                                         ; 2                             ;
; 11                                         ; 1                             ;
; 12                                         ; 1                             ;
; 13                                         ; 0                             ;
; 14                                         ; 4                             ;
; 15                                         ; 3                             ;
; 16                                         ; 48                            ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.45) ; Number of LABs  (Total = 103) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 27                            ;
; 1 Clock                            ; 68                            ;
; 1 Clock enable                     ; 22                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 7                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 8                             ;
; 2 Clocks                           ; 12                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.44) ; Number of LABs  (Total = 103) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 14                            ;
; 2                                            ; 12                            ;
; 3                                            ; 3                             ;
; 4                                            ; 1                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 1                             ;
; 13                                           ; 0                             ;
; 14                                           ; 5                             ;
; 15                                           ; 5                             ;
; 16                                           ; 5                             ;
; 17                                           ; 1                             ;
; 18                                           ; 6                             ;
; 19                                           ; 3                             ;
; 20                                           ; 0                             ;
; 21                                           ; 0                             ;
; 22                                           ; 3                             ;
; 23                                           ; 5                             ;
; 24                                           ; 3                             ;
; 25                                           ; 1                             ;
; 26                                           ; 0                             ;
; 27                                           ; 6                             ;
; 28                                           ; 4                             ;
; 29                                           ; 5                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.29) ; Number of LABs  (Total = 103) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 37                            ;
; 2                                               ; 5                             ;
; 3                                               ; 8                             ;
; 4                                               ; 7                             ;
; 5                                               ; 4                             ;
; 6                                               ; 3                             ;
; 7                                               ; 2                             ;
; 8                                               ; 3                             ;
; 9                                               ; 4                             ;
; 10                                              ; 2                             ;
; 11                                              ; 3                             ;
; 12                                              ; 2                             ;
; 13                                              ; 1                             ;
; 14                                              ; 7                             ;
; 15                                              ; 5                             ;
; 16                                              ; 6                             ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.94) ; Number of LABs  (Total = 103) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 25                            ;
; 3                                            ; 9                             ;
; 4                                            ; 2                             ;
; 5                                            ; 3                             ;
; 6                                            ; 1                             ;
; 7                                            ; 6                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 3                             ;
; 12                                           ; 3                             ;
; 13                                           ; 0                             ;
; 14                                           ; 5                             ;
; 15                                           ; 2                             ;
; 16                                           ; 0                             ;
; 17                                           ; 3                             ;
; 18                                           ; 2                             ;
; 19                                           ; 1                             ;
; 20                                           ; 1                             ;
; 21                                           ; 2                             ;
; 22                                           ; 1                             ;
; 23                                           ; 1                             ;
; 24                                           ; 1                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 2                             ;
; 28                                           ; 4                             ;
; 29                                           ; 0                             ;
; 30                                           ; 2                             ;
; 31                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+-------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                     ;
+------------------------------------------------------------------+------------------------+
; Name                                                             ; Value                  ;
+------------------------------------------------------------------+------------------------+
; Auto Fit Point 1 - Fit Attempt 1                                 ; ff                     ;
; Mid Wire Use - Fit Attempt 1                                     ; 5                      ;
; Mid Slack - Fit Attempt 1                                        ; -47521                 ;
; Internal Atom Count - Fit Attempt 1                              ; 1331                   ;
; LE/ALM Count - Fit Attempt 1                                     ; 1019                   ;
; LAB Count - Fit Attempt 1                                        ; 104                    ;
; Outputs per Lab - Fit Attempt 1                                  ; 6.375                  ;
; Inputs per LAB - Fit Attempt 1                                   ; 10.298                 ;
; Global Inputs per LAB - Fit Attempt 1                            ; 1.163                  ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:95;1:9               ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:60;1:26;2:16;3:2     ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:56;1:15;2:24;3:7;4:2 ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:104                  ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:24;1:52;2:15;3:13    ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:69;1:33;2:2          ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:60;1:35;2:9          ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:24;1:52;2:28         ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:24;1:61;2:19         ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:68;1:36              ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:95;1:9               ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:102;1:2              ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1      ; 0:1;1:74;2:14;3:9;4:6  ;
; LEs in Chains - Fit Attempt 1                                    ; 243                    ;
; LEs in Long Chains - Fit Attempt 1                               ; 18                     ;
; LABs with Chains - Fit Attempt 1                                 ; 26                     ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 1                      ;
; Time - Fit Attempt 1                                             ; 0                      ;
; Time in tsm_tan.dll - Fit Attempt 1                              ; 0.016                  ;
+------------------------------------------------------------------+------------------------+


+----------------------------------------------+
; Advanced Data - Placement                    ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Auto Fit Point 2 - Fit Attempt 1    ; ff     ;
; Early Wire Use - Fit Attempt 1      ; 2      ;
; Early Slack - Fit Attempt 1         ; -48919 ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 3      ;
; Mid Slack - Fit Attempt 1           ; -44767 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 3      ;
; Mid Slack - Fit Attempt 1           ; -44711 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Late Wire Use - Fit Attempt 1       ; 3      ;
; Late Slack - Fit Attempt 1          ; -44711 ;
; Peak Regional Wire - Fit Attempt 1  ; 0.000  ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff     ;
; Time - Fit Attempt 1                ; 1      ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.219  ;
+-------------------------------------+--------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Early Slack - Fit Attempt 1         ; -40714      ;
; Early Wire Use - Fit Attempt 1      ; 3           ;
; Peak Regional Wire - Fit Attempt 1  ; 6           ;
; Mid Slack - Fit Attempt 1           ; -41254      ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Wire Use - Fit Attempt 1       ; 4           ;
; Time - Fit Attempt 1                ; 1           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.297       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Feb 15 00:05:02 2010
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain
Info: Selected device EP2C8T144C8 for design "8bitbrain"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5T144C8 is compatible
    Info: Device EP2C5T144I8 is compatible
    Info: Device EP2C8T144I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS54p/nCEO~ is reserved at location 76
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 38 pins of 39 total pins
    Info: Pin addr[0] not assigned to an exact location on the device
    Info: Pin addr[1] not assigned to an exact location on the device
    Info: Pin addr[2] not assigned to an exact location on the device
    Info: Pin addr[3] not assigned to an exact location on the device
    Info: Pin addr[4] not assigned to an exact location on the device
    Info: Pin addr[5] not assigned to an exact location on the device
    Info: Pin addr[6] not assigned to an exact location on the device
    Info: Pin count_end[0] not assigned to an exact location on the device
    Info: Pin count_end[1] not assigned to an exact location on the device
    Info: Pin count_end[2] not assigned to an exact location on the device
    Info: Pin count_end[3] not assigned to an exact location on the device
    Info: Pin count_end[4] not assigned to an exact location on the device
    Info: Pin count_end[5] not assigned to an exact location on the device
    Info: Pin count_end[6] not assigned to an exact location on the device
    Info: Pin count_end[7] not assigned to an exact location on the device
    Info: Pin count_end[8] not assigned to an exact location on the device
    Info: Pin count_end[9] not assigned to an exact location on the device
    Info: Pin count_end[10] not assigned to an exact location on the device
    Info: Pin count_end[11] not assigned to an exact location on the device
    Info: Pin count_end[12] not assigned to an exact location on the device
    Info: Pin count_end[13] not assigned to an exact location on the device
    Info: Pin count_end[14] not assigned to an exact location on the device
    Info: Pin count_end[15] not assigned to an exact location on the device
    Info: Pin count_end[16] not assigned to an exact location on the device
    Info: Pin count_end[17] not assigned to an exact location on the device
    Info: Pin freq[0] not assigned to an exact location on the device
    Info: Pin freq[1] not assigned to an exact location on the device
    Info: Pin freq[12] not assigned to an exact location on the device
    Info: Pin freq[10] not assigned to an exact location on the device
    Info: Pin freq[11] not assigned to an exact location on the device
    Info: Pin freq[9] not assigned to an exact location on the device
    Info: Pin freq[8] not assigned to an exact location on the device
    Info: Pin freq[5] not assigned to an exact location on the device
    Info: Pin freq[6] not assigned to an exact location on the device
    Info: Pin freq[7] not assigned to an exact location on the device
    Info: Pin freq[2] not assigned to an exact location on the device
    Info: Pin freq[3] not assigned to an exact location on the device
    Info: Pin freq[4] not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1
        Info: Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info: Automatically promoted node sld_hub:sld_hub_inst|clr_reg 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:sld_hub_inst|clr_reg~_wirecell
        Info: Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0
Info: Automatically promoted node sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29
        Info: Destination node sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3
        Info: Destination node sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 38 (unused VREF, 3.3V VCCIO, 13 input, 25 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  14 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  20 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "cs" is assigned to location or region, but does not exist in design
    Warning: Node "data_in[7]" is assigned to location or region, but does not exist in design
    Warning: Node "ioclk" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Estimated most critical path is register to register delay of 45.207 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y7; Fanout = 3; REG Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[2]'
    Info: 2: + IC(1.331 ns) + CELL(0.621 ns) = 1.952 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~7'
    Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.038 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~9'
    Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.124 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~11'
    Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.210 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~13'
    Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.296 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~15'
    Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.382 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~17'
    Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.468 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~19'
    Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.974 ns; Loc. = LAB_X22_Y7; Fanout = 4; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~20'
    Info: 10: + IC(0.160 ns) + CELL(0.651 ns) = 3.785 ns; Loc. = LAB_X22_Y7; Fanout = 9; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[171]~17'
    Info: 11: + IC(1.322 ns) + CELL(0.206 ns) = 5.313 ns; Loc. = LAB_X21_Y8; Fanout = 3; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[130]~303'
    Info: 12: + IC(1.294 ns) + CELL(0.621 ns) = 7.228 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~11'
    Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.314 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~13'
    Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 7.400 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~15'
    Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.486 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~17'
    Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 7.572 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~19'
    Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 7.658 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~21'
    Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 8.164 ns; Loc. = LAB_X21_Y7; Fanout = 13; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~22'
    Info: 19: + IC(1.332 ns) + CELL(0.206 ns) = 9.702 ns; Loc. = LAB_X22_Y9; Fanout = 3; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[144]~314'
    Info: 20: + IC(1.305 ns) + CELL(0.621 ns) = 11.628 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[5]~9'
    Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 11.714 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[6]~11'
    Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 11.800 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[7]~13'
    Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 11.886 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[8]~15'
    Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 11.972 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[9]~17'
    Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 12.058 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[10]~19'
    Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 12.144 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[11]~21'
    Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 12.650 ns; Loc. = LAB_X22_Y11; Fanout = 13; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[12]~22'
    Info: 28: + IC(1.332 ns) + CELL(0.206 ns) = 14.188 ns; Loc. = LAB_X23_Y9; Fanout = 3; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[156]~327'
    Info: 29: + IC(1.261 ns) + CELL(0.621 ns) = 16.070 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~7'
    Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 16.156 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~9'
    Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 16.242 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~11'
    Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 16.328 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~13'
    Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 16.414 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~15'
    Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 16.500 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~17'
    Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 16.586 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~19'
    Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 16.672 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~21'
    Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 16.758 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~23'
    Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 16.844 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~25'
    Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 17.350 ns; Loc. = LAB_X21_Y9; Fanout = 16; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~26'
    Info: 40: + IC(1.332 ns) + CELL(0.202 ns) = 18.884 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[168]~129'
    Info: 41: + IC(1.337 ns) + CELL(0.596 ns) = 20.817 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~3'
    Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 20.903 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~5'
    Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 20.989 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~7'
    Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 21.075 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~9'
    Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 21.161 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~11'
    Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 21.247 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~13'
    Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 21.333 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~15'
    Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 21.419 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~17'
    Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 21.505 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~19'
    Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 21.591 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~21'
    Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 21.677 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~23'
    Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 21.763 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~25'
    Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 21.849 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~27'
    Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 22.355 ns; Loc. = LAB_X22_Y10; Fanout = 16; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~28'
    Info: 55: + IC(1.332 ns) + CELL(0.206 ns) = 23.893 ns; Loc. = LAB_X21_Y8; Fanout = 3; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[184]~352'
    Info: 56: + IC(1.311 ns) + CELL(0.621 ns) = 25.825 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[3]~5'
    Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 25.911 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[4]~7'
    Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 25.997 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[5]~9'
    Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 26.083 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[6]~11'
    Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 26.169 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[7]~13'
    Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 26.255 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[8]~15'
    Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 26.341 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[9]~17'
    Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 26.427 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[10]~19'
    Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 26.513 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[11]~21'
    Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 26.599 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[12]~23'
    Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 26.685 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[13]~25'
    Info: 67: + IC(0.000 ns) + CELL(0.506 ns) = 27.191 ns; Loc. = LAB_X22_Y12; Fanout = 16; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[14]~26'
    Info: 68: + IC(1.322 ns) + CELL(0.206 ns) = 28.719 ns; Loc. = LAB_X21_Y11; Fanout = 3; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[198]~364'
    Info: 69: + IC(1.310 ns) + CELL(0.621 ns) = 30.650 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~7'
    Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 30.736 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~9'
    Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 30.822 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~11'
    Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 30.908 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~13'
    Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 30.994 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~15'
    Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 31.080 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~17'
    Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 31.166 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~19'
    Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 31.252 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~21'
    Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 31.338 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~23'
    Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 31.424 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~25'
    Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 31.510 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~27'
    Info: 80: + IC(0.000 ns) + CELL(0.506 ns) = 32.016 ns; Loc. = LAB_X22_Y8; Fanout = 16; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~28'
    Info: 81: + IC(1.322 ns) + CELL(0.206 ns) = 33.544 ns; Loc. = LAB_X23_Y9; Fanout = 3; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[212]~376'
    Info: 82: + IC(1.295 ns) + CELL(0.621 ns) = 35.460 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~7'
    Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 35.546 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~9'
    Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 35.632 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~11'
    Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 35.718 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~13'
    Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 35.804 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~15'
    Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 35.890 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~17'
    Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 35.976 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~19'
    Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 36.062 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~21'
    Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 36.148 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~23'
    Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 36.234 ns; Loc. = LAB_X23_Y8; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~25'
    Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 36.320 ns; Loc. = LAB_X23_Y8; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~27'
    Info: 93: + IC(0.000 ns) + CELL(0.506 ns) = 36.826 ns; Loc. = LAB_X23_Y8; Fanout = 15; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~28'
    Info: 94: + IC(1.288 ns) + CELL(0.206 ns) = 38.320 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[229]~385'
    Info: 95: + IC(1.671 ns) + CELL(0.621 ns) = 40.612 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~13'
    Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 40.698 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~15'
    Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 40.784 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~17'
    Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 40.870 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~19'
    Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 40.956 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~21'
    Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 41.042 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~23'
    Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 41.128 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~25'
    Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 41.214 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~27'
    Info: 103: + IC(0.000 ns) + CELL(0.506 ns) = 41.720 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~28'
    Info: 104: + IC(0.160 ns) + CELL(0.615 ns) = 42.495 ns; Loc. = LAB_X24_Y9; Fanout = 19; COMB Node = 'Equal1~13'
    Info: 105: + IC(0.843 ns) + CELL(0.651 ns) = 43.989 ns; Loc. = LAB_X26_Y9; Fanout = 14; COMB Node = 'addr[0]~7'
    Info: 106: + IC(0.363 ns) + CELL(0.855 ns) = 45.207 ns; Loc. = LAB_X26_Y9; Fanout = 3; REG Node = 'tmp_addr[1]'
    Info: Total cell delay = 20.984 ns ( 46.42 % )
    Info: Total interconnect delay = 24.223 ns ( 53.58 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 2% of the available device resources
    Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 25 output pins without output pin load capacitance assignment
    Info: Pin "addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "count_end[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Mon Feb 15 00:05:10 2010
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


