- ğŸ‘‹ Hi, Iâ€™m Sarika Jothi Alwarappan
- ğŸ‘€ Iâ€™m interested in Vlsi design, especially RTL design
- ğŸŒ± Iâ€™m currently learning RTL design and system verilog for verification
- ğŸ’ï¸ Iâ€™m looking to collaborate on VLSI design projects
- ğŸ“« How to reach me ...
- ğŸ˜„ Pronouns: she/her
- âš¡ Fun fact: I am someone who has a different favorite color everyday

<!---
ASarika2023/ASarika2023 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
