// Seed: 3642496913
module module_0 ();
  wire id_1;
  wire id_2;
  module_2();
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    output uwire id_3,
    output tri id_4,
    output wor id_5,
    output supply1 id_6,
    input tri id_7,
    output wand id_8,
    input wire id_9,
    input wor id_10
);
  assign id_6 = 1'b0;
  wire id_12;
  module_0();
endmodule
module module_2;
  logic [7:0] id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  integer id_6;
  always @(posedge ~id_1[1]) begin
    $display(id_5);
  end
  uwire id_7;
  assign id_7 = 1;
endmodule
