* Author: Nihanth
* Date Created: 15 Apr 2016
* Environment
  - OS: Windows 7, Linux
  - Browsers: Firefox,Chrome
  - Bandwidth : 100Mbps
  - Hardware Configuration:8GBRAM , 
  - Processor:i5,

* Objective
  - To view the description of “Design Of D-Flip Flop Using Verilog” experiment

* Pre conditions
  - Refer to first test case [[https://github.com/Virtual-Labs/vlsi-iiith/blob/master/test-cases/integration_test-cases/Design Of D-Flip Flop Using Ver/Design Of D-Flip Flop Using Ver_01_Usability_smk.org][Design Of D-Flip Flop Using Ver_01_Usability_smk.org]]

* Post conditions
  - Nil
* Test Steps
  1. Click on the see description link

* Expected result
  1. A box with the description should be displayed on the screen
  2. Content should be present with no distortions and Junk characters

* Review/comments


