$date
	Wed Sep 10 21:54:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a4_tb $end
$var wire 1 ! v $end
$var wire 3 " o [2:0] $end
$var reg 8 # a [7:0] $end
$scope module PE1 $end
$var wire 8 $ a [7:0] $end
$var reg 3 % o [2:0] $end
$var reg 1 ! v $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b10 $
b10 #
b1 "
1!
$end
#10
b11 "
b11 %
b1000 #
b1000 $
#20
b100 "
b100 %
b10101 #
b10101 $
#30
b110 "
b110 %
b1111111 #
b1111111 $
#40
b111 "
b111 %
b11111111 #
b11111111 $
#50
b101 "
b101 %
b100000 #
b100000 $
#60
0!
b0 "
b0 %
b0 #
b0 $
#70
