{"Yongseok Choi": [0.5, ["DC-DC converter-aware power management for battery-operated embedded systems", ["Yongseok Choi", "Naehyuck Chang", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065814", 6, "dac", 2005]], "Jungeun Kim": [0.9999466240406036, ["Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design", ["Jungeun Kim", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065611", 6, "dac", 2005]], "Yongseok Cheon": [0.5, ["Power-aware placement", ["Yongseok Cheon", "Pei-Hsin Ho", "Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1145/1065579.1065791", 6, "dac", 2005]], "Young H. Cho": [0.7970717549324036, ["A pattern matching coprocessor for network security", ["Young H. Cho", "William H. Mangione-Smith"], "https://doi.org/10.1145/1065579.1065641", 6, "dac", 2005]], "Dong-U Lee": [0.8811586052179337, ["MiniBit: bit-width optimization via affine arithmetic", ["Dong-U Lee", "Altaf Abdul Gaffar", "Oskar Mencer", "Wayne Luk"], "https://doi.org/10.1145/1065579.1065799", 4, "dac", 2005]], "Ho Young Kim": [0.9673326164484024, ["Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse", ["Ho Young Kim", "Tag Gon Kim"], "https://doi.org/10.1145/1065579.1065668", 4, "dac", 2005]], "Jongman Kim": [0.917623907327652, ["A low latency router supporting adaptivity for on-chip interconnects", ["Jongman Kim", "Dongkook Park", "Theo Theocharides", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1065579.1065726", 6, "dac", 2005]], "HoonSang Jin": [0.9982872307300568, ["Prime clauses for fast enumeration of satisfying assignments to boolean circuits", ["HoonSang Jin", "Fabio Somenzi"], "https://doi.org/10.1145/1065579.1065775", 4, "dac", 2005]], "Dohyung Kim": [0.9988478124141693, ["Trace-driven HW/SW cosimulation using virtual synchronization technique", ["Dohyung Kim", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/1065579.1065669", 4, "dac", 2005]], "Taeweon Suh": [1, ["Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs", ["Taeweon Suh", "Daehyun Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1065579.1065725", 6, "dac", 2005]]}