# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../free_running_counter.srcs/sources_1/new/free_running_counter.vhd" \
"../../../../free_running_counter.srcs/sim_1/new/Tb_free_running_counter.vhd" \

# Do not sort compile order
nosort
