// Seed: 3921284657
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    output tri   id_3,
    input  tri   module_0,
    input  tri0  id_5
);
  id_7 :
  assert property (@(posedge id_7) 1 !=? 1)
  else $display;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    output wor id_2,
    inout wor id_3,
    output wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri0 id_8
);
  wire id_10;
  nand primCall (id_5, id_8, id_6, id_10, id_3);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_1,
      id_8,
      id_8
  );
  assign modCall_1.type_4 = 0;
endmodule
