// Module Declaration
module Incrementer(
  input clk,
  input reset,
  input [7:0] x,
  output [7:0] y
);

// Register Declaration
reg [7:0] y;

// Always Block
always @ (posedge clk) begin
	// Reset Condition
	if (reset) begin
		y <= 0;
	// Increment Condition
	else begin
		if (x == 8'hFF)
			y <= 0;
		else
			y <= x + 1;
	end
end

endmodule