\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 1
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-vector-l1-0 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 2
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 3
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 4
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 5
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 6
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 7
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 8
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-vector-l1-7 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 9
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-scalar-l1-2 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-vector-l1-7 \]
\[ si-vector-l1-8 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 10
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-scalar-l1-2 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-vector-l1-7 \]
\[ si-vector-l1-8 \]
\[ si-vector-l1-9 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 15
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-scalar-l1-2 \]
\[ si-scalar-l1-3 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-vector-l1-7 \]
\[ si-vector-l1-8 \]
\[ si-vector-l1-9 \]
\[ si-vector-l1-10 \]
\[ si-vector-l1-11 \]
\[ si-vector-l1-12 \]
\[ si-vector-l1-13 \]
\[ si-vector-l1-14 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 20
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-scalar-l1-2 \]
\[ si-scalar-l1-3 \]
\[ si-scalar-l1-4 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-vector-l1-7 \]
\[ si-vector-l1-8 \]
\[ si-vector-l1-9 \]
\[ si-vector-l1-10 \]
\[ si-vector-l1-11 \]
\[ si-vector-l1-12 \]
\[ si-vector-l1-13 \]
\[ si-vector-l1-14 \]
\[ si-vector-l1-15 \]
\[ si-vector-l1-16 \]
\[ si-vector-l1-17 \]
\[ si-vector-l1-18 \]
\[ si-vector-l1-19 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 25
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-scalar-l1-2 \]
\[ si-scalar-l1-3 \]
\[ si-scalar-l1-4 \]
\[ si-scalar-l1-5 \]
\[ si-scalar-l1-6 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-vector-l1-7 \]
\[ si-vector-l1-8 \]
\[ si-vector-l1-9 \]
\[ si-vector-l1-10 \]
\[ si-vector-l1-11 \]
\[ si-vector-l1-12 \]
\[ si-vector-l1-13 \]
\[ si-vector-l1-14 \]
\[ si-vector-l1-15 \]
\[ si-vector-l1-16 \]
\[ si-vector-l1-17 \]
\[ si-vector-l1-18 \]
\[ si-vector-l1-19 \]
\[ si-vector-l1-20 \]
\[ si-vector-l1-21 \]
\[ si-vector-l1-22 \]
\[ si-vector-l1-23 \]
\[ si-vector-l1-24 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 30
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-scalar-l1-2 \]
\[ si-scalar-l1-3 \]
\[ si-scalar-l1-4 \]
\[ si-scalar-l1-5 \]
\[ si-scalar-l1-6 \]
\[ si-scalar-l1-7 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-vector-l1-7 \]
\[ si-vector-l1-8 \]
\[ si-vector-l1-9 \]
\[ si-vector-l1-10 \]
\[ si-vector-l1-11 \]
\[ si-vector-l1-12 \]
\[ si-vector-l1-13 \]
\[ si-vector-l1-14 \]
\[ si-vector-l1-15 \]
\[ si-vector-l1-16 \]
\[ si-vector-l1-17 \]
\[ si-vector-l1-18 \]
\[ si-vector-l1-19 \]
\[ si-vector-l1-20 \]
\[ si-vector-l1-21 \]
\[ si-vector-l1-22 \]
\[ si-vector-l1-23 \]
\[ si-vector-l1-24 \]
\[ si-vector-l1-25 \]
\[ si-vector-l1-26 \]
\[ si-vector-l1-27 \]
\[ si-vector-l1-28 \]
\[ si-vector-l1-29 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 40
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-scalar-l1-2 \]
\[ si-scalar-l1-3 \]
\[ si-scalar-l1-4 \]
\[ si-scalar-l1-5 \]
\[ si-scalar-l1-6 \]
\[ si-scalar-l1-7 \]
\[ si-scalar-l1-8 \]
\[ si-scalar-l1-9 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-vector-l1-7 \]
\[ si-vector-l1-8 \]
\[ si-vector-l1-9 \]
\[ si-vector-l1-10 \]
\[ si-vector-l1-11 \]
\[ si-vector-l1-12 \]
\[ si-vector-l1-13 \]
\[ si-vector-l1-14 \]
\[ si-vector-l1-15 \]
\[ si-vector-l1-16 \]
\[ si-vector-l1-17 \]
\[ si-vector-l1-18 \]
\[ si-vector-l1-19 \]
\[ si-vector-l1-20 \]
\[ si-vector-l1-21 \]
\[ si-vector-l1-22 \]
\[ si-vector-l1-23 \]
\[ si-vector-l1-24 \]
\[ si-vector-l1-25 \]
\[ si-vector-l1-26 \]
\[ si-vector-l1-27 \]
\[ si-vector-l1-28 \]
\[ si-vector-l1-29 \]
\[ si-vector-l1-30 \]
\[ si-vector-l1-31 \]
\[ si-vector-l1-32 \]
\[ si-vector-l1-33 \]
\[ si-vector-l1-34 \]
\[ si-vector-l1-35 \]
\[ si-vector-l1-36 \]
\[ si-vector-l1-37 \]
\[ si-vector-l1-38 \]
\[ si-vector-l1-39 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 50
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-scalar-l1-2 \]
\[ si-scalar-l1-3 \]
\[ si-scalar-l1-4 \]
\[ si-scalar-l1-5 \]
\[ si-scalar-l1-6 \]
\[ si-scalar-l1-7 \]
\[ si-scalar-l1-8 \]
\[ si-scalar-l1-9 \]
\[ si-scalar-l1-10 \]
\[ si-scalar-l1-11 \]
\[ si-scalar-l1-12 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-vector-l1-7 \]
\[ si-vector-l1-8 \]
\[ si-vector-l1-9 \]
\[ si-vector-l1-10 \]
\[ si-vector-l1-11 \]
\[ si-vector-l1-12 \]
\[ si-vector-l1-13 \]
\[ si-vector-l1-14 \]
\[ si-vector-l1-15 \]
\[ si-vector-l1-16 \]
\[ si-vector-l1-17 \]
\[ si-vector-l1-18 \]
\[ si-vector-l1-19 \]
\[ si-vector-l1-20 \]
\[ si-vector-l1-21 \]
\[ si-vector-l1-22 \]
\[ si-vector-l1-23 \]
\[ si-vector-l1-24 \]
\[ si-vector-l1-25 \]
\[ si-vector-l1-26 \]
\[ si-vector-l1-27 \]
\[ si-vector-l1-28 \]
\[ si-vector-l1-29 \]
\[ si-vector-l1-30 \]
\[ si-vector-l1-31 \]
\[ si-vector-l1-32 \]
\[ si-vector-l1-33 \]
\[ si-vector-l1-34 \]
\[ si-vector-l1-35 \]
\[ si-vector-l1-36 \]
\[ si-vector-l1-37 \]
\[ si-vector-l1-38 \]
\[ si-vector-l1-39 \]
\[ si-vector-l1-40 \]
\[ si-vector-l1-41 \]
\[ si-vector-l1-42 \]
\[ si-vector-l1-43 \]
\[ si-vector-l1-44 \]
\[ si-vector-l1-45 \]
\[ si-vector-l1-46 \]
\[ si-vector-l1-47 \]
\[ si-vector-l1-48 \]
\[ si-vector-l1-49 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

\*\*\* Generating default memory configuration \*\*\*
NumComputeUnits = 64
ErrorCode = 0

\*\*\* Sections in mem-report \*\*\*
\[ si-scalar-l1-0 \]
\[ si-scalar-l1-1 \]
\[ si-scalar-l1-2 \]
\[ si-scalar-l1-3 \]
\[ si-scalar-l1-4 \]
\[ si-scalar-l1-5 \]
\[ si-scalar-l1-6 \]
\[ si-scalar-l1-7 \]
\[ si-scalar-l1-8 \]
\[ si-scalar-l1-9 \]
\[ si-scalar-l1-10 \]
\[ si-scalar-l1-11 \]
\[ si-scalar-l1-12 \]
\[ si-scalar-l1-13 \]
\[ si-scalar-l1-14 \]
\[ si-scalar-l1-15 \]
\[ si-vector-l1-0 \]
\[ si-vector-l1-1 \]
\[ si-vector-l1-2 \]
\[ si-vector-l1-3 \]
\[ si-vector-l1-4 \]
\[ si-vector-l1-5 \]
\[ si-vector-l1-6 \]
\[ si-vector-l1-7 \]
\[ si-vector-l1-8 \]
\[ si-vector-l1-9 \]
\[ si-vector-l1-10 \]
\[ si-vector-l1-11 \]
\[ si-vector-l1-12 \]
\[ si-vector-l1-13 \]
\[ si-vector-l1-14 \]
\[ si-vector-l1-15 \]
\[ si-vector-l1-16 \]
\[ si-vector-l1-17 \]
\[ si-vector-l1-18 \]
\[ si-vector-l1-19 \]
\[ si-vector-l1-20 \]
\[ si-vector-l1-21 \]
\[ si-vector-l1-22 \]
\[ si-vector-l1-23 \]
\[ si-vector-l1-24 \]
\[ si-vector-l1-25 \]
\[ si-vector-l1-26 \]
\[ si-vector-l1-27 \]
\[ si-vector-l1-28 \]
\[ si-vector-l1-29 \]
\[ si-vector-l1-30 \]
\[ si-vector-l1-31 \]
\[ si-vector-l1-32 \]
\[ si-vector-l1-33 \]
\[ si-vector-l1-34 \]
\[ si-vector-l1-35 \]
\[ si-vector-l1-36 \]
\[ si-vector-l1-37 \]
\[ si-vector-l1-38 \]
\[ si-vector-l1-39 \]
\[ si-vector-l1-40 \]
\[ si-vector-l1-41 \]
\[ si-vector-l1-42 \]
\[ si-vector-l1-43 \]
\[ si-vector-l1-44 \]
\[ si-vector-l1-45 \]
\[ si-vector-l1-46 \]
\[ si-vector-l1-47 \]
\[ si-vector-l1-48 \]
\[ si-vector-l1-49 \]
\[ si-vector-l1-50 \]
\[ si-vector-l1-51 \]
\[ si-vector-l1-52 \]
\[ si-vector-l1-53 \]
\[ si-vector-l1-54 \]
\[ si-vector-l1-55 \]
\[ si-vector-l1-56 \]
\[ si-vector-l1-57 \]
\[ si-vector-l1-58 \]
\[ si-vector-l1-59 \]
\[ si-vector-l1-60 \]
\[ si-vector-l1-61 \]
\[ si-vector-l1-62 \]
\[ si-vector-l1-63 \]
\[ si-l2-0 \]
\[ si-l2-1 \]
\[ si-l2-2 \]
\[ si-l2-3 \]
\[ si-l2-4 \]
\[ si-l2-5 \]
\[ si-gm-0 \]
\[ si-gm-1 \]
\[ si-gm-2 \]
\[ si-gm-3 \]
\[ si-gm-4 \]
\[ si-gm-5 \]

