#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 29 21:47:15 2020
# Process ID: 16992
# Current directory: E:/Vivado/JQSJ_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5820 E:\Vivado\JQSJ_1\JQSJ.xpr
# Log file: E:/Vivado/JQSJ_1/vivado.log
# Journal file: E:/Vivado/JQSJ_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/JQSJ_1/JQSJ.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/Driver_MIPI0_IP/Driver_MIPI0/rgb2dvi_0/rgb2dvi_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/Driver_MIPI0_IP/Driver_MIPI0/clk_wiz_0/clk_wiz_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/Driver_MIPI0_IP/Driver_MIPI0/Driver_IIC_0/Driver_IIC_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/YSSB/new/BW.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/YSSB/new/RGB_To_HSV.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/YSSB/new/center.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/YSSB/new/render.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/YSSB/new/weight_cal.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/YSSB/new/colorDetect.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/Driver_MIPI0_IP/Driver_MIPI0/OV5647_Init_0/OV5647_Init_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/Driver_MIPI0_IP/Driver_MIPI0/clk_wiz_2/clk_wiz_2.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/Driver_MIPI0_IP/Driver_MIPI0/Driver_MIPI_0_4/Driver_MIPI_0.xci'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'rgb2dvi_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'clk_wiz_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'Driver_IIC_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'OV5647_Init_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'clk_wiz_2'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'Driver_MIPI_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/RGB2DVI_IP'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/FPGA_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'e:/Vivado/RGB2DVI_IP' will take precedence over the same IP in location e:/Vivado/FPGA_IP/Mini-HDMI-IP/IP/RGB2DVI_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP' will take precedence over the same IP in location e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2AXIS_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 711.750 ; gain = 122.336
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
create_ip -name Driver_PWM -vendor xilinx.com -library user -version 1.0 -module_name Driver_PWM_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_PWM_0/Driver_PWM_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_PWM_0'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_PWM_0/Driver_PWM_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_PWM_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_PWM_0'...
catch { config_ip_cache -export [get_ips -all Driver_PWM_0] }
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_PWM_0/Driver_PWM_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_PWM_0/Driver_PWM_0.xci]
launch_runs -jobs 2 Driver_PWM_0_synth_1
[Wed Jul 29 21:51:29 2020] Launched Driver_PWM_0_synth_1...
Run output will be captured here: E:/Vivado/JQSJ_1/JQSJ.runs/Driver_PWM_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_PWM_0/Driver_PWM_0.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Driver_IIC -vendor xilinx.com -library user -version 1.0 -module_name Driver_IIC_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_IIC_0/Driver_IIC_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_IIC_0'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_IIC_0/Driver_IIC_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_IIC_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_IIC_0'...
catch { config_ip_cache -export [get_ips -all Driver_IIC_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Driver_IIC_0, cache-ID = e12d895f2890b9d7; cache size = 2.360 MB.
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_IIC_0/Driver_IIC_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_IIC_0/Driver_IIC_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_IIC_0/Driver_IIC_0.xci'
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_IIC_0/Driver_IIC_0.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Driver_HDMI -vendor xilinx.com -library user -version 1.0 -module_name Driver_HDMI_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_HDMI_0/Driver_HDMI_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_HDMI_0'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_HDMI_0/Driver_HDMI_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_HDMI_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_HDMI_0'...
catch { config_ip_cache -export [get_ips -all Driver_HDMI_0] }
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_HDMI_0/Driver_HDMI_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_HDMI_0/Driver_HDMI_0.xci]
launch_runs -jobs 2 Driver_HDMI_0_synth_1
[Wed Jul 29 21:52:36 2020] Launched Driver_HDMI_0_synth_1...
Run output will be captured here: E:/Vivado/JQSJ_1/JQSJ.runs/Driver_HDMI_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_HDMI_0/Driver_HDMI_0.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Driver_MIPI0 -vendor xilinx.com -library user -version 1.0 -module_name Driver_MIPI0_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_0/Driver_MIPI0_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_MIPI0_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_0/Driver_MIPI0_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_MIPI0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_MIPI0_0'...
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_0 (Block Memory Generator 8.4) from revision 1 to revision 2
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.281 ; gain = 186.242
catch { config_ip_cache -export [get_ips -all Driver_MIPI0_0] }
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_0/Driver_MIPI0_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_0/Driver_MIPI0_0.xci]
launch_runs -jobs 2 Driver_MIPI0_0_synth_1
[Wed Jul 29 21:52:58 2020] Launched Driver_MIPI0_0_synth_1...
Run output will be captured here: E:/Vivado/JQSJ_1/JQSJ.runs/Driver_MIPI0_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_0/Driver_MIPI0_0.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name OV5647_Init -vendor xilinx.com -library user -version 1.0 -module_name OV5647_Init_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_0/OV5647_Init_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'OV5647_Init_0'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_0/OV5647_Init_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'OV5647_Init_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'OV5647_Init_0'...
catch { config_ip_cache -export [get_ips -all OV5647_Init_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP OV5647_Init_0, cache-ID = 542b48291e78907f; cache size = 3.956 MB.
catch { [ delete_ip_run [get_ips -all OV5647_Init_0] ] }
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'OV5647_Init_0'. Sub-design: 'e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_0/OV5647_Init_0.xci'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado/JQSJ_1/JQSJ.runs/OV5647_Init_0_synth_1

INFO: [Project 1-386] Moving file 'E:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/Driver_MIPI0_IP/Driver_MIPI0/OV5647_Init_0/OV5647_Init_0.xci' from fileset 'OV5647_Init_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_0/OV5647_Init_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_0/OV5647_Init_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_0/OV5647_Init_0.xci'
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_0/OV5647_Init_0.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name OV5647_Init -vendor xilinx.com -library user -version 1.0 -module_name OV5647_Init_1 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_1/OV5647_Init_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'OV5647_Init_1'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_1/OV5647_Init_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'OV5647_Init_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'OV5647_Init_1'...
catch { config_ip_cache -export [get_ips -all OV5647_Init_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP OV5647_Init_1, cache-ID = 542b48291e78907f; cache size = 4.108 MB.
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_1/OV5647_Init_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_1/OV5647_Init_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_1/OV5647_Init_1.xci'
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/OV5647_Init_1/OV5647_Init_1.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Clk_Division -vendor xilinx.com -library user -version 1.0 -module_name Clk_Division_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Clk_Division_0'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Clk_Division_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Clk_Division_0'...
catch { config_ip_cache -export [get_ips -all Clk_Division_0] }
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci]
launch_runs -jobs 2 Clk_Division_0_synth_1
[Wed Jul 29 21:53:52 2020] Launched Clk_Division_0_synth_1...
Run output will be captured here: E:/Vivado/JQSJ_1/JQSJ.runs/Clk_Division_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
launch_runs -jobs 2 rgb2dvi_0_synth_1
[Wed Jul 29 21:54:17 2020] Launched rgb2dvi_0_synth_1...
Run output will be captured here: E:/Vivado/JQSJ_1/JQSJ.runs/rgb2dvi_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Driver_MIPI0 -vendor xilinx.com -library user -version 1.0 -module_name Driver_MIPI0_1 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_1/Driver_MIPI0_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_MIPI0_1'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_1/Driver_MIPI0_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_MIPI0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_MIPI0_1'...
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_0 (Block Memory Generator 8.4) from revision 1 to revision 2
catch { config_ip_cache -export [get_ips -all Driver_MIPI0_1] }
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_1/Driver_MIPI0_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_1/Driver_MIPI0_1.xci]
launch_runs -jobs 2 Driver_MIPI0_1_synth_1
[Wed Jul 29 21:54:45 2020] Launched Driver_MIPI0_1_synth_1...
Run output will be captured here: E:/Vivado/JQSJ_1/JQSJ.runs/Driver_MIPI0_1_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_1/Driver_MIPI0_1.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Driver_MIPI -vendor xilinx.com -library user -version 1.0 -module_name Driver_MIPI_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_MIPI_0'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_MIPI_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_MIPI_0'...
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_0 (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_1 (Block Memory Generator 8.4) from revision 1 to revision 2
catch { config_ip_cache -export [get_ips -all Driver_MIPI_0] }
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0.xci] -no_script -sync -force -quiet
reset_run Driver_MIPI_0_synth_1
launch_runs -jobs 2 Driver_MIPI_0_synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
update_compile_order -fileset sources_1
create_ip -name rgb2stream -vendor xilinx.com -library user -version 1.0 -module_name rgb2stream_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_0/rgb2stream_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2stream_0'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_0/rgb2stream_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2stream_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2stream_0'...
INFO: [IP_Flow 19-3420] Updated fifo_generator_0 to use current project options
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1097.172 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all rgb2stream_0] }
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_0/rgb2stream_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_0/rgb2stream_0.xci]
launch_runs -jobs 2 rgb2stream_0_synth_1
[Wed Jul 29 21:55:51 2020] Launched rgb2stream_0_synth_1...
Run output will be captured here: E:/Vivado/JQSJ_1/JQSJ.runs/rgb2stream_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_0/rgb2stream_0.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_1 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_1'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_1'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rgb2dvi_1, cache-ID = eb326b048d67188f; cache size = 5.339 MB.
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci'
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2dvi_1/rgb2dvi_1.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name csi2_d_phy_rx -vendor trenz.biz -library user -version 1.0 -module_name csi2_d_phy_rx_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
update_compile_order -fileset sources_1
update_ip_catalog -delete_ip xilinx.com:user:Clk_Division:1.0 -repo_path e:/Vivado/FPGA_IP
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:Clk_Division:1.0' from repository 'e:/Vivado/FPGA_IP' at e:/Vivado/FPGA_IP/Frequency-Divider-IP/IP.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Vivado/FPGA_IP'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'e:/Vivado/RGB2DVI_IP' will take precedence over the same IP in location e:/Vivado/FPGA_IP/Mini-HDMI-IP/IP/RGB2DVI_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP' will take precedence over the same IP in location e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2AXIS_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP
create_ip -name clk_vip -vendor xilinx.com -library ip -version 1.0 -module_name clk_vip_0 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_vip_0'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_vip_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_vip_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_vip_0'...
catch { config_ip_cache -export [get_ips -all clk_vip_0] }
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci]
launch_runs -jobs 2 clk_vip_0_synth_1
[Wed Jul 29 22:04:23 2020] Launched clk_vip_0_synth_1...
Run output will be captured here: E:/Vivado/JQSJ_1/JQSJ.runs/clk_vip_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  {e:/Vivado/RGB2DVI_IP e:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP e:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP e:/Vivado/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1 e:/Vivado/FPGA_IP E:/Vivado/Camera_Demo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/RGB2DVI_IP'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/FPGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/Camera_Demo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'e:/Vivado/RGB2DVI_IP' will take precedence over the same IP in locations: 
   e:/Vivado/FPGA_IP/Mini-HDMI-IP/IP/RGB2DVI_IP
   e:/Vivado/Camera_Demo/IP_Core/RGB2DVI_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/RGB2DVI_IP'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/FPGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/Camera_Demo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'e:/Vivado/RGB2DVI_IP' will take precedence over the same IP in locations: 
   e:/Vivado/FPGA_IP/Mini-HDMI-IP/IP/RGB2DVI_IP
   e:/Vivado/Camera_Demo/IP_Core/RGB2DVI_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/RGB2DVI_IP'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/FPGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/Camera_Demo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'e:/Vivado/RGB2DVI_IP' will take precedence over the same IP in locations: 
   e:/Vivado/FPGA_IP/Mini-HDMI-IP/IP/RGB2DVI_IP
   e:/Vivado/Camera_Demo/IP_Core/RGB2DVI_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
create_ip -name rgb2stream -vendor xilinx.com -library user -version 1.0 -module_name rgb2stream_1 -dir e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_1/rgb2stream_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2stream_1'...
generate_target all [get_files  e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_1/rgb2stream_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2stream_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2stream_1'...
INFO: [IP_Flow 19-3420] Updated fifo_generator_0 to use current project options
catch { config_ip_cache -export [get_ips -all rgb2stream_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rgb2stream_1, cache-ID = d9a1498f8324d53f; cache size = 5.823 MB.
export_ip_user_files -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_1/rgb2stream_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_1/rgb2stream_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_1/rgb2stream_1.xci'
export_simulation -of_objects [get_files e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/rgb2stream_1/rgb2stream_1.xci] -directory E:/Vivado/JQSJ_1/JQSJ.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files -ipstatic_source_dir E:/Vivado/JQSJ_1/JQSJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/modelsim} {questa=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/questa} {riviera=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/riviera} {activehdl=E:/Vivado/JQSJ_1/JQSJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {e:/Vivado/RGB2DVI_IP e:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP e:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP e:/Vivado/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1 e:/Vivado/FPGA_IP e:/Vivado/Camera_Demo E:/Vivado/JQSJ_1} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/RGB2DVI_IP'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/FPGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/Camera_Demo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/JQSJ_1'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'e:/Vivado/RGB2DVI_IP' will take precedence over the same IP in locations: 
   e:/Vivado/FPGA_IP/Mini-HDMI-IP/IP/RGB2DVI_IP
   e:/Vivado/Camera_Demo/IP_Core/RGB2DVI_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/RGB2DVI_IP'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Vivado/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/FPGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/Camera_Demo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado/JQSJ_1'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'e:/Vivado/RGB2DVI_IP' will take precedence over the same IP in locations: 
   e:/Vivado/FPGA_IP/Mini-HDMI-IP/IP/RGB2DVI_IP
   e:/Vivado/Camera_Demo/IP_Core/RGB2DVI_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'e:/Vivado/FPGA_IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 22:45:10 2020...
