processing file asmFiles/branch.asm (1 of 36)
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  testbench/system_tb.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 18:18:19 on Nov 14,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 18:18:19 on Nov 14,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 18:18:21 on Nov 14,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "dcache(fast)".
###### include/cache_control_if.vh(79):       iREN[1] = cif1.iREN;
# ** Warning: include/cache_control_if.vh(79): (vopt-2576) [BSOB] - Bit-select into 'iREN' is out of bounds.
###### include/cache_control_if.vh(80):       dREN[1] = cif1.dREN;
# ** Warning: include/cache_control_if.vh(80): (vopt-2576) [BSOB] - Bit-select into 'dREN' is out of bounds.
###### include/cache_control_if.vh(81):       dWEN[1] = cif1.dWEN;
# ** Warning: include/cache_control_if.vh(81): (vopt-2576) [BSOB] - Bit-select into 'dWEN' is out of bounds.
###### include/cache_control_if.vh(82):       dstore[1] = cif1.dstore;
# ** Warning: include/cache_control_if.vh(82): (vopt-2696) Element index 1 into 'dstore' is out of bounds.
# ** Warning: include/cache_control_if.vh(82): (vopt-2696) Element index 1 into 'dstore' is out of bounds.
###### include/cache_control_if.vh(83):       iaddr[1] = cif1.iaddr;
# ** Warning: include/cache_control_if.vh(83): (vopt-2696) Element index 1 into 'iaddr' is out of bounds.
# ** Warning: include/cache_control_if.vh(83): (vopt-2696) Element index 1 into 'iaddr' is out of bounds.
###### include/cache_control_if.vh(84):       daddr[1] = cif1.daddr;
# ** Warning: include/cache_control_if.vh(84): (vopt-2696) Element index 1 into 'daddr' is out of bounds.
# ** Warning: include/cache_control_if.vh(84): (vopt-2696) Element index 1 into 'daddr' is out of bounds.
###### include/cache_control_if.vh(85):       ccwrite[1] = cif1.ccwrite;
# ** Warning: include/cache_control_if.vh(85): (vopt-2576) [BSOB] - Bit-select into 'ccwrite' is out of bounds.
###### include/cache_control_if.vh(86):       cctrans[1] = cif1.cctrans;
# ** Warning: include/cache_control_if.vh(86): (vopt-2576) [BSOB] - Bit-select into 'cctrans' is out of bounds.
###### include/cache_control_if.vh(95):       cif1.iwait = iwait[1];
# ** Warning: include/cache_control_if.vh(95): (vopt-2576) [BSOB] - Bit-select into 'iwait' is out of bounds.
###### include/cache_control_if.vh(96):       cif1.dwait = dwait[1];
# ** Warning: include/cache_control_if.vh(96): (vopt-2576) [BSOB] - Bit-select into 'dwait' is out of bounds.
###### include/cache_control_if.vh(99):       cif1.ccwait = ccwait[1];
# ** Warning: include/cache_control_if.vh(99): (vopt-2576) [BSOB] - Bit-select into 'ccwait' is out of bounds.
###### include/cache_control_if.vh(100):       cif1.ccinv = ccinv[1];
# ** Warning: include/cache_control_if.vh(100): (vopt-2576) [BSOB] - Bit-select into 'ccinv' is out of bounds.
###### source/control_unit.sv(25):         if (opcode_ctrl == RTYPE)begin
# ** Warning: source/control_unit.sv(25): (vopt-2577) Enum type mismatch between operands of '==' expression.
###### source/control_unit.sv(73):         else if(opcode_ctrl == J || opcode_ctrl == JAL) begin
# ** Warning: source/control_unit.sv(73): (vopt-2577) Enum type mismatch between operands of '==' expression.
# ** Warning: source/control_unit.sv(73): (vopt-2577) Enum type mismatch between operands of '==' expression.
###### source/control_unit.sv(74):             if(opcode_ctrl == J) begin
# ** Warning: source/control_unit.sv(74): (vopt-2577) Enum type mismatch between operands of '==' expression.
###### source/control_unit.sv(77):             else if(opcode_ctrl == JAL) begin
# ** Warning: source/control_unit.sv(77): (vopt-2577) Enum type mismatch between operands of '==' expression.
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.control_unit_if(fast)
# Loading work.alu_if(fast)
# Loading work.register_file_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.if_id_if(fast)
# Loading work.id_ex_if(fast)
# Loading work.ex_mem_if(fast)
# Loading work.mem_wb_if(fast)
# Loading work.forward_unit_if(fast)
# Loading work.hazard_unit_if(fast)
# Loading work.hazard_unit(fast)
# Loading work.forward_unit_haha(fast)
# Loading work.control_unit(fast)
# Loading work.alu(fast)
# Loading work.register_file(fast)
# Loading work.request_unit(fast)
# Loading work.if_id(fast)
# Loading work.id_ex(fast)
# Loading work.ex_mem_sv_unit(fast)
# Loading work.ex_mem(fast)
# Loading work.mem_wb_sv_unit(fast)
# Loading work.mem_wb(fast)
# Loading work.caches(fast)
# Loading work.icache_sv_unit(fast)
# Loading work.icache(fast)
# Loading work.dcache_sv_unit(fast)
# Loading work.dcache(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 3960 time and ran for        197 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 18:18:24 on Nov 14,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 20
13 instructions
processing file asmFiles/cache_associativity.asm (2 of 36)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 18:18:26 on Nov 14,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.control_unit_if(fast)
# Loading work.alu_if(fast)
# Loading work.register_file_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.if_id_if(fast)
# Loading work.id_ex_if(fast)
# Loading work.ex_mem_if(fast)
# Loading work.mem_wb_if(fast)
# Loading work.forward_unit_if(fast)
# Loading work.hazard_unit_if(fast)
# Loading work.hazard_unit(fast)
# Loading work.forward_unit_haha(fast)
# Loading work.control_unit(fast)
# Loading work.alu(fast)
# Loading work.register_file(fast)
# Loading work.request_unit(fast)
# Loading work.if_id(fast)
# Loading work.id_ex(fast)
# Loading work.ex_mem_sv_unit(fast)
# Loading work.ex_mem(fast)
# Loading work.mem_wb_sv_unit(fast)
# Loading work.mem_wb(fast)
# Loading work.caches(fast)
# Loading work.icache_sv_unit(fast)
# Loading work.icache(fast)
# Loading work.dcache_sv_unit(fast)
# Loading work.dcache(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 2760 time and ran for        137 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 18:18:26 on Nov 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
5 instructions
processing file asmFiles/cache_idhit.asm (3 of 36)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 18:18:27 on Nov 14,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.control_unit_if(fast)
# Loading work.alu_if(fast)
# Loading work.register_file_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.if_id_if(fast)
# Loading work.id_ex_if(fast)
# Loading work.ex_mem_if(fast)
# Loading work.mem_wb_if(fast)
# Loading work.forward_unit_if(fast)
# Loading work.hazard_unit_if(fast)
# Loading work.hazard_unit(fast)
# Loading work.forward_unit_haha(fast)
# Loading work.control_unit(fast)
# Loading work.alu(fast)
# Loading work.register_file(fast)
# Loading work.request_unit(fast)
# Loading work.if_id(fast)
# Loading work.id_ex(fast)
# Loading work.ex_mem_sv_unit(fast)
# Loading work.ex_mem(fast)
# Loading work.mem_wb_sv_unit(fast)
# Loading work.mem_wb(fast)
# Loading work.caches(fast)
# Loading work.icache_sv_unit(fast)
# Loading work.icache(fast)
# Loading work.dcache_sv_unit(fast)
# Loading work.dcache(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 3720 time and ran for        185 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 18:18:28 on Nov 14,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
19 instructions
processing file asmFiles/cache_loop.asm (4 of 36)
processing file asmFiles/zmergesort.asm (1 of 1)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 18:18:33 on Nov 14,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.control_unit_if(fast)
# Loading work.alu_if(fast)
# Loading work.register_file_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.if_id_if(fast)
# Loading work.id_ex_if(fast)
# Loading work.ex_mem_if(fast)
# Loading work.mem_wb_if(fast)
# Loading work.forward_unit_if(fast)
# Loading work.hazard_unit_if(fast)
# Loading work.hazard_unit(fast)
# Loading work.forward_unit_haha(fast)
# Loading work.control_unit(fast)
# Loading work.alu(fast)
# Loading work.register_file(fast)
# Loading work.request_unit(fast)
# Loading work.if_id(fast)
# Loading work.id_ex(fast)
# Loading work.ex_mem_sv_unit(fast)
# Loading work.ex_mem(fast)
# Loading work.mem_wb_sv_unit(fast)
# Loading work.mem_wb(fast)
# Loading work.caches(fast)
# Loading work.icache_sv_unit(fast)
# Loading work.icache(fast)
# Loading work.dcache_sv_unit(fast)
# Loading work.dcache(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 368760 time and ran for      18437 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 18:18:33 on Nov 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
5404 instructions
