///
/// Copyright (c) 2022 Arm Limited
/// Copyright (c) 2022 Hanno Becker
/// Copyright (c) 2023 Amin Abdulrahman, Matthias Kannwischer
/// SPDX-License-Identifier: MIT
///
/// Permission is hereby granted, free of charge, to any person obtaining a copy
/// of this software and associated documentation files (the "Software"), to deal
/// in the Software without restriction, including without limitation the rights
/// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
/// copies of the Software, and to permit persons to whom the Software is
/// furnished to do so, subject to the following conditions:
///
/// The above copyright notice and this permission notice shall be included in all
/// copies or substantial portions of the Software.
///
/// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
/// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
/// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
/// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
/// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
/// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
/// SOFTWARE.
///

// Needed to provide ASM_LOAD directive
#include <hal_env.h>

// NOTE
// We use a lot of trivial macros to simplify the parsing burden for Slothy
// The macros are not unfolded by Slothy and thus interpreted as instructions,
// which are easier to parse due to e.g. the lack of size specifiers and simpler
// syntax for pre and post increment for loads and stores.

// Eventually, NeLight should include a proper parser for AArch64,
// but for initial investigations, the below is enough.

.macro ldr_vo vec, base, offset
        ldr qform_\vec, [\base, #\offset]
.endm
.macro ldr_vi vec, base, inc
        ldr qform_\vec, [\base], #\inc
.endm
.macro str_vo vec, base, offset
        str qform_\vec, [\base, #\offset]
.endm
.macro str_vi vec, base, inc
        str qform_\vec, [\base], #\inc
.endm
.macro vqrdmulh d,a,b
        sqrdmulh \d\().4s, \a\().4s, \b\().4s
.endm
.macro vmla d,a,b
        mla \d\().4s, \a\().4s, \b\().4s
.endm
.macro vqrdmulhq d,a,b,i
        sqrdmulh \d\().4s, \a\().4s, \b\().s[\i]
.endm
.macro vmulq d,a,b,i
        mul \d\().4s, \a\().4s, \b\().s[\i]
.endm
.macro vmlaq d,a,b,i
        mla \d\().4s, \a\().4s, \b\().s[\i]
.endm
.macro vmlsq d,a,b,i
        mls \d\().4s, \a\().4s, \b\().s[\i]
.endm

.macro mulmodq dst, src, const, idx0, idx1
        vmulq       \dst,  \src, \const, \idx0
        vqrdmulhq   \src,  \src, \const, \idx1
        vmla        \dst,  \src, modulus
.endm

.macro mulmod dst, src, const, const_twisted
        mul        \dst\().4s,  \src\().4s, \const\().4s
        vqrdmulh   \src,  \src, \const_twisted
        vmlaq       \dst,  \src, modulus, 0
.endm

.macro ct_butterfly a, b, root, idx0, idx1
        mulmodq  tmp, \b, \root, \idx0, \idx1
        sub     \b\().4s,    \a\().4s, tmp.4s
        add     \a\().4s,    \a\().4s, tmp.4s
.endm

.macro mulmod_v dst, src, const, const_twisted
        mul        \dst\().4s,  \src\().4s, \const\().4s
        vqrdmulh    \src,  \src, \const_twisted
        vmlaq        \dst,  \src, modulus, 0
.endm

.macro ct_butterfly_v a, b, root, root_twisted
        mulmod  tmp, \b, \root, \root_twisted
        sub    \b\().4s,    \a\().4s, tmp.4s
        add    \a\().4s,    \a\().4s, tmp.4s
.endm

.macro load_roots_1234
        ldr_vi root0, r_ptr0, (8*16)
        ldr_vo root1, r_ptr0, (-8*16 + 1*16)
        ldr_vo root2, r_ptr0, (-8*16 + 2*16)
        ldr_vo root3, r_ptr0, (-8*16 + 3*16)
        ldr_vo root4, r_ptr0, (-8*16 + 4*16)
        ldr_vo root5, r_ptr0, (-8*16 + 5*16)
        ldr_vo root6, r_ptr0, (-8*16 + 6*16)
        ldr_vo root7, r_ptr0, (-8*16 + 7*16)
.endm

.macro load_next_roots_56 root0, r_ptr0
        ldr_vi \root0, \r_ptr0, 16
.endm

.macro load_next_roots_6 root0, r_ptr0
        ldr_vi \root0, \r_ptr0, 8
.endm

.macro load_next_roots_78 root0, root0_tw, root1, root1_tw, root2, root2_tw, r_ptr1
        ldr_vi \root0,    \r_ptr1, (6*16)
        ldr_vo \root0_tw, \r_ptr1, (-6*16 + 1*16)
        ldr_vo \root1,    \r_ptr1, (-6*16 + 2*16)
        ldr_vo \root1_tw, \r_ptr1, (-6*16 + 3*16)
        ldr_vo \root2,    \r_ptr1, (-6*16 + 4*16)
        ldr_vo \root2_tw, \r_ptr1, (-6*16 + 5*16)
.endm

.macro store_vectors_with_inc a0, a1, a2, a3, addr, inc
        str_vi \a0, \addr, \inc
        str_vo \a1, \addr, (-(\inc) + 16*1)
        str_vo \a2, \addr, (-(\inc) + 16*2)
        str_vo \a3, \addr, (-(\inc) + 16*3)
.endm

.macro transpose4 data0, data1, data2, data3
        trn1 t0.4s, \data0\().4s, \data1\().4s
        trn2 t1.4s, \data0\().4s, \data1\().4s
        trn1 t2.4s, \data2\().4s, \data3\().4s
        trn2 t3.4s, \data2\().4s, \data3\().4s

        trn2 \data2\().2d, t0.2d, t2.2d
        trn2 \data3\().2d, t1.2d, t3.2d
        trn1 \data0\().2d, t0.2d, t2.2d
        trn1 \data1\().2d, t1.2d, t3.2d
.endm

.macro save_gprs // slothy:no-unfold
        sub sp, sp, #(16*6)
        stp x19, x20, [sp, #16*0]
        stp x19, x20, [sp, #16*0]
        stp x21, x22, [sp, #16*1]
        stp x23, x24, [sp, #16*2]
        stp x25, x26, [sp, #16*3]
        stp x27, x28, [sp, #16*4]
        str x29, [sp, #16*5]
.endm

.macro restore_gprs // slothy:no-unfold
        ldp x19, x20, [sp, #16*0]
        ldp x21, x22, [sp, #16*1]
        ldp x23, x24, [sp, #16*2]
        ldp x25, x26, [sp, #16*3]
        ldp x27, x28, [sp, #16*4]
        ldr x29, [sp, #16*5]
        add sp, sp, #(16*6)
.endm

.macro save_vregs // slothy:no-unfold
        sub sp, sp, #(16*4)
        stp  d8,  d9, [sp, #16*0]
        stp d10, d11, [sp, #16*1]
        stp d12, d13, [sp, #16*2]
        stp d14, d15, [sp, #16*3]
.endm

.macro restore_vregs // slothy:no-unfold
        ldp  d8,  d9, [sp, #16*0]
        ldp d10, d11, [sp, #16*1]
        ldp d12, d13, [sp, #16*2]
        ldp d14, d15, [sp, #16*3]
        add sp, sp, #(16*4)
.endm

#define STACK_SIZE 16
#define STACK0 0

.macro restore a, loc     // slothy:no-unfold
        ldr \a, [sp, #\loc\()]
.endm
.macro save loc, a        // slothy:no-unfold
        str \a, [sp, #\loc\()]
.endm
.macro push_stack // slothy:no-unfold
        save_gprs
        save_vregs
        sub sp, sp, #STACK_SIZE
.endm

.macro pop_stack // slothy:no-unfold
        add sp, sp, #STACK_SIZE
        restore_vregs
        restore_gprs
.endm

.data
.p2align 4
roots:
#include "ntt_dilithium_1234_5678_twiddles.s"
.text

        .global ntt_dilithium_1234_5678_manual_st4_opt_m1_icestorm
        .global _ntt_dilithium_1234_5678_manual_st4_opt_m1_icestorm

.p2align 4
modulus_addr:   .quad -8380417
ntt_dilithium_1234_5678_manual_st4_opt_m1_icestorm:
_ntt_dilithium_1234_5678_manual_st4_opt_m1_icestorm:
        push_stack

        in      .req x0
        inp     .req x1
        count   .req x2
        r_ptr0  .req x3
        r_ptr1  .req x4
        xtmp    .req x5

        data0  .req v8
        data1  .req v9
        data2  .req v10
        data3  .req v11
        data4  .req v12
        data5  .req v13
        data6  .req v14
        data7  .req v15
        data8  .req v16
        data9  .req v17
        data10 .req v18
        data11 .req v19
        data12 .req v20
        data13 .req v21
        data14 .req v22
        data15 .req v23

        qform_data0  .req q8
        qform_data1  .req q9
        qform_data2  .req q10
        qform_data3  .req q11
        qform_data4  .req q12
        qform_data5  .req q13
        qform_data6  .req q14
        qform_data7  .req q15
        qform_data8  .req q16
        qform_data9  .req q17
        qform_data10 .req q18
        qform_data11 .req q19
        qform_data12 .req q20
        qform_data13 .req q21
        qform_data14 .req q22
        qform_data15 .req q23

        root0    .req v0
        root1    .req v1
        root2    .req v2
        root3    .req v3
        root4 .req v4
        root5 .req v5
        root6 .req v6
        root7 .req v7

        qform_root0    .req q0
        qform_root1    .req q1
        qform_root2    .req q2
        qform_root3    .req q3
        qform_root4    .req q4
        qform_root5    .req q5
        qform_root6    .req q6
        qform_root7    .req q7


        tmp .req v24
        t0  .req v25
        t1  .req v26
        t2  .req v27
        t3  .req v28

        modulus .req v29

        ASM_LOAD(r_ptr0, roots)
        ASM_LOAD(r_ptr1, roots_l67)

        ASM_LOAD(xtmp, modulus_addr)
        ld1r {modulus.4s}, [xtmp]

        save STACK0, in
        mov count, #4

        load_roots_1234

        .p2align 2
        ldr q8, [x0, #576]                      // .........*......................................................................................................................................................................................
        ldr q24, [x0, #960]                     // ...............*................................................................................................................................................................................
        ldr q28, [x0, #64]                      // .*..............................................................................................................................................................................................
        ldr q25, [x0, #832]                     // .............*..................................................................................................................................................................................
        ldr q27, [x0, #704]                     // ...........*....................................................................................................................................................................................
        ldr q14, [x0, #640]                     // ..........*.....................................................................................................................................................................................
        sqrdmulh v15.4S, v24.4S, v0.S[1]        // ....................................................*...........................................................................................................................................
        mul v23.4S, v24.4S, v0.S[0]             // ...................................................*............................................................................................................................................
        ldr q24, [x0, #896]                     // ..............*.................................................................................................................................................................................
        sqrdmulh v17.4S, v25.4S, v0.S[1]        // ..........................................*.....................................................................................................................................................
        mul v20.4S, v25.4S, v0.S[0]             // .........................................*......................................................................................................................................................
        mul v9.4S, v27.4S, v0.S[0]              // ...............................*................................................................................................................................................................
        sqrdmulh v31.4S, v8.4S, v0.S[1]         // ......................*.........................................................................................................................................................................
        ldr q12, [x0, #448]                     // .......*........................................................................................................................................................................................
        sqrdmulh v11.4S, v27.4S, v0.S[1]        // ................................*...............................................................................................................................................................
        ldr q19, [x0, #768]                     // ............*...................................................................................................................................................................................
        mla v23.4S, v15.4S, v29.4S              // .....................................................*..........................................................................................................................................
        ldr q30, [x0, #320]                     // .....*..........................................................................................................................................................................................
        mul v16.4S, v24.4S, v0.S[0]             // ..............................................*.................................................................................................................................................
        mul v10.4S, v8.4S, v0.S[0]              // .....................*..........................................................................................................................................................................
        ldr q21, [x0, #192]                     // ...*............................................................................................................................................................................................
        ldr q13, [x0, #512]                     // ........*.......................................................................................................................................................................................
        sub v27.4S, v12.4S, v23.4S              // ......................................................*.........................................................................................................................................
        mla v20.4S, v17.4S, v29.4S              // ...........................................*....................................................................................................................................................
        mul v17.4S, v19.4S, v0.S[0]             // ....................................*...........................................................................................................................................................
        sqrdmulh v15.4S, v19.4S, v0.S[1]        // .....................................*..........................................................................................................................................................
        sqrdmulh v18.4S, v27.4S, v1.S[1]        // ............................................................................................*...................................................................................................
        mul v19.4S, v27.4S, v1.S[0]             // ...........................................................................................*....................................................................................................
        mla v10.4S, v31.4S, v29.4S              // .......................*........................................................................................................................................................................
        mla v9.4S, v11.4S, v29.4S               // .................................*..............................................................................................................................................................
        ldr q11, [x0, #256]                     // ....*...........................................................................................................................................................................................
        mul v8.4S, v13.4S, v0.S[0]              // ................*...............................................................................................................................................................................
        mla v17.4S, v15.4S, v29.4S              // ......................................*.........................................................................................................................................................
        sqrdmulh v15.4S, v13.4S, v0.S[1]        // .................*..............................................................................................................................................................................
        add v22.4S, v28.4S, v10.4S              // .........................*......................................................................................................................................................................
        mla v19.4S, v18.4S, v29.4S              // .............................................................................................*..................................................................................................
        sub v26.4S, v21.4S, v9.4S               // ..................................*.............................................................................................................................................................
        add v9.4S, v21.4S, v9.4S                // ...................................*............................................................................................................................................................
        ldr q27, [x0, #384]                     // ......*.........................................................................................................................................................................................
        sub v28.4S, v28.4S, v10.4S              // ........................*.......................................................................................................................................................................
        sqrdmulh v10.4S, v24.4S, v0.S[1]        // ...............................................*................................................................................................................................................
        add v24.4S, v12.4S, v23.4S              // .......................................................*........................................................................................................................................
        sub v23.4S, v30.4S, v20.4S              // ............................................*...................................................................................................................................................
        add v18.4S, v30.4S, v20.4S              // .............................................*..................................................................................................................................................
        sub v30.4S, v11.4S, v17.4S              // .......................................*........................................................................................................................................................
        mul v12.4S, v14.4S, v0.S[0]             // ..........................*.....................................................................................................................................................................
        mla v16.4S, v10.4S, v29.4S              // ................................................*...............................................................................................................................................
        sqrdmulh v25.4S, v24.4S, v0.S[3]        // ........................................................................*.......................................................................................................................
        mul v20.4S, v24.4S, v0.S[2]             // .......................................................................*........................................................................................................................
        sqrdmulh v31.4S, v18.4S, v0.S[3]        // ..............................................................*.................................................................................................................................
        sqrdmulh v21.4S, v14.4S, v0.S[1]        // ...........................*....................................................................................................................................................................
        mul v14.4S, v18.4S, v0.S[2]             // .............................................................*..................................................................................................................................
        add v13.4S, v27.4S, v16.4S              // ..................................................*.............................................................................................................................................
        add v24.4S, v11.4S, v17.4S              // ........................................*.......................................................................................................................................................
        sub v17.4S, v26.4S, v19.4S              // ..............................................................................................*.................................................................................................
        mla v20.4S, v25.4S, v29.4S              // .........................................................................*......................................................................................................................
        add v26.4S, v26.4S, v19.4S              // ...............................................................................................*................................................................................................
        mla v14.4S, v31.4S, v29.4S              // ...............................................................*................................................................................................................................
        add v18.4S, v9.4S, v20.4S               // ...........................................................................*....................................................................................................................
        ldr q19, [x0, #128]                     // ..*.............................................................................................................................................................................................
        sub v20.4S, v9.4S, v20.4S               // ..........................................................................*.....................................................................................................................
        sqrdmulh v10.4S, v23.4S, v1.S[1]        // ..................................................................................*.............................................................................................................
        mla v12.4S, v21.4S, v29.4S              // ............................*...................................................................................................................................................................
        sqrdmulh v9.4S, v20.4S, v2.S[1]         // ................................................................................................................*...............................................................................
        mul v31.4S, v20.4S, v2.S[0]             // ...............................................................................................................*................................................................................
        mul v11.4S, v17.4S, v3.S[0]             // ...................................................................................................................................*............................................................
        sub v20.4S, v27.4S, v16.4S              // .................................................*..............................................................................................................................................
        sqrdmulh v17.4S, v17.4S, v3.S[1]        // ....................................................................................................................................*...........................................................
        mul v16.4S, v23.4S, v1.S[0]             // .................................................................................*..............................................................................................................
        mla v31.4S, v9.4S, v29.4S               // .................................................................................................................*..............................................................................
        mul v9.4S, v18.4S, v1.S[2]              // .....................................................................................................*..........................................................................................
        sqrdmulh v21.4S, v18.4S, v1.S[3]        // ......................................................................................................*.........................................................................................
        mla v16.4S, v10.4S, v29.4S              // ...................................................................................*............................................................................................................
        add v10.4S, v22.4S, v14.4S              // .................................................................*..............................................................................................................................
        sub v27.4S, v22.4S, v14.4S              // ................................................................*...............................................................................................................................
        sqrdmulh v22.4S, v20.4S, v1.S[1]        // .......................................................................................*........................................................................................................
        mla v9.4S, v21.4S, v29.4S               // .......................................................................................................*........................................................................................
        mul v18.4S, v13.4S, v0.S[2]             // ..................................................................*.............................................................................................................................
        sqrdmulh v25.4S, v13.4S, v0.S[3]        // ...................................................................*............................................................................................................................
        add v21.4S, v10.4S, v9.4S               // .........................................................................................................*......................................................................................
        sub v14.4S, v10.4S, v9.4S               // ........................................................................................................*.......................................................................................
        ldr q9, [x0, #0]                        // *...............................................................................................................................................................................................
        add v10.4S, v28.4S, v16.4S              // .....................................................................................*..........................................................................................................
        mla v8.4S, v15.4S, v29.4S               // ..................*.............................................................................................................................................................................
        sub v23.4S, v28.4S, v16.4S              // ....................................................................................*...........................................................................................................
        mla v18.4S, v25.4S, v29.4S              // ....................................................................*...........................................................................................................................
        mul v13.4S, v20.4S, v1.S[0]             // ......................................................................................*.........................................................................................................
        add v25.4S, v19.4S, v12.4S              // ..............................*.................................................................................................................................................................
        sub v20.4S, v9.4S, v8.4S                // ...................*............................................................................................................................................................................
        add v15.4S, v9.4S, v8.4S                // ....................*...........................................................................................................................................................................
        sub v28.4S, v25.4S, v18.4S              // .....................................................................*..........................................................................................................................
        add v25.4S, v25.4S, v18.4S              // ......................................................................*.........................................................................................................................
        mla v13.4S, v22.4S, v29.4S              // ........................................................................................*.......................................................................................................
        mla v11.4S, v17.4S, v29.4S              // .....................................................................................................................................*..........................................................
        mul v17.4S, v25.4S, v1.S[2]             // ................................................................................................*...............................................................................................
        sqrdmulh v18.4S, v25.4S, v1.S[3]        // .................................................................................................*..............................................................................................
        sub count, count, #1
layer1234_start:
        mul v25.4S, v24.4S, v0.S[2]             // ........................................................*.......................................................................................................................................
        sqrdmulh v24.4S, v24.4S, v0.S[3]        // .........................................................*......................................................................................................................................
        mul v22.4S, v21.4S, v3.S[2]             // ........................................................................................................................................*.......................................................
        sqrdmulh v16.4S, v21.4S, v3.S[3]        // .........................................................................................................................................*......................................................
        mul v8.4S, v28.4S, v2.S[0]              // ..........................................................................................................*.....................................................................................
        sqrdmulh v9.4S, v28.4S, v2.S[1]         // ...........................................................................................................*....................................................................................
        mla v25.4S, v24.4S, v29.4S              // ..........................................................*.....................................................................................................................................
        add v28.4S, v23.4S, v11.4S              // .......................................................................................................................................*........................................................
        mla v22.4S, v16.4S, v29.4S              // ..........................................................................................................................................*.....................................................
        add v16.4S, v27.4S, v31.4S              // ...................................................................................................................*............................................................................
        mla v17.4S, v18.4S, v29.4S              // ..................................................................................................*.............................................................................................
        mla v8.4S, v9.4S, v29.4S                // ............................................................................................................*...................................................................................
        add v24.4S, v15.4S, v25.4S              // ............................................................*...................................................................................................................................
        sub v9.4S, v15.4S, v25.4S               // ...........................................................*....................................................................................................................................
        mul v21.4S, v16.4S, v4.S[2]             // ..................................................................................................................................................*.............................................
        sqrdmulh v16.4S, v16.4S, v4.S[3]        // ...................................................................................................................................................*............................................
        add v25.4S, v9.4S, v8.4S                // ..............................................................................................................*.................................................................................
        sub v9.4S, v9.4S, v8.4S                 // .............................................................................................................*..................................................................................
        sqrdmulh v18.4S, v26.4S, v2.S[3]        // ..........................................................................................................................*.....................................................................
        sub v15.4S, v27.4S, v31.4S              // ..................................................................................................................*.............................................................................
        sqrdmulh v8.4S, v30.4S, v1.S[1]         // .............................................................................*..................................................................................................................
        mul v27.4S, v30.4S, v1.S[0]             // ............................................................................*...................................................................................................................
        mul v31.4S, v26.4S, v2.S[2]             // .........................................................................................................................*......................................................................
        sqrdmulh v30.4S, v15.4S, v5.S[1]        // ........................................................................................................................................................*.......................................
        mul v15.4S, v15.4S, v5.S[0]             // .......................................................................................................................................................*........................................
        sub v26.4S, v19.4S, v12.4S              // .............................*..................................................................................................................................................................
        sqrdmulh v12.4S, v28.4S, v6.S[3]        // .......................................................................................................................................................................*........................
        mla v21.4S, v16.4S, v29.4S              // ....................................................................................................................................................*...........................................
        mla v27.4S, v8.4S, v29.4S               // ..............................................................................*.................................................................................................................
        add v8.4S, v26.4S, v13.4S               // ..........................................................................................*.....................................................................................................
        ldr q19, [x0, #848]                     // .............e..................................................................................................................................................................................
        mla v15.4S, v30.4S, v29.4S              // .........................................................................................................................................................*......................................
        mla v31.4S, v18.4S, v29.4S              // ...........................................................................................................................*....................................................................
        mul v16.4S, v28.4S, v6.S[2]             // ......................................................................................................................................................................*.........................
        sqrdmulh v28.4S, v8.4S, v2.S[3]         // .....................................................................................................................*..........................................................................
        sub v30.4S, v20.4S, v27.4S              // ...............................................................................*................................................................................................................
        add v18.4S, v9.4S, v15.4S               // ...........................................................................................................................................................*....................................
        add v27.4S, v20.4S, v27.4S              // ................................................................................*...............................................................................................................
        str q18, [x0, #384]                     // ......................................................................................................................................................................................*.........
        sqrdmulh v18.4S, v19.4S, v0.S[1]        // ..........................................e.....................................................................................................................................................
        sub v9.4S, v9.4S, v15.4S                // ..........................................................................................................................................................*.....................................
        mul v15.4S, v19.4S, v0.S[0]             // .........................................e......................................................................................................................................................
        mul v19.4S, v8.4S, v2.S[2]              // ....................................................................................................................*...........................................................................
        ldr q8, [x0, #528]                      // ........e.......................................................................................................................................................................................
        str q9, [x0, #448]                      // .......................................................................................................................................................................................*........
        sub v11.4S, v23.4S, v11.4S              // ......................................................................................................................................*.........................................................
        add v20.4S, v10.4S, v31.4S              // .............................................................................................................................*..................................................................
        mla v16.4S, v12.4S, v29.4S              // ........................................................................................................................................................................*.......................
        sub v9.4S, v25.4S, v21.4S               // .....................................................................................................................................................*..........................................
        mla v15.4S, v18.4S, v29.4S              // ...........................................e....................................................................................................................................................
        sqrdmulh v12.4S, v20.4S, v5.S[3]        // .............................................................................................................................................................*..................................
        add v25.4S, v25.4S, v21.4S              // ......................................................................................................................................................*.........................................
        sub v21.4S, v26.4S, v13.4S              // .........................................................................................*......................................................................................................
        str q9, [x0, #320]                      // .....................................................................................................................................................................................*..........
        mul v13.4S, v20.4S, v5.S[2]             // ............................................................................................................................................................*...................................
        mul v20.4S, v8.4S, v0.S[0]              // ................e...............................................................................................................................................................................
        str q25, [x0, #256]                     // ....................................................................................................................................................................................*...........
        mul v9.4S, v21.4S, v3.S[0]              // ..............................................................................................................................*.................................................................
        add v26.4S, v24.4S, v17.4S              // ....................................................................................................*...........................................................................................
        sqrdmulh v25.4S, v21.4S, v3.S[1]        // ...............................................................................................................................*................................................................
        mla v19.4S, v28.4S, v29.4S              // ......................................................................................................................*.........................................................................
        ldr q28, [x0, #656]                     // ..........e.....................................................................................................................................................................................
        sub v23.4S, v24.4S, v17.4S              // ...................................................................................................*............................................................................................
        sqrdmulh v21.4S, v8.4S, v0.S[1]         // .................e..............................................................................................................................................................................
        ldr q24, [x0, #976]                     // ...............e................................................................................................................................................................................
        mul v18.4S, v11.4S, v7.S[0]             // ...........................................................................................................................................................................*....................
        mla v13.4S, v12.4S, v29.4S              // ..............................................................................................................................................................*.................................
        mla v9.4S, v25.4S, v29.4S               // ................................................................................................................................*...............................................................
        ldr q25, [x0, #720]                     // ...........e....................................................................................................................................................................................
        sub v8.4S, v27.4S, v19.4S               // .......................................................................................................................*........................................................................
        add v12.4S, v27.4S, v19.4S              // ........................................................................................................................*.......................................................................
        sqrdmulh v17.4S, v11.4S, v7.S[1]        // ............................................................................................................................................................................*...................
        sqrdmulh v19.4S, v28.4S, v0.S[1]        // ...........................e....................................................................................................................................................................
        mul v27.4S, v24.4S, v0.S[0]             // ...................................................e............................................................................................................................................
        sub v11.4S, v30.4S, v9.4S               // .................................................................................................................................*..............................................................
        add v9.4S, v30.4S, v9.4S                // ..................................................................................................................................*.............................................................
        sub v30.4S, v26.4S, v22.4S              // ...........................................................................................................................................*....................................................
        add v22.4S, v26.4S, v22.4S              // ............................................................................................................................................*...................................................
        sqrdmulh v24.4S, v24.4S, v0.S[1]        // ....................................................e...........................................................................................................................................
        sqrdmulh v26.4S, v14.4S, v4.S[1]        // ..............................................................................................................................................*.................................................
        str q30, [x0, #64]                      // .................................................................................................................................................................................*..............
        sub v30.4S, v12.4S, v13.4S              // ...............................................................................................................................................................*................................
        mla v20.4S, v21.4S, v29.4S              // ..................e.............................................................................................................................................................................
        add v21.4S, v9.4S, v16.4S               // ..........................................................................................................................................................................*.....................
        str q22, [x0], #(16)                    // ................................................................................................................................................................................*...............
        ldr q22, [x0, #448]                     // .......e........................................................................................................................................................................................
        mla v18.4S, v17.4S, v29.4S              // .............................................................................................................................................................................*..................
        mla v27.4S, v24.4S, v29.4S              // .....................................................e..........................................................................................................................................
        ldr q17, [x0, #320]                     // .....e..........................................................................................................................................................................................
        add v13.4S, v12.4S, v13.4S              // ................................................................................................................................................................*...............................
        str q21, [x0, #752]                     // ............................................................................................................................................................................................*...
        sqrdmulh v21.4S, v25.4S, v0.S[1]        // ................................e...............................................................................................................................................................
        mul v25.4S, v25.4S, v0.S[0]             // ...............................e................................................................................................................................................................
        mul v14.4S, v14.4S, v4.S[0]             // .............................................................................................................................................*..................................................
        str q30, [x0, #560]                     // .........................................................................................................................................................................................*......
        sub v30.4S, v10.4S, v31.4S              // ............................................................................................................................*...................................................................
        str q13, [x0, #496]                     // ........................................................................................................................................................................................*.......
        mla v14.4S, v26.4S, v29.4S              // ...............................................................................................................................................*................................................
        ldr q31, [x0, #192]                     // ...e............................................................................................................................................................................................
        sub v13.4S, v22.4S, v27.4S              // ......................................................e.........................................................................................................................................
        mla v25.4S, v21.4S, v29.4S              // .................................e..............................................................................................................................................................
        sqrdmulh v12.4S, v30.4S, v6.S[1]        // ..................................................................................................................................................................*.............................
        mul v10.4S, v13.4S, v1.S[0]             // ...........................................................................................e....................................................................................................
        sqrdmulh v24.4S, v13.4S, v1.S[1]        // ............................................................................................e...................................................................................................
        ldr q13, [x0, #896]                     // ..............e.................................................................................................................................................................................
        sub v26.4S, v23.4S, v14.4S              // ................................................................................................................................................*...............................................
        sub v21.4S, v17.4S, v15.4S              // ............................................e...................................................................................................................................................
        add v17.4S, v17.4S, v15.4S              // .............................................e..................................................................................................................................................
        add v15.4S, v31.4S, v25.4S              // ...................................e............................................................................................................................................................
        mul v30.4S, v30.4S, v6.S[0]             // .................................................................................................................................................................*..............................
        mla v10.4S, v24.4S, v29.4S              // .............................................................................................e..................................................................................................
        ldr q24, [x0, #768]                     // ............e...................................................................................................................................................................................
        add v14.4S, v23.4S, v14.4S              // .................................................................................................................................................*..............................................
        sub v23.4S, v31.4S, v25.4S              // ..................................e.............................................................................................................................................................
        str q26, [x0, #176]                     // ...................................................................................................................................................................................*............
        sqrdmulh v26.4S, v13.4S, v0.S[1]        // ...............................................e................................................................................................................................................
        add v22.4S, v22.4S, v27.4S              // .......................................................e........................................................................................................................................
        mul v31.4S, v13.4S, v0.S[0]             // ..............................................e.................................................................................................................................................
        mla v30.4S, v12.4S, v29.4S              // ...................................................................................................................................................................*............................
        str q14, [x0, #112]                     // ..................................................................................................................................................................................*.............
        sqrdmulh v14.4S, v24.4S, v0.S[1]        // .....................................e..........................................................................................................................................................
        mul v12.4S, v22.4S, v0.S[2]             // .......................................................................e........................................................................................................................
        sqrdmulh v27.4S, v22.4S, v0.S[3]        // ........................................................................e.......................................................................................................................
        ldr q22, [x0, #384]                     // ......e.........................................................................................................................................................................................
        mul v25.4S, v24.4S, v0.S[0]             // ....................................e...........................................................................................................................................................
        sub v13.4S, v8.4S, v30.4S               // ....................................................................................................................................................................*...........................
        mla v31.4S, v26.4S, v29.4S              // ................................................e...............................................................................................................................................
        ldr q26, [x0, #576]                     // .........e......................................................................................................................................................................................
        add v24.4S, v8.4S, v30.4S               // .....................................................................................................................................................................*..........................
        sub v8.4S, v11.4S, v18.4S               // ..............................................................................................................................................................................*.................
        str q13, [x0, #688]                     // ...........................................................................................................................................................................................*....
        add v18.4S, v11.4S, v18.4S              // ...............................................................................................................................................................................*................
        sqrdmulh v13.4S, v17.4S, v0.S[3]        // ..............................................................e.................................................................................................................................
        ldr q30, [x0, #256]                     // ....e...........................................................................................................................................................................................
        mla v12.4S, v27.4S, v29.4S              // .........................................................................e......................................................................................................................
        str q24, [x0, #624]                     // ..........................................................................................................................................................................................*.....
        add v24.4S, v22.4S, v31.4S              // ..................................................e.............................................................................................................................................
        mul v11.4S, v26.4S, v0.S[0]             // .....................e..........................................................................................................................................................................
        mla v25.4S, v14.4S, v29.4S              // ......................................e.........................................................................................................................................................
        mul v14.4S, v17.4S, v0.S[2]             // .............................................................e..................................................................................................................................
        str q18, [x0, #880]                     // ..............................................................................................................................................................................................*.
        mul v18.4S, v24.4S, v0.S[2]             // ..................................................................e.............................................................................................................................
        sub v17.4S, v15.4S, v12.4S              // ..........................................................................e.....................................................................................................................
        add v12.4S, v15.4S, v12.4S              // ...........................................................................e....................................................................................................................
        str q8, [x0, #944]                      // ...............................................................................................................................................................................................*
        sqrdmulh v8.4S, v24.4S, v0.S[3]         // ...................................................................e............................................................................................................................
        add v24.4S, v30.4S, v25.4S              // ........................................e.......................................................................................................................................................
        sub v22.4S, v22.4S, v31.4S              // .................................................e..............................................................................................................................................
        sqrdmulh v31.4S, v12.4S, v1.S[3]        // ......................................................................................................e.........................................................................................
        sub v30.4S, v30.4S, v25.4S              // .......................................e........................................................................................................................................................
        mul v25.4S, v12.4S, v1.S[2]             // .....................................................................................................e..........................................................................................
        mla v14.4S, v13.4S, v29.4S              // ...............................................................e................................................................................................................................
        mul v13.4S, v22.4S, v1.S[0]             // ......................................................................................e.........................................................................................................
        mul v12.4S, v28.4S, v0.S[0]             // ..........................e.....................................................................................................................................................................
        sqrdmulh v22.4S, v22.4S, v1.S[1]        // .......................................................................................e........................................................................................................
        sqrdmulh v28.4S, v21.4S, v1.S[1]        // ..................................................................................e.............................................................................................................
        mla v25.4S, v31.4S, v29.4S              // .......................................................................................................e........................................................................................
        sqrdmulh v26.4S, v26.4S, v0.S[1]        // ......................e.........................................................................................................................................................................
        mul v31.4S, v17.4S, v2.S[0]             // ...............................................................................................................e................................................................................
        sub v16.4S, v9.4S, v16.4S               // .........................................................................................................................................................................*......................
        ldr q9, [x0, #0]                        // e...............................................................................................................................................................................................
        mla v18.4S, v8.4S, v29.4S               // ....................................................................e...........................................................................................................................
        sub v8.4S, v23.4S, v10.4S               // ..............................................................................................e.................................................................................................
        ldr q27, [x0, #64]                      // .e..............................................................................................................................................................................................
        mla v11.4S, v26.4S, v29.4S              // .......................e........................................................................................................................................................................
        sqrdmulh v26.4S, v17.4S, v2.S[1]        // ................................................................................................................e...............................................................................
        str q16, [x0, #816]                     // .............................................................................................................................................................................................*..
        mla v12.4S, v19.4S, v29.4S              // ............................e...................................................................................................................................................................
        ldr q19, [x0, #128]                     // ..e.............................................................................................................................................................................................
        mul v16.4S, v21.4S, v1.S[0]             // .................................................................................e..............................................................................................................
        sqrdmulh v17.4S, v8.4S, v3.S[1]         // ....................................................................................................................................e...........................................................
        add v15.4S, v9.4S, v20.4S               // ....................e...........................................................................................................................................................................
        sub v21.4S, v27.4S, v11.4S              // ........................e.......................................................................................................................................................................
        add v27.4S, v27.4S, v11.4S              // .........................e......................................................................................................................................................................
        mla v16.4S, v28.4S, v29.4S              // ...................................................................................e............................................................................................................
        mul v11.4S, v8.4S, v3.S[0]              // ...................................................................................................................................e............................................................
        add v8.4S, v27.4S, v14.4S               // .................................................................e..............................................................................................................................
        add v28.4S, v19.4S, v12.4S              // ..............................e.................................................................................................................................................................
        mla v13.4S, v22.4S, v29.4S              // ........................................................................................e.......................................................................................................
        sub v27.4S, v27.4S, v14.4S              // ................................................................e...............................................................................................................................
        add v22.4S, v28.4S, v18.4S              // ......................................................................e.........................................................................................................................
        mla v31.4S, v26.4S, v29.4S              // .................................................................................................................e..............................................................................
        add v26.4S, v23.4S, v10.4S              // ...............................................................................................e................................................................................................
        add v10.4S, v21.4S, v16.4S              // .....................................................................................e..........................................................................................................
        sub v23.4S, v21.4S, v16.4S              // ....................................................................................e...........................................................................................................
        sub v28.4S, v28.4S, v18.4S              // .....................................................................e..........................................................................................................................
        mla v11.4S, v17.4S, v29.4S              // .....................................................................................................................................e..........................................................
        sub v14.4S, v8.4S, v25.4S               // ........................................................................................................e.......................................................................................
        mul v17.4S, v22.4S, v1.S[2]             // ................................................................................................e...............................................................................................
        sqrdmulh v18.4S, v22.4S, v1.S[3]        // .................................................................................................e..............................................................................................
        sub v20.4S, v9.4S, v20.4S               // ...................e............................................................................................................................................................................
        add v21.4S, v8.4S, v25.4S               // .........................................................................................................e......................................................................................

        // original source code
        // ldr q8, [x0, #0]                        // ..................................................................................................................................e...............................|...............................................................................................................................................................e......
        // ldr q9, [x0, #(1*(512/8))]              // .....................................................................................................................................e............................|..................................................................................................................................................................e...
        // ldr q10, [x0, #(2*(512/8))]             // ..........................................................................................................................................e.......................|......................................................................................................................................................................
        // ldr q11, [x0, #(3*(512/8))]             // ....................................................................e.............................................................................................|.................................................................................................e....................................................................
        // ldr q12, [x0, #(4*(512/8))]             // .......................................................................................................e..........................................................|....................................................................................................................................e.................................
        // ldr q13, [x0, #(5*(512/8))]             // ..........................................................e.......................................................................................................|.......................................................................................e..............................................................................
        // ldr q14, [x0, #(6*(512/8))]             // .............................................................................................e....................................................................|..........................................................................................................................e...........................................
        // ldr q15, [x0, #(7*(512/8))]             // .......................................................e..........................................................................................................|....................................................................................e.................................................................................
        // ldr q16, [x0, #(8*(512/8))]             // .............e....................................................................................................................................................|..........................................e...........................................................................................................................
        // ldr q17, [x0, #(9*(512/8))]             // .................................................................................................e................................................................|..............................................................................................................................e.......................................
        // ldr q18, [x0, #(10*(512/8))]            // ...............................e..................................................................................................................................|............................................................e.........................................................................................................
        // ldr q19, [x0, #(11*(512/8))]            // ......................................e...........................................................................................................................|...................................................................e..................................................................................................
        // ldr q20, [x0, #(12*(512/8))]            // .................................................................................e................................................................................|..............................................................................................................e.......................................................
        // ldr q21, [x0, #(13*(512/8))]            // e.................................................................................................................................................................|.............................e........................................................................................................................................
        // ldr q22, [x0, #(14*(512/8))]            // ..........................................................................e.......................................................................................|.......................................................................................................e..............................................................
        // ldr q23, [x0, #(15*(512/8))]            // ..................................e...............................................................................................................................|...............................................................e......................................................................................................
        // mul v24.4s, v16.4s, v0.s[0]             // .........................e........................................................................................................................................|......................................................e...............................................................................................................
        // sqrdmulh v16.4s, v16.4s, v0.s[1]        // .................................e................................................................................................................................|..............................................................e.......................................................................................................
        // mla v24.4s, v16.4s, v29.4s              // ....................................................e.............................................................................................................|.................................................................................e....................................................................................
        // sub     v16.4s,    v8.4s, v24.4s        // ................................................................................................................................................................e.|......................................................................................................................................................................
        // add     v8.4s,    v8.4s, v24.4s         // .............................................................................................................................................e....................|......................................................................................................................................................................
        // mul v24.4s, v17.4s, v0.s[0]             // ...........................................................................................................e......................................................|........................................................................................................................................e.............................
        // sqrdmulh v17.4s, v17.4s, v0.s[1]        // ...............................................................................................................................e..................................|............................................................................................................................................................e.........
        // mla v24.4s, v17.4s, v29.4s              // ......................................................................................................................................e...........................|...................................................................................................................................................................e..
        // sub     v17.4s,    v9.4s, v24.4s        // ..............................................................................................................................................e...................|......................................................................................................................................................................
        // add     v9.4s,    v9.4s, v24.4s         // ...............................................................................................................................................e..................|......................................................................................................................................................................
        // mul v24.4s, v18.4s, v0.s[0]             // ...........................................................................................................................e......................................|........................................................................................................................................................e.............
        // sqrdmulh v18.4s, v18.4s, v0.s[1]        // ..........................................e.......................................................................................................................|.......................................................................e..............................................................................................
        // mla v24.4s, v18.4s, v29.4s              // .........................................................................................................................................e........................|......................................................................................................................................................................
        // sub     v18.4s,    v10.4s, v24.4s       // ..................................................................................................................................................................|........................*.............................................................................................................................................
        // add     v10.4s,    v10.4s, v24.4s       // ...................................................................................................................................................e..............|......................................................................................................................................................................
        // mul v24.4s, v19.4s, v0.s[0]             // ..............................................................e...................................................................................................|...........................................................................................e..........................................................................
        // sqrdmulh v19.4s, v19.4s, v0.s[1]        // .............................................................e....................................................................................................|..........................................................................................e...........................................................................
        // mla v24.4s, v19.4s, v29.4s              // ......................................................................e...........................................................................................|...................................................................................................e..................................................................
        // sub     v19.4s,    v11.4s, v24.4s       // ...................................................................................e..............................................................................|................................................................................................................e.....................................................
        // add     v11.4s,    v11.4s, v24.4s       // ..............................................................................e...................................................................................|...........................................................................................................e..........................................................
        // mul v24.4s, v20.4s, v0.s[0]             // ..............................................................................................e...................................................................|...........................................................................................................................e..........................................
        // sqrdmulh v20.4s, v20.4s, v0.s[1]        // ..........................................................................................e.......................................................................|.......................................................................................................................e..............................................
        // mla v24.4s, v20.4s, v29.4s              // ............................................................................................................e.....................................................|.........................................................................................................................................e............................
        // sub     v20.4s,    v12.4s, v24.4s       // .......................................................................................................................e..........................................|....................................................................................................................................................e.................
        // add     v12.4s,    v12.4s, v24.4s       // ....................................................................................................................e.............................................|.................................................................................................................................................e....................
        // mul v24.4s, v21.4s, v0.s[0]             // ...........e......................................................................................................................................................|........................................e.............................................................................................................................
        // sqrdmulh v21.4s, v21.4s, v0.s[1]        // .........e........................................................................................................................................................|......................................e...............................................................................................................................
        // mla v24.4s, v21.4s, v29.4s              // ...................e..............................................................................................................................................|................................................e.....................................................................................................................
        // sub     v21.4s,    v13.4s, v24.4s       // ............................................................................e.....................................................................................|.........................................................................................................e............................................................
        // add     v13.4s,    v13.4s, v24.4s       // .............................................................................e....................................................................................|..........................................................................................................e...........................................................
        // mul v24.4s, v22.4s, v0.s[0]             // .......................................................................................e..........................................................................|....................................................................................................................e.................................................
        // sqrdmulh v22.4s, v22.4s, v0.s[1]        // .....................................................................................e............................................................................|..................................................................................................................e...................................................
        // mla v24.4s, v22.4s, v29.4s              // ................................................................................................e.................................................................|.............................................................................................................................e........................................
        // sub     v22.4s,    v14.4s, v24.4s       // .....................................................................................................................e............................................|..................................................................................................................................................e...................
        // add     v14.4s,    v14.4s, v24.4s       // ..........................................................................................................e.......................................................|.......................................................................................................................................e..............................
        // mul v24.4s, v23.4s, v0.s[0]             // ...........................................e......................................................................................................................|........................................................................e.............................................................................................
        // sqrdmulh v23.4s, v23.4s, v0.s[1]        // ................................................e.................................................................................................................|.............................................................................e........................................................................................
        // mla v24.4s, v23.4s, v29.4s              // .........................................................e........................................................................................................|......................................................................................e...............................................................................
        // sub     v23.4s,    v15.4s, v24.4s       // .....................................................................e............................................................................................|..................................................................................................e...................................................................
        // add     v15.4s,    v15.4s, v24.4s       // ......................................................................................e...........................................................................|...................................................................................................................e..................................................
        // mul v24.4s, v12.4s, v0.s[2]             // ..................................................................................................................................................................*......................................................................................................................................................................
        // sqrdmulh v12.4s, v12.4s, v0.s[3]        // ..................................................................................................................................................................|*.....................................................................................................................................................................
        // mla v24.4s, v12.4s, v29.4s              // ..................................................................................................................................................................|.....*................................................................................................................................................................
        // sub     v12.4s,    v8.4s, v24.4s        // ..................................................................................................................................................................|............*.........................................................................................................................................................
        // add     v8.4s,    v8.4s, v24.4s         // ..................................................................................................................................................................|...........*..........................................................................................................................................................
        // mul v24.4s, v13.4s, v0.s[2]             // .............................................................................................................e....................................................|..........................................................................................................................................e...........................
        // sqrdmulh v13.4s, v13.4s, v0.s[3]        // ......................................................................................................e...........................................................|...................................................................................................................................e..................................
        // mla v24.4s, v13.4s, v29.4s              // .........................................................................................................................e........................................|......................................................................................................................................................e...............
        // sub     v13.4s,    v9.4s, v24.4s        // .....................................................................................................................................................e............|......................................................................................................................................................................
        // add     v9.4s,    v9.4s, v24.4s         // ..................................................................................................................................................e...............|......................................................................................................................................................................
        // mul v24.4s, v14.4s, v0.s[2]             // ...............................................................................................................e..................................................|............................................................................................................................................e.........................
        // sqrdmulh v14.4s, v14.4s, v0.s[3]        // ...................................................................................................................e..............................................|................................................................................................................................................e.....................
        // mla v24.4s, v14.4s, v29.4s              // ...................................................................................................................................e..............................|................................................................................................................................................................e.....
        // sub     v14.4s,    v10.4s, v24.4s       // ...........................................................................................................................................................e......|......................................................................................................................................................................
        // add     v10.4s,    v10.4s, v24.4s       // ......................................................................................................................................................e...........|......................................................................................................................................................................
        // mul v24.4s, v15.4s, v0.s[2]             // ...........................................................................................e......................................................................|........................................................................................................................e.............................................
        // sqrdmulh v15.4s, v15.4s, v0.s[3]        // ............................................................................................e.....................................................................|.........................................................................................................................e............................................
        // mla v24.4s, v15.4s, v29.4s              // ........................................................................................................e.........................................................|.....................................................................................................................................e................................
        // sub     v15.4s,    v11.4s, v24.4s       // ................................................................................................................e.................................................|.............................................................................................................................................e........................
        // add     v11.4s,    v11.4s, v24.4s       // .................................................................................................................e................................................|..............................................................................................................................................e.......................
        // mul v24.4s, v20.4s, v1.s[0]             // ..................................................................................................................................................................|....................*.................................................................................................................................................
        // sqrdmulh v20.4s, v20.4s, v1.s[1]        // ..................................................................................................................................................................|...................*..................................................................................................................................................
        // mla v24.4s, v20.4s, v29.4s              // ..................................................................................................................................................................|...........................*..........................................................................................................................................
        // sub     v20.4s,    v16.4s, v24.4s       // .....*............................................................................................................................................................|..................................*...................................................................................................................................
        // add     v16.4s,    v16.4s, v24.4s       // .......*..........................................................................................................................................................|....................................*.................................................................................................................................
        // mul v24.4s, v21.4s, v1.s[0]             // ...........................................................................................................................................e......................|......................................................................................................................................................................
        // sqrdmulh v21.4s, v21.4s, v1.s[1]        // .............................................................................................................................e....................................|..........................................................................................................................................................e...........
        // mla v24.4s, v21.4s, v29.4s              // ................................................................................................................................................e.................|......................................................................................................................................................................
        // sub     v21.4s,    v17.4s, v24.4s       // ..........................................................................................................................................................e.......|......................................................................................................................................................................
        // add     v17.4s,    v17.4s, v24.4s       // .........................................................................................................................................................e........|......................................................................................................................................................................
        // mul v24.4s, v22.4s, v1.s[0]             // ..........................................................................................................................e.......................................|.......................................................................................................................................................e..............
        // sqrdmulh v22.4s, v22.4s, v1.s[1]        // ............................................................................................................................e.....................................|.........................................................................................................................................................e............
        // mla v24.4s, v22.4s, v29.4s              // ....................................................................................................................................................e.............|......................................................................................................................................................................
        // sub     v22.4s,    v18.4s, v24.4s       // ......................*...........................................................................................................................................|...................................................*..................................................................................................................
        // add     v18.4s,    v18.4s, v24.4s       // ..................................................................................................................................................................|............................*.........................................................................................................................................
        // mul v24.4s, v23.4s, v1.s[0]             // ........................................................................e.........................................................................................|.....................................................................................................e................................................................
        // sqrdmulh v23.4s, v23.4s, v1.s[1]        // .........................................................................e........................................................................................|......................................................................................................e...............................................................
        // mla v24.4s, v23.4s, v29.4s              // ................................................................................e.................................................................................|.............................................................................................................e........................................................
        // sub     v23.4s,    v19.4s, v24.4s       // ....................................................................................................................................e.............................|.................................................................................................................................................................e....
        // add     v19.4s,    v19.4s, v24.4s       // ........................................................................................................................................................e.........|......................................................................................................................................................................
        // mul v24.4s, v10.4s, v1.s[2]             // ..............................................................................................................................................................e...|......................................................................................................................................................................
        // sqrdmulh v10.4s, v10.4s, v1.s[3]        // ...............................................................................................................................................................e..|......................................................................................................................................................................
        // mla v24.4s, v10.4s, v29.4s              // ..................................................................................................................................................................|.........*............................................................................................................................................................
        // sub     v10.4s,    v8.4s, v24.4s        // ................................*.................................................................................................................................|.............................................................*........................................................................................................
        // add     v8.4s,    v8.4s, v24.4s         // ............................*.....................................................................................................................................|.........................................................*............................................................................................................
        // mul v24.4s, v11.4s, v1.s[2]             // ........................................................................................................................e.........................................|.....................................................................................................................................................e................
        // sqrdmulh v11.4s, v11.4s, v1.s[3]        // ......................................................................................................................e...........................................|...................................................................................................................................................e..................
        // mla v24.4s, v11.4s, v29.4s              // ..............................................................................................................................e...................................|...........................................................................................................................................................e..........
        // sub     v11.4s,    v9.4s, v24.4s        // .............................................................................................................................................................e....|......................................................................................................................................................................
        // add     v9.4s,    v9.4s, v24.4s         // .................................................................................................................................................................e|......................................................................................................................................................................
        // mul v24.4s, v14.4s, v2.s[0]             // ..................................................................................................................................................................|...*..................................................................................................................................................................
        // sqrdmulh v14.4s, v14.4s, v2.s[1]        // ..................................................................................................................................................................|....*.................................................................................................................................................................
        // mla v24.4s, v14.4s, v29.4s              // ..................................................................................................................................................................|..........*...........................................................................................................................................................
        // sub     v14.4s,    v12.4s, v24.4s       // ..................................................................................................................................................................|................*.....................................................................................................................................................
        // add     v12.4s,    v12.4s, v24.4s       // ..................................................................................................................................................................|...............*......................................................................................................................................................
        // mul v24.4s, v15.4s, v2.s[0]             // ................................................................................................................................e.................................|.............................................................................................................................................................e........
        // sqrdmulh v15.4s, v15.4s, v2.s[1]        // .......................................................................................................................................e..........................|....................................................................................................................................................................e.
        // mla v24.4s, v15.4s, v29.4s              // .......................................................................................................................................................e..........|......................................................................................................................................................................
        // sub     v15.4s,    v13.4s, v24.4s       // ..................................................................................................................................................................|..................*...................................................................................................................................................
        // add     v13.4s,    v13.4s, v24.4s       // ..................................................................................................................................................................|........*.............................................................................................................................................................
        // mul v24.4s, v18.4s, v2.s[2]             // ............*.....................................................................................................................................................|.........................................*............................................................................................................................
        // sqrdmulh v18.4s, v18.4s, v2.s[3]        // ....*.............................................................................................................................................................|.................................*....................................................................................................................................
        // mla v24.4s, v18.4s, v29.4s              // ..............................*...................................................................................................................................|...........................................................*..........................................................................................................
        // sub     v18.4s,    v16.4s, v24.4s       // .......................................*..........................................................................................................................|....................................................................*.................................................................................................
        // add     v16.4s,    v16.4s, v24.4s       // ........................................*.........................................................................................................................|.....................................................................*................................................................................................
        // mul v24.4s, v19.4s, v2.s[2]             // ..................................................................................................................................................................|.....................*................................................................................................................................................
        // sqrdmulh v19.4s, v19.4s, v2.s[3]        // ..................................................................................................................................................................|.................*....................................................................................................................................................
        // mla v24.4s, v19.4s, v29.4s              // ..*...............................................................................................................................................................|...............................*......................................................................................................................................
        // sub     v19.4s,    v17.4s, v24.4s       // .................................................................*................................................................................................|..............................................................................................*.......................................................................
        // add     v17.4s,    v17.4s, v24.4s       // ................*.................................................................................................................................................|.............................................*........................................................................................................................
        // mul v24.4s, v22.4s, v3.s[0]             // ...........................*......................................................................................................................................|........................................................*.............................................................................................................
        // sqrdmulh v22.4s, v22.4s, v3.s[1]        // .............................*....................................................................................................................................|..........................................................*...........................................................................................................
        // mla v24.4s, v22.4s, v29.4s              // .....................................*............................................................................................................................|..................................................................*...................................................................................................
        // sub     v22.4s,    v20.4s, v24.4s       // ............................................*.....................................................................................................................|.........................................................................*............................................................................................
        // add     v20.4s,    v20.4s, v24.4s       // .............................................*....................................................................................................................|..........................................................................*...........................................................................................
        // mul v24.4s, v23.4s, v3.s[0]             // .................................................................................................................................................e................|......................................................................................................................................................................
        // sqrdmulh v23.4s, v23.4s, v3.s[1]        // ............................................................................................................................................e.....................|......................................................................................................................................................................
        // mla v24.4s, v23.4s, v29.4s              // ............................................................................................................................................................e.....|......................................................................................................................................................................
        // sub     v23.4s,    v21.4s, v24.4s       // ...............*..................................................................................................................................................|............................................*.........................................................................................................................
        // add     v21.4s,    v21.4s, v24.4s       // ..................................................................................................................................................................|......*...............................................................................................................................................................
        // mul v24.4s, v9.4s, v3.s[2]              // ..................................................................................................................................................................|.*....................................................................................................................................................................
        // sqrdmulh v9.4s, v9.4s, v3.s[3]          // ..................................................................................................................................................................|..*...................................................................................................................................................................
        // mla v24.4s, v9.4s, v29.4s               // ..................................................................................................................................................................|.......*..............................................................................................................................................................
        // sub     v9.4s,    v8.4s, v24.4s         // ..............................................*...................................................................................................................|...........................................................................*..........................................................................................
        // add     v8.4s,    v8.4s, v24.4s         // ...............................................*..................................................................................................................|............................................................................*.........................................................................................
        // mul v24.4s, v11.4s, v4.s[0]             // ...............................................................*..................................................................................................|............................................................................................*.........................................................................
        // sqrdmulh v11.4s, v11.4s, v4.s[1]        // .................................................*................................................................................................................|..............................................................................*.......................................................................................
        // mla v24.4s, v11.4s, v29.4s              // ...................................................................*..............................................................................................|................................................................................................*.....................................................................
        // sub     v11.4s,    v10.4s, v24.4s       // ...........................................................................*......................................................................................|........................................................................................................*.............................................................
        // add     v10.4s,    v10.4s, v24.4s       // ..................................................................................*...............................................................................|...............................................................................................................*......................................................
        // mul v24.4s, v13.4s, v4.s[2]             // ..................................................................................................................................................................|.............*........................................................................................................................................................
        // sqrdmulh v13.4s, v13.4s, v4.s[3]        // ..................................................................................................................................................................|..............*.......................................................................................................................................................
        // mla v24.4s, v13.4s, v29.4s              // ..................................................................................................................................................................|..........................*...........................................................................................................................................
        // sub     v13.4s,    v12.4s, v24.4s       // ..................*...............................................................................................................................................|...............................................*......................................................................................................................
        // add     v12.4s,    v12.4s, v24.4s       // .....................*............................................................................................................................................|..................................................*...................................................................................................................
        // mul v24.4s, v15.4s, v5.s[0]             // ..................................................................................................................................................................|.......................*..............................................................................................................................................
        // sqrdmulh v15.4s, v15.4s, v5.s[1]        // ..................................................................................................................................................................|......................*...............................................................................................................................................
        // mla v24.4s, v15.4s, v29.4s              // .*................................................................................................................................................................|..............................*.......................................................................................................................................
        // sub     v15.4s,    v14.4s, v24.4s       // ..........*.......................................................................................................................................................|.......................................*..............................................................................................................................
        // add     v14.4s,    v14.4s, v24.4s       // ......*...........................................................................................................................................................|...................................*..................................................................................................................................
        // mul v24.4s, v17.4s, v5.s[2]             // ........................*.........................................................................................................................................|.....................................................*................................................................................................................
        // sqrdmulh v17.4s, v17.4s, v5.s[3]        // ....................*.............................................................................................................................................|.................................................*....................................................................................................................
        // mla v24.4s, v17.4s, v29.4s              // ....................................*.............................................................................................................................|.................................................................*....................................................................................................
        // sub     v17.4s,    v16.4s, v24.4s       // ...................................................*..............................................................................................................|................................................................................*.....................................................................................
        // add     v16.4s,    v16.4s, v24.4s       // ...........................................................*......................................................................................................|........................................................................................*.............................................................................
        // mul v24.4s, v19.4s, v6.s[0]             // ...............................................................................*..................................................................................|............................................................................................................*.........................................................
        // sqrdmulh v19.4s, v19.4s, v6.s[1]        // .......................................................................*..........................................................................................|....................................................................................................*.................................................................
        // mla v24.4s, v19.4s, v29.4s              // ........................................................................................*.........................................................................|.....................................................................................................................*................................................
        // sub     v19.4s,    v18.4s, v24.4s       // ...............................................................................................*..................................................................|............................................................................................................................*.........................................
        // add     v18.4s,    v18.4s, v24.4s       // ..................................................................................................*...............................................................|...............................................................................................................................*......................................
        // mul v24.4s, v21.4s, v6.s[2]             // ...*..............................................................................................................................................................|................................*.....................................................................................................................................
        // sqrdmulh v21.4s, v21.4s, v6.s[3]        // ..................................................................................................................................................................|.........................*............................................................................................................................................
        // mla v24.4s, v21.4s, v29.4s              // .................*................................................................................................................................................|..............................................*.......................................................................................................................
        // sub     v21.4s,    v20.4s, v24.4s       // .................................................................................................................................*................................|..............................................................................................................................................................*.......
        // add     v20.4s,    v20.4s, v24.4s       // .....................................................*............................................................................................................|..................................................................................*...................................................................................
        // mul v24.4s, v23.4s, v7.s[0]             // ...................................*..............................................................................................................................|................................................................*.....................................................................................................
        // sqrdmulh v23.4s, v23.4s, v7.s[1]        // .........................................*........................................................................................................................|......................................................................*...............................................................................................
        // mla v24.4s, v23.4s, v29.4s              // ........................................................*.........................................................................................................|.....................................................................................*................................................................................
        // sub     v23.4s,    v22.4s, v24.4s       // ...................................................................................................*..............................................................|................................................................................................................................*.....................................
        // add     v22.4s,    v22.4s, v24.4s       // .....................................................................................................*............................................................|..................................................................................................................................*...................................
        // str q8, [x0], #(16)                     // ......................................................*...........................................................................................................|...................................................................................*..................................................................................
        // str q9, [x0, #(-16 + 1*(512/8))]        // ..................................................*...............................................................................................................|...............................................................................*......................................................................................
        // str q10, [x0, #(-16 + 2*(512/8))]       // .........................................................................................*........................................................................|......................................................................................................................*...............................................
        // str q11, [x0, #(-16 + 3*(512/8))]       // ....................................................................................*.............................................................................|.................................................................................................................*....................................................
        // str q12, [x0, #(-16 + 4*(512/8))]       // ..........................*.......................................................................................................................................|.......................................................*..............................................................................................................
        // str q13, [x0, #(-16 + 5*(512/8))]       // .......................*..........................................................................................................................................|....................................................*.................................................................................................................
        // str q14, [x0, #(-16 + 6*(512/8))]       // ........*.........................................................................................................................................................|.....................................*................................................................................................................................
        // str q15, [x0, #(-16 + 7*(512/8))]       // ..............*...................................................................................................................................................|...........................................*..........................................................................................................................
        // str q16, [x0, #(-16 + 8*(512/8))]       // ..................................................................*...............................................................................................|...............................................................................................*......................................................................
        // str q17, [x0, #(-16 + 9*(512/8))]       // ................................................................*.................................................................................................|.............................................................................................*........................................................................
        // str q18, [x0, #(-16 + 10*(512/8))]      // .........................................................................................................*........................................................|......................................................................................................................................*...............................
        // str q19, [x0, #(-16 + 11*(512/8))]      // ....................................................................................................*.............................................................|.................................................................................................................................*....................................
        // str q20, [x0, #(-16 + 12*(512/8))]      // ............................................................*.....................................................................................................|.........................................................................................*............................................................................
        // str q21, [x0, #(-16 + 13*(512/8))]      // ........................................................................................................................................*.........................|.....................................................................................................................................................................*
        // str q22, [x0, #(-16 + 14*(512/8))]      // ..............................................................................................................*...................................................|...........................................................................................................................................*..........................
        // str q23, [x0, #(-16 + 15*(512/8))]      // ..................................................................................................................*...............................................|...............................................................................................................................................*......................

        sub count, count, #1
        cbnz count, layer1234_start
        mul v16.4S, v24.4S, v0.S[2]             // ........................................................*.......................................................................................................................................
        add v25.4S, v27.4S, v31.4S              // ...................................................................................................................*............................................................................
        sqrdmulh v8.4S, v30.4S, v1.S[1]         // .............................................................................*..................................................................................................................
        sqrdmulh v24.4S, v24.4S, v0.S[3]        // .........................................................*......................................................................................................................................
        mul v22.4S, v25.4S, v4.S[2]             // ..................................................................................................................................................*.............................................
        sqrdmulh v9.4S, v25.4S, v4.S[3]         // ...................................................................................................................................................*............................................
        mul v30.4S, v30.4S, v1.S[0]             // ............................................................................*...................................................................................................................
        mul v25.4S, v26.4S, v2.S[2]             // .........................................................................................................................*......................................................................
        mla v16.4S, v24.4S, v29.4S              // ..........................................................*.....................................................................................................................................
        sqrdmulh v24.4S, v26.4S, v2.S[3]        // ..........................................................................................................................*.....................................................................
        mla v22.4S, v9.4S, v29.4S               // ....................................................................................................................................................*...........................................
        sub v12.4S, v19.4S, v12.4S              // .............................*..................................................................................................................................................................
        add v9.4S, v23.4S, v11.4S               // .......................................................................................................................................*........................................................
        mla v30.4S, v8.4S, v29.4S               // ..............................................................................*.................................................................................................................
        add v8.4S, v15.4S, v16.4S               // ............................................................*...................................................................................................................................
        mla v25.4S, v24.4S, v29.4S              // ...........................................................................................................................*....................................................................
        sqrdmulh v19.4S, v9.4S, v6.S[3]         // .......................................................................................................................................................................*........................
        add v26.4S, v12.4S, v13.4S              // ..........................................................................................*.....................................................................................................
        sub v24.4S, v12.4S, v13.4S              // .........................................................................................*......................................................................................................
        mul v13.4S, v9.4S, v6.S[2]              // ......................................................................................................................................................................*.........................
        sqrdmulh v9.4S, v26.4S, v2.S[3]         // .....................................................................................................................*..........................................................................
        mul v26.4S, v26.4S, v2.S[2]             // ....................................................................................................................*...........................................................................
        mul v12.4S, v24.4S, v3.S[0]             // ..............................................................................................................................*.................................................................
        sqrdmulh v24.4S, v24.4S, v3.S[1]        // ...............................................................................................................................*................................................................
        mla v13.4S, v19.4S, v29.4S              // ........................................................................................................................................................................*.......................
        sub v19.4S, v23.4S, v11.4S              // ......................................................................................................................................*.........................................................
        mla v26.4S, v9.4S, v29.4S               // ......................................................................................................................*.........................................................................
        mul v23.4S, v14.4S, v4.S[0]             // .............................................................................................................................................*..................................................
        mla v12.4S, v24.4S, v29.4S              // ................................................................................................................................*...............................................................
        sqrdmulh v24.4S, v14.4S, v4.S[1]        // ..............................................................................................................................................*.................................................
        sub v14.4S, v20.4S, v30.4S              // ...............................................................................*................................................................................................................
        sqrdmulh v9.4S, v19.4S, v7.S[1]         // ............................................................................................................................................................................*...................
        add v11.4S, v20.4S, v30.4S              // ................................................................................*...............................................................................................................
        mul v20.4S, v19.4S, v7.S[0]             // ...........................................................................................................................................................................*....................
        mla v17.4S, v18.4S, v29.4S              // ..................................................................................................*.............................................................................................
        add v19.4S, v14.4S, v12.4S              // ..................................................................................................................................*.............................................................
        sub v15.4S, v15.4S, v16.4S              // ...........................................................*....................................................................................................................................
        add v16.4S, v11.4S, v26.4S              // ........................................................................................................................*.......................................................................
        mla v20.4S, v9.4S, v29.4S               // .............................................................................................................................................................................*..................
        sub v18.4S, v14.4S, v12.4S              // .................................................................................................................................*..............................................................
        mla v23.4S, v24.4S, v29.4S              // ...............................................................................................................................................*................................................
        add v24.4S, v19.4S, v13.4S              // ..........................................................................................................................................................................*.....................
        sub v14.4S, v8.4S, v17.4S               // ...................................................................................................*............................................................................................
        sqrdmulh v9.4S, v28.4S, v2.S[1]         // ...........................................................................................................*....................................................................................
        mul v30.4S, v28.4S, v2.S[0]             // ..........................................................................................................*.....................................................................................
        add v28.4S, v18.4S, v20.4S              // ...............................................................................................................................................................................*................
        str q24, [x0, #768]                     // ............................................................................................................................................................................................*...
        add v24.4S, v14.4S, v23.4S              // .................................................................................................................................................*..............................................
        sub v13.4S, v19.4S, v13.4S              // .........................................................................................................................................................................*......................
        add v12.4S, v10.4S, v25.4S              // .............................................................................................................................*..................................................................
        sub v20.4S, v18.4S, v20.4S              // ..............................................................................................................................................................................*.................
        mla v30.4S, v9.4S, v29.4S               // ............................................................................................................*...................................................................................
        str q13, [x0, #832]                     // .............................................................................................................................................................................................*..
        sub v18.4S, v27.4S, v31.4S              // ..................................................................................................................*.............................................................................
        str q20, [x0, #960]                     // ...............................................................................................................................................................................................*
        sqrdmulh v20.4S, v12.4S, v5.S[3]        // .............................................................................................................................................................*..................................
        mul v27.4S, v12.4S, v5.S[2]             // ............................................................................................................................................................*...................................
        sub v13.4S, v10.4S, v25.4S              // ............................................................................................................................*...................................................................
        mul v12.4S, v18.4S, v5.S[0]             // .......................................................................................................................................................*........................................
        add v25.4S, v15.4S, v30.4S              // ..............................................................................................................*.................................................................................
        sqrdmulh v31.4S, v18.4S, v5.S[1]        // ........................................................................................................................................................*.......................................
        sqrdmulh v9.4S, v13.4S, v6.S[1]         // ..................................................................................................................................................................*.............................
        mla v27.4S, v20.4S, v29.4S              // ..............................................................................................................................................................*.................................
        sub v19.4S, v15.4S, v30.4S              // .............................................................................................................*..................................................................................
        add v30.4S, v25.4S, v22.4S              // ......................................................................................................................................................*.........................................
        mla v12.4S, v31.4S, v29.4S              // .........................................................................................................................................................*......................................
        mul v18.4S, v21.4S, v3.S[2]             // ........................................................................................................................................*.......................................................
        str q28, [x0, #896]                     // ..............................................................................................................................................................................................*.
        sub v10.4S, v16.4S, v27.4S              // ...............................................................................................................................................................*................................
        str q30, [x0, #256]                     // ....................................................................................................................................................................................*...........
        mul v30.4S, v13.4S, v6.S[0]             // .................................................................................................................................................................*..............................
        sqrdmulh v21.4S, v21.4S, v3.S[3]        // .........................................................................................................................................*......................................................
        sub v15.4S, v14.4S, v23.4S              // ................................................................................................................................................*...............................................
        str q24, [x0, #128]                     // ..................................................................................................................................................................................*.............
        sub v20.4S, v25.4S, v22.4S              // .....................................................................................................................................................*..........................................
        sub v31.4S, v19.4S, v12.4S              // ..........................................................................................................................................................*.....................................
        str q10, [x0, #576]                     // .........................................................................................................................................................................................*......
        add v28.4S, v19.4S, v12.4S              // ...........................................................................................................................................................*....................................
        str q15, [x0, #192]                     // ...................................................................................................................................................................................*............
        mla v30.4S, v9.4S, v29.4S               // ...................................................................................................................................................................*............................
        str q31, [x0, #448]                     // .......................................................................................................................................................................................*........
        add v16.4S, v16.4S, v27.4S              // ................................................................................................................................................................*...............................
        sub v9.4S, v11.4S, v26.4S               // .......................................................................................................................*........................................................................
        str q28, [x0, #384]                     // ......................................................................................................................................................................................*.........
        add v25.4S, v8.4S, v17.4S               // ....................................................................................................*...........................................................................................
        mla v18.4S, v21.4S, v29.4S              // ..........................................................................................................................................*.....................................................
        str q16, [x0, #512]                     // ........................................................................................................................................................................................*.......
        sub v28.4S, v9.4S, v30.4S               // ....................................................................................................................................................................*...........................
        str q20, [x0, #320]                     // .....................................................................................................................................................................................*..........
        add v24.4S, v9.4S, v30.4S               // .....................................................................................................................................................................*..........................
        add v16.4S, v25.4S, v18.4S              // ............................................................................................................................................*...................................................
        sub v15.4S, v25.4S, v18.4S              // ...........................................................................................................................................*....................................................
        str q28, [x0, #704]                     // ...........................................................................................................................................................................................*....
        str q24, [x0, #640]                     // ..........................................................................................................................................................................................*.....
        str q15, [x0, #64]                      // .................................................................................................................................................................................*..............
        str q16, [x0], #(16)                    // ................................................................................................................................................................................*...............

        restore inp, STACK0
        mov count, #16

        .unreq root4
        .unreq root5
        .unreq root6
        .unreq root7
        .unreq qform_root4
        .unreq qform_root5
        .unreq qform_root6
        .unreq qform_root7
        root0_tw .req v4
        root1_tw .req v5
        root2_tw .req v6
        root3_tw .req v7
        qform_root0_tw .req q4
        qform_root1_tw .req q5
        qform_root2_tw .req q6
        qform_root3_tw .req q7

        .p2align 2
        ldr q17, [x3], #16                       // .*..............................
        ldr q9, [x1, #48]                        // *...............................
        // gap                                   // ................................
        // gap                                   // ................................
        ldr q28, [x3], #8                        // ...........*....................
        ldr q7, [x1, #32]                        // ..*.............................
        // gap                                   // ................................
        // gap                                   // ................................
        ldr q24, [x1, #16]                       // ....*...........................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        ldr q4, [x4, #16]                        // ...*............................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        sqrdmulh v12.4S, v9.4S, v17.S[1]         // .......*........................
        mul v9.4S, v9.4S, v17.S[0]               // ......*.........................
        ldr q23, [x1, #0]                        // ............*...................
        // gap                                   // ................................
        mul v27.4S, v7.4S, v17.S[0]              // ........*.......................
        sqrdmulh v20.4S, v7.4S, v17.S[1]         // .........*......................
        ldr q1, [x4], #(6*16)                    // .....*..........................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        mla v9.4S, v12.4S, v29.4S                // ..........*.....................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        mla v27.4S, v20.4S, v29.4S               // .............*..................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        sub v6.4S, v24.4S, v9.4S                 // ...................*............
        add v24.4S, v24.4S, v9.4S                // ..............*.................
        // gap                                   // ................................
        // gap                                   // ................................
        add v7.4S, v23.4S, v27.4S                // ...............*................
        sub v13.4S, v23.4S, v27.4S               // ................*...............
        // gap                                   // ................................
        // gap                                   // ................................
        mul v23.4S, v24.4S, v17.S[2]             // ..................*.............
        sqrdmulh v19.4S, v24.4S, v17.S[3]        // .................*..............
        // gap                                   // ................................
        // gap                                   // ................................
        mul v9.4S, v6.4S, v28.S[0]               // .....................*..........
        sqrdmulh v12.4S, v6.4S, v28.S[1]         // ....................*...........
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        mla v23.4S, v19.4S, v29.4S               // ......................*.........
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        mla v9.4S, v12.4S, v29.4S                // .......................*........
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        // gap                                   // ................................
        add v19.4S, v7.4S, v23.4S                // .........................*......
        sub v11.4S, v7.4S, v23.4S                // ........................*.......
        // gap                                   // ................................
        // gap                                   // ................................
        sub v0.4S, v13.4S, v9.4S                 // ...........................*....
        add v21.4S, v13.4S, v9.4S                // ..........................*.....
        // gap                                   // ................................
        // gap                                   // ................................
        trn2 v16.4S, v19.4S, v11.4S              // .............................*..
        trn1 v25.4S, v19.4S, v11.4S              // ............................*...
        // gap                                   // ................................
        // gap                                   // ................................
        trn2 v28.4S, v21.4S, v0.4S               // ..............................*.
        trn1 v11.4S, v21.4S, v0.4S               // ...............................*
        // gap                                   // ................................
        // gap                                   // ................................

        // original source code
        // ldr q23, [x1, #48]                     // .*..............................
        // ldr q13, [x3], #16                     // *...............................
        // ldr q21, [x1, #32]                     // ...*............................
        // ldr q4, [x4, #16]                      // .....*..........................
        // ldr q22, [x1, #16]                     // ....*...........................
        // ldr q1, [x4], #(6*16)                  // ...........*....................
        // mul v30.4S, v23.4S, v13.S[0]           // .......*........................
        // sqrdmulh v18.4S, v23.4S, v13.S[1]      // ......*.........................
        // mul v9.4S, v21.4S, v13.S[0]            // .........*......................
        // sqrdmulh v27.4S, v21.4S, v13.S[1]      // ..........*.....................
        // mla v30.4S, v18.4S, v29.4S             // ............*...................
        // ldr q10, [x3], #8                      // ..*.............................
        // ldr q18, [x1, #0]                      // ........*.......................
        // mla v9.4S, v27.4S, v29.4S              // .............*..................
        // add v31.4S, v22.4S, v30.4S             // ...............*................
        // add v21.4S, v18.4S, v9.4S              // ................*...............
        // sub v20.4S, v18.4S, v9.4S              // .................*..............
        // sqrdmulh v14.4S, v31.4S, v13.S[3]      // ...................*............
        // mul v31.4S, v31.4S, v13.S[2]           // ..................*.............
        // sub v3.4S, v22.4S, v30.4S              // ..............*.................
        // sqrdmulh v23.4S, v3.4S, v10.S[1]       // .....................*..........
        // mul v3.4S, v3.4S, v10.S[0]             // ....................*...........
        // mla v31.4S, v14.4S, v29.4S             // ......................*.........
        // mla v3.4S, v23.4S, v29.4S              // .......................*........
        // sub v30.4S, v21.4S, v31.4S             // .........................*......
        // add v18.4S, v21.4S, v31.4S             // ........................*.......
        // add v5.4S, v20.4S, v3.4S               // ...........................*....
        // sub v20.4S, v20.4S, v3.4S              // ..........................*.....
        // trn1 v25.4S, v18.4S, v30.4S            // .............................*..
        // trn2 v16.4S, v18.4S, v30.4S            // ............................*...
        // trn2 v28.4S, v5.4S, v20.4S             // ..............................*.
        // trn1 v11.4S, v5.4S, v20.4S             // ...............................*

        sub count, count, #1
layer5678_start:
        // gap                                   // ........................................................................
        ldr q23, [x1, #112]                      // ...e....................................................................
        trn2 v12.2D, v16.2D, v28.2D              // ...............................*........................................
        ldr q13, [x3], #16                       // ....e...................................................................
        ldr q21, [x1, #96]                       // ..e.....................................................................
        trn2 v20.2D, v25.2D, v11.2D              // ..............................*.........................................
        // gap                                   // ........................................................................
        trn1 v2.2D, v16.2D, v28.2D               // .................................*......................................
        sqrdmulh v7.4S, v12.4S, v4.4S            // ..............................................*.........................
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        mul v5.4S, v12.4S, v1.4S                 // .............................................*..........................
        sqrdmulh v8.4S, v20.4S, v4.4S            // .........................................*..............................
        ldr q4, [x4, #16]                        // ...................................e....................................
        mul v3.4S, v20.4S, v1.4S                 // ........................................*...............................
        ldr q22, [x1, #80]                       // .e......................................................................
        ldr q12, [x4, #-16]                      // .......................................*................................
        ldr q1, [x4], #(6*16)                    // ..................................e.....................................
        mul v30.4S, v23.4S, v13.S[0]             // ...........e............................................................
        sqrdmulh v18.4S, v23.4S, v13.S[1]        // ............e...........................................................
        ldr q6, [x4, #-128]                      // ......................................*.................................
        mla v5.4S, v7.4S, v29.S[0]               // ...............................................*........................
        mul v9.4S, v21.4S, v13.S[0]              // ......e.................................................................
        // gap                                   // ........................................................................
        mla v3.4S, v8.4S, v29.S[0]               // ..........................................*.............................
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        sqrdmulh v27.4S, v21.4S, v13.S[1]        // .......e................................................................
        trn1 v16.2D, v25.2D, v11.2D              // ................................*.......................................
        ldr q14, [x4, #-160]                     // ....................................*...................................
        mla v30.4S, v18.4S, v29.4S               // .............e..........................................................
        ldr q31, [x4, #-144]                     // .....................................*..................................
        add v28.4S, v2.4S, v5.4S                 // .................................................*......................
        ldr q10, [x3], #8                        // .....e..................................................................
        sub v20.4S, v2.4S, v5.4S                 // ................................................*.......................
        ldr q18, [x1, #64]                       // e.......................................................................
        // gap                                   // ........................................................................
        mla v9.4S, v27.4S, v29.4S                // ........e...............................................................
        // gap                                   // ........................................................................
        add v2.4S, v16.4S, v3.4S                 // ............................................*...........................
        sqrdmulh v19.4S, v20.4S, v12.4S          // ........................................................*...............
        mul v6.4S, v20.4S, v6.4S                 // .......................................................*................
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        mul v5.4S, v28.4S, v14.4S                // ..................................................*.....................
        sqrdmulh v27.4S, v28.4S, v31.4S          // ...................................................*....................
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        add v31.4S, v22.4S, v30.4S               // ...............e........................................................
        // gap                                   // ........................................................................
        add v21.4S, v18.4S, v9.4S                // ..........e.............................................................
        mla v6.4S, v19.4S, v29.S[0]              // .........................................................*..............
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        sub v20.4S, v18.4S, v9.4S                // .........e..............................................................
        sub v16.4S, v16.4S, v3.4S                // ...........................................*............................
        mla v5.4S, v27.4S, v29.S[0]              // ....................................................*...................
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        sqrdmulh v14.4S, v31.4S, v13.S[3]        // .................e......................................................
        mul v31.4S, v31.4S, v13.S[2]             // ................e.......................................................
        // gap                                   // ........................................................................
        add v17.4S, v16.4S, v6.4S                // ...........................................................*............
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        sub v7.4S, v16.4S, v6.4S                 // ..........................................................*.............
        // gap                                   // ........................................................................
        sub v3.4S, v22.4S, v30.4S                // ..............e.........................................................
        // gap                                   // ........................................................................
        sub v8.4S, v2.4S, v5.4S                  // .....................................................*..................
        add v6.4S, v2.4S, v5.4S                  // ......................................................*.................
        // gap                                   // ........................................................................
        trn1 v2.4S, v17.4S, v7.4S                // ..............................................................*.........
        // gap                                   // ........................................................................
        sqrdmulh v23.4S, v3.4S, v10.S[1]         // ......................e.................................................
        // gap                                   // ........................................................................
        mul v3.4S, v3.4S, v10.S[0]               // .....................e..................................................
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        trn1 v26.4S, v6.4S, v8.4S                // ............................................................*...........
        mla v31.4S, v14.4S, v29.4S               // ..................e.....................................................
        trn2 v15.4S, v6.4S, v8.4S                // .............................................................*..........
        trn2 v12.4S, v17.4S, v7.4S               // ...............................................................*........
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................
        trn1 v13.2D, v26.2D, v2.2D               // ..................................................................*.....
        // gap                                   // ........................................................................
        mla v3.4S, v23.4S, v29.4S                // .......................e................................................
        // gap                                   // ........................................................................
        sub v30.4S, v21.4S, v31.4S               // ...................e....................................................
        // gap                                   // ........................................................................
        trn1 v0.2D, v15.2D, v12.2D               // ...................................................................*....
        // gap                                   // ........................................................................
        trn2 v9.2D, v26.2D, v2.2D                // ................................................................*.......
        // gap                                   // ........................................................................
        add v18.4S, v21.4S, v31.4S               // ....................e...................................................
        // gap                                   // ........................................................................
        add v5.4S, v20.4S, v3.4S                 // .........................e..............................................
        sub v20.4S, v20.4S, v3.4S                // ........................e...............................................
        str q0, [x1, #16]                        // .....................................................................*..
        // gap                                   // ........................................................................
        str q9, [x1, #32]                        // ......................................................................*.
        trn2 v21.2D, v15.2D, v12.2D              // .................................................................*......
        // gap                                   // ........................................................................
        trn1 v25.4S, v18.4S, v30.4S              // ..........................e.............................................
        // gap                                   // ........................................................................
        trn2 v16.4S, v18.4S, v30.4S              // ...........................e............................................
        trn2 v28.4S, v5.4S, v20.4S               // .............................e..........................................
        str q13, [x1], #64                       // ....................................................................*...
        str q21, [x1, #-16]                      // .......................................................................*
        trn1 v11.4S, v5.4S, v20.4S               // ............................e...........................................
        // gap                                   // ........................................................................
        // gap                                   // ........................................................................

        // original source code
        // ldr q8, [x1, #(16*0)]                  // ............................e...........................................|...........................e..........................................
        // ldr q9, [x1, #(16*1)]                  // ...........e............................................................|..........e...........................................................
        // ldr q10, [x1, #(16*2)]                 // ...e....................................................................|..e...................................................................
        // ldr q11, [x1, #(16*3)]                 // e.......................................................................e......................................................................
        // ldr q0, [x3], #16                      // ..e.....................................................................|.e....................................................................
        // ldr q1, [x3], #8                       // ..........................e.............................................|.........................e............................................
        // mul v24.4s, v10.4s, v0.s[0]            // ..................e.....................................................|.................e....................................................
        // sqrdmulh v10.4s, v10.4s, v0.s[1]       // ....................e...................................................|...................e..................................................
        // mla v24.4s, v10.4s, v29.4s             // .............................e..........................................|............................e.........................................
        // sub     v10.4s,    v8.4s, v24.4s       // ......................................e.................................|.....................................e................................
        // add     v8.4s,    v8.4s, v24.4s        // ....................................e...................................|...................................e..................................
        // mul v24.4s, v11.4s, v0.s[0]            // ..............e.........................................................|.............e........................................................
        // sqrdmulh v11.4s, v11.4s, v0.s[1]       // ...............e........................................................|..............e.......................................................
        // mla v24.4s, v11.4s, v29.4s             // .......................e................................................|......................e...............................................
        // sub     v11.4s,    v9.4s, v24.4s       // .............................................e..........................|............................................e.........................
        // add     v9.4s,    v9.4s, v24.4s        // ...................................e....................................|..................................e...................................
        // mul v24.4s, v9.4s, v0.s[2]             // ..........................................e.............................|.........................................e............................
        // sqrdmulh v9.4s, v9.4s, v0.s[3]         // .........................................e..............................|........................................e.............................
        // mla v24.4s, v9.4s, v29.4s              // ....................................................e...................|...................................................e..................
        // sub     v9.4s,    v8.4s, v24.4s        // .........................................................e..............|........................................................e.............
        // add     v8.4s,    v8.4s, v24.4s        // ............................................................e...........|...........................................................e..........
        // mul v24.4s, v11.4s, v1.s[0]            // ..................................................e.....................|.................................................e....................
        // sqrdmulh v11.4s, v11.4s, v1.s[1]       // .................................................e......................|................................................e.....................
        // mla v24.4s, v11.4s, v29.4s             // ........................................................e...............|.......................................................e..............
        // sub     v11.4s,    v10.4s, v24.4s      // ..............................................................e.........|.............................................................e........
        // add     v10.4s,    v10.4s, v24.4s      // .............................................................e..........|............................................................e.........
        // trn1 v25.4s, v8.4s, v9.4s              // ..................................................................e.....|.................................................................e....
        // trn2 v26.4s, v8.4s, v9.4s              // ...................................................................e....|..................................................................e...
        // trn1 v27.4s, v10.4s, v11.4s            // .......................................................................e|......................................................................
        // trn2 v28.4s, v10.4s, v11.4s            // ....................................................................e...|...................................................................e..
        // trn2 v10.2d, v25.2d, v27.2d            // ....*...................................................................|...*..................................................................
        // trn2 v11.2d, v26.2d, v28.2d            // .*......................................................................|*.....................................................................
        // trn1 v8.2d, v25.2d, v27.2d             // .....................*..................................................|....................*.................................................
        // trn1 v9.2d, v26.2d, v28.2d             // .....*..................................................................|....*.................................................................
        // ldr q0, [x4], #(6*16)                  // .............e..........................................................|............e.........................................................
        // ldr q4, [x4, #(-6*16 + 1*16)]          // .........e..............................................................|........e.............................................................
        // ldr q1, [x4, #(-6*16 + 2*16)]          // ......................*.................................................|.....................*................................................
        // ldr q5, [x4, #(-6*16 + 3*16)]          // ........................*...............................................|.......................*..............................................
        // ldr q2, [x4, #(-6*16 + 4*16)]          // ................*.......................................................|...............*......................................................
        // ldr q6, [x4, #(-6*16 + 5*16)]          // ............*...........................................................|...........*..........................................................
        // mul        v24.4s,  v10.4s, v0.4s      // ..........*.............................................................|.........*............................................................
        // sqrdmulh v10.4s, v10.4s, v4.4s         // ........*...............................................................|.......*..............................................................
        // mla v24.4s, v10.4s, v29.s[0]           // ...................*....................................................|..................*...................................................
        // sub    v10.4s,    v8.4s, v24.4s        // .......................................*................................|......................................*...............................
        // add    v8.4s,    v8.4s, v24.4s         // ..............................*.........................................|.............................*........................................
        // mul        v24.4s,  v11.4s, v0.4s      // .......*................................................................|......*...............................................................
        // sqrdmulh v11.4s, v11.4s, v4.4s         // ......*.................................................................|.....*................................................................
        // mla v24.4s, v11.4s, v29.s[0]           // .................*......................................................|................*.....................................................
        // sub    v11.4s,    v9.4s, v24.4s        // ...........................*............................................|..........................*...........................................
        // add    v9.4s,    v9.4s, v24.4s         // .........................*..............................................|........................*.............................................
        // mul        v24.4s,  v9.4s, v1.4s       // .................................*......................................|................................*.....................................
        // sqrdmulh v9.4s, v9.4s, v5.4s           // ..................................*.....................................|.................................*....................................
        // mla v24.4s, v9.4s, v29.s[0]            // ........................................*...............................|.......................................*..............................
        // sub    v9.4s,    v8.4s, v24.4s         // ..............................................*.........................|.............................................*........................
        // add    v8.4s,    v8.4s, v24.4s         // ...............................................*........................|..............................................*.......................
        // mul        v24.4s,  v11.4s, v2.4s      // ................................*.......................................|...............................*......................................
        // sqrdmulh v11.4s, v11.4s, v6.4s         // ...............................*........................................|..............................*.......................................
        // mla v24.4s, v11.4s, v29.s[0]           // .....................................*..................................|....................................*.................................
        // sub    v11.4s,    v10.4s, v24.4s       // ............................................*...........................|...........................................*..........................
        // add    v10.4s,    v10.4s, v24.4s       // ...........................................*............................|..........................................*...........................
        // trn1 v25.4s, v8.4s, v9.4s              // ...................................................*....................|..................................................*...................
        // trn2 v26.4s, v8.4s, v9.4s              // .....................................................*..................|....................................................*.................
        // trn1 v27.4s, v10.4s, v11.4s            // ................................................*.......................|...............................................*......................
        // trn2 v28.4s, v10.4s, v11.4s            // ......................................................*.................|.....................................................*................
        // trn2 v10.2d, v25.2d, v27.2d            // ...........................................................*............|..........................................................*...........
        // trn2 v11.2d, v26.2d, v28.2d            // .................................................................*......|................................................................*.....
        // trn1 v8.2d, v25.2d, v27.2d             // .......................................................*................|......................................................*...............
        // trn1 v9.2d, v26.2d, v28.2d             // ..........................................................*.............|.........................................................*............
        // str q8, [x1], #64                      // .....................................................................*..|....................................................................*.
        // str q9, [x1, #(-(64) + 16*1)]          // ...............................................................*........|..............................................................*.......
        // str q10, [x1, #(-(64) + 16*2)]         // ................................................................*.......|...............................................................*......
        // str q11, [x1, #(-(64) + 16*3)]         // ......................................................................*.|.....................................................................*

        sub count, count, #1
        cbnz count, layer5678_start
        ldr q6, [x4, #-16]                    // .......*................................
        ldr q18, [x4, #-64]                   // ............*...........................
        trn2 v30.2D, v16.2D, v28.2D           // *.......................................
        // gap                                // ........................................
        trn2 v9.2D, v25.2D, v11.2D            // .*......................................
        ldr q21, [x4, #-48]                   // .............*..........................
        // gap                                // ........................................
        // gap                                // ........................................
        sqrdmulh v31.4S, v30.4S, v4.4S        // ...*....................................
        mul v3.4S, v30.4S, v1.4S              // ....*...................................
        ldr q14, [x4, #-32]                   // ........*...............................
        // gap                                // ........................................
        mul v5.4S, v9.4S, v1.4S               // ......*.................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        trn1 v30.2D, v16.2D, v28.2D           // ..*.....................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        mla v3.4S, v31.4S, v29.S[0]           // .........*..............................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        sqrdmulh v31.4S, v9.4S, v4.4S         // .....*..................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        sub v22.4S, v30.4S, v3.4S             // ...............*........................
        add v3.4S, v30.4S, v3.4S              // ..............*.........................
        // gap                                // ........................................
        // gap                                // ........................................
        trn1 v30.2D, v25.2D, v11.2D           // ...........*............................
        // gap                                // ........................................
        // gap                                // ........................................
        mla v5.4S, v31.4S, v29.S[0]           // ..........*.............................
        sqrdmulh v31.4S, v22.4S, v6.4S        // .................*......................
        mul v6.4S, v22.4S, v14.4S             // ..................*.....................
        // gap                                // ........................................
        // gap                                // ........................................
        mul v20.4S, v3.4S, v18.4S             // ...................*....................
        sqrdmulh v3.4S, v3.4S, v21.4S         // ....................*...................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        mla v6.4S, v31.4S, v29.S[0]           // .....................*..................
        sub v31.4S, v30.4S, v5.4S             // ......................*.................
        // gap                                // ........................................
        // gap                                // ........................................
        add v30.4S, v30.4S, v5.4S             // ................*.......................
        mla v20.4S, v3.4S, v29.S[0]           // .......................*................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        sub v3.4S, v31.4S, v6.4S              // .........................*..............
        add v31.4S, v31.4S, v6.4S             // ........................*...............
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        add v5.4S, v30.4S, v20.4S             // ...........................*............
        sub v30.4S, v30.4S, v20.4S            // ..........................*.............
        trn2 v6.4S, v31.4S, v3.4S             // ...............................*........
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        trn2 v22.4S, v5.4S, v30.4S            // ..............................*.........
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        trn1 v9.4S, v5.4S, v30.4S             // .............................*..........
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        trn1 v30.4S, v31.4S, v3.4S            // ............................*...........
        // gap                                // ........................................
        // gap                                // ........................................
        trn2 v3.2D, v22.2D, v6.2D             // .....................................*..
        trn1 v19.2D, v22.2D, v6.2D            // .................................*......
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        str q3, [x1, #48]                     // .......................................*
        // gap                                // ........................................
        // gap                                // ........................................
        trn1 v17.2D, v9.2D, v30.2D            // ................................*.......
        trn2 v11.2D, v9.2D, v30.2D            // ..................................*.....
        str q19, [x1, #16]                    // ...................................*....
        // gap                                // ........................................
        // gap                                // ........................................
        str q17, [x1], #64                    // ......................................*.
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................
        str q11, [x1, #-32]                   // ....................................*...
        // gap                                // ........................................
        // gap                                // ........................................
        // gap                                // ........................................

        // original source code
        // trn2 v12.2D, v16.2D, v28.2D          // ..*.....................................
        // trn2 v20.2D, v25.2D, v11.2D          // ...*....................................
        // trn1 v2.2D, v16.2D, v28.2D           // .........*..............................
        // sqrdmulh v7.4S, v12.4S, v4.4S        // .....*..................................
        // mul v5.4S, v12.4S, v1.4S             // ......*.................................
        // sqrdmulh v8.4S, v20.4S, v4.4S        // ...........*............................
        // mul v3.4S, v20.4S, v1.4S             // ........*...............................
        // ldr q12, [x4, #-16]                  // *.......................................
        // ldr q6, [x4, #-32]                   // .......*................................
        // mla v5.4S, v7.4S, v29.S[0]           // ..........*.............................
        // mla v3.4S, v8.4S, v29.S[0]           // ...............*........................
        // trn1 v16.2D, v25.2D, v11.2D          // ..............*.........................
        // ldr q14, [x4, #-64]                  // .*......................................
        // ldr q31, [x4, #-48]                  // ....*...................................
        // add v28.4S, v2.4S, v5.4S             // .............*..........................
        // sub v20.4S, v2.4S, v5.4S             // ............*...........................
        // add v2.4S, v16.4S, v3.4S             // ......................*.................
        // sqrdmulh v19.4S, v20.4S, v12.4S      // ................*.......................
        // mul v6.4S, v20.4S, v6.4S             // .................*......................
        // mul v5.4S, v28.4S, v14.4S            // ..................*.....................
        // sqrdmulh v27.4S, v28.4S, v31.4S      // ...................*....................
        // mla v6.4S, v19.4S, v29.S[0]          // ....................*...................
        // sub v16.4S, v16.4S, v3.4S            // .....................*..................
        // mla v5.4S, v27.4S, v29.S[0]          // .......................*................
        // add v17.4S, v16.4S, v6.4S            // .........................*..............
        // sub v7.4S, v16.4S, v6.4S             // ........................*...............
        // sub v8.4S, v2.4S, v5.4S              // ...........................*............
        // add v6.4S, v2.4S, v5.4S              // ..........................*.............
        // trn1 v2.4S, v17.4S, v7.4S            // ...............................*........
        // trn1 v26.4S, v6.4S, v8.4S            // ..............................*.........
        // trn2 v15.4S, v6.4S, v8.4S            // .............................*..........
        // trn2 v12.4S, v17.4S, v7.4S           // ............................*...........
        // trn1 v13.2D, v26.2D, v2.2D           // ...................................*....
        // trn1 v0.2D, v15.2D, v12.2D           // .................................*......
        // trn2 v9.2D, v26.2D, v2.2D            // ....................................*...
        // str q0, [x1, #16]                    // .....................................*..
        // str q9, [x1, #32]                    // .......................................*
        // trn2 v21.2D, v15.2D, v12.2D          // ................................*.......
        // str q13, [x1], #64                   // ......................................*.
        // str q21, [x1, #-16]                  // ..................................*.....


       pop_stack
       ret