Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 28 11:58:49 2019
| Host         : DESKTOP-DQMU8ME running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : xa7z030-fbv484
| Speed File   : -1I  PRODUCTION 1.09 2014-09-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.960        0.000                      0                  290        0.141        0.000                      0                  290        4.600        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.960        0.000                      0                  290        0.141        0.000                      0                  290        4.600        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 3.398ns (75.037%)  route 1.130ns (24.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[15]
                         net (fo=33, routed)          1.130     5.200    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_92
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 3.398ns (75.037%)  route 1.130ns (24.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[15]
                         net (fo=33, routed)          1.130     5.200    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_92
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 3.398ns (75.037%)  route 1.130ns (24.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[15]
                         net (fo=33, routed)          1.130     5.200    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_92
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 3.398ns (77.567%)  route 0.983ns (22.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/P[16]
                         net (fo=32, routed)          0.983     5.053    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3_n_2
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp8_reg_717_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[34]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 3.398ns (77.567%)  route 0.983ns (22.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/P[16]
                         net (fo=32, routed)          0.983     5.053    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3_n_2
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_C[34])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp8_reg_717_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 3.398ns (77.740%)  route 0.973ns (22.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/P[16]
                         net (fo=32, routed)          0.973     5.043    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3_n_2
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp8_reg_717_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 3.398ns (77.842%)  route 0.967ns (22.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[15]
                         net (fo=33, routed)          0.967     5.037    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_92
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 3.398ns (77.842%)  route 0.967ns (22.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[15]
                         net (fo=33, routed)          0.967     5.037    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_92
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X2Y37          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 3.398ns (80.383%)  route 0.829ns (19.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/P[16]
                         net (fo=32, routed)          0.829     4.899    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3_n_2
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp8_reg_717_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 3.398ns (80.786%)  route 0.808ns (19.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/ap_clk
    DSP48_X1Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p/P[16]
                         net (fo=32, routed)          0.808     4.878    bd_0_i/hls_inst/inst/img_conv_5x5_mac_bkb_U3_n_2
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X1Y37          DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_C[25])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp8_reg_717_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  4.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_1_reg_606_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_210_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.444%)  route 0.054ns (33.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_606_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.107     0.390 r  bd_0_i/hls_inst/inst/i_1_reg_606_reg[2]/Q
                         net (fo=1, routed)           0.054     0.444    bd_0_i/hls_inst/inst/i_1_reg_606[2]
    SLICE_X33Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_210_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_210_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.005     0.303    bd_0_i/hls_inst/inst/i_reg_210_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_210_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_1_reg_606_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.130ns (51.112%)  route 0.124ns (48.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_210_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_210_reg[0]/Q
                         net (fo=17, routed)          0.124     0.508    bd_0_i/hls_inst/inst/tmp1_fu_298_p3[0]
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.030     0.538 r  bd_0_i/hls_inst/inst/i_1_reg_606[2]_i_1/O
                         net (fo=1, routed)           0.000     0.538    bd_0_i/hls_inst/inst/i_1_fu_272_p2[2]
    SLICE_X32Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_606_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_606_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.096     0.394    bd_0_i/hls_inst/inst/i_1_reg_606_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_rec_reg_586_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y98         FDRE                                         r  bd_0_i/hls_inst/inst/p_rec_reg_586_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/p_rec_reg_586_reg[5]/Q
                         net (fo=1, routed)           0.100     0.483    bd_0_i/hls_inst/inst/p_rec_reg_586[5]
    SLICE_X30Y97         FDRE                                         r  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y97         FDRE                                         r  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.038     0.336    bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_210_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_1_reg_606_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.725%)  route 0.124ns (49.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_210_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_210_reg[0]/Q
                         net (fo=17, routed)          0.124     0.508    bd_0_i/hls_inst/inst/tmp1_fu_298_p3[0]
    SLICE_X32Y95         LUT2 (Prop_lut2_I0_O)        0.028     0.536 r  bd_0_i/hls_inst/inst/i_1_reg_606[1]_i_1/O
                         net (fo=1, routed)           0.000     0.536    bd_0_i/hls_inst/inst/i_1_fu_272_p2[1]
    SLICE_X32Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_606_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_606_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/i_1_reg_606_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_210_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_1_reg_606_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.326%)  route 0.126ns (49.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_210_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.100     0.383 f  bd_0_i/hls_inst/inst/i_reg_210_reg[0]/Q
                         net (fo=17, routed)          0.126     0.510    bd_0_i/hls_inst/inst/tmp1_fu_298_p3[0]
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.028     0.538 r  bd_0_i/hls_inst/inst/i_1_reg_606[0]_i_1/O
                         net (fo=1, routed)           0.000     0.538    bd_0_i/hls_inst/inst/i_1_fu_272_p2[0]
    SLICE_X32Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_606_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_606_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/i_1_reg_606_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_1_reg_606_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_210_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.015%)  route 0.109ns (47.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_606_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/i_1_reg_606_reg[0]/Q
                         net (fo=1, routed)           0.109     0.510    bd_0_i/hls_inst/inst/i_1_reg_606[0]
    SLICE_X33Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_210_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_210_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.040     0.338    bd_0_i/hls_inst/inst/i_reg_210_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_210_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_cast1_reg_591_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.994%)  route 0.133ns (57.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y95         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_210_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_210_reg[2]/Q
                         net (fo=15, routed)          0.133     0.516    bd_0_i/hls_inst/inst/tmp1_fu_298_p3[2]
    SLICE_X32Y96         FDRE                                         r  bd_0_i/hls_inst/inst/i_cast1_reg_591_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y96         FDRE                                         r  bd_0_i/hls_inst/inst/i_cast1_reg_591_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.040     0.338    bd_0_i/hls_inst/inst/i_cast1_reg_591_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sum_reg_198_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sum_reg_198_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.190ns (71.298%)  route 0.076ns (28.702%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y91         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/sum_reg_198_reg[4]/Q
                         net (fo=3, routed)           0.076     0.460    bd_0_i/hls_inst/inst/sum_reg_198[4]
    SLICE_X37Y91         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.550 r  bd_0_i/hls_inst/inst/sum_reg_198_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.550    bd_0_i/hls_inst/inst/sum_2_fu_520_p2[5]
    SLICE_X37Y91         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y91         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X37Y91         FDRE (Hold_fdre_C_D)         0.071     0.369    bd_0_i/hls_inst/inst/sum_reg_198_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sum_reg_198_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sum_reg_198_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.190ns (71.265%)  route 0.077ns (28.735%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y90         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/sum_reg_198_reg[0]/Q
                         net (fo=3, routed)           0.077     0.460    bd_0_i/hls_inst/inst/sum_reg_198[0]
    SLICE_X37Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.550 r  bd_0_i/hls_inst/inst/sum_reg_198_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.550    bd_0_i/hls_inst/inst/sum_2_fu_520_p2[1]
    SLICE_X37Y90         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y90         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.071     0.369    bd_0_i/hls_inst/inst/sum_reg_198_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sum_reg_198_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sum_reg_198_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.190ns (71.167%)  route 0.077ns (28.833%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y93         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/sum_reg_198_reg[12]/Q
                         net (fo=5, routed)           0.077     0.460    bd_0_i/hls_inst/inst/sum_reg_198[12]
    SLICE_X37Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.550 r  bd_0_i/hls_inst/inst/sum_reg_198_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.550    bd_0_i/hls_inst/inst/sum_2_fu_520_p2[13]
    SLICE_X37Y93         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y93         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.071     0.369    bd_0_i/hls_inst/inst/sum_reg_198_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         10.000      6.708      DSP48_X1Y37   bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         10.000      6.708      DSP48_X2Y37   bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X1Y38   bd_0_i/hls_inst/inst/sum33_reg_707_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X30Y97  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[4]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X30Y97  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[5]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X30Y98  bd_0_i/hls_inst/inst/sum3_reg_616_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X29Y97  bd_0_i/hls_inst/inst/sum3_reg_616_reg[4]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X30Y96  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X32Y95  bd_0_i/hls_inst/inst/i_1_reg_606_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X31Y98  bd_0_i/hls_inst/inst/outptr_addr_reg_578_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X30Y97  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X30Y97  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X30Y98  bd_0_i/hls_inst/inst/sum3_reg_616_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X29Y97  bd_0_i/hls_inst/inst/sum3_reg_616_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X30Y96  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X32Y95  bd_0_i/hls_inst/inst/i_1_reg_606_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X31Y98  bd_0_i/hls_inst/inst/outptr_addr_reg_578_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X31Y97  bd_0_i/hls_inst/inst/p_rec_reg_586_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X31Y98  bd_0_i/hls_inst/inst/p_rec_reg_586_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X40Y93  bd_0_i/hls_inst/inst/tmp_13_reg_642_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X30Y97  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X30Y97  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X30Y97  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X30Y97  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X30Y97  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X30Y97  bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[5]/C
High Pulse Width  Slow    FDSE/C       n/a            0.350         5.000       4.650      SLICE_X30Y96  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X30Y96  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X30Y95  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X30Y98  bd_0_i/hls_inst/inst/sum3_reg_616_reg[0]/C



