0.7
2020.2
May 22 2024
19:03:11
F:/VERILOG/FULL_ADDER/FULL_ADDER.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/VERILOG/FULL_ADDER/FULL_ADDER.srcs/sim_1/new/FULL_ADDER_TB.v,1741708497,verilog,,,,FULL_ADDER_TB,,,,,,,,
F:/VERILOG/FULL_ADDER/FULL_ADDER.srcs/sources_1/new/FULL_ADDER.v,1741704148,verilog,,F:/VERILOG/FULL_ADDER/FULL_ADDER.srcs/sim_1/new/FULL_ADDER_TB.v,,FULL_ADDER,,,,,,,,
