{"vcs1":{"timestamp_begin":1677613628.922982820, "rt":0.35, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1677613629.332868923, "rt":0.41, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1677613629.795056868, "rt":0.21, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677613628.600194578}
{"VCS_COMP_START_TIME": 1677613628.600194578}
{"VCS_COMP_END_TIME": 1677613630.070378671}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338076}}
{"stitch_vcselab": {"peak_mem": 238952}}
