Warning (10268): Verilog HDL information at swept.v(7): always construct contains both blocking and non-blocking assignments File: /home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/swept.v Line: 7
