{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615487907466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615487907467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 00:08:27 2021 " "Processing started: Fri Mar 12 00:08:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615487907467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615487907467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map mod14_JK -c mod14_JK --generate_functional_sim_netlist " "Command: quartus_map mod14_JK -c mod14_JK --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615487907467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1615487907972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod14_jk.v 2 2 " "Found 2 design units, including 2 entities, in source file mod14_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod14_JK " "Found entity 1: mod14_JK" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615487908065 ""} { "Info" "ISGN_ENTITY_NAME" "2 JK_FF " "Found entity 2: JK_FF" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615487908065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615487908065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset mod14_JK.v(6) " "Verilog HDL Implicit Net warning at mod14_JK.v(6): created implicit net for \"reset\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "j0 mod14_JK.v(8) " "Verilog HDL Implicit Net warning at mod14_JK.v(8): created implicit net for \"j0\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k0 mod14_JK.v(9) " "Verilog HDL Implicit Net warning at mod14_JK.v(9): created implicit net for \"k0\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out0 mod14_JK.v(10) " "Verilog HDL Implicit Net warning at mod14_JK.v(10): created implicit net for \"out0\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "j1 mod14_JK.v(13) " "Verilog HDL Implicit Net warning at mod14_JK.v(13): created implicit net for \"j1\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k1 mod14_JK.v(14) " "Verilog HDL Implicit Net warning at mod14_JK.v(14): created implicit net for \"k1\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out1 mod14_JK.v(15) " "Verilog HDL Implicit Net warning at mod14_JK.v(15): created implicit net for \"out1\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "j2 mod14_JK.v(18) " "Verilog HDL Implicit Net warning at mod14_JK.v(18): created implicit net for \"j2\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k2 mod14_JK.v(19) " "Verilog HDL Implicit Net warning at mod14_JK.v(19): created implicit net for \"k2\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out2 mod14_JK.v(20) " "Verilog HDL Implicit Net warning at mod14_JK.v(20): created implicit net for \"out2\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "j3 mod14_JK.v(23) " "Verilog HDL Implicit Net warning at mod14_JK.v(23): created implicit net for \"j3\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k3 mod14_JK.v(24) " "Verilog HDL Implicit Net warning at mod14_JK.v(24): created implicit net for \"k3\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908068 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out3 mod14_JK.v(25) " "Verilog HDL Implicit Net warning at mod14_JK.v(25): created implicit net for \"out3\"" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615487908069 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mod14_JK.v(10) " "Verilog HDL Instantiation warning at mod14_JK.v(10): instance has no name" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1615487908069 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mod14_JK.v(15) " "Verilog HDL Instantiation warning at mod14_JK.v(15): instance has no name" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1615487908069 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mod14_JK.v(20) " "Verilog HDL Instantiation warning at mod14_JK.v(20): instance has no name" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1615487908070 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mod14_JK.v(25) " "Verilog HDL Instantiation warning at mod14_JK.v(25): instance has no name" {  } { { "mod14_JK.v" "" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1615487908070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mod14_JK " "Elaborating entity \"mod14_JK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615487908119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_FF JK_FF:comb_7 " "Elaborating entity \"JK_FF\" for hierarchy \"JK_FF:comb_7\"" {  } { { "mod14_JK.v" "comb_7" { Text "F:/DDU/Abhiyanta Community/Task_3.1_B/mod14_JK.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615487908131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615487908230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 00:08:28 2021 " "Processing ended: Fri Mar 12 00:08:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615487908230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615487908230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615487908230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615487908230 ""}
