

================================================================
== Synthesis Summary Report of 'dut'
================================================================
+ General Information: 
    * Date:           Sun Nov 13 23:03:31 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        serialization_HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |         |           |             |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |     LUT     | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-------------+-----+
    |+ dut                                                |     -|  0.00|        -|          -|         -|        -|     -|        no|  4 (1%)|  1 (~0%)|  6604 (6%)|  10904 (20%)|    -|
    | + dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4      |     -|  0.00|     8020|  6.416e+04|         -|     8020|     -|        no|       -|        -|  807 (~0%)|     910 (1%)|    -|
    |  o VITIS_LOOP_63_3_VITIS_LOOP_64_4                  |     -|  8.00|     8018|  6.414e+04|        20|        1|  8000|       yes|       -|        -|          -|            -|    -|
    | + dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6      |     -|  0.00|     8020|  6.416e+04|         -|     8020|     -|        no|       -|        -|  743 (~0%)|     853 (1%)|    -|
    |  o VITIS_LOOP_88_5_VITIS_LOOP_89_6                  |     -|  8.00|     8018|  6.414e+04|        20|        1|  8000|       yes|       -|        -|          -|            -|    -|
    | + dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8    |     -|  0.00|     8019|  6.415e+04|         -|     8019|     -|        no|       -|        -|  620 (~0%)|     841 (1%)|    -|
    |  o VITIS_LOOP_112_7_VITIS_LOOP_113_8                |     -|  8.00|     8017|  6.414e+04|        19|        1|  8000|       yes|       -|        -|          -|            -|    -|
    | + dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10   |     -|  0.00|     8019|  6.415e+04|         -|     8019|     -|        no|       -|        -|  620 (~0%)|     841 (1%)|    -|
    |  o VITIS_LOOP_132_9_VITIS_LOOP_133_10               |     -|  8.00|     8017|  6.414e+04|        19|        1|  8000|       yes|       -|        -|          -|            -|    -|
    | + dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12  |     -|  0.00|     4013|  3.210e+04|         -|     4013|     -|        no|       -|        -|  257 (~0%)|     632 (1%)|    -|
    |  o VITIS_LOOP_153_11_VITIS_LOOP_154_12              |     -|  8.00|     4011|  3.209e+04|         9|        1|  4004|       yes|       -|        -|          -|            -|    -|
    | + dut_Pipeline_VITIS_LOOP_164_13                    |     -|  0.00|       12|     96.000|         -|       12|     -|        no|       -|        -|  180 (~0%)|    319 (~0%)|    -|
    |  o VITIS_LOOP_164_13                                |     -|  8.00|       10|     80.000|         8|        1|     4|       yes|       -|        -|          -|            -|    -|
    | + dut_Pipeline_VITIS_LOOP_177_14                    |     -|  0.00|     1014|  8.112e+03|         -|     1014|     -|        no|       -|        -|  277 (~0%)|    312 (~0%)|    -|
    |  o VITIS_LOOP_177_14                                |     -|  8.00|     1012|  8.096e+03|        14|        1|  1000|       yes|       -|        -|          -|            -|    -|
    | + dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16  |     -|  0.00|     4013|  3.210e+04|         -|     4013|     -|        no|       -|        -|  319 (~0%)|     703 (1%)|    -|
    |  o VITIS_LOOP_192_15_VITIS_LOOP_193_16              |     -|  8.00|     4011|  3.209e+04|         9|        1|  4004|       yes|       -|        -|          -|            -|    -|
    | + dut_Pipeline_VITIS_LOOP_204_17                    |     -|  0.00|       12|     96.000|         -|       12|     -|        no|       -|        -|  180 (~0%)|    319 (~0%)|    -|
    |  o VITIS_LOOP_204_17                                |     -|  8.00|       10|     80.000|         8|        1|     4|       yes|       -|        -|          -|            -|    -|
    | o VITIS_LOOP_37_1                                   |     -|  8.00|        -|          -|         -|        -|     -|        no|       -|        -|          -|            -|    -|
    |  + dut_Pipeline_VITIS_LOOP_40_2                     |     -|  0.00|        -|          -|         -|        -|     -|        no|       -|        -|  284 (~0%)|    473 (~0%)|    -|
    |   o VITIS_LOOP_40_2                                 |    II|  8.00|        -|          -|        19|       10|     -|       yes|       -|        -|          -|            -|    -|
    | o VITIS_LOOP_223_18                                 |     -|  8.00|        -|          -|         -|        -|     -|        no|       -|        -|          -|            -|    -|
    |  o VITIS_LOOP_225_19                                |     -|  8.00|        -|          -|         -|        -|     -|        no|       -|        -|          -|            -|    -|
    |   + dut_Pipeline_VITIS_LOOP_231_20                  |     -|  0.00|        -|          -|         -|        -|     -|        no|       -|        -|  188 (~0%)|    475 (~0%)|    -|
    |    o VITIS_LOOP_231_20                              |     -|  8.00|        -|          -|        10|        1|     -|       yes|       -|        -|          -|            -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+-------------------------+
| Interface     | Register   | Offset | Width | Access | Description             |
+---------------+------------+--------+-------+--------+-------------------------+
| s_axi_control | src_buff_1 | 0x10   | 32    | W      | Data signal of src_buff |
| s_axi_control | src_buff_2 | 0x14   | 32    | W      | Data signal of src_buff |
| s_axi_control | dst_buff_1 | 0x1c   | 32    | W      | Data signal of dst_buff |
| s_axi_control | dst_buff_2 | 0x20   | 32    | W      | Data signal of dst_buff |
+---------------+------------+--------+-------+--------+-------------------------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| src_sz    | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| src_buff | inout     | char*    |
| src_sz   | in        | int      |
| dst_buff | inout     | char*    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| src_buff | m_axi_gmem    | interface |          |                                      |
| src_buff | s_axi_control | register  | offset   | name=src_buff_1 offset=0x10 range=32 |
| src_buff | s_axi_control | register  | offset   | name=src_buff_2 offset=0x14 range=32 |
| src_sz   | src_sz        | port      |          |                                      |
| dst_buff | m_axi_gmem    | interface |          |                                      |
| dst_buff | s_axi_control | register  | offset   | name=dst_buff_1 offset=0x1c range=32 |
| dst_buff | s_axi_control | register  | offset   | name=dst_buff_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-------------------+-----------+----------+-------+----------------+
| HW Interface | Loop              | Direction | Length   | Width | Location       |
+--------------+-------------------+-----------+----------+-------+----------------+
| m_axi_gmem   | VITIS_LOOP_177_14 | write     | 1000     | 8     | top.cpp:177:22 |
| m_axi_gmem   | VITIS_LOOP_231_20 | write     | variable | 8     | top.cpp:231:25 |
| m_axi_gmem   |                   | read      | 8        | 8     | top.cpp:247:30 |
| m_axi_gmem   |                   | write     | 8        | 8     | top.cpp:249:26 |
+--------------+-------------------+-----------+----------+-------+----------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-------------------+------------------------------------------------------------------------------------------------------+------------+----------------+
| HW Interface | Variable | Loop              | Problem                                                                                              | Resolution | Location       |
+--------------+----------+-------------------+------------------------------------------------------------------------------------------------------+------------+----------------+
| m_axi_gmem   | src_buff | VITIS_LOOP_64_4   | Access load is in the conditional branch                                                             | 214-232    | top.cpp:64:21  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_64_4   | Access store is in the conditional branch                                                            | 214-232    | top.cpp:64:21  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_64_4   | Access store is in the conditional branch                                                            | 214-232    | top.cpp:64:21  |
| m_axi_gmem   | src_buff | VITIS_LOOP_89_6   | Access load is in the conditional branch                                                             | 214-232    | top.cpp:89:21  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_89_6   | Access store is in the conditional branch                                                            | 214-232    | top.cpp:89:21  |
| m_axi_gmem   | dst_buff | VITIS_LOOP_89_6   | Access store is in the conditional branch                                                            | 214-232    | top.cpp:89:21  |
| m_axi_gmem   | src_buff | VITIS_LOOP_113_8  | Could not analyze pattern                                                                            | 214-229    | top.cpp:113:22 |
| m_axi_gmem   | dst_buff | VITIS_LOOP_113_8  | Could not analyze pattern                                                                            | 214-229    | top.cpp:113:22 |
| m_axi_gmem   | src_buff | VITIS_LOOP_133_10 | Could not analyze pattern                                                                            | 214-229    | top.cpp:133:23 |
| m_axi_gmem   | dst_buff | VITIS_LOOP_133_10 | Could not analyze pattern                                                                            | 214-229    | top.cpp:133:23 |
| m_axi_gmem   | dst_buff | VITIS_LOOP_154_12 | Could not analyze pattern                                                                            | 214-229    | top.cpp:154:23 |
| m_axi_gmem   | dst_buff | VITIS_LOOP_164_13 | Could not analyze pattern                                                                            | 214-229    | top.cpp:164:22 |
| m_axi_gmem   | src_buff | VITIS_LOOP_177_14 | Could not analyze pattern                                                                            | 214-229    | top.cpp:177:22 |
| m_axi_gmem   | dst_buff | VITIS_LOOP_193_16 | Could not analyze pattern                                                                            | 214-229    | top.cpp:193:23 |
| m_axi_gmem   | dst_buff | VITIS_LOOP_204_17 | Could not analyze pattern                                                                            | 214-229    | top.cpp:204:22 |
| m_axi_gmem   | src_buff | VITIS_LOOP_231_20 | Could not analyze pattern                                                                            | 214-229    | top.cpp:231:25 |
| m_axi_gmem   | dst_buff | VITIS_LOOP_231_20 | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | top.cpp:231:25 |
| m_axi_gmem   | src_buff |                   | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | top.cpp:247:30 |
| m_axi_gmem   | dst_buff |                   | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | top.cpp:249:26 |
| m_axi_gmem   | dst_buff | VITIS_LOOP_177_14 | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | top.cpp:177:22 |
+--------------+----------+-------------------+------------------------------------------------------------------------------------------------------+------------+----------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable            | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| + dut                                               | 1   |        |                     |     |        |         |
|   add_ln49_fu_650_p2                                | -   |        | add_ln49            | add | fabric | 0       |
|   mul_32s_5ns_32_2_1_U75                            | -   |        | add_ln48            | add | fabric | 0       |
|   src_counter_21_fu_705_p2                          | -   |        | src_counter_21      | add | fabric | 0       |
|   add_ln177_fu_772_p2                               | -   |        | add_ln177           | add | fabric | 0       |
|   add_ln177_1_fu_799_p2                             | -   |        | add_ln177_1         | add | fabric | 0       |
|   i_2_fu_845_p2                                     | -   |        | i_2                 | add | fabric | 0       |
|   add_ln225_fu_854_p2                               | -   |        | add_ln225           | add | fabric | 0       |
|   j_9_fu_866_p2                                     | -   |        | j_9                 | add | fabric | 0       |
|   add_ln247_fu_918_p2                               | -   |        | add_ln247           | add | fabric | 0       |
|   add_ln247_1_fu_928_p2                             | -   |        | add_ln247_1         | add | fabric | 0       |
|   add_ln247_2_fu_943_p2                             | -   |        | add_ln247_2         | add | fabric | 0       |
|   current_total_num_3_fu_975_p2                     | -   |        | current_total_num_3 | add | fabric | 0       |
|   dst_counter_15_fu_980_p2                          | -   |        | dst_counter_15      | add | fabric | 0       |
|   src_counter_23_fu_986_p2                          | -   |        | src_counter_23      | add | fabric | 0       |
|   sub387_fu_954_p2                                  | -   |        | sub387              | add | fabric | 0       |
|   add_ln231_fu_970_p2                               | -   |        | add_ln231           | add | fabric | 0       |
|   add_ln231_1_fu_1016_p2                            | -   |        | add_ln231_1         | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4     | 0   |        |                     |     |        |         |
|    add_ln63_fu_238_p2                               | -   |        | add_ln63            | add | fabric | 0       |
|    add_ln66_fu_327_p2                               | -   |        | add_ln66            | add | fabric | 0       |
|    add_ln66_1_fu_337_p2                             | -   |        | add_ln66_1          | add | fabric | 0       |
|    add_ln66_3_fu_367_p2                             | -   |        | add_ln66_3          | add | fabric | 0       |
|    src_counter_6_fu_384_p2                          | -   |        | src_counter_6       | add | fabric | 0       |
|    src_counter_8_fu_396_p2                          | -   |        | src_counter_8       | add | fabric | 0       |
|    dst_counter_4_fu_401_p2                          | -   |        | dst_counter_4       | add | fabric | 0       |
|    counter_4_fu_281_p2                              | -   |        | counter_4           | add | fabric | 0       |
|    j_2_fu_295_p2                                    | -   |        | j_2                 | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_40_2                     | 0   |        |                     |     |        |         |
|    add_ln40_fu_157_p2                               | -   |        | add_ln40            | add | fabric | 0       |
|    add_ln40_1_fu_167_p2                             | -   |        | add_ln40_1          | add | fabric | 0       |
|    skip_row_2_fu_187_p2                             | -   |        | skip_row_2          | add | fabric | 0       |
|    add_ln42_fu_196_p2                               | -   |        | add_ln42            | add | fabric | 0       |
|    total_length_1_fu_232_p2                         | -   |        | total_length_1      | add | fabric | 0       |
|    src_counter_10_fu_207_p2                         | -   |        | src_counter_10      | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6     | 0   |        |                     |     |        |         |
|    add_ln88_fu_246_p2                               | -   |        | add_ln88            | add | fabric | 0       |
|    add_ln91_fu_391_p2                               | -   |        | add_ln91            | add | fabric | 0       |
|    add_ln91_1_fu_401_p2                             | -   |        | add_ln91_1          | add | fabric | 0       |
|    add_ln91_2_fu_332_p2                             | -   |        | add_ln91_2          | add | fabric | 0       |
|    add_ln91_3_fu_342_p2                             | -   |        | add_ln91_3          | add | fabric | 0       |
|    src_counter_2_fu_356_p2                          | -   |        | src_counter_2       | add | fabric | 0       |
|    src_counter_4_fu_368_p2                          | -   |        | src_counter_4       | add | fabric | 0       |
|    dst_counter_2_fu_415_p2                          | -   |        | dst_counter_2       | add | fabric | 0       |
|    counter_2_fu_289_p2                              | -   |        | counter_2           | add | fabric | 0       |
|    j_1_fu_303_p2                                    | -   |        | j_1                 | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8   | 0   |        |                     |     |        |         |
|    add_ln112_fu_234_p2                              | -   |        | add_ln112           | add | fabric | 0       |
|    add_ln114_1_fu_336_p2                            | -   |        | add_ln114_1         | add | fabric | 0       |
|    add_ln114_2_fu_347_p2                            | -   |        | add_ln114_2         | add | fabric | 0       |
|    add_ln114_3_fu_357_p2                            | -   |        | add_ln114_3         | add | fabric | 0       |
|    src_counter_18_fu_368_p2                         | -   |        | src_counter_18      | add | fabric | 0       |
|    src_counter_20_fu_380_p2                         | -   |        | src_counter_20      | add | fabric | 0       |
|    dst_counter_13_fu_385_p2                         | -   |        | dst_counter_13      | add | fabric | 0       |
|    counter_13_fu_271_p2                             | -   |        | counter_13          | add | fabric | 0       |
|    j_fu_285_p2                                      | -   |        | j                   | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10  | 0   |        |                     |     |        |         |
|    add_ln132_fu_234_p2                              | -   |        | add_ln132           | add | fabric | 0       |
|    add_ln134_1_fu_336_p2                            | -   |        | add_ln134_1         | add | fabric | 0       |
|    add_ln134_2_fu_347_p2                            | -   |        | add_ln134_2         | add | fabric | 0       |
|    add_ln134_3_fu_357_p2                            | -   |        | add_ln134_3         | add | fabric | 0       |
|    src_counter_14_fu_368_p2                         | -   |        | src_counter_14      | add | fabric | 0       |
|    src_counter_16_fu_380_p2                         | -   |        | src_counter_16      | add | fabric | 0       |
|    dst_counter_12_fu_385_p2                         | -   |        | dst_counter_12      | add | fabric | 0       |
|    counter_11_fu_271_p2                             | -   |        | counter_11          | add | fabric | 0       |
|    j_fu_285_p2                                      | -   |        | j                   | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 | 0   |        |                     |     |        |         |
|    add_ln153_fu_171_p2                              | -   |        | add_ln153           | add | fabric | 0       |
|    add_ln153_1_fu_223_p2                            | -   |        | add_ln153_1         | add | fabric | 0       |
|    add_ln155_fu_279_p2                              | -   |        | add_ln155           | add | fabric | 0       |
|    add_ln155_1_fu_289_p2                            | -   |        | add_ln155_1         | add | fabric | 0       |
|    dst_counter_10_fu_305_p2                         | -   |        | dst_counter_10      | add | fabric | 0       |
|    add_ln159_fu_311_p2                              | -   |        | add_ln159           | add | fabric | 0       |
|    j_8_fu_198_p2                                    | -   |        | j_8                 | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_164_13                   | 0   |        |                     |     |        |         |
|    j_7_fu_131_p2                                    | -   |        | j_7                 | add | fabric | 0       |
|    add_ln165_fu_144_p2                              | -   |        | add_ln165           | add | fabric | 0       |
|    add_ln165_1_fu_154_p2                            | -   |        | add_ln165_1         | add | fabric | 0       |
|    add_ln167_fu_171_p2                              | -   |        | add_ln167           | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_177_14                   | 0   |        |                     |     |        |         |
|    add_ln186_fu_164_p2                              | -   |        | add_ln186           | add | fabric | 0       |
|    add_ln178_fu_188_p2                              | -   |        | add_ln178           | add | fabric | 0       |
|    add_ln178_1_fu_198_p2                            | -   |        | add_ln178_1         | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 | 0   |        |                     |     |        |         |
|    add_ln192_fu_197_p2                              | -   |        | add_ln192           | add | fabric | 0       |
|    add_ln192_1_fu_324_p2                            | -   |        | add_ln192_1         | add | fabric | 0       |
|    add_ln194_fu_279_p2                              | -   |        | add_ln194           | add | fabric | 0       |
|    add_ln194_1_fu_289_p2                            | -   |        | add_ln194_1         | add | fabric | 0       |
|    dst_counter_7_fu_300_p2                          | -   |        | dst_counter_7       | add | fabric | 0       |
|    position_2_fu_377_p2                             | -   |        | position_2          | add | fabric | 0       |
|    counter_7_fu_238_p2                              | -   |        | counter_7           | add | fabric | 0       |
|    j_5_fu_252_p2                                    | -   |        | j_5                 | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_204_17                   | 0   |        |                     |     |        |         |
|    j_4_fu_131_p2                                    | -   |        | j_4                 | add | fabric | 0       |
|    add_ln205_fu_144_p2                              | -   |        | add_ln205           | add | fabric | 0       |
|    add_ln205_1_fu_154_p2                            | -   |        | add_ln205_1         | add | fabric | 0       |
|    add_ln207_fu_171_p2                              | -   |        | add_ln207           | add | fabric | 0       |
|  + dut_Pipeline_VITIS_LOOP_231_20                   | 0   |        |                     |     |        |         |
|    k_2_fu_134_p2                                    | -   |        | k_2                 | add | fabric | 0       |
|    add_ln232_1_fu_164_p2                            | -   |        | add_ln232_1         | add | fabric | 0       |
|    counter_fu_182_p2                                | -   |        | counter             | add | fabric | 0       |
|    src_counter_fu_188_p2                            | -   |        | src_counter         | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+---------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------+------+------+--------+-------------------+---------+------+---------+
| Name                  | BRAM | URAM | Pragma | Variable          | Storage | Impl | Latency |
+-----------------------+------+------+--------+-------------------+---------+------+---------+
| + dut                 | 4    | 0    |        |                   |         |      |         |
|   var_string_length_U | 2    | -    |        | var_string_length | ram_1p  | auto | 1       |
|   skip_row_arr_U      | 2    | -    |        | skip_row_arr      | ram_1p  | auto | 1       |
+-----------------------+------+------+--------+-------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------+---------------------------------------------------------------+
| Type      | Options                          | Location                                                      |
+-----------+----------------------------------+---------------------------------------------------------------+
| unroll    |                                  | top.cpp:246 in dut                                            |
| interface | m_axi depth=120000 port=dst_buff | serialization_HLS/solution1/directives.tcl:8 in dut, dst_buff |
| interface | m_axi depth=120000 port=src_buff | serialization_HLS/solution1/directives.tcl:7 in dut, src_buff |
+-----------+----------------------------------+---------------------------------------------------------------+


