/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [10:0] _03_;
  wire [4:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [16:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _05_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 7'h00;
    else _05_ <= in_data[188:182];
  assign { _03_[10:5], _01_ } = _05_;
  assign celloutsig_0_4z = ~(celloutsig_0_1z | celloutsig_0_3z);
  assign celloutsig_1_9z = ~(in_data[126] | celloutsig_1_8z[5]);
  assign celloutsig_0_7z = ~(in_data[30] | celloutsig_0_6z);
  assign celloutsig_0_13z = ~(celloutsig_0_5z[7] | celloutsig_0_0z[1]);
  assign celloutsig_0_22z = ~(in_data[11] | _00_);
  assign celloutsig_0_6z = ~in_data[19];
  assign celloutsig_1_18z = ~in_data[140];
  assign celloutsig_0_23z = ~celloutsig_0_16z[1];
  assign celloutsig_1_7z = ~((celloutsig_1_3z | 1'h0) & 1'h0);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[1] | celloutsig_0_0z[4]) & in_data[82]);
  assign celloutsig_0_28z = ~((celloutsig_0_23z | celloutsig_0_15z[2]) & celloutsig_0_25z[3]);
  assign celloutsig_1_5z = ~((_01_ | 1'h0) & (1'h0 | 1'h0));
  assign celloutsig_1_19z = ~((celloutsig_1_4z[0] | celloutsig_1_14z[5]) & (celloutsig_1_18z | celloutsig_1_16z));
  assign celloutsig_0_20z = _02_ ^ celloutsig_0_0z[0];
  reg [4:0] _20_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 5'h00;
    else _20_ <= { celloutsig_0_9z[7:4], celloutsig_0_8z };
  assign { _02_, _04_[3:2], _00_, _04_[0] } = _20_;
  assign celloutsig_0_0z = in_data[49:45] / { 1'h1, in_data[9:6] };
  assign celloutsig_0_5z = { in_data[26:19], celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, in_data[14:11], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_12z = { in_data[81:74], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z } / { 1'h1, celloutsig_0_5z[7:5], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, _02_, _04_[3:2], _00_, _04_[0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_18z = celloutsig_0_5z[12:2] / { 1'h1, in_data[60:54], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_3z = in_data[80:70] === { in_data[31:22], celloutsig_0_2z };
  assign celloutsig_1_3z = { celloutsig_1_0z[2:0], 2'h0 } === _03_[10:6];
  assign celloutsig_1_16z = celloutsig_1_14z[15:4] === { celloutsig_1_14z[10:1], 1'h0, celloutsig_1_9z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z } === { celloutsig_0_5z[6:0], celloutsig_0_6z };
  assign celloutsig_0_11z = { celloutsig_0_5z[5:0], celloutsig_0_6z } === { celloutsig_0_5z[6:1], celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_2z } === { celloutsig_0_18z[5:2], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_39z = { celloutsig_0_16z[3:0], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_24z } < { celloutsig_0_29z[8:5], celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_0_2z = { in_data[50:46], celloutsig_0_1z } < { in_data[79:75], celloutsig_0_1z };
  assign celloutsig_0_30z = celloutsig_0_5z[9:7] < { celloutsig_0_16z[5], celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[129:126] % { 1'h1, in_data[115:113] };
  assign celloutsig_1_11z = { _03_[6:5], _01_, 2'h0, celloutsig_1_5z } % { 1'h1, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_14z = celloutsig_0_9z[8:3] % { 1'h1, in_data[50:46] };
  assign celloutsig_0_15z = { celloutsig_0_5z[10:2], celloutsig_0_14z } % { 1'h1, in_data[30:17] };
  assign celloutsig_0_25z = { celloutsig_0_0z[3:0], celloutsig_0_3z } % { 1'h1, celloutsig_0_5z[11:8] };
  assign celloutsig_1_14z = { _01_, 3'h0, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_7z } * { celloutsig_1_10z[13:0], celloutsig_1_7z, in_data[140], celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_5z[7:1], celloutsig_0_4z, celloutsig_0_2z } * { in_data[85:80], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_9z[8:1] * { celloutsig_0_5z[5:0], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_18z[9], celloutsig_0_14z, celloutsig_0_1z } * { celloutsig_0_16z[3], celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_27z = { celloutsig_0_16z[6:2], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_20z } * { celloutsig_0_14z[2:0], celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_0_29z = { _02_, _04_[3], celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_24z } * { celloutsig_0_9z[0], celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_13z, _02_, _04_[3:2], _00_, _04_[0], celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_45z = { celloutsig_0_19z[5:0], celloutsig_0_14z } <<< { celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_30z };
  assign celloutsig_1_4z = in_data[150:147] <<< { in_data[167:165], celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_4z[0], celloutsig_1_3z, 1'h0, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } <<< { 4'h0, _03_[10:5], _01_, 4'h0 };
  assign celloutsig_1_10z = { celloutsig_1_8z[13:1], celloutsig_1_7z, 1'h0, celloutsig_1_5z } <<< { celloutsig_1_0z[3:1], celloutsig_1_0z, 1'h0, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z, 1'h0, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_24z = celloutsig_0_5z[10:6] <<< celloutsig_0_19z[6:2];
  assign celloutsig_0_46z = ~((celloutsig_0_23z & celloutsig_0_39z) | (celloutsig_0_29z[2] & celloutsig_0_9z[3]));
  assign celloutsig_0_17z = ~((celloutsig_0_3z & celloutsig_0_13z) | (celloutsig_0_8z & celloutsig_0_7z));
  assign _03_[4:0] = { _01_, 4'h0 };
  assign { _04_[4], _04_[1] } = { _02_, _00_ };
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
