// Seed: 2060739815
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wand id_2,
    output tri1 id_3,
    input wire id_4,
    output tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    input uwire id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11,
    input uwire id_12
);
  logic id_14, id_15;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd50,
    parameter id_2 = 32'd31,
    parameter id_3 = 32'd2
) (
    output wand id_0,
    input supply1 _id_1,
    input uwire _id_2,
    input tri0 _id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    inout tri id_7,
    output wire id_8,
    output wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    output tri0 id_12
);
  parameter id_14 = 1'd0;
  wire id_15;
  integer [id_3 : 1] id_16 = id_16, id_17;
  logic [-1 : -1] id_18;
  ;
  logic [id_2 : -1  +  id_1] id_19, id_20;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_6,
      id_0,
      id_10,
      id_4,
      id_11,
      id_12,
      id_10,
      id_7,
      id_7,
      id_6,
      id_11
  );
endmodule
