Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 20 14:19:30 2025
| Host         : BOOK-ELUD8M5EVV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               87          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7160)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13492)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7160)
---------------------------
 There are 4843 register/latch pins with no clock driven by root clock pin: DIVIDER/r_slow_clock_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/DP/ALUOut_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UUT/DP/ID_RegDest_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UUT/DP/ID_RegDest_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UUT/DP/MEM_valid_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UUT/DP/MEM_valid_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/addr_store_reg[0][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/num_q_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/num_q_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/num_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/r_t_mem_Read_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/r_t_mem_Write_reg_rep__0/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/valid_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/valid_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/valid_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: UUT/D_CACHE/valid_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UUT/I_CACHE/r_t_mem_Read_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13492)
----------------------------------------------------
 There are 13492 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.991        0.000                      0                   41        0.263        0.000                      0                   41        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.991        0.000                      0                   41        0.263        0.000                      0                   41        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 DIVIDER/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.766ns (21.837%)  route 2.742ns (78.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.227    DIVIDER/CLK
    SLICE_X50Y66         FDRE                                         r  DIVIDER/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  DIVIDER/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     6.867    DIVIDER/counter[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  DIVIDER/counter[19]_i_2/O
                         net (fo=2, routed)           0.819     7.810    DIVIDER/counter[19]_i_2_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  DIVIDER/counter[19]_i_1/O
                         net (fo=20, routed)          0.801     8.735    DIVIDER/r_slow_clock
    SLICE_X49Y64         FDRE                                         r  DIVIDER/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.508    14.931    DIVIDER/CLK
    SLICE_X49Y64         FDRE                                         r  DIVIDER/counter_reg[0]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X49Y64         FDRE (Setup_fdre_C_R)       -0.429    14.725    DIVIDER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 DIVIDER/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.766ns (22.826%)  route 2.590ns (77.174%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.227    DIVIDER/CLK
    SLICE_X50Y66         FDRE                                         r  DIVIDER/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  DIVIDER/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     6.867    DIVIDER/counter[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  DIVIDER/counter[19]_i_2/O
                         net (fo=2, routed)           0.819     7.810    DIVIDER/counter[19]_i_2_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  DIVIDER/counter[19]_i_1/O
                         net (fo=20, routed)          0.649     8.583    DIVIDER/r_slow_clock
    SLICE_X50Y67         FDRE                                         r  DIVIDER/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.926    DIVIDER/CLK
    SLICE_X50Y67         FDRE                                         r  DIVIDER/counter_reg[17]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X50Y67         FDRE (Setup_fdre_C_R)       -0.524    14.642    DIVIDER/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 DIVIDER/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.766ns (22.826%)  route 2.590ns (77.174%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.227    DIVIDER/CLK
    SLICE_X50Y66         FDRE                                         r  DIVIDER/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  DIVIDER/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     6.867    DIVIDER/counter[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  DIVIDER/counter[19]_i_2/O
                         net (fo=2, routed)           0.819     7.810    DIVIDER/counter[19]_i_2_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  DIVIDER/counter[19]_i_1/O
                         net (fo=20, routed)          0.649     8.583    DIVIDER/r_slow_clock
    SLICE_X50Y67         FDRE                                         r  DIVIDER/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.926    DIVIDER/CLK
    SLICE_X50Y67         FDRE                                         r  DIVIDER/counter_reg[18]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X50Y67         FDRE (Setup_fdre_C_R)       -0.524    14.642    DIVIDER/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 DIVIDER/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.766ns (22.826%)  route 2.590ns (77.174%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.227    DIVIDER/CLK
    SLICE_X50Y66         FDRE                                         r  DIVIDER/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  DIVIDER/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     6.867    DIVIDER/counter[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  DIVIDER/counter[19]_i_2/O
                         net (fo=2, routed)           0.819     7.810    DIVIDER/counter[19]_i_2_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  DIVIDER/counter[19]_i_1/O
                         net (fo=20, routed)          0.649     8.583    DIVIDER/r_slow_clock
    SLICE_X50Y67         FDRE                                         r  DIVIDER/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.926    DIVIDER/CLK
    SLICE_X50Y67         FDRE                                         r  DIVIDER/counter_reg[19]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X50Y67         FDRE (Setup_fdre_C_R)       -0.524    14.642    DIVIDER/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 DIVIDER/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.807%)  route 2.593ns (77.192%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.227    DIVIDER/CLK
    SLICE_X50Y66         FDRE                                         r  DIVIDER/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  DIVIDER/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     6.867    DIVIDER/counter[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  DIVIDER/counter[19]_i_2/O
                         net (fo=2, routed)           0.819     7.810    DIVIDER/counter[19]_i_2_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  DIVIDER/counter[19]_i_1/O
                         net (fo=20, routed)          0.651     8.585    DIVIDER/r_slow_clock
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    DIVIDER/CLK
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[5]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X50Y64         FDRE (Setup_fdre_C_R)       -0.524    14.645    DIVIDER/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 DIVIDER/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.807%)  route 2.593ns (77.192%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.227    DIVIDER/CLK
    SLICE_X50Y66         FDRE                                         r  DIVIDER/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  DIVIDER/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     6.867    DIVIDER/counter[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  DIVIDER/counter[19]_i_2/O
                         net (fo=2, routed)           0.819     7.810    DIVIDER/counter[19]_i_2_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  DIVIDER/counter[19]_i_1/O
                         net (fo=20, routed)          0.651     8.585    DIVIDER/r_slow_clock
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    DIVIDER/CLK
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[6]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X50Y64         FDRE (Setup_fdre_C_R)       -0.524    14.645    DIVIDER/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 DIVIDER/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.807%)  route 2.593ns (77.192%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.227    DIVIDER/CLK
    SLICE_X50Y66         FDRE                                         r  DIVIDER/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  DIVIDER/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     6.867    DIVIDER/counter[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  DIVIDER/counter[19]_i_2/O
                         net (fo=2, routed)           0.819     7.810    DIVIDER/counter[19]_i_2_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  DIVIDER/counter[19]_i_1/O
                         net (fo=20, routed)          0.651     8.585    DIVIDER/r_slow_clock
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    DIVIDER/CLK
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[7]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X50Y64         FDRE (Setup_fdre_C_R)       -0.524    14.645    DIVIDER/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 DIVIDER/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.766ns (22.807%)  route 2.593ns (77.192%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.227    DIVIDER/CLK
    SLICE_X50Y66         FDRE                                         r  DIVIDER/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  DIVIDER/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     6.867    DIVIDER/counter[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  DIVIDER/counter[19]_i_2/O
                         net (fo=2, routed)           0.819     7.810    DIVIDER/counter[19]_i_2_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  DIVIDER/counter[19]_i_1/O
                         net (fo=20, routed)          0.651     8.585    DIVIDER/r_slow_clock
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    DIVIDER/CLK
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[8]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X50Y64         FDRE (Setup_fdre_C_R)       -0.524    14.645    DIVIDER/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 DIVIDER/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.766ns (23.788%)  route 2.454ns (76.212%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.227    DIVIDER/CLK
    SLICE_X50Y66         FDRE                                         r  DIVIDER/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  DIVIDER/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     6.867    DIVIDER/counter[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  DIVIDER/counter[19]_i_2/O
                         net (fo=2, routed)           0.819     7.810    DIVIDER/counter[19]_i_2_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  DIVIDER/counter[19]_i_1/O
                         net (fo=20, routed)          0.513     8.447    DIVIDER/r_slow_clock
    SLICE_X50Y63         FDRE                                         r  DIVIDER/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    DIVIDER/CLK
    SLICE_X50Y63         FDRE                                         r  DIVIDER/counter_reg[1]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X50Y63         FDRE (Setup_fdre_C_R)       -0.524    14.645    DIVIDER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 DIVIDER/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.766ns (23.788%)  route 2.454ns (76.212%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.227    DIVIDER/CLK
    SLICE_X50Y66         FDRE                                         r  DIVIDER/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  DIVIDER/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     6.867    DIVIDER/counter[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  DIVIDER/counter[19]_i_2/O
                         net (fo=2, routed)           0.819     7.810    DIVIDER/counter[19]_i_2_n_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  DIVIDER/counter[19]_i_1/O
                         net (fo=20, routed)          0.513     8.447    DIVIDER/r_slow_clock
    SLICE_X50Y63         FDRE                                         r  DIVIDER/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.506    14.929    DIVIDER/CLK
    SLICE_X50Y63         FDRE                                         r  DIVIDER/counter_reg[2]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X50Y63         FDRE (Setup_fdre_C_R)       -0.524    14.645    DIVIDER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  6.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DIVIDER/r_slow_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/r_slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.480    DIVIDER/CLK
    SLICE_X51Y64         FDRE                                         r  DIVIDER/r_slow_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  DIVIDER/r_slow_clock_reg/Q
                         net (fo=2, routed)           0.168     1.790    DIVIDER/slow_clock
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  DIVIDER/r_slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.835    DIVIDER/r_slow_clock_i_1_n_0
    SLICE_X51Y64         FDRE                                         r  DIVIDER/r_slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    DIVIDER/CLK
    SLICE_X51Y64         FDRE                                         r  DIVIDER/r_slow_clock_reg/C
                         clock pessimism             -0.514     1.480    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.091     1.571    DIVIDER/r_slow_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DIVIDER/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.480    DIVIDER/CLK
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  DIVIDER/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.770    DIVIDER/counter[7]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  DIVIDER/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.880    DIVIDER/p_1_in[7]
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    DIVIDER/CLK
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[7]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.134     1.614    DIVIDER/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DIVIDER/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.480    DIVIDER/CLK
    SLICE_X50Y65         FDRE                                         r  DIVIDER/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  DIVIDER/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.770    DIVIDER/counter[11]
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  DIVIDER/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.880    DIVIDER/p_1_in[11]
    SLICE_X50Y65         FDRE                                         r  DIVIDER/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.994    DIVIDER/CLK
    SLICE_X50Y65         FDRE                                         r  DIVIDER/counter_reg[11]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.134     1.614    DIVIDER/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DIVIDER/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.559     1.478    DIVIDER/CLK
    SLICE_X50Y67         FDRE                                         r  DIVIDER/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  DIVIDER/counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.769    DIVIDER/counter[19]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  DIVIDER/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.879    DIVIDER/p_1_in[19]
    SLICE_X50Y67         FDRE                                         r  DIVIDER/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.827     1.992    DIVIDER/CLK
    SLICE_X50Y67         FDRE                                         r  DIVIDER/counter_reg[19]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.134     1.612    DIVIDER/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 DIVIDER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.299ns (68.367%)  route 0.138ns (31.633%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    DIVIDER/CLK
    SLICE_X49Y64         FDRE                                         r  DIVIDER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  DIVIDER/counter_reg[0]/Q
                         net (fo=4, routed)           0.138     1.761    DIVIDER/counter[0]
    SLICE_X50Y63         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.919 r  DIVIDER/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.919    DIVIDER/p_1_in[1]
    SLICE_X50Y63         FDRE                                         r  DIVIDER/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    DIVIDER/CLK
    SLICE_X50Y63         FDRE                                         r  DIVIDER/counter_reg[1]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.134     1.649    DIVIDER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DIVIDER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    DIVIDER/CLK
    SLICE_X49Y64         FDRE                                         r  DIVIDER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  DIVIDER/counter_reg[0]/Q
                         net (fo=4, routed)           0.180     1.803    DIVIDER/counter[0]
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.848 r  DIVIDER/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    DIVIDER/p_1_in[0]
    SLICE_X49Y64         FDRE                                         r  DIVIDER/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    DIVIDER/CLK
    SLICE_X49Y64         FDRE                                         r  DIVIDER/counter_reg[0]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.091     1.572    DIVIDER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 DIVIDER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.313ns (69.348%)  route 0.138ns (30.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    DIVIDER/CLK
    SLICE_X49Y64         FDRE                                         r  DIVIDER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  DIVIDER/counter_reg[0]/Q
                         net (fo=4, routed)           0.138     1.761    DIVIDER/counter[0]
    SLICE_X50Y63         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.933 r  DIVIDER/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.933    DIVIDER/p_1_in[3]
    SLICE_X50Y63         FDRE                                         r  DIVIDER/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    DIVIDER/CLK
    SLICE_X50Y63         FDRE                                         r  DIVIDER/counter_reg[3]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.134     1.649    DIVIDER/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 DIVIDER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.325ns (70.142%)  route 0.138ns (29.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    DIVIDER/CLK
    SLICE_X49Y64         FDRE                                         r  DIVIDER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  DIVIDER/counter_reg[0]/Q
                         net (fo=4, routed)           0.138     1.761    DIVIDER/counter[0]
    SLICE_X50Y63         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.945 r  DIVIDER/counter0_carry/O[1]
                         net (fo=1, routed)           0.000     1.945    DIVIDER/p_1_in[2]
    SLICE_X50Y63         FDRE                                         r  DIVIDER/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    DIVIDER/CLK
    SLICE_X50Y63         FDRE                                         r  DIVIDER/counter_reg[2]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.134     1.649    DIVIDER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 DIVIDER/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.480    DIVIDER/CLK
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  DIVIDER/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.770    DIVIDER/counter[7]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.916 r  DIVIDER/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.916    DIVIDER/p_1_in[8]
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    DIVIDER/CLK
    SLICE_X50Y64         FDRE                                         r  DIVIDER/counter_reg[8]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.134     1.614    DIVIDER/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 DIVIDER/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.480    DIVIDER/CLK
    SLICE_X50Y65         FDRE                                         r  DIVIDER/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  DIVIDER/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.770    DIVIDER/counter[11]
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.916 r  DIVIDER/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.916    DIVIDER/p_1_in[12]
    SLICE_X50Y65         FDRE                                         r  DIVIDER/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.994    DIVIDER/CLK
    SLICE_X50Y65         FDRE                                         r  DIVIDER/counter_reg[12]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.134     1.614    DIVIDER/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y64    DIVIDER/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65    DIVIDER/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65    DIVIDER/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65    DIVIDER/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y66    DIVIDER/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y66    DIVIDER/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y66    DIVIDER/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y66    DIVIDER/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y67    DIVIDER/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y64    DIVIDER/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y64    DIVIDER/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y66    DIVIDER/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y66    DIVIDER/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y64    DIVIDER/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y64    DIVIDER/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65    DIVIDER/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y66    DIVIDER/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y66    DIVIDER/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         13493 Endpoints
Min Delay         13493 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            NUUT/memory_reg[192][11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.513ns  (logic 1.611ns (5.460%)  route 27.902ns (94.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn_IBUF[0]_inst/O
                         net (fo=429, routed)        12.099    13.586    NUUT/btn_IBUF[0]
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124    13.710 r  NUUT/memory[199][15]_i_1/O
                         net (fo=3480, routed)       15.803    29.513    NUUT/SR[0]
    SLICE_X60Y74         FDRE                                         r  NUUT/memory_reg[192][11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            NUUT/memory_reg[192][13]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.513ns  (logic 1.611ns (5.460%)  route 27.902ns (94.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn_IBUF[0]_inst/O
                         net (fo=429, routed)        12.099    13.586    NUUT/btn_IBUF[0]
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124    13.710 r  NUUT/memory[199][15]_i_1/O
                         net (fo=3480, routed)       15.803    29.513    NUUT/SR[0]
    SLICE_X60Y74         FDSE                                         r  NUUT/memory_reg[192][13]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            NUUT/memory_reg[192][4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.513ns  (logic 1.611ns (5.460%)  route 27.902ns (94.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn_IBUF[0]_inst/O
                         net (fo=429, routed)        12.099    13.586    NUUT/btn_IBUF[0]
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124    13.710 r  NUUT/memory[199][15]_i_1/O
                         net (fo=3480, routed)       15.803    29.513    NUUT/SR[0]
    SLICE_X60Y74         FDSE                                         r  NUUT/memory_reg[192][4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            NUUT/memory_reg[192][6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.513ns  (logic 1.611ns (5.460%)  route 27.902ns (94.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn_IBUF[0]_inst/O
                         net (fo=429, routed)        12.099    13.586    NUUT/btn_IBUF[0]
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124    13.710 r  NUUT/memory[199][15]_i_1/O
                         net (fo=3480, routed)       15.803    29.513    NUUT/SR[0]
    SLICE_X60Y74         FDRE                                         r  NUUT/memory_reg[192][6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            NUUT/memory_reg[192][9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.513ns  (logic 1.611ns (5.460%)  route 27.902ns (94.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn_IBUF[0]_inst/O
                         net (fo=429, routed)        12.099    13.586    NUUT/btn_IBUF[0]
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124    13.710 r  NUUT/memory[199][15]_i_1/O
                         net (fo=3480, routed)       15.803    29.513    NUUT/SR[0]
    SLICE_X60Y74         FDRE                                         r  NUUT/memory_reg[192][9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            NUUT/memory_reg[40][13]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.513ns  (logic 1.611ns (5.460%)  route 27.902ns (94.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn_IBUF[0]_inst/O
                         net (fo=429, routed)        12.099    13.586    NUUT/btn_IBUF[0]
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124    13.710 r  NUUT/memory[199][15]_i_1/O
                         net (fo=3480, routed)       15.803    29.513    NUUT/SR[0]
    SLICE_X61Y74         FDSE                                         r  NUUT/memory_reg[40][13]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            NUUT/memory_reg[40][9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.513ns  (logic 1.611ns (5.460%)  route 27.902ns (94.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn_IBUF[0]_inst/O
                         net (fo=429, routed)        12.099    13.586    NUUT/btn_IBUF[0]
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124    13.710 r  NUUT/memory[199][15]_i_1/O
                         net (fo=3480, routed)       15.803    29.513    NUUT/SR[0]
    SLICE_X61Y74         FDRE                                         r  NUUT/memory_reg[40][9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            NUUT/memory_reg[20][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.499ns  (logic 1.611ns (5.462%)  route 27.887ns (94.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn_IBUF[0]_inst/O
                         net (fo=429, routed)        12.099    13.586    NUUT/btn_IBUF[0]
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124    13.710 r  NUUT/memory[199][15]_i_1/O
                         net (fo=3480, routed)       15.788    29.499    NUUT/SR[0]
    SLICE_X55Y71         FDRE                                         r  NUUT/memory_reg[20][4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            NUUT/memory_reg[20][5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.499ns  (logic 1.611ns (5.462%)  route 27.887ns (94.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn_IBUF[0]_inst/O
                         net (fo=429, routed)        12.099    13.586    NUUT/btn_IBUF[0]
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124    13.710 r  NUUT/memory[199][15]_i_1/O
                         net (fo=3480, routed)       15.788    29.499    NUUT/SR[0]
    SLICE_X55Y71         FDRE                                         r  NUUT/memory_reg[20][5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            NUUT/memory_reg[20][6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.499ns  (logic 1.611ns (5.462%)  route 27.887ns (94.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn_IBUF[0]_inst/O
                         net (fo=429, routed)        12.099    13.586    NUUT/btn_IBUF[0]
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124    13.710 r  NUUT/memory[199][15]_i_1/O
                         net (fo=3480, routed)       15.788    29.499    NUUT/SR[0]
    SLICE_X55Y71         FDRE                                         r  NUUT/memory_reg[20][6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/D_CACHE/addr_store_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/D_CACHE/addr_store_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE                         0.000     0.000 r  UUT/D_CACHE/addr_store_reg[1][5]/C
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UUT/D_CACHE/addr_store_reg[1][5]/Q
                         net (fo=1, routed)           0.050     0.214    UUT/DP/addr_store_reg[0][15]_0[5]
    SLICE_X35Y99         LUT4 (Prop_lut4_I3_O)        0.045     0.259 r  UUT/DP/addr_store[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.259    UUT/D_CACHE/addr_store_reg[0][15]_0[5]
    SLICE_X35Y99         FDRE                                         r  UUT/D_CACHE/addr_store_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/DP/ID_RegWrite_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/DP/EX_RegWrite_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.329%)  route 0.119ns (45.671%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE                         0.000     0.000 r  UUT/DP/ID_RegWrite_reg/C
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UUT/DP/ID_RegWrite_reg/Q
                         net (fo=3, routed)           0.119     0.260    UUT/DP/RegWrite1
    SLICE_X39Y104        FDRE                                         r  UUT/DP/EX_RegWrite_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/DP/pc_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/I_CACHE/r_t_mem_address_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.776%)  route 0.121ns (46.224%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE                         0.000     0.000 r  UUT/DP/pc_reg[13]/C
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UUT/DP/pc_reg[13]/Q
                         net (fo=3, routed)           0.121     0.262    UUT/I_CACHE/r_t_mem_address_reg[15]_0[13]
    SLICE_X44Y106        FDRE                                         r  UUT/I_CACHE/r_t_mem_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/DP/ID_d_MemRead_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/DP/EX_d_MemRead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE                         0.000     0.000 r  UUT/DP/ID_d_MemRead_reg/C
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UUT/DP/ID_d_MemRead_reg/Q
                         net (fo=1, routed)           0.125     0.266    UUT/DP/ID_d_MemRead__0
    SLICE_X40Y103        FDRE                                         r  UUT/DP/EX_d_MemRead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/D_CACHE/addr_store_reg[5][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/D_CACHE/addr_store_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE                         0.000     0.000 r  UUT/D_CACHE/addr_store_reg[5][5]/C
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UUT/D_CACHE/addr_store_reg[5][5]/Q
                         net (fo=1, routed)           0.080     0.221    UUT/DP/addr_store_reg[4][15]_0[5]
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.266 r  UUT/DP/addr_store[4][5]_i_1/O
                         net (fo=1, routed)           0.000     0.266    UUT/D_CACHE/addr_store_reg[4][15]_1[5]
    SLICE_X34Y100        FDRE                                         r  UUT/D_CACHE/addr_store_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/DP/pc_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/I_CACHE/r_t_mem_address_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE                         0.000     0.000 r  UUT/DP/pc_reg[8]/C
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UUT/DP/pc_reg[8]/Q
                         net (fo=3, routed)           0.127     0.268    UUT/I_CACHE/r_t_mem_address_reg[15]_0[8]
    SLICE_X49Y106        FDRE                                         r  UUT/I_CACHE/r_t_mem_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/DP/ID_valid_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/DP/EX_valid_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE                         0.000     0.000 r  UUT/DP/ID_valid_reg[0]/C
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UUT/DP/ID_valid_reg[0]/Q
                         net (fo=2, routed)           0.127     0.268    UUT/DP/ID_valid[0]
    SLICE_X38Y105        FDRE                                         r  UUT/DP/EX_valid_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/D_CACHE/r_t_mem_address_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/D_CACHE/tag_bank_reg_0_3_10_10/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE                         0.000     0.000 r  UUT/D_CACHE/r_t_mem_address_reg[14]/C
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UUT/D_CACHE/r_t_mem_address_reg[14]/Q
                         net (fo=25, routed)          0.128     0.269    UUT/D_CACHE/tag_bank_reg_0_3_10_10/D
    SLICE_X42Y101        RAMS32                                       r  UUT/D_CACHE/tag_bank_reg_0_3_10_10/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/D_CACHE/r_t_mem_address_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/D_CACHE/tag_bank_reg_0_3_9_9/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE                         0.000     0.000 r  UUT/D_CACHE/r_t_mem_address_reg[13]/C
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UUT/D_CACHE/r_t_mem_address_reg[13]/Q
                         net (fo=25, routed)          0.131     0.272    UUT/D_CACHE/tag_bank_reg_0_3_9_9/D
    SLICE_X38Y101        RAMS32                                       r  UUT/D_CACHE/tag_bank_reg_0_3_9_9/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/D_CACHE/addr_store_reg[4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UUT/D_CACHE/addr_store_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE                         0.000     0.000 r  UUT/D_CACHE/addr_store_reg[4][0]/C
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UUT/D_CACHE/addr_store_reg[4][0]/Q
                         net (fo=1, routed)           0.086     0.227    UUT/DP/addr_store_reg[3][15]_0[0]
    SLICE_X29Y102        LUT4 (Prop_lut4_I3_O)        0.045     0.272 r  UUT/DP/addr_store[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    UUT/D_CACHE/addr_store_reg[3][15]_1[0]
    SLICE_X29Y102        FDRE                                         r  UUT/D_CACHE/addr_store_reg[3][0]/D
  -------------------------------------------------------------------    -------------------





