Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 28 15:30:01 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2064 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: ROM1/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: ROM1/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: ROM1/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: ROM1/FSM_onehot_cs_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ROM1/FSM_onehot_cs_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[10]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ROM1/cnt_reg[9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: ROM1/user_inst_addr_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: VGA1/pixel_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/blank_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: btn/BTN_sync_f_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: btn/BTN_sync_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: btn/db/u1/slow_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/ap_start_cs_reg/Q (HIGH)

 There are 1158 register/latch pins with no clock driven by root clock pin: dp1/clk_sel_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp1/fetch_0/stall_cs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp1/fetch_0/stall_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[63]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[33]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[34]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[35]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[36]/Q (HIGH)

 There are 1196 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7654 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.701        0.000                      0                  114        0.233        0.000                      0                  114        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.701        0.000                      0                  114        0.233        0.000                      0                  114        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.366ns (28.821%)  route 3.374ns (71.179%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.727     5.330    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.665    counter_reg[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  counter[0]_i_8__0/O
                         net (fo=1, routed)           0.402     7.191    counter[0]_i_8__0_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.315 r  counter[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.950    counter[0]_i_7__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I0_O)        0.150     8.100 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.299     8.398    counter[0]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.724 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.406     9.131    counter[0]_i_4_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.815    10.069    clear
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607    15.030    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.770    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.366ns (28.821%)  route 3.374ns (71.179%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.727     5.330    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.665    counter_reg[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  counter[0]_i_8__0/O
                         net (fo=1, routed)           0.402     7.191    counter[0]_i_8__0_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.315 r  counter[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.950    counter[0]_i_7__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I0_O)        0.150     8.100 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.299     8.398    counter[0]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.724 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.406     9.131    counter[0]_i_4_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.815    10.069    clear
    SLICE_X88Y64         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607    15.030    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.770    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.366ns (28.821%)  route 3.374ns (71.179%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.727     5.330    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.665    counter_reg[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  counter[0]_i_8__0/O
                         net (fo=1, routed)           0.402     7.191    counter[0]_i_8__0_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.315 r  counter[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.950    counter[0]_i_7__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I0_O)        0.150     8.100 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.299     8.398    counter[0]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.724 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.406     9.131    counter[0]_i_4_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.815    10.069    clear
    SLICE_X88Y64         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607    15.030    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.770    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.366ns (28.821%)  route 3.374ns (71.179%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.727     5.330    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.665    counter_reg[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  counter[0]_i_8__0/O
                         net (fo=1, routed)           0.402     7.191    counter[0]_i_8__0_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.315 r  counter[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.950    counter[0]_i_7__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I0_O)        0.150     8.100 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.299     8.398    counter[0]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.724 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.406     9.131    counter[0]_i_4_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.815    10.069    clear
    SLICE_X88Y64         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.607    15.030    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.300    15.330    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y64         FDRE (Setup_fdre_C_R)       -0.524    14.770    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.366ns (29.267%)  route 3.301ns (70.733%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.727     5.330    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.665    counter_reg[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  counter[0]_i_8__0/O
                         net (fo=1, routed)           0.402     7.191    counter[0]_i_8__0_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.315 r  counter[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.950    counter[0]_i_7__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I0_O)        0.150     8.100 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.299     8.398    counter[0]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.724 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.406     9.131    counter[0]_i_4_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.742     9.997    clear
    SLICE_X88Y70         FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.601    15.024    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y70         FDRE (Setup_fdre_C_R)       -0.524    14.739    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.366ns (29.267%)  route 3.301ns (70.733%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.727     5.330    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.665    counter_reg[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  counter[0]_i_8__0/O
                         net (fo=1, routed)           0.402     7.191    counter[0]_i_8__0_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.315 r  counter[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.950    counter[0]_i_7__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I0_O)        0.150     8.100 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.299     8.398    counter[0]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.724 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.406     9.131    counter[0]_i_4_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.742     9.997    clear
    SLICE_X88Y70         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.601    15.024    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y70         FDRE (Setup_fdre_C_R)       -0.524    14.739    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.366ns (29.267%)  route 3.301ns (70.733%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.727     5.330    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.665    counter_reg[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  counter[0]_i_8__0/O
                         net (fo=1, routed)           0.402     7.191    counter[0]_i_8__0_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.315 r  counter[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.950    counter[0]_i_7__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I0_O)        0.150     8.100 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.299     8.398    counter[0]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.724 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.406     9.131    counter[0]_i_4_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.742     9.997    clear
    SLICE_X88Y70         FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.601    15.024    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y70         FDRE (Setup_fdre_C_R)       -0.524    14.739    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.366ns (29.704%)  route 3.233ns (70.296%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.727     5.330    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.665    counter_reg[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  counter[0]_i_8__0/O
                         net (fo=1, routed)           0.402     7.191    counter[0]_i_8__0_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.315 r  counter[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.950    counter[0]_i_7__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I0_O)        0.150     8.100 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.299     8.398    counter[0]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.724 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.406     9.131    counter[0]_i_4_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.674     9.928    clear
    SLICE_X88Y65         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X88Y65         FDRE (Setup_fdre_C_R)       -0.524    14.744    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.366ns (29.704%)  route 3.233ns (70.296%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.727     5.330    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.665    counter_reg[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  counter[0]_i_8__0/O
                         net (fo=1, routed)           0.402     7.191    counter[0]_i_8__0_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.315 r  counter[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.950    counter[0]_i_7__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I0_O)        0.150     8.100 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.299     8.398    counter[0]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.724 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.406     9.131    counter[0]_i_4_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.674     9.928    clear
    SLICE_X88Y65         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X88Y65         FDRE (Setup_fdre_C_R)       -0.524    14.744    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.366ns (29.704%)  route 3.233ns (70.296%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.727     5.330    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.665    counter_reg[0]
    SLICE_X89Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  counter[0]_i_8__0/O
                         net (fo=1, routed)           0.402     7.191    counter[0]_i_8__0_n_0
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.315 r  counter[0]_i_7__0/O
                         net (fo=1, routed)           0.634     7.950    counter[0]_i_7__0_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I0_O)        0.150     8.100 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.299     8.398    counter[0]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.724 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.406     9.131    counter[0]_i_4_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.674     9.928    clear
    SLICE_X88Y65         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X88Y65         FDRE (Setup_fdre_C_R)       -0.524    14.744    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  4.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.556%)  route 0.131ns (38.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y70         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  counter_reg[26]/Q
                         net (fo=3, routed)           0.131     1.812    counter_reg[26]
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.045     1.857 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.857    slow_clk_i_1_n_0
    SLICE_X89Y68         FDRE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X89Y68         FDRE                                         r  slow_clk_reg/C
                         clock pessimism             -0.501     1.533    
    SLICE_X89Y68         FDRE (Hold_fdre_C_D)         0.091     1.624    slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn/db/u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/db/u1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.634     1.554    btn/db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  btn/db/u1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  btn/db/u1/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.843    btn/db/u1/counter_reg[10]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.953 r  btn/db/u1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.953    btn/db/u1/counter_reg[8]_i_1_n_5
    SLICE_X38Y45         FDRE                                         r  btn/db/u1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.910     2.075    btn/db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  btn/db/u1/counter_reg[10]/C
                         clock pessimism             -0.521     1.554    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.134     1.688    btn/db/u1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.812    counter_reg[2]
    SLICE_X88Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.922    counter_reg[0]_i_2__0_n_5
    SLICE_X88Y64         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.874     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y64         FDRE (Hold_fdre_C_D)         0.134     1.656    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.812    counter_reg[6]
    SLICE_X88Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    counter_reg[4]_i_1__0_n_5
    SLICE_X88Y65         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y65         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X88Y65         FDRE (Hold_fdre_C_D)         0.134     1.656    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 btn/db/u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/db/u1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.635     1.555    btn/db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  btn/db/u1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  btn/db/u1/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.845    btn/db/u1/counter_reg[18]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.955 r  btn/db/u1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.955    btn/db/u1/counter_reg[16]_i_1_n_5
    SLICE_X38Y47         FDRE                                         r  btn/db/u1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.911     2.076    btn/db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  btn/db/u1/counter_reg[18]/C
                         clock pessimism             -0.521     1.555    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.134     1.689    btn/db/u1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.126     1.811    counter_reg[10]
    SLICE_X88Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.921    counter_reg[8]_i_1__0_n_5
    SLICE_X88Y66         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y66         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y66         FDRE (Hold_fdre_C_D)         0.134     1.655    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn/db/u1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/db/u1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.635     1.555    btn/db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  btn/db/u1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  btn/db/u1/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.845    btn/db/u1/counter_reg[22]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.955 r  btn/db/u1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.955    btn/db/u1/counter_reg[20]_i_1_n_5
    SLICE_X38Y48         FDRE                                         r  btn/db/u1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.911     2.076    btn/db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  btn/db/u1/counter_reg[22]/C
                         clock pessimism             -0.521     1.555    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.134     1.689    btn/db/u1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  counter_reg[22]/Q
                         net (fo=3, routed)           0.127     1.809    counter_reg[22]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.919    counter_reg[20]_i_1__0_n_5
    SLICE_X88Y69         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y69         FDRE                                         r  counter_reg[22]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.134     1.652    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/db/u1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.634     1.554    btn/db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  btn/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  btn/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.845    btn/db/u1/counter_reg[2]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.955 r  btn/db/u1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.955    btn/db/u1/counter_reg[0]_i_2_n_5
    SLICE_X38Y43         FDRE                                         r  btn/db/u1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.910     2.075    btn/db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  btn/db/u1/counter_reg[2]/C
                         clock pessimism             -0.521     1.554    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134     1.688    btn/db/u1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn/db/u1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/db/u1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.635     1.555    btn/db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  btn/db/u1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  btn/db/u1/counter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.846    btn/db/u1/counter_reg[26]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.956 r  btn/db/u1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.956    btn/db/u1/counter_reg[24]_i_1_n_5
    SLICE_X38Y49         FDRE                                         r  btn/db/u1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.911     2.076    btn/db/u1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  btn/db/u1/counter_reg[26]/C
                         clock pessimism             -0.521     1.555    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.134     1.689    btn/db/u1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y157   VGA1/pclk_div_cnt_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y157   VGA1/pixel_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y55    btn/BTN_f_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y134   btn/BTN_sync_f_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y91    btn/BTN_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43    btn/db/u1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45    btn/db/u1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45    btn/db/u1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46    btn/db/u1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47    btn/db/u1/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47    btn/db/u1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47    btn/db/u1/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47    btn/db/u1/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48    btn/db/u1/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48    btn/db/u1/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y157   VGA1/pclk_div_cnt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y157   VGA1/pixel_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y55    btn/BTN_f_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y55    btn/BTN_f_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y134   btn/BTN_sync_f_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y134   btn/BTN_sync_f_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    btn/BTN_sync_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    btn/BTN_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43    btn/db/u1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43    btn/db/u1/counter_reg[0]/C



