Netlist file: wide_inv.net   Architecture file: vpr_4_6_8_8_80_x25_y25.xml
Array size: 25 x 25 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
out:top^d_out~10	15	26	3	#0
out:top^d_out~7	17	26	3	#1
out:top^d_out~6	15	26	6	#2
out:top^d_out~23	7	0	2	#3
out:top^d_out~3	10	26	1	#4
out:top^d_out~19	0	7	3	#5
out:top^d_out~9	16	26	4	#6
out:top^d_out~26	1	26	1	#7
out:top^d_out~13	0	24	1	#8
out:top^d_out~5	8	26	0	#9
out:top^d_out~27	8	0	7	#10
out:top^d_out~30	22	0	0	#11
out:top^d_out~12	0	24	6	#12
out:top^d_out~24	7	0	3	#13
out:top^d_out~0	9	26	7	#14
out:top^d_out~18	0	9	1	#15
out:top^d_out~16	2	26	1	#16
out:top^d_out~4	8	26	5	#17
out:top^d_out~28	9	0	1	#18
out:top^d_out~17	0	7	4	#19
out:top^d_out~22	8	0	3	#20
out:top^d_out~21	0	7	1	#21
out:top^d_out~14	1	26	7	#22
out:top^d_out~25	9	0	4	#23
out:top^d_out~2	9	26	6	#24
out:top^d_out~29	23	0	4	#25
out:top^d_out~15	2	26	3	#26
out:top^d_out~8	15	26	2	#27
out:top^d_out~20	0	9	0	#28
out:top^d_out~1	10	26	4	#29
out:top^d_out~11	16	26	6	#30
out:top^d_out~31	0	9	4	#31
top^d_out~2	9	25	0	#32
top^d_out~6	16	25	0	#33
top^d_out~26	1	25	0	#34
top^d_out~31	1	8	0	#35
top^d_out~27	8	1	0	#36
top^d_out~29	22	1	0	#37
top^d_in~30	22	0	5	#38
top^d_in~29	22	0	4	#39
top^d_in~14	0	25	5	#40
top^d_in~28	8	0	1	#41
top^d_in~27	8	0	5	#42
top^d_in~13	0	25	6	#43
top^d_in~6	16	26	0	#44
top^d_in~26	1	26	2	#45
top^d_in~25	8	0	2	#46
top^d_in~12	1	26	3	#47
top^d_in~24	8	0	4	#48
top^d_in~23	8	0	0	#49
top^d_in~11	16	26	5	#50
top^d_in~5	9	26	4	#51
top^d_in~2	9	26	5	#52
top^d_in~22	8	0	6	#53
top^d_in~21	0	8	4	#54
top^d_in~10	16	26	2	#55
top^d_in~20	0	8	7	#56
top^d_in~19	0	8	6	#57
top^d_in~9	16	26	7	#58
top^d_in~4	9	26	3	#59
top^d_in~18	0	8	2	#60
top^d_in~17	0	8	3	#61
top^d_in~8	16	26	3	#62
top^d_in~16	0	25	2	#63
top^d_in~31	0	8	0	#64
top^d_in~15	0	25	3	#65
top^d_in~7	16	26	1	#66
top^d_in~3	9	26	1	#67
top^d_in~1	9	26	2	#68
top^d_in~0	9	26	0	#69
