

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Fri Aug  9 10:11:08 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp2_ap_d2r5_ap_d2r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.242|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  162|  162|  162|  162|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  160|  160|         3|          2|          1|    80|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.73>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop ]" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %select_ln29_21, %Row_Loop ]" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 8 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop ]"   --->   Operation 9 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %indvar_flatten, -48" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %indvar_flatten, 1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 11 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%f = add i5 1, %f_0" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 13 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln13 = icmp eq i3 %r_0, -3" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.98ns)   --->   "%select_ln29_20 = select i1 %icmp_ln13, i3 0, i3 %r_0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 15 'select' 'select_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.21ns)   --->   "%select_ln29_21 = select i1 %icmp_ln13, i5 %f, i5 %f_0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 16 'select' 'select_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %select_ln29_21 to i10" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i5 %select_ln29_21 to i11" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 18 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln29_20, i1 false)" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln29_20, i5 0)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %select_ln29_20, i7 0)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 21 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i10 %tmp_5 to i11" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 22 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i8 %tmp to i11" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 23 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%sub_ln1494 = sub i11 %zext_ln1494, %zext_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 24 'sub' 'sub_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i11 %sub_ln1494 to i5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 25 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%or_ln1494 = or i5 %trunc_ln1494, %select_ln29_21" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 26 'or' 'or_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %sub_ln1494, i32 5, i32 10)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 27 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_3, i5 %or_ln1494)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 28 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i11 %tmp_6 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 29 'sext' 'sext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [528 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 30 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494)   --->   "%or_ln1494_1 = or i11 %sub_ln1494, 16" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 31 'or' 'or_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln1494 = add i11 %zext_ln14_1, %or_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 32 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_1)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %select_ln29_20, i6 0)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i1.i5(i3 %select_ln29_20, i1 false, i5 %select_ln29_21)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 34 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i9 %tmp_7 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 35 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 36 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_1)   --->   "%or_ln1494_2 = or i9 %tmp_s, 16" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 37 'or' 'or_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_1)   --->   "%tmp_12_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 false, i9 %or_ln1494_2)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 38 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln1494_1 = add i10 %zext_ln14, %tmp_12_cast" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 39 'add' 'add_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i10 %add_ln1494_1 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 40 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_2 = getelementptr [352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 41 'getelementptr' 'conv_out_1_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr = getelementptr [352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 42 'getelementptr' 'conv_out_2_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr = getelementptr [352 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 43 'getelementptr' 'conv_out_3_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_2 = getelementptr [352 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 44 'getelementptr' 'conv_out_3_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr = getelementptr [352 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 45 'getelementptr' 'conv_out_4_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 46 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 47 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln26 = or i4 %shl_ln, 1" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 48 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %or_ln26, i6 0)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 49 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i10 %tmp_8 to i11" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 50 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln26, i4 0)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 51 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i8 %tmp_9 to i11" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 52 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%sub_ln1494_1 = sub i11 %zext_ln1494_4, %zext_ln1494_6" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 53 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.63ns)   --->   "%add_ln1494_2 = add i11 %zext_ln14_1, %sub_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 54 'add' 'add_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i11 %add_ln1494_2 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 55 'sext' 'sext_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_1 = getelementptr [528 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 56 'getelementptr' 'conv_out_0_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_3 = add i11 16, %sub_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 57 'add' 'add_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_4 = add i11 %zext_ln14_1, %add_ln1494_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 58 'add' 'add_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_5)   --->   "%tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %or_ln26, i5 0)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 59 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %or_ln26, i5 %select_ln29_21)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 60 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i9 %tmp_11 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 61 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_5)   --->   "%or_ln1494_3 = or i9 %tmp_10, 16" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 62 'or' 'or_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_5)   --->   "%tmp_17_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 false, i9 %or_ln1494_3)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 63 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln1494_5 = add i10 %zext_ln14, %tmp_17_cast" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 64 'add' 'add_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_1 = getelementptr [352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 65 'getelementptr' 'conv_out_2_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr_1 = getelementptr [352 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 66 'getelementptr' 'conv_out_4_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 67 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 68 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 69 'load' 'conv_out_3_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 70 'load' 'conv_out_2_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%conv_out_4_V_load = load i14* %conv_out_4_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 71 'load' 'conv_out_4_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%conv_out_4_V_load_1 = load i14* %conv_out_4_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 72 'load' 'conv_out_4_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_2 = load i14* %conv_out_1_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 73 'load' 'conv_out_1_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_2 = load i14* %conv_out_3_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 74 'load' 'conv_out_3_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>

State 3 <SV = 2> <Delay = 11.9>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i11 %add_ln1494 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 75 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_2 = getelementptr [528 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 76 'getelementptr' 'conv_out_0_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_2 = getelementptr [352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 77 'getelementptr' 'conv_out_2_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr_2 = getelementptr [352 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 78 'getelementptr' 'conv_out_4_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 79 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i14 %conv_out_0_V_load to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 80 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_0_V_load, 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 81 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494_1, i13 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 82 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i13 %select_ln29 to i14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 83 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 84 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 85 [1/1] (2.20ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %conv_out_1_V_load, %zext_ln29" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 85 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_1_V_load, i14 %zext_ln29" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 86 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i11 %add_ln1494_4 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 87 'sext' 'sext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_3 = getelementptr [528 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 88 'getelementptr' 'conv_out_0_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_1 = getelementptr [352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 89 'getelementptr' 'conv_out_1_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i10 %add_ln1494_5 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 90 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_3 = getelementptr [352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_7" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 91 'getelementptr' 'conv_out_1_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_3 = getelementptr [352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_7" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 92 'getelementptr' 'conv_out_2_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_1 = getelementptr [352 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 93 'getelementptr' 'conv_out_3_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_3 = getelementptr [352 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_7" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 94 'getelementptr' 'conv_out_3_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr_3 = getelementptr [352 x i14]* %conv_out_4_V, i64 0, i64 %zext_ln1494_7" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 95 'getelementptr' 'conv_out_4_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 96 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 97 [1/1] (2.20ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %conv_out_0_V_load_1, %select_ln29_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 97 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_0_V_load_1, i14 %select_ln29_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 98 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 99 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 100 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i14 %conv_out_2_V_load to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 101 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.20ns)   --->   "%icmp_ln1494_4 = icmp sgt i14 %conv_out_2_V_load, 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 102 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln29_4 = select i1 %icmp_ln1494_4, i13 %trunc_ln1494_2, i13 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 103 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i13 %select_ln29_4 to i14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 104 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 105 [1/2] (3.25ns)   --->   "%conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 105 'load' 'conv_out_3_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 106 [1/1] (2.20ns)   --->   "%icmp_ln1494_5 = icmp sgt i14 %conv_out_3_V_load, %zext_ln29_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 106 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.70ns)   --->   "%select_ln29_5 = select i1 %icmp_ln1494_5, i14 %conv_out_3_V_load, i14 %zext_ln29_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 107 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 108 'load' 'conv_out_2_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 109 [1/1] (2.20ns)   --->   "%icmp_ln1494_6 = icmp sgt i14 %conv_out_2_V_load_1, %select_ln29_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 109 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.70ns)   --->   "%select_ln29_6 = select i1 %icmp_ln1494_6, i14 %conv_out_2_V_load_1, i14 %select_ln29_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 110 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 111 'load' 'conv_out_3_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 112 [1/2] (3.25ns)   --->   "%conv_out_4_V_load = load i14* %conv_out_4_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 112 'load' 'conv_out_4_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1494_3 = trunc i14 %conv_out_4_V_load to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 113 'trunc' 'trunc_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (2.20ns)   --->   "%icmp_ln1494_8 = icmp sgt i14 %conv_out_4_V_load, 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 114 'icmp' 'icmp_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.69ns)   --->   "%select_ln29_8 = select i1 %icmp_ln1494_8, i13 %trunc_ln1494_3, i13 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 115 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_2 = load i14* %conv_out_0_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 116 'load' 'conv_out_0_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 117 [1/2] (3.25ns)   --->   "%conv_out_4_V_load_1 = load i14* %conv_out_4_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 117 'load' 'conv_out_4_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 118 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_3 = load i14* %conv_out_0_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 118 'load' 'conv_out_0_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 119 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_2 = load i14* %conv_out_1_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 119 'load' 'conv_out_1_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln1494_4 = trunc i14 %conv_out_1_V_load_2 to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 120 'trunc' 'trunc_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (2.20ns)   --->   "%icmp_ln1494_12 = icmp sgt i14 %conv_out_1_V_load_2, 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 121 'icmp' 'icmp_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.69ns)   --->   "%select_ln29_12 = select i1 %icmp_ln1494_12, i13 %trunc_ln1494_4, i13 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 122 'select' 'select_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_2 = load i14* %conv_out_2_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 123 'load' 'conv_out_2_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 124 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_3 = load i14* %conv_out_1_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 124 'load' 'conv_out_1_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_3 = load i14* %conv_out_2_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 125 'load' 'conv_out_2_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_2 = load i14* %conv_out_3_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 126 'load' 'conv_out_3_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln1494_5 = trunc i14 %conv_out_3_V_load_2 to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 127 'trunc' 'trunc_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (2.20ns)   --->   "%icmp_ln1494_16 = icmp sgt i14 %conv_out_3_V_load_2, 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 128 'icmp' 'icmp_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.69ns)   --->   "%select_ln29_16 = select i1 %icmp_ln1494_16, i13 %trunc_ln1494_5, i13 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 129 'select' 'select_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%conv_out_4_V_load_2 = load i14* %conv_out_4_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 130 'load' 'conv_out_4_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 131 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_3 = load i14* %conv_out_3_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 131 'load' 'conv_out_3_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 132 [2/2] (3.25ns)   --->   "%conv_out_4_V_load_3 = load i14* %conv_out_4_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 132 'load' 'conv_out_4_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_3 : Operation 133 [1/1] (1.65ns)   --->   "%r = add i3 1, %select_ln29_20" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 133 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.2>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 135 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i5 %select_ln29_21 to i8" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 136 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln203)   --->   "%zext_ln14_3 = zext i5 %select_ln29_21 to i9" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 137 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 138 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 139 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [cnn_ap_lp/max_pool_2.cpp:15]   --->   Operation 140 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln29_20, i5 %select_ln29_21)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 141 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_2 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 142 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%max_pool_out_0_V_ad = getelementptr [160 x i14]* %max_pool_out_0_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 143 'getelementptr' 'max_pool_out_0_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln203)   --->   "%or_ln203 = or i8 %tmp, 16" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 144 'or' 'or_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln203)   --->   "%tmp_3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln203)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 145 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln203 = add i9 %zext_ln14_3, %tmp_3_cast" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 146 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i9 %add_ln203 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 147 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%max_pool_out_0_V_ad_1 = getelementptr [160 x i14]* %max_pool_out_0_V, i64 0, i64 %zext_ln203_1" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 148 'getelementptr' 'max_pool_out_0_V_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%max_pool_out_1_V_ad = getelementptr [160 x i14]* %max_pool_out_1_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 149 'getelementptr' 'max_pool_out_1_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%max_pool_out_1_V_ad_1 = getelementptr [160 x i14]* %max_pool_out_1_V, i64 0, i64 %zext_ln203_1" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 150 'getelementptr' 'max_pool_out_1_V_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %select_ln29_20, i4 0)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 151 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i7 %tmp_4 to i8" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 152 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (1.87ns)   --->   "%add_ln203_1 = add i8 %zext_ln14_2, %zext_ln203_2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 153 'add' 'add_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i8 %add_ln203_1 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 154 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%max_pool_out_2_0_V_1 = getelementptr [80 x i14]* %max_pool_out_2_0_V, i64 0, i64 %zext_ln203_3" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 155 'getelementptr' 'max_pool_out_2_0_V_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 156 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 156 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 157 [1/1] (2.20ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %conv_out_1_V_load_1, %select_ln29_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 157 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.70ns)   --->   "%select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_1_V_load_1, i14 %select_ln29_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 158 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_0_V_ad, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 159 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 160 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 160 'load' 'conv_out_3_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 161 [1/1] (2.20ns)   --->   "%icmp_ln1494_7 = icmp sgt i14 %conv_out_3_V_load_1, %select_ln29_6" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 161 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.70ns)   --->   "%select_ln29_7 = select i1 %icmp_ln1494_7, i14 %conv_out_3_V_load_1, i14 %select_ln29_6" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 162 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (3.25ns)   --->   "store i14 %select_ln29_7, i14* %max_pool_out_1_V_ad, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 163 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i13 %select_ln29_8 to i14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 164 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 165 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_2 = load i14* %conv_out_0_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 165 'load' 'conv_out_0_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 166 [1/1] (2.20ns)   --->   "%icmp_ln1494_9 = icmp sgt i14 %conv_out_0_V_load_2, %zext_ln29_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 166 'icmp' 'icmp_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.70ns)   --->   "%select_ln29_9 = select i1 %icmp_ln1494_9, i14 %conv_out_0_V_load_2, i14 %zext_ln29_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 167 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (2.20ns)   --->   "%icmp_ln1494_10 = icmp sgt i14 %conv_out_4_V_load_1, %select_ln29_9" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 168 'icmp' 'icmp_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.70ns)   --->   "%select_ln29_10 = select i1 %icmp_ln1494_10, i14 %conv_out_4_V_load_1, i14 %select_ln29_9" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 169 'select' 'select_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 170 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_3 = load i14* %conv_out_0_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 170 'load' 'conv_out_0_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 171 [1/1] (2.20ns)   --->   "%icmp_ln1494_11 = icmp sgt i14 %conv_out_0_V_load_3, %select_ln29_10" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 171 'icmp' 'icmp_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.70ns)   --->   "%select_ln29_11 = select i1 %icmp_ln1494_11, i14 %conv_out_0_V_load_3, i14 %select_ln29_10" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 172 'select' 'select_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (3.25ns)   --->   "store i14 %select_ln29_11, i14* %max_pool_out_2_0_V_1, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 173 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i13 %select_ln29_12 to i14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 174 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 175 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_2 = load i14* %conv_out_2_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 175 'load' 'conv_out_2_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 176 [1/1] (2.20ns)   --->   "%icmp_ln1494_13 = icmp sgt i14 %conv_out_2_V_load_2, %zext_ln29_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 176 'icmp' 'icmp_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.70ns)   --->   "%select_ln29_13 = select i1 %icmp_ln1494_13, i14 %conv_out_2_V_load_2, i14 %zext_ln29_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 177 'select' 'select_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 178 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_3 = load i14* %conv_out_1_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 178 'load' 'conv_out_1_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 179 [1/1] (2.20ns)   --->   "%icmp_ln1494_14 = icmp sgt i14 %conv_out_1_V_load_3, %select_ln29_13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 179 'icmp' 'icmp_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.70ns)   --->   "%select_ln29_14 = select i1 %icmp_ln1494_14, i14 %conv_out_1_V_load_3, i14 %select_ln29_13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 180 'select' 'select_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 181 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_3 = load i14* %conv_out_2_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 181 'load' 'conv_out_2_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 182 [1/1] (2.20ns)   --->   "%icmp_ln1494_15 = icmp sgt i14 %conv_out_2_V_load_3, %select_ln29_14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 182 'icmp' 'icmp_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.70ns)   --->   "%select_ln29_15 = select i1 %icmp_ln1494_15, i14 %conv_out_2_V_load_3, i14 %select_ln29_14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 183 'select' 'select_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (3.25ns)   --->   "store i14 %select_ln29_15, i14* %max_pool_out_0_V_ad_1, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 184 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %select_ln29_16 to i14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 185 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 186 [1/2] (3.25ns)   --->   "%conv_out_4_V_load_2 = load i14* %conv_out_4_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 186 'load' 'conv_out_4_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 187 [1/1] (2.20ns)   --->   "%icmp_ln1494_17 = icmp sgt i14 %conv_out_4_V_load_2, %zext_ln29_4" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 187 'icmp' 'icmp_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.70ns)   --->   "%select_ln29_17 = select i1 %icmp_ln1494_17, i14 %conv_out_4_V_load_2, i14 %zext_ln29_4" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 188 'select' 'select_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 189 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_3 = load i14* %conv_out_3_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 189 'load' 'conv_out_3_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 190 [1/1] (2.20ns)   --->   "%icmp_ln1494_18 = icmp sgt i14 %conv_out_3_V_load_3, %select_ln29_17" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 190 'icmp' 'icmp_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.70ns)   --->   "%select_ln29_18 = select i1 %icmp_ln1494_18, i14 %conv_out_3_V_load_3, i14 %select_ln29_17" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 191 'select' 'select_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/2] (3.25ns)   --->   "%conv_out_4_V_load_3 = load i14* %conv_out_4_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 192 'load' 'conv_out_4_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 193 [1/1] (2.20ns)   --->   "%icmp_ln1494_19 = icmp sgt i14 %conv_out_4_V_load_3, %select_ln29_18" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 193 'icmp' 'icmp_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.70ns)   --->   "%select_ln29_19 = select i1 %icmp_ln1494_19, i14 %conv_out_4_V_load_3, i14 %select_ln29_18" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 194 'select' 'select_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (3.25ns)   --->   "store i14 %select_ln29_19, i14* %max_pool_out_1_V_ad_1, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 195 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 160> <RAM>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1)" [cnn_ap_lp/max_pool_2.cpp:38]   --->   Operation 196 'specregionend' 'empty_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 197 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_2.cpp:40]   --->   Operation 198 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn_ap_lp/max_pool_2.cpp:10) with incoming values : ('add_ln10', cnn_ap_lp/max_pool_2.cpp:10) [11]  (1.77 ns)

 <State 2>: 8.73ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', cnn_ap_lp/max_pool_2.cpp:13) [13]  (0 ns)
	'icmp' operation ('icmp_ln13', cnn_ap_lp/max_pool_2.cpp:13) [21]  (1.13 ns)
	'select' operation ('select_ln29_20', cnn_ap_lp/max_pool_2.cpp:29) [22]  (0.98 ns)
	'or' operation ('or_ln26', cnn_ap_lp/max_pool_2.cpp:26) [85]  (0 ns)
	'sub' operation ('sub_ln1494_1', cnn_ap_lp/max_pool_2.cpp:29) [90]  (1.73 ns)
	'add' operation ('add_ln1494_2', cnn_ap_lp/max_pool_2.cpp:29) [91]  (1.64 ns)
	'getelementptr' operation ('conv_out_0_V_addr_1', cnn_ap_lp/max_pool_2.cpp:29) [93]  (0 ns)
	'load' operation ('conv_out_0_V_load_1', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_0_V' [113]  (3.25 ns)

 <State 3>: 12ns
The critical path consists of the following:
	'load' operation ('conv_out_0_V_load', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_0_V' [77]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', cnn_ap_lp/max_pool_2.cpp:29) [79]  (2.21 ns)
	'select' operation ('select_ln29', cnn_ap_lp/max_pool_2.cpp:29) [80]  (0.7 ns)
	'icmp' operation ('icmp_ln1494_1', cnn_ap_lp/max_pool_2.cpp:29) [83]  (2.21 ns)
	'select' operation ('select_ln29_1', cnn_ap_lp/max_pool_2.cpp:29) [84]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_2', cnn_ap_lp/max_pool_2.cpp:29) [114]  (2.21 ns)
	'select' operation ('select_ln29_2', cnn_ap_lp/max_pool_2.cpp:29) [115]  (0.702 ns)

 <State 4>: 15.2ns
The critical path consists of the following:
	'load' operation ('conv_out_0_V_load_2', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_0_V' [140]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_9', cnn_ap_lp/max_pool_2.cpp:29) [141]  (2.21 ns)
	'select' operation ('select_ln29_9', cnn_ap_lp/max_pool_2.cpp:29) [142]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_10', cnn_ap_lp/max_pool_2.cpp:29) [144]  (2.21 ns)
	'select' operation ('select_ln29_10', cnn_ap_lp/max_pool_2.cpp:29) [145]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_11', cnn_ap_lp/max_pool_2.cpp:29) [147]  (2.21 ns)
	'select' operation ('select_ln29_11', cnn_ap_lp/max_pool_2.cpp:29) [148]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_11', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_2_0_V' [149]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
