git clone --depth 1 --no-tags https://github.com/rohithgopakumar/seq_moore_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723055489
git clone --depth 1 --no-tags https://github.com/aaronghosh/pes_bupc_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723102662
git clone --depth 1 --no-tags https://github.com/khaiminhma/GFMPW-1_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723243563
git clone --depth 1 --no-tags https://github.com/kbashus/Bashus_ECE128_Lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723824491
git clone --depth 1 --no-tags https://github.com/its224/ece128-lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721785825
git clone --depth 1 --no-tags https://github.com/LucasDamo22/xtea-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723045745
git clone --depth 1 --no-tags https://github.com/Brethan/sysc4310.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720205743
git clone --depth 1 --no-tags https://github.com/NeftaliHer/SIMON_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723390286
git clone --depth 1 --no-tags https://github.com/JungSungYeob/2022-2_KW_Computer_Engineering2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719021240
git clone --depth 1 --no-tags https://github.com/pouree/SOC_LAB_4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720727614
git clone --depth 1 --no-tags https://github.com/pouree/SOC_LAB_4-1-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719626273
git clone --depth 1 --no-tags https://github.com/VardhanSuroshi/Vedic-Multiplier-Efabless-Tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723087048
git clone --depth 1 --no-tags https://github.com/JPHAJP/FPGA-Atari-Breakout-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719767037
git clone --depth 1 --no-tags https://github.com/PeePeePooPoo-Software-Industries-LTC/VoiceGame_VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719528830
git clone --depth 1 --no-tags https://github.com/Noah-DuVal/ECE-437---Sensors-and-Instruments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721392390
git clone --depth 1 --no-tags https://github.com/kieroid/ECE-2372-Capstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723855071
git clone --depth 1 --no-tags https://github.com/Sadra0058/System-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717437292
git clone --depth 1 --no-tags https://github.com/Rb-Ach/Tinker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721707313
git clone --depth 1 --no-tags https://github.com/sankeerthan2000/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721973631
git clone --depth 1 --no-tags https://github.com/amrle/fetro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719687894
git clone --depth 1 --no-tags https://github.com/Sadra-Sh/241_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717061303
git clone --depth 1 --no-tags https://github.com/Arpitgrg/100_days_verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720448668
git clone --depth 1 --no-tags https://github.com/MoonGrt/elitestek_videoscaler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719139497
git clone --depth 1 --no-tags https://github.com/elsie43/RISCV-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715898639
git clone --depth 1 --no-tags https://github.com/haniakashif/Bubble-Sort-on-Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716108605
git clone --depth 1 --no-tags https://github.com/giuliocellesi/ThermostatHouseSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717203493
git clone --depth 1 --no-tags https://github.com/Alanqq9930/soc_lab4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717029602
git clone --depth 1 --no-tags https://github.com/rogeermv/UABC_PRUEBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716385035
git clone --depth 1 --no-tags https://github.com/Sebassc8/GC_Version2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717689099
git clone --depth 1 --no-tags https://github.com/mysun1995/rs485_fork7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717666825
git clone --depth 1 --no-tags https://github.com/marianne-jecruz/MatrixMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715912399
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718752228
git clone --depth 1 --no-tags https://github.com/reidja/icestick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719183281
git clone --depth 1 --no-tags https://github.com/Ponponri/SOC_Design_lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719547371
git clone --depth 1 --no-tags https://github.com/eslami200117/DLD-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719427009
git clone --depth 1 --no-tags https://github.com/Rasouli13/ElevatorSimulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721264707
git clone --depth 1 --no-tags https://github.com/Shahabaz-gaucho/Comparator_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720450866
git clone --depth 1 --no-tags https://github.com/louzhuzz/seg_key.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719845044
git clone --depth 1 --no-tags https://github.com/kbashus/Bashus_ECE128_Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720799281
git clone --depth 1 --no-tags https://github.com/YMCK0528/Local-Binary-pattern-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721684241
git clone --depth 1 --no-tags https://github.com/rogeermv/NOMBRE_DISPLAY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715942335
git clone --depth 1 --no-tags https://github.com/TylerABarnes/PS-2-DSP-Interfaced-To-Python-Terasic-DE1-Altera-Development-Board-With-RS-232-To-USB-Output.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716892625
git clone --depth 1 --no-tags https://github.com/hishamelreedy/aes-128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722743727
git clone --depth 1 --no-tags https://github.com/Vivekanandan97/ASYNCHRONOUS_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722243501
git clone --depth 1 --no-tags https://github.com/Tech-mohankrishna/BCD_TO_BINARY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722922220
git clone --depth 1 --no-tags https://github.com/Pranav1723/pes_rca_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723103664
git clone --depth 1 --no-tags https://github.com/dheerajcl/Implementation-of-Booths-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723385999
git clone --depth 1 --no-tags https://github.com/kietuan/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723324597
git clone --depth 1 --no-tags https://github.com/vicharak-in/apb_bus_communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716035620
git clone --depth 1 --no-tags https://github.com/YOUXUANCHEN/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719031777
git clone --depth 1 --no-tags https://github.com/Pinigelbard/UART-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723715543
git clone --depth 1 --no-tags https://github.com/JSM1997/Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721822161
git clone --depth 1 --no-tags https://github.com/PranayB003/RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718278340
git clone --depth 1 --no-tags https://github.com/LBJuanLB/RiscV_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722636480
git clone --depth 1 --no-tags https://github.com/Kodai-Uozumi/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717816836
git clone --depth 1 --no-tags https://github.com/accelr-net/axis_fifo_unit_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722414655
git clone --depth 1 --no-tags https://github.com/tux550/ArchP1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717910811
git clone --depth 1 --no-tags https://github.com/JZ2003/CS152A-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721864026
git clone --depth 1 --no-tags https://github.com/TomGoh/ESE5700-Fall23-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723145553
git clone --depth 1 --no-tags https://github.com/pqcfox/velox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717250718
git clone --depth 1 --no-tags https://github.com/xuanhienn/SquareRoot-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717172028
git clone --depth 1 --no-tags https://github.com/hjk-hub/Multimedia-video-processing-magic-box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719384502
git clone --depth 1 --no-tags https://github.com/beilingly/RTL_FOD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722832286
git clone --depth 1 --no-tags https://github.com/Jasperora/CA_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722808889
git clone --depth 1 --no-tags https://github.com/caiotravain/PING-PONG_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719763315
git clone --depth 1 --no-tags https://github.com/oruccakir/RISC-V-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715931516
git clone --depth 1 --no-tags https://github.com/TeeWrath/Arithematic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723818919
git clone --depth 1 --no-tags https://github.com/GiovanniThysMichel/ECE393FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716797337
git clone --depth 1 --no-tags https://github.com/rogemv/tt_um_youtube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717307094
git clone --depth 1 --no-tags https://github.com/StephenLubitz/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717841329
git clone --depth 1 --no-tags https://github.com/dsatizabal/cpuy-fetcher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718566823
git clone --depth 1 --no-tags https://github.com/Marconia40/tp2UARTTT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716295417
git clone --depth 1 --no-tags https://github.com/tim21525/SOC-lab4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716508108
git clone --depth 1 --no-tags https://github.com/camilacareggio/uart-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719343870
git clone --depth 1 --no-tags https://github.com/rebek-007/logicgates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716017961
git clone --depth 1 --no-tags https://github.com/AMT314/RISCProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719403131
git clone --depth 1 --no-tags https://github.com/ChengWeiYo/SoC_Lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719621115
git clone --depth 1 --no-tags https://github.com/Wi11iamC/lab04_wc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720287624
git clone --depth 1 --no-tags https://github.com/androny1012/cocotb-matmulPE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720942025
git clone --depth 1 --no-tags https://github.com/JJ2820/16-bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720899311
git clone --depth 1 --no-tags https://github.com/Si7845140/Traffic-light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719595692
git clone --depth 1 --no-tags https://github.com/lzh-tec/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721270108
git clone --depth 1 --no-tags https://github.com/Inyanjali/CA_Project_Group_13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721759246
git clone --depth 1 --no-tags https://github.com/6Kotnk/efabless_async.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722317947
git clone --depth 1 --no-tags https://github.com/vaishbv/tff_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722663057
git clone --depth 1 --no-tags https://github.com/Akarsh-Hegde/pes_fullsub_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722844977
git clone --depth 1 --no-tags https://github.com/kamildamudi21/pes_ic_tp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722858767
git clone --depth 1 --no-tags https://github.com/Johnathan219/Lab2_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723026880
git clone --depth 1 --no-tags https://github.com/Pinigelbard/sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723459065
git clone --depth 1 --no-tags https://github.com/ughdeiek/pes_nirupama_pm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723580136
git clone --depth 1 --no-tags https://github.com/benedict04/decoder_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723251586
git clone --depth 1 --no-tags https://github.com/sohanshanbhag1502/ShiftRegister.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719078017
git clone --depth 1 --no-tags https://github.com/gregdavill/frosty-ferret-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717637711
git clone --depth 1 --no-tags https://github.com/Vufoo/All-Digital-PLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722182252
git clone --depth 1 --no-tags https://github.com/Vasco-Luz/design_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719203278
