<stg><name>polyvecl_pointwise_a</name>


<trans_list>

<trans id="2427" from="1" to="2">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="2" to="3">
<condition id="289">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="2" to="8">
<condition id="298">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="3" to="4">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="4" to="5">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2432" from="5" to="6">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2433" from="6" to="7">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="7" to="2">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="8" to="17">
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="8" to="9">
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2438" from="9" to="10">
<condition id="302">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2445" from="9" to="15">
<condition id="311">
<or_exp><and_exp><literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2440" from="10" to="11">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2441" from="11" to="12">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2442" from="12" to="13">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2443" from="13" to="14">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2444" from="14" to="9">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2446" from="15" to="16">
<condition id="312">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2449" from="15" to="8">
<condition id="317">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2448" from="16" to="15">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2451" from="17" to="18">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2452" from="18" to="19">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2453" from="19" to="20">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2454" from="20" to="21">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2455" from="21" to="22">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2456" from="22" to="23">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2457" from="23" to="24">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2458" from="24" to="25">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2459" from="25" to="26">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2460" from="26" to="27">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2461" from="27" to="28">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2462" from="28" to="29">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2463" from="29" to="30">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2464" from="30" to="31">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2465" from="31" to="32">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2466" from="32" to="33">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2467" from="33" to="34">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2468" from="34" to="35">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2469" from="35" to="36">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2470" from="36" to="37">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2471" from="37" to="38">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="38" to="39">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2473" from="39" to="40">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="40" to="41">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="41" to="42">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="42" to="43">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="43" to="44">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="44" to="45">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="45" to="46">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="46" to="47">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="47" to="48">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="48" to="49">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="49" to="50">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="50" to="51">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="51" to="52">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="52" to="53">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="53" to="54">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="54" to="55">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="55" to="56">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="56" to="57">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="57" to="58">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="58" to="59">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2493" from="59" to="60">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2494" from="60" to="61">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="61" to="62">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="62" to="63">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="63" to="64">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="64" to="65">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="65" to="66">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2500" from="66" to="67">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2501" from="67" to="68">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2502" from="68" to="69">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2503" from="69" to="70">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2504" from="70" to="71">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2505" from="71" to="72">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2506" from="72" to="73">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2507" from="73" to="74">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="74" to="75">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="75" to="76">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="76" to="77">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="77" to="78">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="78" to="79">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="79" to="80">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2514" from="80" to="81">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="81" to="82">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="82" to="83">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="83" to="84">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="84" to="85">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2519" from="85" to="86">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="86" to="87">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="87" to="88">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="88" to="89">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2523" from="89" to="90">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2524" from="90" to="91">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="91" to="92">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="92" to="93">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="93" to="94">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="94" to="95">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="95" to="96">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="96" to="97">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="97" to="98">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="98" to="99">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="99" to="100">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="100" to="101">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="101" to="102">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="102" to="103">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="103" to="104">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="104" to="105">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="105" to="106">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="106" to="107">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="107" to="108">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2542" from="108" to="109">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="109" to="110">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2544" from="110" to="111">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="111" to="112">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="112" to="113">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="113" to="114">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="114" to="115">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="115" to="116">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="116" to="117">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="117" to="118">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="118" to="119">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="119" to="120">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="120" to="121">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="121" to="122">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="122" to="123">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="123" to="124">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="124" to="125">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="125" to="126">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="126" to="127">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="127" to="128">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="128" to="129">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="129" to="130">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2564" from="130" to="131">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="131" to="132">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="132" to="133">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="133" to="134">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="134" to="135">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="135" to="136">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2570" from="136" to="137">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="137" to="138">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="138" to="139">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="139" to="140">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="140" to="141">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="141" to="142">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="142" to="143">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="143" to="144">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="144" to="145">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="145" to="146">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="146" to="147">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="147" to="148">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="148" to="149">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="149" to="150">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="150" to="151">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="151" to="152">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="152" to="153">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="153" to="154">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="154" to="155">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="155" to="156">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="156" to="157">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="157" to="158">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="158" to="159">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="159" to="160">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="160" to="161">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="161" to="162">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="162" to="163">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="163" to="164">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="164" to="165">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2599" from="165" to="166">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2600" from="166" to="167">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2601" from="167" to="168">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2602" from="168" to="169">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2603" from="169" to="170">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2604" from="170" to="171">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="171" to="172">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2606" from="172" to="173">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2607" from="173" to="174">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2608" from="174" to="175">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2609" from="175" to="176">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="176" to="177">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2611" from="177" to="178">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="178" to="179">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2613" from="179" to="180">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2614" from="180" to="181">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2615" from="181" to="182">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2616" from="182" to="183">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2617" from="183" to="184">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="184" to="185">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="185" to="186">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="186" to="187">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="187" to="188">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="188" to="189">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="189" to="190">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="190" to="191">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="191" to="192">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="192" to="193">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="193" to="194">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="194" to="195">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="195" to="196">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="196" to="197">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="197" to="198">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="198" to="199">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="199" to="200">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="200" to="201">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="201" to="202">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="202" to="203">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="203" to="204">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="204" to="205">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="205" to="206">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="206" to="207">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="207" to="208">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="208" to="209">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="209" to="210">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="210" to="211">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="211" to="212">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="212" to="213">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="213" to="214">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="214" to="215">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="215" to="216">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="216" to="217">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="217" to="218">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="218" to="219">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="219" to="220">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="220" to="221">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="221" to="222">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2656" from="222" to="223">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="223" to="224">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="224" to="225">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="225" to="226">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="226" to="227">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2661" from="227" to="228">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="228" to="229">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="229" to="230">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="230" to="231">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="231" to="232">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="232" to="233">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="233" to="234">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="234" to="235">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="235" to="236">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="236" to="237">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="237" to="238">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="238" to="239">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="239" to="240">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="240" to="241">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="241" to="242">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="242" to="243">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="243" to="244">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="244" to="245">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="245" to="246">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="246" to="247">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="247" to="248">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="248" to="249">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="249" to="250">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="250" to="251">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="251" to="252">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="252" to="253">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="253" to="254">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="254" to="255">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="255" to="256">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="256" to="257">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="257" to="258">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="258" to="259">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="259" to="260">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="260" to="261">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="261" to="262">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="262" to="263">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="263" to="264">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="264" to="265">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="265" to="266">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="266" to="267">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="267" to="268">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="268" to="269">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="269" to="270">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="270" to="271">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %w_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %w_coeffs_offset)

]]></Node>
<StgValue><ssdm name="w_coeffs_offset_read"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:1  %tmp_42 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %w_coeffs_offset_read, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_43 = zext i11 %tmp_42 to i64

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="11">
<![CDATA[
:3  %tmp_46_cast = zext i11 %tmp_42 to i12

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %w_coeffs_addr = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="w_coeffs_addr"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_44 = or i11 %tmp_42, 1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:6  %tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_44)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %w_coeffs_addr_1 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_46 = or i11 %tmp_42, 2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:9  %tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_46)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %w_coeffs_addr_2 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_2"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:11  %tmp_48 = or i11 %tmp_42, 3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:12  %tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_48)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %w_coeffs_addr_3 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_3"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14  %tmp_50 = or i11 %tmp_42, 4

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:15  %tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_50)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %w_coeffs_addr_4 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_4"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %tmp_52 = or i11 %tmp_42, 5

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:18  %tmp_53 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_52)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %w_coeffs_addr_5 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_5"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:20  %tmp_54 = or i11 %tmp_42, 6

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:21  %tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %w_coeffs_addr_6 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_6"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:23  %tmp_56 = or i11 %tmp_42, 7

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:24  %tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_56)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %w_coeffs_addr_7 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_7"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:26  %tmp_58 = or i11 %tmp_42, 8

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:27  %tmp_59 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_58)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %w_coeffs_addr_8 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_8"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:29  %tmp_60 = or i11 %tmp_42, 9

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:30  %tmp_61 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_60)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %w_coeffs_addr_9 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_9"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:32  %tmp_62 = or i11 %tmp_42, 10

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:33  %tmp_63 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_62)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %w_coeffs_addr_10 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_10"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:35  %tmp_64 = or i11 %tmp_42, 11

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:36  %tmp_65 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_64)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %w_coeffs_addr_11 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_11"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:38  %tmp_66 = or i11 %tmp_42, 12

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:39  %tmp_67 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_66)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %w_coeffs_addr_12 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_12"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41  %tmp_68 = or i11 %tmp_42, 13

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:42  %tmp_69 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_68)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %w_coeffs_addr_13 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_13"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:44  %tmp_70 = or i11 %tmp_42, 14

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:45  %tmp_71 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_70)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %w_coeffs_addr_14 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_14"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:47  %tmp_72 = or i11 %tmp_42, 15

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:48  %tmp_73 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_72)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %w_coeffs_addr_15 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_15"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:50  %tmp_74 = or i11 %tmp_42, 16

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:51  %tmp_75 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_74)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %w_coeffs_addr_16 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_16"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:53  %tmp_76 = or i11 %tmp_42, 17

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:54  %tmp_77 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_76)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %w_coeffs_addr_17 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_17"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:56  %tmp_78 = or i11 %tmp_42, 18

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:57  %tmp_79 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_78)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %w_coeffs_addr_18 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_18"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:59  %tmp_80 = or i11 %tmp_42, 19

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:60  %tmp_81 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_80)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %w_coeffs_addr_19 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_19"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:62  %tmp_82 = or i11 %tmp_42, 20

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:63  %tmp_83 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_82)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %w_coeffs_addr_20 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_20"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:65  %tmp_84 = or i11 %tmp_42, 21

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:66  %tmp_85 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_84)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %w_coeffs_addr_21 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_21"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:68  %tmp_86 = or i11 %tmp_42, 22

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:69  %tmp_87 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_86)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %w_coeffs_addr_22 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_22"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:71  %tmp_88 = or i11 %tmp_42, 23

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:72  %tmp_89 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_88)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %w_coeffs_addr_23 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_23"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:74  %tmp_90 = or i11 %tmp_42, 24

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:75  %tmp_91 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_90)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %w_coeffs_addr_24 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_24"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:77  %tmp_92 = or i11 %tmp_42, 25

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:78  %tmp_93 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_92)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %w_coeffs_addr_25 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_25"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:80  %tmp_94 = or i11 %tmp_42, 26

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:81  %tmp_95 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_94)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %w_coeffs_addr_26 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_26"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:83  %tmp_96 = or i11 %tmp_42, 27

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:84  %tmp_97 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_96)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %w_coeffs_addr_27 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_27"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:86  %tmp_98 = or i11 %tmp_42, 28

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:87  %tmp_99 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_98)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %w_coeffs_addr_28 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_28"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:89  %tmp_100 = or i11 %tmp_42, 29

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:90  %tmp_101 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_100)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %w_coeffs_addr_29 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_29"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:92  %tmp_102 = or i11 %tmp_42, 30

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:93  %tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_102)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %w_coeffs_addr_30 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_30"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:95  %tmp_104 = or i11 %tmp_42, 31

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:96  %tmp_105 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_104)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %w_coeffs_addr_31 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_31"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:98  %tmp_106 = or i11 %tmp_42, 32

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:99  %tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_106)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %w_coeffs_addr_32 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_32"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:101  %tmp_108 = or i11 %tmp_42, 33

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:102  %tmp_109 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_108)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %w_coeffs_addr_33 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_33"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:104  %tmp_110 = or i11 %tmp_42, 34

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:105  %tmp_111 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_110)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %w_coeffs_addr_34 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_34"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:107  %tmp_112 = or i11 %tmp_42, 35

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:108  %tmp_113 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_112)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %w_coeffs_addr_35 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_35"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:110  %tmp_114 = or i11 %tmp_42, 36

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:111  %tmp_115 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_114)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %w_coeffs_addr_36 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_36"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:113  %tmp_116 = or i11 %tmp_42, 37

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:114  %tmp_117 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_116)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %w_coeffs_addr_37 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_37"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:116  %tmp_118 = or i11 %tmp_42, 38

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:117  %tmp_119 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_118)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %w_coeffs_addr_38 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_38"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:119  %tmp_120 = or i11 %tmp_42, 39

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:120  %tmp_121 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %w_coeffs_addr_39 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_39"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:122  %tmp_122 = or i11 %tmp_42, 40

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:123  %tmp_123 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_122)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %w_coeffs_addr_40 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_40"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:125  %tmp_124 = or i11 %tmp_42, 41

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:126  %tmp_125 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_124)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %w_coeffs_addr_41 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_41"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:128  %tmp_126 = or i11 %tmp_42, 42

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:129  %tmp_127 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_126)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %w_coeffs_addr_42 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_42"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:131  %tmp_128 = or i11 %tmp_42, 43

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:132  %tmp_129 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_128)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %w_coeffs_addr_43 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_43"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:134  %tmp_130 = or i11 %tmp_42, 44

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:135  %tmp_131 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_130)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %w_coeffs_addr_44 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_44"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:137  %tmp_132 = or i11 %tmp_42, 45

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:138  %tmp_133 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_132)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %w_coeffs_addr_45 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_45"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:140  %tmp_134 = or i11 %tmp_42, 46

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:141  %tmp_135 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %w_coeffs_addr_46 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_46"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:143  %tmp_136 = or i11 %tmp_42, 47

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:144  %tmp_137 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_136)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %w_coeffs_addr_47 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_47"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:146  %tmp_138 = or i11 %tmp_42, 48

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:147  %tmp_139 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_138)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %w_coeffs_addr_48 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_48"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:149  %tmp_140 = or i11 %tmp_42, 49

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:150  %tmp_141 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_140)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %w_coeffs_addr_49 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_49"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:152  %tmp_142 = or i11 %tmp_42, 50

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:153  %tmp_143 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_142)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %w_coeffs_addr_50 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_50"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:155  %tmp_144 = or i11 %tmp_42, 51

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:156  %tmp_145 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_144)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %w_coeffs_addr_51 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_145

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_51"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:158  %tmp_146 = or i11 %tmp_42, 52

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:159  %tmp_147 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_146)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %w_coeffs_addr_52 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_147

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_52"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:161  %tmp_148 = or i11 %tmp_42, 53

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:162  %tmp_149 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_148)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %w_coeffs_addr_53 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_53"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:164  %tmp_150 = or i11 %tmp_42, 54

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:165  %tmp_151 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_150)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %w_coeffs_addr_54 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_54"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:167  %tmp_152 = or i11 %tmp_42, 55

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:168  %tmp_153 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_152)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %w_coeffs_addr_55 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_55"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:170  %tmp_154 = or i11 %tmp_42, 56

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:171  %tmp_155 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_154)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %w_coeffs_addr_56 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_56"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:173  %tmp_156 = or i11 %tmp_42, 57

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:174  %tmp_157 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_156)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %w_coeffs_addr_57 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_57"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:176  %tmp_158 = or i11 %tmp_42, 58

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:177  %tmp_159 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_158)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %w_coeffs_addr_58 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_159

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_58"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:179  %tmp_160 = or i11 %tmp_42, 59

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:180  %tmp_161 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_160)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %w_coeffs_addr_59 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_161

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_59"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:182  %tmp_162 = or i11 %tmp_42, 60

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:183  %tmp_163 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_162)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %w_coeffs_addr_60 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_163

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_60"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:185  %tmp_164 = or i11 %tmp_42, 61

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:186  %tmp_165 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_164)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %w_coeffs_addr_61 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_165

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_61"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:188  %tmp_166 = or i11 %tmp_42, 62

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:189  %tmp_167 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_166)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %w_coeffs_addr_62 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_167

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_62"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:191  %tmp_168 = or i11 %tmp_42, 63

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:192  %tmp_169 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_168)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %w_coeffs_addr_63 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_169

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_63"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:194  %tmp_170 = or i11 %tmp_42, 64

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:195  %tmp_171 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_170)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %w_coeffs_addr_64 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_171

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_64"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:197  %tmp_172 = or i11 %tmp_42, 65

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:198  %tmp_173 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_172)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %w_coeffs_addr_65 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_173

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_65"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:200  %tmp_174 = or i11 %tmp_42, 66

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:201  %tmp_175 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_174)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %w_coeffs_addr_66 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_175

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_66"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:203  %tmp_176 = or i11 %tmp_42, 67

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:204  %tmp_177 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_176)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %w_coeffs_addr_67 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_177

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_67"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:206  %tmp_178 = or i11 %tmp_42, 68

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:207  %tmp_179 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_178)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %w_coeffs_addr_68 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_179

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_68"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:209  %tmp_180 = or i11 %tmp_42, 69

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:210  %tmp_181 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_180)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211  %w_coeffs_addr_69 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_181

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_69"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:212  %tmp_182 = or i11 %tmp_42, 70

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:213  %tmp_183 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_182)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %w_coeffs_addr_70 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_70"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:215  %tmp_184 = or i11 %tmp_42, 71

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:216  %tmp_185 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_184)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %w_coeffs_addr_71 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_185

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_71"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:218  %tmp_186 = or i11 %tmp_42, 72

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:219  %tmp_187 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_186)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %w_coeffs_addr_72 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_187

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_72"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:221  %tmp_188 = or i11 %tmp_42, 73

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:222  %tmp_189 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_188)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %w_coeffs_addr_73 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_73"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:224  %tmp_190 = or i11 %tmp_42, 74

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:225  %tmp_191 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_190)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %w_coeffs_addr_74 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_191

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_74"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:227  %tmp_192 = or i11 %tmp_42, 75

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:228  %tmp_193 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_192)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229  %w_coeffs_addr_75 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_193

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_75"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:230  %tmp_194 = or i11 %tmp_42, 76

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:231  %tmp_195 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_194)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %w_coeffs_addr_76 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_195

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_76"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:233  %tmp_196 = or i11 %tmp_42, 77

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:234  %tmp_197 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_196)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %w_coeffs_addr_77 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_197

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_77"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:236  %tmp_198 = or i11 %tmp_42, 78

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:237  %tmp_199 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_198)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %w_coeffs_addr_78 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_199

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_78"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:239  %tmp_200 = or i11 %tmp_42, 79

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:240  %tmp_201 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_200)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241  %w_coeffs_addr_79 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_201

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_79"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:242  %tmp_202 = or i11 %tmp_42, 80

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:243  %tmp_203 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_202)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %w_coeffs_addr_80 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_203

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_80"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:245  %tmp_204 = or i11 %tmp_42, 81

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:246  %tmp_205 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_204)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247  %w_coeffs_addr_81 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_205

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_81"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:248  %tmp_206 = or i11 %tmp_42, 82

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:249  %tmp_207 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_206)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %w_coeffs_addr_82 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_207

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_82"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:251  %tmp_208 = or i11 %tmp_42, 83

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:252  %tmp_209 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_208)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253  %w_coeffs_addr_83 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_209

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_83"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:254  %tmp_210 = or i11 %tmp_42, 84

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:255  %tmp_211 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_210)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256  %w_coeffs_addr_84 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_211

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_84"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:257  %tmp_212 = or i11 %tmp_42, 85

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:258  %tmp_213 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_212)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259  %w_coeffs_addr_85 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_213

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_85"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:260  %tmp_214 = or i11 %tmp_42, 86

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:261  %tmp_215 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_214)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262  %w_coeffs_addr_86 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_215

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_86"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:263  %tmp_216 = or i11 %tmp_42, 87

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:264  %tmp_217 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_216)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265  %w_coeffs_addr_87 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_217

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_87"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:266  %tmp_218 = or i11 %tmp_42, 88

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:267  %tmp_219 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_218)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %w_coeffs_addr_88 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_219

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_88"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:269  %tmp_220 = or i11 %tmp_42, 89

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:270  %tmp_221 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_220)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271  %w_coeffs_addr_89 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_221

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_89"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:272  %tmp_222 = or i11 %tmp_42, 90

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:273  %tmp_223 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_222)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274  %w_coeffs_addr_90 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_223

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_90"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:275  %tmp_224 = or i11 %tmp_42, 91

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:276  %tmp_225 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_224)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277  %w_coeffs_addr_91 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_225

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_91"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:278  %tmp_226 = or i11 %tmp_42, 92

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:279  %tmp_227 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_226)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280  %w_coeffs_addr_92 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_227

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_92"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:281  %tmp_228 = or i11 %tmp_42, 93

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:282  %tmp_229 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_228)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283  %w_coeffs_addr_93 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_229

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_93"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:284  %tmp_230 = or i11 %tmp_42, 94

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:285  %tmp_231 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_230)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286  %w_coeffs_addr_94 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_231

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_94"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:287  %tmp_232 = or i11 %tmp_42, 95

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:288  %tmp_233 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_232)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289  %w_coeffs_addr_95 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_233

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_95"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:290  %tmp_234 = or i11 %tmp_42, 96

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:291  %tmp_235 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_234)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292  %w_coeffs_addr_96 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_235

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_96"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:293  %tmp_236 = or i11 %tmp_42, 97

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:294  %tmp_237 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_236)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295  %w_coeffs_addr_97 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_237

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_97"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:296  %tmp_238 = or i11 %tmp_42, 98

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:297  %tmp_239 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_238)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298  %w_coeffs_addr_98 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_239

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_98"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:299  %tmp_240 = or i11 %tmp_42, 99

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:300  %tmp_241 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_240)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301  %w_coeffs_addr_99 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_241

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_99"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:302  %tmp_242 = or i11 %tmp_42, 100

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:303  %tmp_243 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_242)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304  %w_coeffs_addr_100 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_100"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:305  %tmp_244 = or i11 %tmp_42, 101

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:306  %tmp_245 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_244)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307  %w_coeffs_addr_101 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_245

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_101"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:308  %tmp_246 = or i11 %tmp_42, 102

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:309  %tmp_247 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_246)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:310  %w_coeffs_addr_102 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_247

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_102"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:311  %tmp_248 = or i11 %tmp_42, 103

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:312  %tmp_249 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_248)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313  %w_coeffs_addr_103 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_249

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_103"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:314  %tmp_250 = or i11 %tmp_42, 104

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:315  %tmp_251 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_250)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316  %w_coeffs_addr_104 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_104"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:317  %tmp_252 = or i11 %tmp_42, 105

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:318  %tmp_253 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_252)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319  %w_coeffs_addr_105 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_253

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_105"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:320  %tmp_254 = or i11 %tmp_42, 106

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:321  %tmp_255 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_254)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:322  %w_coeffs_addr_106 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_255

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_106"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:323  %tmp_256 = or i11 %tmp_42, 107

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:324  %tmp_257 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_256)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325  %w_coeffs_addr_107 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_257

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_107"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:326  %tmp_258 = or i11 %tmp_42, 108

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:327  %tmp_259 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_258)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:328  %w_coeffs_addr_108 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_259

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_108"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:329  %tmp_260 = or i11 %tmp_42, 109

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:330  %tmp_261 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_260)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331  %w_coeffs_addr_109 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_261

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_109"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:332  %tmp_262 = or i11 %tmp_42, 110

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:333  %tmp_263 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_262)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:334  %w_coeffs_addr_110 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_263

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_110"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:335  %tmp_264 = or i11 %tmp_42, 111

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:336  %tmp_265 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_264)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337  %w_coeffs_addr_111 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_265

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_111"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:338  %tmp_266 = or i11 %tmp_42, 112

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:339  %tmp_267 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_266)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:340  %w_coeffs_addr_112 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_112"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:341  %tmp_268 = or i11 %tmp_42, 113

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:342  %tmp_269 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_268)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:343  %w_coeffs_addr_113 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_269

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_113"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:344  %tmp_270 = or i11 %tmp_42, 114

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:345  %tmp_271 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_270)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:346  %w_coeffs_addr_114 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_271

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_114"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:347  %tmp_272 = or i11 %tmp_42, 115

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:348  %tmp_273 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_272)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:349  %w_coeffs_addr_115 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_273

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_115"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:350  %tmp_274 = or i11 %tmp_42, 116

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:351  %tmp_275 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_274)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:352  %w_coeffs_addr_116 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_275

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_116"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:353  %tmp_276 = or i11 %tmp_42, 117

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:354  %tmp_277 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_276)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355  %w_coeffs_addr_117 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_277

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_117"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:356  %tmp_278 = or i11 %tmp_42, 118

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:357  %tmp_279 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_278)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:358  %w_coeffs_addr_118 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_279

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_118"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:359  %tmp_280 = or i11 %tmp_42, 119

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:360  %tmp_281 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_280)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361  %w_coeffs_addr_119 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_281

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_119"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:362  %tmp_282 = or i11 %tmp_42, 120

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:363  %tmp_283 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_282)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:364  %w_coeffs_addr_120 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_120"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:365  %tmp_284 = or i11 %tmp_42, 121

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:366  %tmp_285 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_284)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367  %w_coeffs_addr_121 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_285

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_121"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:368  %tmp_286 = or i11 %tmp_42, 122

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:369  %tmp_287 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_286)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:370  %w_coeffs_addr_122 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_287

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_122"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:371  %tmp_288 = or i11 %tmp_42, 123

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:372  %tmp_289 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_288)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373  %w_coeffs_addr_123 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_289

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_123"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:374  %tmp_290 = or i11 %tmp_42, 124

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:375  %tmp_291 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_290)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:376  %w_coeffs_addr_124 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_291

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_124"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:377  %tmp_292 = or i11 %tmp_42, 125

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:378  %tmp_293 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_292)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:379  %w_coeffs_addr_125 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_293

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_125"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:380  %tmp_294 = or i11 %tmp_42, 126

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:381  %tmp_295 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_294)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:382  %w_coeffs_addr_126 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_295

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_126"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:383  %tmp_296 = or i11 %tmp_42, 127

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:384  %tmp_297 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_296)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:385  %w_coeffs_addr_127 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_297

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_127"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:386  %tmp_298 = or i11 %tmp_42, 128

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:387  %tmp_299 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_298)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:388  %w_coeffs_addr_128 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_299

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_128"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:389  %tmp_300 = or i11 %tmp_42, 129

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:390  %tmp_301 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_300)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:391  %w_coeffs_addr_129 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_301

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_129"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:392  %tmp_302 = or i11 %tmp_42, 130

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:393  %tmp_303 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_302)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:394  %w_coeffs_addr_130 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_303

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_130"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:395  %tmp_304 = or i11 %tmp_42, 131

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:396  %tmp_305 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_304)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:397  %w_coeffs_addr_131 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_305

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_131"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:398  %tmp_306 = or i11 %tmp_42, 132

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:399  %tmp_307 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_306)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:400  %w_coeffs_addr_132 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_307

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_132"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:401  %tmp_308 = or i11 %tmp_42, 133

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:402  %tmp_309 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_308)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:403  %w_coeffs_addr_133 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_309

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_133"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:404  %tmp_310 = or i11 %tmp_42, 134

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:405  %tmp_311 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_310)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:406  %w_coeffs_addr_134 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_311

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_134"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:407  %tmp_312 = or i11 %tmp_42, 135

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:408  %tmp_313 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_312)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:409  %w_coeffs_addr_135 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_313

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_135"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:410  %tmp_314 = or i11 %tmp_42, 136

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:411  %tmp_315 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_314)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:412  %w_coeffs_addr_136 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_315

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_136"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:413  %tmp_316 = or i11 %tmp_42, 137

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:414  %tmp_317 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_316)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:415  %w_coeffs_addr_137 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_317

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_137"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:416  %tmp_318 = or i11 %tmp_42, 138

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:417  %tmp_319 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_318)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:418  %w_coeffs_addr_138 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_319

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_138"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:419  %tmp_320 = or i11 %tmp_42, 139

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:420  %tmp_321 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_320)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:421  %w_coeffs_addr_139 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_321

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_139"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:422  %tmp_322 = or i11 %tmp_42, 140

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:423  %tmp_323 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_322)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:424  %w_coeffs_addr_140 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_323

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_140"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:425  %tmp_324 = or i11 %tmp_42, 141

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:426  %tmp_325 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_324)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:427  %w_coeffs_addr_141 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_325

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_141"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:428  %tmp_326 = or i11 %tmp_42, 142

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:429  %tmp_327 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_326)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:430  %w_coeffs_addr_142 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_327

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_142"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:431  %tmp_328 = or i11 %tmp_42, 143

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:432  %tmp_329 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_328)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:433  %w_coeffs_addr_143 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_329

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_143"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:434  %tmp_330 = or i11 %tmp_42, 144

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:435  %tmp_331 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_330)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:436  %w_coeffs_addr_144 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_331

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_144"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:437  %tmp_332 = or i11 %tmp_42, 145

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:438  %tmp_333 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_332)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:439  %w_coeffs_addr_145 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_333

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_145"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:440  %tmp_334 = or i11 %tmp_42, 146

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:441  %tmp_335 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_334)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:442  %w_coeffs_addr_146 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_335

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_146"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:443  %tmp_336 = or i11 %tmp_42, 147

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:444  %tmp_337 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_336)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:445  %w_coeffs_addr_147 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_337

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_147"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:446  %tmp_338 = or i11 %tmp_42, 148

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:447  %tmp_339 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_338)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:448  %w_coeffs_addr_148 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_339

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_148"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:449  %tmp_340 = or i11 %tmp_42, 149

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:450  %tmp_341 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_340)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:451  %w_coeffs_addr_149 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_341

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_149"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:452  %tmp_342 = or i11 %tmp_42, 150

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:453  %tmp_343 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_342)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:454  %w_coeffs_addr_150 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_343

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_150"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:455  %tmp_344 = or i11 %tmp_42, 151

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:456  %tmp_345 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_344)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:457  %w_coeffs_addr_151 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_345

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_151"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:458  %tmp_346 = or i11 %tmp_42, 152

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:459  %tmp_347 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_346)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:460  %w_coeffs_addr_152 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_347

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_152"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:461  %tmp_348 = or i11 %tmp_42, 153

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:462  %tmp_349 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_348)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:463  %w_coeffs_addr_153 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_349

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_153"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:464  %tmp_350 = or i11 %tmp_42, 154

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:465  %tmp_351 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_350)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:466  %w_coeffs_addr_154 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_351

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_154"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:467  %tmp_352 = or i11 %tmp_42, 155

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:468  %tmp_353 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_352)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:469  %w_coeffs_addr_155 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_353

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_155"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:470  %tmp_354 = or i11 %tmp_42, 156

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:471  %tmp_355 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_354)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:472  %w_coeffs_addr_156 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_355

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_156"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:473  %tmp_356 = or i11 %tmp_42, 157

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:474  %tmp_357 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_356)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:475  %w_coeffs_addr_157 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_357

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_157"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:476  %tmp_358 = or i11 %tmp_42, 158

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:477  %tmp_359 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_358)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:478  %w_coeffs_addr_158 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_359

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_158"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:479  %tmp_360 = or i11 %tmp_42, 159

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:480  %tmp_361 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_360)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:481  %w_coeffs_addr_159 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_361

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_159"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:482  %tmp_362 = or i11 %tmp_42, 160

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:483  %tmp_363 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_362)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:484  %w_coeffs_addr_160 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_363

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_160"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:485  %tmp_364 = or i11 %tmp_42, 161

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:486  %tmp_365 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_364)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:487  %w_coeffs_addr_161 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_365

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_161"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:488  %tmp_366 = or i11 %tmp_42, 162

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:489  %tmp_367 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_366)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:490  %w_coeffs_addr_162 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_367

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_162"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:491  %tmp_368 = or i11 %tmp_42, 163

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:492  %tmp_369 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_368)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:493  %w_coeffs_addr_163 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_369

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_163"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:494  %tmp_370 = or i11 %tmp_42, 164

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:495  %tmp_371 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_370)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:496  %w_coeffs_addr_164 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_371

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_164"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:497  %tmp_372 = or i11 %tmp_42, 165

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:498  %tmp_373 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_372)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:499  %w_coeffs_addr_165 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_373

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_165"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:500  %tmp_374 = or i11 %tmp_42, 166

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:501  %tmp_375 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_374)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:502  %w_coeffs_addr_166 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_375

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_166"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:503  %tmp_376 = or i11 %tmp_42, 167

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:504  %tmp_377 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_376)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:505  %w_coeffs_addr_167 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_377

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_167"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:506  %tmp_378 = or i11 %tmp_42, 168

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:507  %tmp_379 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_378)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:508  %w_coeffs_addr_168 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_379

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_168"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:509  %tmp_380 = or i11 %tmp_42, 169

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:510  %tmp_381 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_380)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:511  %w_coeffs_addr_169 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_381

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_169"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:512  %tmp_382 = or i11 %tmp_42, 170

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:513  %tmp_383 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_382)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:514  %w_coeffs_addr_170 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_383

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_170"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:515  %tmp_384 = or i11 %tmp_42, 171

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:516  %tmp_385 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_384)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:517  %w_coeffs_addr_171 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_385

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_171"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:518  %tmp_386 = or i11 %tmp_42, 172

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:519  %tmp_387 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_386)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:520  %w_coeffs_addr_172 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_387

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_172"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:521  %tmp_388 = or i11 %tmp_42, 173

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:522  %tmp_389 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_388)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:523  %w_coeffs_addr_173 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_389

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_173"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:524  %tmp_390 = or i11 %tmp_42, 174

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:525  %tmp_391 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_390)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:526  %w_coeffs_addr_174 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_391

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_174"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:527  %tmp_392 = or i11 %tmp_42, 175

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:528  %tmp_393 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_392)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:529  %w_coeffs_addr_175 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_393

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_175"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:530  %tmp_394 = or i11 %tmp_42, 176

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:531  %tmp_395 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_394)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:532  %w_coeffs_addr_176 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_395

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_176"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:533  %tmp_396 = or i11 %tmp_42, 177

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:534  %tmp_397 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_396)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:535  %w_coeffs_addr_177 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_397

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_177"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:536  %tmp_398 = or i11 %tmp_42, 178

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:537  %tmp_399 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_398)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:538  %w_coeffs_addr_178 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_399

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_178"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:539  %tmp_400 = or i11 %tmp_42, 179

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:540  %tmp_401 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_400)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:541  %w_coeffs_addr_179 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_401

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_179"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:542  %tmp_402 = or i11 %tmp_42, 180

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:543  %tmp_403 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_402)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:544  %w_coeffs_addr_180 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_403

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_180"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:545  %tmp_404 = or i11 %tmp_42, 181

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:546  %tmp_405 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_404)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:547  %w_coeffs_addr_181 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_405

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_181"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:548  %tmp_406 = or i11 %tmp_42, 182

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:549  %tmp_407 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_406)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:550  %w_coeffs_addr_182 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_407

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_182"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:551  %tmp_408 = or i11 %tmp_42, 183

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:552  %tmp_409 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_408)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:553  %w_coeffs_addr_183 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_409

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_183"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:554  %tmp_410 = or i11 %tmp_42, 184

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:555  %tmp_411 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_410)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:556  %w_coeffs_addr_184 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_411

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_184"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:557  %tmp_412 = or i11 %tmp_42, 185

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:558  %tmp_413 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_412)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:559  %w_coeffs_addr_185 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_413

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_185"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:560  %tmp_414 = or i11 %tmp_42, 186

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:561  %tmp_415 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_414)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:562  %w_coeffs_addr_186 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_415

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_186"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:563  %tmp_416 = or i11 %tmp_42, 187

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:564  %tmp_417 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_416)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:565  %w_coeffs_addr_187 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_417

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_187"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:566  %tmp_418 = or i11 %tmp_42, 188

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:567  %tmp_419 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_418)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:568  %w_coeffs_addr_188 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_419

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_188"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:569  %tmp_420 = or i11 %tmp_42, 189

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:570  %tmp_421 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_420)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:571  %w_coeffs_addr_189 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_421

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_189"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:572  %tmp_422 = or i11 %tmp_42, 190

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:573  %tmp_423 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_422)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:574  %w_coeffs_addr_190 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_423

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_190"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:575  %tmp_424 = or i11 %tmp_42, 191

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:576  %tmp_425 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_424)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:577  %w_coeffs_addr_191 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_425

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_191"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:578  %tmp_426 = or i11 %tmp_42, 192

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:579  %tmp_427 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_426)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:580  %w_coeffs_addr_192 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_427

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_192"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:581  %tmp_428 = or i11 %tmp_42, 193

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:582  %tmp_429 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_428)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:583  %w_coeffs_addr_193 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_429

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_193"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:584  %tmp_430 = or i11 %tmp_42, 194

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:585  %tmp_431 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_430)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:586  %w_coeffs_addr_194 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_431

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_194"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:587  %tmp_432 = or i11 %tmp_42, 195

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:588  %tmp_433 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_432)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:589  %w_coeffs_addr_195 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_433

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_195"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:590  %tmp_434 = or i11 %tmp_42, 196

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:591  %tmp_435 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_434)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:592  %w_coeffs_addr_196 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_435

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_196"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:593  %tmp_436 = or i11 %tmp_42, 197

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:594  %tmp_437 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_436)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:595  %w_coeffs_addr_197 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_437

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_197"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:596  %tmp_438 = or i11 %tmp_42, 198

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:597  %tmp_439 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_438)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:598  %w_coeffs_addr_198 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_439

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_198"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:599  %tmp_440 = or i11 %tmp_42, 199

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:600  %tmp_441 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_440)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:601  %w_coeffs_addr_199 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_441

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_199"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:602  %tmp_442 = or i11 %tmp_42, 200

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:603  %tmp_443 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_442)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:604  %w_coeffs_addr_200 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_443

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_200"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:605  %tmp_444 = or i11 %tmp_42, 201

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:606  %tmp_445 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_444)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:607  %w_coeffs_addr_201 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_445

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_201"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:608  %tmp_446 = or i11 %tmp_42, 202

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:609  %tmp_447 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_446)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:610  %w_coeffs_addr_202 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_447

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_202"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:611  %tmp_448 = or i11 %tmp_42, 203

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:612  %tmp_449 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_448)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:613  %w_coeffs_addr_203 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_449

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_203"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:614  %tmp_450 = or i11 %tmp_42, 204

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:615  %tmp_451 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_450)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:616  %w_coeffs_addr_204 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_451

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_204"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:617  %tmp_452 = or i11 %tmp_42, 205

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:618  %tmp_453 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_452)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:619  %w_coeffs_addr_205 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_453

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_205"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:620  %tmp_454 = or i11 %tmp_42, 206

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:621  %tmp_455 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_454)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:622  %w_coeffs_addr_206 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_455

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_206"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:623  %tmp_456 = or i11 %tmp_42, 207

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:624  %tmp_457 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_456)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:625  %w_coeffs_addr_207 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_457

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_207"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:626  %tmp_458 = or i11 %tmp_42, 208

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:627  %tmp_459 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_458)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:628  %w_coeffs_addr_208 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_459

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_208"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:629  %tmp_460 = or i11 %tmp_42, 209

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:630  %tmp_461 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_460)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:631  %w_coeffs_addr_209 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_461

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_209"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:632  %tmp_462 = or i11 %tmp_42, 210

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:633  %tmp_463 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_462)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:634  %w_coeffs_addr_210 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_463

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_210"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:635  %tmp_464 = or i11 %tmp_42, 211

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:636  %tmp_465 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_464)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:637  %w_coeffs_addr_211 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_465

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_211"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:638  %tmp_466 = or i11 %tmp_42, 212

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:639  %tmp_467 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_466)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:640  %w_coeffs_addr_212 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_467

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_212"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:641  %tmp_468 = or i11 %tmp_42, 213

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:642  %tmp_469 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_468)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:643  %w_coeffs_addr_213 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_469

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_213"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:644  %tmp_470 = or i11 %tmp_42, 214

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:645  %tmp_471 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_470)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:646  %w_coeffs_addr_214 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_471

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_214"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:647  %tmp_472 = or i11 %tmp_42, 215

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:648  %tmp_473 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_472)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:649  %w_coeffs_addr_215 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_473

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_215"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:650  %tmp_474 = or i11 %tmp_42, 216

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:651  %tmp_475 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_474)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:652  %w_coeffs_addr_216 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_475

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_216"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:653  %tmp_476 = or i11 %tmp_42, 217

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:654  %tmp_477 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_476)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:655  %w_coeffs_addr_217 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_477

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_217"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:656  %tmp_478 = or i11 %tmp_42, 218

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:657  %tmp_479 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_478)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:658  %w_coeffs_addr_218 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_479

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_218"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:659  %tmp_480 = or i11 %tmp_42, 219

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:660  %tmp_481 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_480)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:661  %w_coeffs_addr_219 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_481

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_219"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:662  %tmp_482 = or i11 %tmp_42, 220

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:663  %tmp_483 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_482)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:664  %w_coeffs_addr_220 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_483

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_220"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:665  %tmp_484 = or i11 %tmp_42, 221

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:666  %tmp_485 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_484)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:667  %w_coeffs_addr_221 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_485

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_221"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:668  %tmp_486 = or i11 %tmp_42, 222

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:669  %tmp_487 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_486)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:670  %w_coeffs_addr_222 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_487

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_222"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:671  %tmp_488 = or i11 %tmp_42, 223

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:672  %tmp_489 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_488)

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:673  %w_coeffs_addr_223 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_489

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_223"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:674  %tmp_490 = or i11 %tmp_42, 224

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:675  %tmp_491 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_490)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:676  %w_coeffs_addr_224 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_491

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_224"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:677  %tmp_492 = or i11 %tmp_42, 225

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:678  %tmp_493 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_492)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:679  %w_coeffs_addr_225 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_493

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_225"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:680  %tmp_494 = or i11 %tmp_42, 226

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:681  %tmp_495 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_494)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:682  %w_coeffs_addr_226 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_495

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_226"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:683  %tmp_496 = or i11 %tmp_42, 227

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:684  %tmp_497 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_496)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:685  %w_coeffs_addr_227 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_497

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_227"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:686  %tmp_498 = or i11 %tmp_42, 228

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:687  %tmp_499 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_498)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:688  %w_coeffs_addr_228 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_499

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_228"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:689  %tmp_500 = or i11 %tmp_42, 229

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:690  %tmp_501 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_500)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:691  %w_coeffs_addr_229 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_501

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_229"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:692  %tmp_502 = or i11 %tmp_42, 230

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:693  %tmp_503 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_502)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:694  %w_coeffs_addr_230 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_503

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_230"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:695  %tmp_504 = or i11 %tmp_42, 231

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:696  %tmp_505 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_504)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:697  %w_coeffs_addr_231 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_505

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_231"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:698  %tmp_506 = or i11 %tmp_42, 232

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:699  %tmp_507 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_506)

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:700  %w_coeffs_addr_232 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_507

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_232"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:701  %tmp_508 = or i11 %tmp_42, 233

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:702  %tmp_509 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_508)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:703  %w_coeffs_addr_233 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_509

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_233"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:704  %tmp_510 = or i11 %tmp_42, 234

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:705  %tmp_511 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_510)

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:706  %w_coeffs_addr_234 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_511

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_234"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:707  %tmp_512 = or i11 %tmp_42, 235

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:708  %tmp_513 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_512)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:709  %w_coeffs_addr_235 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_513

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_235"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:710  %tmp_514 = or i11 %tmp_42, 236

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:711  %tmp_515 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_514)

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:712  %w_coeffs_addr_236 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_515

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_236"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:713  %tmp_516 = or i11 %tmp_42, 237

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:714  %tmp_517 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_516)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:715  %w_coeffs_addr_237 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_517

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_237"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:716  %tmp_518 = or i11 %tmp_42, 238

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:717  %tmp_519 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_518)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:718  %w_coeffs_addr_238 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_519

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_238"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:719  %tmp_520 = or i11 %tmp_42, 239

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:720  %tmp_521 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_520)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:721  %w_coeffs_addr_239 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_521

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_239"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:722  %tmp_522 = or i11 %tmp_42, 240

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:723  %tmp_523 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_522)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:724  %w_coeffs_addr_240 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_523

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_240"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:725  %tmp_524 = or i11 %tmp_42, 241

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:726  %tmp_525 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_524)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:727  %w_coeffs_addr_241 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_525

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_241"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:728  %tmp_526 = or i11 %tmp_42, 242

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:729  %tmp_527 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_526)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:730  %w_coeffs_addr_242 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_527

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_242"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:731  %tmp_528 = or i11 %tmp_42, 243

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:732  %tmp_529 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_528)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:733  %w_coeffs_addr_243 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_529

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_243"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:734  %tmp_530 = or i11 %tmp_42, 244

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:735  %tmp_531 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_530)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:736  %w_coeffs_addr_244 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_244"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:737  %tmp_532 = or i11 %tmp_42, 245

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:738  %tmp_533 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_532)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:739  %w_coeffs_addr_245 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_533

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_245"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:740  %tmp_534 = or i11 %tmp_42, 246

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:741  %tmp_535 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_534)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:742  %w_coeffs_addr_246 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_535

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_246"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:743  %tmp_536 = or i11 %tmp_42, 247

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:744  %tmp_537 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_536)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:745  %w_coeffs_addr_247 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_537

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_247"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:746  %tmp_538 = or i11 %tmp_42, 248

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:747  %tmp_539 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_538)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:748  %w_coeffs_addr_248 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_539

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_248"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:749  %tmp_540 = or i11 %tmp_42, 249

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:750  %tmp_541 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_540)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:751  %w_coeffs_addr_249 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_541

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_249"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:752  %tmp_542 = or i11 %tmp_42, 250

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:753  %tmp_543 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_542)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:754  %w_coeffs_addr_250 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_543

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_250"/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:755  %tmp_544 = or i11 %tmp_42, 251

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:756  %tmp_545 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_544)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:757  %w_coeffs_addr_251 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_545

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_251"/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:758  %tmp_546 = or i11 %tmp_42, 252

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:759  %tmp_547 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_546)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:760  %w_coeffs_addr_252 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_547

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_252"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:761  %tmp_548 = or i11 %tmp_42, 253

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:762  %tmp_549 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_548)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:763  %w_coeffs_addr_253 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_549

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_253"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:764  %tmp_550 = or i11 %tmp_42, 254

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:765  %tmp_551 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_550)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:766  %w_coeffs_addr_254 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_551

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_254"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:767  %tmp_552 = or i11 %tmp_42, 255

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:768  %tmp_553 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_552)

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:769  %w_coeffs_addr_255 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_553

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_255"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:770  %tmp_554 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %w_coeffs_offset_read, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="6" op_0_bw="5">
<![CDATA[
:771  %tmp_558_cast = zext i5 %tmp_554 to i6

]]></Node>
<StgValue><ssdm name="tmp_558_cast"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="64">
<![CDATA[
:772  %t_coeffs = alloca [256 x i32], align 4

]]></Node>
<StgValue><ssdm name="t_coeffs"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
:773  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1046" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i9 [ 0, %0 ], [ %i_19, %2 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="1047" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_i = icmp eq i9 %i_i, -256

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="1048" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1049" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_19 = add i9 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="1050" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i, label %poly_pointwise_invmontgomery.1.exit.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_i_37 = zext i9 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_37"/></StgValue>
</operation>

<operation id="1052" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
:6  %tmp_556 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9(i3 %w_coeffs_offset_read, i1 false, i9 %i_i)

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="1053" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_557 = zext i13 %tmp_556 to i64

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="1054" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="13" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %u_vec_coeffs_addr = getelementptr [5120 x i23]* %u_vec_coeffs, i64 0, i64 %tmp_557

]]></Node>
<StgValue><ssdm name="u_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="1055" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %tmp_i_37

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="1056" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="23" op_0_bw="13">
<![CDATA[
:10  %u_vec_coeffs_load = load i23* %u_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="u_vec_coeffs_load"/></StgValue>
</operation>

<operation id="1057" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="10">
<![CDATA[
:12  %v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_load"/></StgValue>
</operation>

<operation id="1058" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
poly_pointwise_invmontgomery.1.exit.preheader:0  br label %poly_pointwise_invmontgomery.1.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1059" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="23" op_0_bw="13">
<![CDATA[
:10  %u_vec_coeffs_load = load i23* %u_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="u_vec_coeffs_load"/></StgValue>
</operation>

<operation id="1060" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="10">
<![CDATA[
:12  %v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="55" op_0_bw="23">
<![CDATA[
:11  %tmp_164_i_cast = zext i23 %u_vec_coeffs_load to i55

]]></Node>
<StgValue><ssdm name="tmp_164_i_cast"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="55" op_0_bw="32">
<![CDATA[
:13  %tmp_165_i_cast = zext i32 %v_vec_coeffs_load to i55

]]></Node>
<StgValue><ssdm name="tmp_165_i_cast"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:14  %a_assign = mul i55 %tmp_165_i_cast, %tmp_164_i_cast

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="55">
<![CDATA[
:16  %tmp = trunc i55 %a_assign to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="9">
<![CDATA[
:2  %tmp_i_cast = zext i9 %i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_555 = add i12 %tmp_i_cast, %tmp_46_cast

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %t = mul i32 -58728449, %tmp

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1068" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="55" op_0_bw="32">
<![CDATA[
:18  %t_4_cast = zext i32 %t to i55

]]></Node>
<StgValue><ssdm name="t_4_cast"/></StgValue>
</operation>

<operation id="1069" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:19  %t_3 = mul i55 8380417, %t_4_cast

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1070" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="12">
<![CDATA[
:4  %tmp_559_cast = zext i12 %tmp_555 to i64

]]></Node>
<StgValue><ssdm name="tmp_559_cast"/></StgValue>
</operation>

<operation id="1072" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %w_coeffs_addr_256 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_559_cast

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_256"/></StgValue>
</operation>

<operation id="1073" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="56" op_0_bw="55">
<![CDATA[
:15  %a_assign_cast = zext i55 %a_assign to i56

]]></Node>
<StgValue><ssdm name="a_assign_cast"/></StgValue>
</operation>

<operation id="1074" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="56" op_0_bw="55">
<![CDATA[
:20  %t_5_cast_cast = zext i55 %t_3 to i56

]]></Node>
<StgValue><ssdm name="t_5_cast_cast"/></StgValue>
</operation>

<operation id="1075" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:21  %t_4 = add i56 %t_5_cast_cast, %a_assign_cast

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="1076" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="24" op_0_bw="24" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_558 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_4, i32 32, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="1077" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="24">
<![CDATA[
:23  %tmp_i_i = zext i24 %tmp_558 to i32

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="1078" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:24  store i32 %tmp_i_i, i32* %w_coeffs_addr_256, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1080" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
poly_pointwise_invmontgomery.1.exit:0  %i = phi i3 [ %i_1, %poly_add.1.exit ], [ 1, %poly_pointwise_invmontgomery.1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1081" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
poly_pointwise_invmontgomery.1.exit:1  %exitcond = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1082" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
poly_pointwise_invmontgomery.1.exit:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
poly_pointwise_invmontgomery.1.exit:3  br i1 %exitcond, label %.preheader.0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1084" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="3">
<![CDATA[
:1  %tmp_cast = zext i3 %i to i6

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="1086" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_559 = add i6 %tmp_cast, %tmp_558_cast

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="1087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
:3  %tmp_564_cast = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_559, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_564_cast"/></StgValue>
</operation>

<operation id="1088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:4  %tmp_560 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="1089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="11">
<![CDATA[
:5  %tmp_566_cast = zext i11 %tmp_560 to i12

]]></Node>
<StgValue><ssdm name="tmp_566_cast"/></StgValue>
</operation>

<operation id="1090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:0  %w_coeffs_load = load i32* %w_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load"/></StgValue>
</operation>

<operation id="1092" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:4  %w_coeffs_load_1 = load i32* %w_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1093" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i1 = phi i9 [ 0, %3 ], [ %i_20, %5 ]

]]></Node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="1094" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_i2 = icmp eq i9 %i_i1, -256

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="1095" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1096" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_20 = add i9 %i_i1, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="1097" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_i2, label %poly_pointwise_invmontgomery.exit.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="9">
<![CDATA[
:2  %tmp_i3_cast1 = zext i9 %i_i1 to i12

]]></Node>
<StgValue><ssdm name="tmp_i3_cast1"/></StgValue>
</operation>

<operation id="1099" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="14" op_0_bw="9">
<![CDATA[
:3  %tmp_i3_cast = zext i9 %i_i1 to i14

]]></Node>
<StgValue><ssdm name="tmp_i3_cast"/></StgValue>
</operation>

<operation id="1100" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_561 = add i14 %tmp_i3_cast, %tmp_564_cast

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="1101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_567_cast = zext i14 %tmp_561 to i64

]]></Node>
<StgValue><ssdm name="tmp_567_cast"/></StgValue>
</operation>

<operation id="1102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="13" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %u_vec_coeffs_addr_1 = getelementptr [5120 x i23]* %u_vec_coeffs, i64 0, i64 %tmp_567_cast

]]></Node>
<StgValue><ssdm name="u_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="1103" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_562 = add i12 %tmp_i3_cast1, %tmp_566_cast

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="1104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="12">
<![CDATA[
:8  %tmp_568_cast = zext i12 %tmp_562 to i64

]]></Node>
<StgValue><ssdm name="tmp_568_cast"/></StgValue>
</operation>

<operation id="1105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %v_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %tmp_568_cast

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="1106" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="23" op_0_bw="13">
<![CDATA[
:10  %u_vec_coeffs_load_1 = load i23* %u_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="u_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="1107" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="10">
<![CDATA[
:12  %v_vec_coeffs_load_1 = load i32* %v_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="1108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
poly_pointwise_invmontgomery.exit.preheader:0  br label %poly_pointwise_invmontgomery.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1109" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="23" op_0_bw="13">
<![CDATA[
:10  %u_vec_coeffs_load_1 = load i23* %u_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="u_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="1110" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="10">
<![CDATA[
:12  %v_vec_coeffs_load_1 = load i32* %v_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="55" op_0_bw="23">
<![CDATA[
:11  %tmp_164_i6_cast = zext i23 %u_vec_coeffs_load_1 to i55

]]></Node>
<StgValue><ssdm name="tmp_164_i6_cast"/></StgValue>
</operation>

<operation id="1112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="55" op_0_bw="32">
<![CDATA[
:13  %tmp_165_i9_cast = zext i32 %v_vec_coeffs_load_1 to i55

]]></Node>
<StgValue><ssdm name="tmp_165_i9_cast"/></StgValue>
</operation>

<operation id="1113" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:14  %a_assign_1 = mul i55 %tmp_165_i9_cast, %tmp_164_i6_cast

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="1114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="55">
<![CDATA[
:16  %tmp_563 = trunc i55 %a_assign_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1115" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %t_5 = mul i32 -58728449, %tmp_563

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="55" op_0_bw="32">
<![CDATA[
:18  %t_8_cast = zext i32 %t_5 to i55

]]></Node>
<StgValue><ssdm name="t_8_cast"/></StgValue>
</operation>

<operation id="1117" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:19  %t_6 = mul i55 8380417, %t_8_cast

]]></Node>
<StgValue><ssdm name="t_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_i3 = zext i9 %i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="1120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="56" op_0_bw="55">
<![CDATA[
:15  %a_assign_1_cast8 = zext i55 %a_assign_1 to i56

]]></Node>
<StgValue><ssdm name="a_assign_1_cast8"/></StgValue>
</operation>

<operation id="1121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="56" op_0_bw="55">
<![CDATA[
:20  %t_9_cast_cast = zext i55 %t_6 to i56

]]></Node>
<StgValue><ssdm name="t_9_cast_cast"/></StgValue>
</operation>

<operation id="1122" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:21  %t_7 = add i56 %t_9_cast_cast, %a_assign_1_cast8

]]></Node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="1123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="24" op_0_bw="24" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_564 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_7, i32 32, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="1124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="24">
<![CDATA[
:23  %tmp_i_i1 = zext i24 %tmp_564 to i32

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="1125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %t_coeffs_addr = getelementptr [256 x i32]* %t_coeffs, i64 0, i64 %tmp_i3

]]></Node>
<StgValue><ssdm name="t_coeffs_addr"/></StgValue>
</operation>

<operation id="1126" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:25  store i32 %tmp_i_i1, i32* %t_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
poly_pointwise_invmontgomery.exit:0  %i_i2 = phi i9 [ %i_21, %6 ], [ 0, %poly_pointwise_invmontgomery.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i2"/></StgValue>
</operation>

<operation id="1129" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
poly_pointwise_invmontgomery.exit:1  %tmp_i1 = icmp eq i9 %i_i2, -256

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
poly_pointwise_invmontgomery.exit:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1131" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
poly_pointwise_invmontgomery.exit:3  %i_21 = add i9 %i_i2, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="1132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
poly_pointwise_invmontgomery.exit:4  br i1 %tmp_i1, label %poly_add.1.exit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_i1_41 = zext i9 %i_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_i1_41"/></StgValue>
</operation>

<operation id="1134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="12" op_0_bw="9">
<![CDATA[
:1  %tmp_i1_cast = zext i9 %i_i2 to i12

]]></Node>
<StgValue><ssdm name="tmp_i1_cast"/></StgValue>
</operation>

<operation id="1135" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_565 = add i12 %tmp_46_cast, %tmp_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="1136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="12">
<![CDATA[
:3  %tmp_569_cast = zext i12 %tmp_565 to i64

]]></Node>
<StgValue><ssdm name="tmp_569_cast"/></StgValue>
</operation>

<operation id="1137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %w_coeffs_addr_257 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_569_cast

]]></Node>
<StgValue><ssdm name="w_coeffs_addr_257"/></StgValue>
</operation>

<operation id="1138" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="11">
<![CDATA[
:5  %w_coeffs_load_256 = load i32* %w_coeffs_addr_257, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_256"/></StgValue>
</operation>

<operation id="1139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %t_coeffs_addr_1 = getelementptr [256 x i32]* %t_coeffs, i64 0, i64 %tmp_i1_41

]]></Node>
<StgValue><ssdm name="t_coeffs_addr_1"/></StgValue>
</operation>

<operation id="1140" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="8">
<![CDATA[
:7  %t_coeffs_load = load i32* %t_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="t_coeffs_load"/></StgValue>
</operation>

<operation id="1141" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
poly_add.1.exit:0  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
poly_add.1.exit:1  br label %poly_pointwise_invmontgomery.1.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1143" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="11">
<![CDATA[
:5  %w_coeffs_load_256 = load i32* %w_coeffs_addr_257, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_256"/></StgValue>
</operation>

<operation id="1144" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="8">
<![CDATA[
:7  %t_coeffs_load = load i32* %t_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="t_coeffs_load"/></StgValue>
</operation>

<operation id="1145" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_172_i = add i32 %w_coeffs_load_256, %t_coeffs_load

]]></Node>
<StgValue><ssdm name="tmp_172_i"/></StgValue>
</operation>

<operation id="1146" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store i32 %tmp_172_i, i32* %w_coeffs_addr_257, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %poly_pointwise_invmontgomery.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1148" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:0  %w_coeffs_load = load i32* %w_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load"/></StgValue>
</operation>

<operation id="1149" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:4  %w_coeffs_load_1 = load i32* %w_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_1"/></StgValue>
</operation>

<operation id="1150" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:8  %w_coeffs_load_2 = load i32* %w_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_2"/></StgValue>
</operation>

<operation id="1151" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:12  %w_coeffs_load_3 = load i32* %w_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1152" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:1  %tmp_s = call fastcc i25 @reduce32(i32 %w_coeffs_load)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1153" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:5  %tmp_84_1 = call fastcc i25 @reduce32(i32 %w_coeffs_load_1)

]]></Node>
<StgValue><ssdm name="tmp_84_1"/></StgValue>
</operation>

<operation id="1154" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:8  %w_coeffs_load_2 = load i32* %w_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_2"/></StgValue>
</operation>

<operation id="1155" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:12  %w_coeffs_load_3 = load i32* %w_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_3"/></StgValue>
</operation>

<operation id="1156" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:16  %w_coeffs_load_4 = load i32* %w_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_4"/></StgValue>
</operation>

<operation id="1157" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:20  %w_coeffs_load_5 = load i32* %w_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1158" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:9  %tmp_84_2 = call fastcc i25 @reduce32(i32 %w_coeffs_load_2)

]]></Node>
<StgValue><ssdm name="tmp_84_2"/></StgValue>
</operation>

<operation id="1159" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:13  %tmp_84_3 = call fastcc i25 @reduce32(i32 %w_coeffs_load_3)

]]></Node>
<StgValue><ssdm name="tmp_84_3"/></StgValue>
</operation>

<operation id="1160" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:16  %w_coeffs_load_4 = load i32* %w_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_4"/></StgValue>
</operation>

<operation id="1161" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:20  %w_coeffs_load_5 = load i32* %w_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_5"/></StgValue>
</operation>

<operation id="1162" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:24  %w_coeffs_load_6 = load i32* %w_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_6"/></StgValue>
</operation>

<operation id="1163" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:28  %w_coeffs_load_7 = load i32* %w_coeffs_addr_7, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1164" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:17  %tmp_84_4 = call fastcc i25 @reduce32(i32 %w_coeffs_load_4)

]]></Node>
<StgValue><ssdm name="tmp_84_4"/></StgValue>
</operation>

<operation id="1165" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:21  %tmp_84_5 = call fastcc i25 @reduce32(i32 %w_coeffs_load_5)

]]></Node>
<StgValue><ssdm name="tmp_84_5"/></StgValue>
</operation>

<operation id="1166" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:24  %w_coeffs_load_6 = load i32* %w_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_6"/></StgValue>
</operation>

<operation id="1167" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:28  %w_coeffs_load_7 = load i32* %w_coeffs_addr_7, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_7"/></StgValue>
</operation>

<operation id="1168" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:32  %w_coeffs_load_8 = load i32* %w_coeffs_addr_8, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_8"/></StgValue>
</operation>

<operation id="1169" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:36  %w_coeffs_load_9 = load i32* %w_coeffs_addr_9, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1170" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:25  %tmp_84_6 = call fastcc i25 @reduce32(i32 %w_coeffs_load_6)

]]></Node>
<StgValue><ssdm name="tmp_84_6"/></StgValue>
</operation>

<operation id="1171" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:29  %tmp_84_7 = call fastcc i25 @reduce32(i32 %w_coeffs_load_7)

]]></Node>
<StgValue><ssdm name="tmp_84_7"/></StgValue>
</operation>

<operation id="1172" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:32  %w_coeffs_load_8 = load i32* %w_coeffs_addr_8, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_8"/></StgValue>
</operation>

<operation id="1173" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:36  %w_coeffs_load_9 = load i32* %w_coeffs_addr_9, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_9"/></StgValue>
</operation>

<operation id="1174" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:40  %w_coeffs_load_10 = load i32* %w_coeffs_addr_10, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_10"/></StgValue>
</operation>

<operation id="1175" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:44  %w_coeffs_load_11 = load i32* %w_coeffs_addr_11, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1176" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:33  %tmp_84_8 = call fastcc i25 @reduce32(i32 %w_coeffs_load_8)

]]></Node>
<StgValue><ssdm name="tmp_84_8"/></StgValue>
</operation>

<operation id="1177" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:37  %tmp_84_9 = call fastcc i25 @reduce32(i32 %w_coeffs_load_9)

]]></Node>
<StgValue><ssdm name="tmp_84_9"/></StgValue>
</operation>

<operation id="1178" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:40  %w_coeffs_load_10 = load i32* %w_coeffs_addr_10, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_10"/></StgValue>
</operation>

<operation id="1179" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:44  %w_coeffs_load_11 = load i32* %w_coeffs_addr_11, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_11"/></StgValue>
</operation>

<operation id="1180" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:48  %w_coeffs_load_12 = load i32* %w_coeffs_addr_12, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_12"/></StgValue>
</operation>

<operation id="1181" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:52  %w_coeffs_load_13 = load i32* %w_coeffs_addr_13, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1182" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:41  %tmp_84_s = call fastcc i25 @reduce32(i32 %w_coeffs_load_10)

]]></Node>
<StgValue><ssdm name="tmp_84_s"/></StgValue>
</operation>

<operation id="1183" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:45  %tmp_84_10 = call fastcc i25 @reduce32(i32 %w_coeffs_load_11)

]]></Node>
<StgValue><ssdm name="tmp_84_10"/></StgValue>
</operation>

<operation id="1184" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:48  %w_coeffs_load_12 = load i32* %w_coeffs_addr_12, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_12"/></StgValue>
</operation>

<operation id="1185" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:52  %w_coeffs_load_13 = load i32* %w_coeffs_addr_13, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_13"/></StgValue>
</operation>

<operation id="1186" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:56  %w_coeffs_load_14 = load i32* %w_coeffs_addr_14, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_14"/></StgValue>
</operation>

<operation id="1187" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:60  %w_coeffs_load_15 = load i32* %w_coeffs_addr_15, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1188" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:49  %tmp_84_11 = call fastcc i25 @reduce32(i32 %w_coeffs_load_12)

]]></Node>
<StgValue><ssdm name="tmp_84_11"/></StgValue>
</operation>

<operation id="1189" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_84_12 = call fastcc i25 @reduce32(i32 %w_coeffs_load_13)

]]></Node>
<StgValue><ssdm name="tmp_84_12"/></StgValue>
</operation>

<operation id="1190" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:56  %w_coeffs_load_14 = load i32* %w_coeffs_addr_14, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_14"/></StgValue>
</operation>

<operation id="1191" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:60  %w_coeffs_load_15 = load i32* %w_coeffs_addr_15, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_15"/></StgValue>
</operation>

<operation id="1192" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:64  %w_coeffs_load_16 = load i32* %w_coeffs_addr_16, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_16"/></StgValue>
</operation>

<operation id="1193" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:68  %w_coeffs_load_17 = load i32* %w_coeffs_addr_17, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1194" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:57  %tmp_84_13 = call fastcc i25 @reduce32(i32 %w_coeffs_load_14)

]]></Node>
<StgValue><ssdm name="tmp_84_13"/></StgValue>
</operation>

<operation id="1195" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_84_14 = call fastcc i25 @reduce32(i32 %w_coeffs_load_15)

]]></Node>
<StgValue><ssdm name="tmp_84_14"/></StgValue>
</operation>

<operation id="1196" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:64  %w_coeffs_load_16 = load i32* %w_coeffs_addr_16, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_16"/></StgValue>
</operation>

<operation id="1197" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:68  %w_coeffs_load_17 = load i32* %w_coeffs_addr_17, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_17"/></StgValue>
</operation>

<operation id="1198" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:72  %w_coeffs_load_18 = load i32* %w_coeffs_addr_18, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_18"/></StgValue>
</operation>

<operation id="1199" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:76  %w_coeffs_load_19 = load i32* %w_coeffs_addr_19, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1200" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:65  %tmp_84_15 = call fastcc i25 @reduce32(i32 %w_coeffs_load_16)

]]></Node>
<StgValue><ssdm name="tmp_84_15"/></StgValue>
</operation>

<operation id="1201" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:69  %tmp_84_16 = call fastcc i25 @reduce32(i32 %w_coeffs_load_17)

]]></Node>
<StgValue><ssdm name="tmp_84_16"/></StgValue>
</operation>

<operation id="1202" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:72  %w_coeffs_load_18 = load i32* %w_coeffs_addr_18, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_18"/></StgValue>
</operation>

<operation id="1203" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:76  %w_coeffs_load_19 = load i32* %w_coeffs_addr_19, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_19"/></StgValue>
</operation>

<operation id="1204" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:80  %w_coeffs_load_20 = load i32* %w_coeffs_addr_20, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_20"/></StgValue>
</operation>

<operation id="1205" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:84  %w_coeffs_load_21 = load i32* %w_coeffs_addr_21, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_21"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1206" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:73  %tmp_84_17 = call fastcc i25 @reduce32(i32 %w_coeffs_load_18)

]]></Node>
<StgValue><ssdm name="tmp_84_17"/></StgValue>
</operation>

<operation id="1207" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:77  %tmp_84_18 = call fastcc i25 @reduce32(i32 %w_coeffs_load_19)

]]></Node>
<StgValue><ssdm name="tmp_84_18"/></StgValue>
</operation>

<operation id="1208" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:80  %w_coeffs_load_20 = load i32* %w_coeffs_addr_20, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_20"/></StgValue>
</operation>

<operation id="1209" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:84  %w_coeffs_load_21 = load i32* %w_coeffs_addr_21, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_21"/></StgValue>
</operation>

<operation id="1210" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:88  %w_coeffs_load_22 = load i32* %w_coeffs_addr_22, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_22"/></StgValue>
</operation>

<operation id="1211" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:92  %w_coeffs_load_23 = load i32* %w_coeffs_addr_23, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1212" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:81  %tmp_84_19 = call fastcc i25 @reduce32(i32 %w_coeffs_load_20)

]]></Node>
<StgValue><ssdm name="tmp_84_19"/></StgValue>
</operation>

<operation id="1213" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:85  %tmp_84_20 = call fastcc i25 @reduce32(i32 %w_coeffs_load_21)

]]></Node>
<StgValue><ssdm name="tmp_84_20"/></StgValue>
</operation>

<operation id="1214" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:88  %w_coeffs_load_22 = load i32* %w_coeffs_addr_22, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_22"/></StgValue>
</operation>

<operation id="1215" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:92  %w_coeffs_load_23 = load i32* %w_coeffs_addr_23, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_23"/></StgValue>
</operation>

<operation id="1216" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:96  %w_coeffs_load_24 = load i32* %w_coeffs_addr_24, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_24"/></StgValue>
</operation>

<operation id="1217" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:100  %w_coeffs_load_25 = load i32* %w_coeffs_addr_25, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_25"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1218" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:89  %tmp_84_21 = call fastcc i25 @reduce32(i32 %w_coeffs_load_22)

]]></Node>
<StgValue><ssdm name="tmp_84_21"/></StgValue>
</operation>

<operation id="1219" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:93  %tmp_84_22 = call fastcc i25 @reduce32(i32 %w_coeffs_load_23)

]]></Node>
<StgValue><ssdm name="tmp_84_22"/></StgValue>
</operation>

<operation id="1220" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:96  %w_coeffs_load_24 = load i32* %w_coeffs_addr_24, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_24"/></StgValue>
</operation>

<operation id="1221" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:100  %w_coeffs_load_25 = load i32* %w_coeffs_addr_25, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_25"/></StgValue>
</operation>

<operation id="1222" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:104  %w_coeffs_load_26 = load i32* %w_coeffs_addr_26, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_26"/></StgValue>
</operation>

<operation id="1223" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:108  %w_coeffs_load_27 = load i32* %w_coeffs_addr_27, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_27"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1224" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:97  %tmp_84_23 = call fastcc i25 @reduce32(i32 %w_coeffs_load_24)

]]></Node>
<StgValue><ssdm name="tmp_84_23"/></StgValue>
</operation>

<operation id="1225" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:101  %tmp_84_24 = call fastcc i25 @reduce32(i32 %w_coeffs_load_25)

]]></Node>
<StgValue><ssdm name="tmp_84_24"/></StgValue>
</operation>

<operation id="1226" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:104  %w_coeffs_load_26 = load i32* %w_coeffs_addr_26, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_26"/></StgValue>
</operation>

<operation id="1227" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:108  %w_coeffs_load_27 = load i32* %w_coeffs_addr_27, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_27"/></StgValue>
</operation>

<operation id="1228" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:112  %w_coeffs_load_28 = load i32* %w_coeffs_addr_28, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_28"/></StgValue>
</operation>

<operation id="1229" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:116  %w_coeffs_load_29 = load i32* %w_coeffs_addr_29, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1230" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:105  %tmp_84_25 = call fastcc i25 @reduce32(i32 %w_coeffs_load_26)

]]></Node>
<StgValue><ssdm name="tmp_84_25"/></StgValue>
</operation>

<operation id="1231" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:109  %tmp_84_26 = call fastcc i25 @reduce32(i32 %w_coeffs_load_27)

]]></Node>
<StgValue><ssdm name="tmp_84_26"/></StgValue>
</operation>

<operation id="1232" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:112  %w_coeffs_load_28 = load i32* %w_coeffs_addr_28, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_28"/></StgValue>
</operation>

<operation id="1233" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:116  %w_coeffs_load_29 = load i32* %w_coeffs_addr_29, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_29"/></StgValue>
</operation>

<operation id="1234" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:120  %w_coeffs_load_30 = load i32* %w_coeffs_addr_30, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_30"/></StgValue>
</operation>

<operation id="1235" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:124  %w_coeffs_load_31 = load i32* %w_coeffs_addr_31, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_31"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1236" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:113  %tmp_84_27 = call fastcc i25 @reduce32(i32 %w_coeffs_load_28)

]]></Node>
<StgValue><ssdm name="tmp_84_27"/></StgValue>
</operation>

<operation id="1237" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:117  %tmp_84_28 = call fastcc i25 @reduce32(i32 %w_coeffs_load_29)

]]></Node>
<StgValue><ssdm name="tmp_84_28"/></StgValue>
</operation>

<operation id="1238" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:120  %w_coeffs_load_30 = load i32* %w_coeffs_addr_30, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_30"/></StgValue>
</operation>

<operation id="1239" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:124  %w_coeffs_load_31 = load i32* %w_coeffs_addr_31, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_31"/></StgValue>
</operation>

<operation id="1240" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:128  %w_coeffs_load_32 = load i32* %w_coeffs_addr_32, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_32"/></StgValue>
</operation>

<operation id="1241" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:132  %w_coeffs_load_33 = load i32* %w_coeffs_addr_33, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_33"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1242" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:121  %tmp_84_29 = call fastcc i25 @reduce32(i32 %w_coeffs_load_30)

]]></Node>
<StgValue><ssdm name="tmp_84_29"/></StgValue>
</operation>

<operation id="1243" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:125  %tmp_84_30 = call fastcc i25 @reduce32(i32 %w_coeffs_load_31)

]]></Node>
<StgValue><ssdm name="tmp_84_30"/></StgValue>
</operation>

<operation id="1244" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:128  %w_coeffs_load_32 = load i32* %w_coeffs_addr_32, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_32"/></StgValue>
</operation>

<operation id="1245" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:132  %w_coeffs_load_33 = load i32* %w_coeffs_addr_33, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_33"/></StgValue>
</operation>

<operation id="1246" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:136  %w_coeffs_load_34 = load i32* %w_coeffs_addr_34, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_34"/></StgValue>
</operation>

<operation id="1247" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:140  %w_coeffs_load_35 = load i32* %w_coeffs_addr_35, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_35"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1248" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:129  %tmp_84_31 = call fastcc i25 @reduce32(i32 %w_coeffs_load_32)

]]></Node>
<StgValue><ssdm name="tmp_84_31"/></StgValue>
</operation>

<operation id="1249" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:133  %tmp_84_32 = call fastcc i25 @reduce32(i32 %w_coeffs_load_33)

]]></Node>
<StgValue><ssdm name="tmp_84_32"/></StgValue>
</operation>

<operation id="1250" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:136  %w_coeffs_load_34 = load i32* %w_coeffs_addr_34, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_34"/></StgValue>
</operation>

<operation id="1251" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:140  %w_coeffs_load_35 = load i32* %w_coeffs_addr_35, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_35"/></StgValue>
</operation>

<operation id="1252" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:144  %w_coeffs_load_36 = load i32* %w_coeffs_addr_36, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_36"/></StgValue>
</operation>

<operation id="1253" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:148  %w_coeffs_load_37 = load i32* %w_coeffs_addr_37, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_37"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1254" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:137  %tmp_84_33 = call fastcc i25 @reduce32(i32 %w_coeffs_load_34)

]]></Node>
<StgValue><ssdm name="tmp_84_33"/></StgValue>
</operation>

<operation id="1255" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:141  %tmp_84_34 = call fastcc i25 @reduce32(i32 %w_coeffs_load_35)

]]></Node>
<StgValue><ssdm name="tmp_84_34"/></StgValue>
</operation>

<operation id="1256" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:144  %w_coeffs_load_36 = load i32* %w_coeffs_addr_36, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_36"/></StgValue>
</operation>

<operation id="1257" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:148  %w_coeffs_load_37 = load i32* %w_coeffs_addr_37, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_37"/></StgValue>
</operation>

<operation id="1258" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:152  %w_coeffs_load_38 = load i32* %w_coeffs_addr_38, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_38"/></StgValue>
</operation>

<operation id="1259" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:156  %w_coeffs_load_39 = load i32* %w_coeffs_addr_39, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_39"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1260" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:145  %tmp_84_35 = call fastcc i25 @reduce32(i32 %w_coeffs_load_36)

]]></Node>
<StgValue><ssdm name="tmp_84_35"/></StgValue>
</operation>

<operation id="1261" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:149  %tmp_84_36 = call fastcc i25 @reduce32(i32 %w_coeffs_load_37)

]]></Node>
<StgValue><ssdm name="tmp_84_36"/></StgValue>
</operation>

<operation id="1262" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:152  %w_coeffs_load_38 = load i32* %w_coeffs_addr_38, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_38"/></StgValue>
</operation>

<operation id="1263" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:156  %w_coeffs_load_39 = load i32* %w_coeffs_addr_39, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_39"/></StgValue>
</operation>

<operation id="1264" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:160  %w_coeffs_load_40 = load i32* %w_coeffs_addr_40, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_40"/></StgValue>
</operation>

<operation id="1265" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:164  %w_coeffs_load_41 = load i32* %w_coeffs_addr_41, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_41"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1266" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:153  %tmp_84_37 = call fastcc i25 @reduce32(i32 %w_coeffs_load_38)

]]></Node>
<StgValue><ssdm name="tmp_84_37"/></StgValue>
</operation>

<operation id="1267" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:157  %tmp_84_38 = call fastcc i25 @reduce32(i32 %w_coeffs_load_39)

]]></Node>
<StgValue><ssdm name="tmp_84_38"/></StgValue>
</operation>

<operation id="1268" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:160  %w_coeffs_load_40 = load i32* %w_coeffs_addr_40, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_40"/></StgValue>
</operation>

<operation id="1269" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:164  %w_coeffs_load_41 = load i32* %w_coeffs_addr_41, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_41"/></StgValue>
</operation>

<operation id="1270" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:168  %w_coeffs_load_42 = load i32* %w_coeffs_addr_42, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_42"/></StgValue>
</operation>

<operation id="1271" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:172  %w_coeffs_load_43 = load i32* %w_coeffs_addr_43, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_43"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1272" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:161  %tmp_84_39 = call fastcc i25 @reduce32(i32 %w_coeffs_load_40)

]]></Node>
<StgValue><ssdm name="tmp_84_39"/></StgValue>
</operation>

<operation id="1273" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:165  %tmp_84_40 = call fastcc i25 @reduce32(i32 %w_coeffs_load_41)

]]></Node>
<StgValue><ssdm name="tmp_84_40"/></StgValue>
</operation>

<operation id="1274" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:168  %w_coeffs_load_42 = load i32* %w_coeffs_addr_42, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_42"/></StgValue>
</operation>

<operation id="1275" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:172  %w_coeffs_load_43 = load i32* %w_coeffs_addr_43, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_43"/></StgValue>
</operation>

<operation id="1276" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:176  %w_coeffs_load_44 = load i32* %w_coeffs_addr_44, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_44"/></StgValue>
</operation>

<operation id="1277" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:180  %w_coeffs_load_45 = load i32* %w_coeffs_addr_45, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_45"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1278" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:169  %tmp_84_41 = call fastcc i25 @reduce32(i32 %w_coeffs_load_42)

]]></Node>
<StgValue><ssdm name="tmp_84_41"/></StgValue>
</operation>

<operation id="1279" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:173  %tmp_84_42 = call fastcc i25 @reduce32(i32 %w_coeffs_load_43)

]]></Node>
<StgValue><ssdm name="tmp_84_42"/></StgValue>
</operation>

<operation id="1280" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:176  %w_coeffs_load_44 = load i32* %w_coeffs_addr_44, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_44"/></StgValue>
</operation>

<operation id="1281" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:180  %w_coeffs_load_45 = load i32* %w_coeffs_addr_45, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_45"/></StgValue>
</operation>

<operation id="1282" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:184  %w_coeffs_load_46 = load i32* %w_coeffs_addr_46, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_46"/></StgValue>
</operation>

<operation id="1283" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:188  %w_coeffs_load_47 = load i32* %w_coeffs_addr_47, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_47"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1284" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:177  %tmp_84_43 = call fastcc i25 @reduce32(i32 %w_coeffs_load_44)

]]></Node>
<StgValue><ssdm name="tmp_84_43"/></StgValue>
</operation>

<operation id="1285" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:181  %tmp_84_44 = call fastcc i25 @reduce32(i32 %w_coeffs_load_45)

]]></Node>
<StgValue><ssdm name="tmp_84_44"/></StgValue>
</operation>

<operation id="1286" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:184  %w_coeffs_load_46 = load i32* %w_coeffs_addr_46, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_46"/></StgValue>
</operation>

<operation id="1287" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:188  %w_coeffs_load_47 = load i32* %w_coeffs_addr_47, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_47"/></StgValue>
</operation>

<operation id="1288" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:192  %w_coeffs_load_48 = load i32* %w_coeffs_addr_48, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_48"/></StgValue>
</operation>

<operation id="1289" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:196  %w_coeffs_load_49 = load i32* %w_coeffs_addr_49, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_49"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1290" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:185  %tmp_84_45 = call fastcc i25 @reduce32(i32 %w_coeffs_load_46)

]]></Node>
<StgValue><ssdm name="tmp_84_45"/></StgValue>
</operation>

<operation id="1291" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:189  %tmp_84_46 = call fastcc i25 @reduce32(i32 %w_coeffs_load_47)

]]></Node>
<StgValue><ssdm name="tmp_84_46"/></StgValue>
</operation>

<operation id="1292" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:192  %w_coeffs_load_48 = load i32* %w_coeffs_addr_48, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_48"/></StgValue>
</operation>

<operation id="1293" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:196  %w_coeffs_load_49 = load i32* %w_coeffs_addr_49, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_49"/></StgValue>
</operation>

<operation id="1294" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:200  %w_coeffs_load_50 = load i32* %w_coeffs_addr_50, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_50"/></StgValue>
</operation>

<operation id="1295" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:204  %w_coeffs_load_51 = load i32* %w_coeffs_addr_51, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_51"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1296" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:193  %tmp_84_47 = call fastcc i25 @reduce32(i32 %w_coeffs_load_48)

]]></Node>
<StgValue><ssdm name="tmp_84_47"/></StgValue>
</operation>

<operation id="1297" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:197  %tmp_84_48 = call fastcc i25 @reduce32(i32 %w_coeffs_load_49)

]]></Node>
<StgValue><ssdm name="tmp_84_48"/></StgValue>
</operation>

<operation id="1298" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:200  %w_coeffs_load_50 = load i32* %w_coeffs_addr_50, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_50"/></StgValue>
</operation>

<operation id="1299" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:204  %w_coeffs_load_51 = load i32* %w_coeffs_addr_51, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_51"/></StgValue>
</operation>

<operation id="1300" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:208  %w_coeffs_load_52 = load i32* %w_coeffs_addr_52, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_52"/></StgValue>
</operation>

<operation id="1301" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:212  %w_coeffs_load_53 = load i32* %w_coeffs_addr_53, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_53"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1302" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:201  %tmp_84_49 = call fastcc i25 @reduce32(i32 %w_coeffs_load_50)

]]></Node>
<StgValue><ssdm name="tmp_84_49"/></StgValue>
</operation>

<operation id="1303" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:205  %tmp_84_50 = call fastcc i25 @reduce32(i32 %w_coeffs_load_51)

]]></Node>
<StgValue><ssdm name="tmp_84_50"/></StgValue>
</operation>

<operation id="1304" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:208  %w_coeffs_load_52 = load i32* %w_coeffs_addr_52, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_52"/></StgValue>
</operation>

<operation id="1305" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:212  %w_coeffs_load_53 = load i32* %w_coeffs_addr_53, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_53"/></StgValue>
</operation>

<operation id="1306" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:216  %w_coeffs_load_54 = load i32* %w_coeffs_addr_54, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_54"/></StgValue>
</operation>

<operation id="1307" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:220  %w_coeffs_load_55 = load i32* %w_coeffs_addr_55, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_55"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1308" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:209  %tmp_84_51 = call fastcc i25 @reduce32(i32 %w_coeffs_load_52)

]]></Node>
<StgValue><ssdm name="tmp_84_51"/></StgValue>
</operation>

<operation id="1309" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:213  %tmp_84_52 = call fastcc i25 @reduce32(i32 %w_coeffs_load_53)

]]></Node>
<StgValue><ssdm name="tmp_84_52"/></StgValue>
</operation>

<operation id="1310" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:216  %w_coeffs_load_54 = load i32* %w_coeffs_addr_54, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_54"/></StgValue>
</operation>

<operation id="1311" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:220  %w_coeffs_load_55 = load i32* %w_coeffs_addr_55, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_55"/></StgValue>
</operation>

<operation id="1312" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:224  %w_coeffs_load_56 = load i32* %w_coeffs_addr_56, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_56"/></StgValue>
</operation>

<operation id="1313" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:228  %w_coeffs_load_57 = load i32* %w_coeffs_addr_57, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_57"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1314" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:217  %tmp_84_53 = call fastcc i25 @reduce32(i32 %w_coeffs_load_54)

]]></Node>
<StgValue><ssdm name="tmp_84_53"/></StgValue>
</operation>

<operation id="1315" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:221  %tmp_84_54 = call fastcc i25 @reduce32(i32 %w_coeffs_load_55)

]]></Node>
<StgValue><ssdm name="tmp_84_54"/></StgValue>
</operation>

<operation id="1316" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:224  %w_coeffs_load_56 = load i32* %w_coeffs_addr_56, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_56"/></StgValue>
</operation>

<operation id="1317" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:228  %w_coeffs_load_57 = load i32* %w_coeffs_addr_57, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_57"/></StgValue>
</operation>

<operation id="1318" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:232  %w_coeffs_load_58 = load i32* %w_coeffs_addr_58, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_58"/></StgValue>
</operation>

<operation id="1319" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:236  %w_coeffs_load_59 = load i32* %w_coeffs_addr_59, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_59"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1320" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:225  %tmp_84_55 = call fastcc i25 @reduce32(i32 %w_coeffs_load_56)

]]></Node>
<StgValue><ssdm name="tmp_84_55"/></StgValue>
</operation>

<operation id="1321" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:229  %tmp_84_56 = call fastcc i25 @reduce32(i32 %w_coeffs_load_57)

]]></Node>
<StgValue><ssdm name="tmp_84_56"/></StgValue>
</operation>

<operation id="1322" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:232  %w_coeffs_load_58 = load i32* %w_coeffs_addr_58, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_58"/></StgValue>
</operation>

<operation id="1323" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:236  %w_coeffs_load_59 = load i32* %w_coeffs_addr_59, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_59"/></StgValue>
</operation>

<operation id="1324" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:240  %w_coeffs_load_60 = load i32* %w_coeffs_addr_60, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_60"/></StgValue>
</operation>

<operation id="1325" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:244  %w_coeffs_load_61 = load i32* %w_coeffs_addr_61, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_61"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1326" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:233  %tmp_84_57 = call fastcc i25 @reduce32(i32 %w_coeffs_load_58)

]]></Node>
<StgValue><ssdm name="tmp_84_57"/></StgValue>
</operation>

<operation id="1327" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:237  %tmp_84_58 = call fastcc i25 @reduce32(i32 %w_coeffs_load_59)

]]></Node>
<StgValue><ssdm name="tmp_84_58"/></StgValue>
</operation>

<operation id="1328" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:240  %w_coeffs_load_60 = load i32* %w_coeffs_addr_60, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_60"/></StgValue>
</operation>

<operation id="1329" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:244  %w_coeffs_load_61 = load i32* %w_coeffs_addr_61, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_61"/></StgValue>
</operation>

<operation id="1330" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:248  %w_coeffs_load_62 = load i32* %w_coeffs_addr_62, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_62"/></StgValue>
</operation>

<operation id="1331" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:252  %w_coeffs_load_63 = load i32* %w_coeffs_addr_63, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_63"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1332" st_id="48" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:241  %tmp_84_59 = call fastcc i25 @reduce32(i32 %w_coeffs_load_60)

]]></Node>
<StgValue><ssdm name="tmp_84_59"/></StgValue>
</operation>

<operation id="1333" st_id="48" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:245  %tmp_84_60 = call fastcc i25 @reduce32(i32 %w_coeffs_load_61)

]]></Node>
<StgValue><ssdm name="tmp_84_60"/></StgValue>
</operation>

<operation id="1334" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:248  %w_coeffs_load_62 = load i32* %w_coeffs_addr_62, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_62"/></StgValue>
</operation>

<operation id="1335" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:252  %w_coeffs_load_63 = load i32* %w_coeffs_addr_63, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_63"/></StgValue>
</operation>

<operation id="1336" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:256  %w_coeffs_load_64 = load i32* %w_coeffs_addr_64, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_64"/></StgValue>
</operation>

<operation id="1337" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:260  %w_coeffs_load_65 = load i32* %w_coeffs_addr_65, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_65"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1338" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:249  %tmp_84_61 = call fastcc i25 @reduce32(i32 %w_coeffs_load_62)

]]></Node>
<StgValue><ssdm name="tmp_84_61"/></StgValue>
</operation>

<operation id="1339" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:253  %tmp_84_62 = call fastcc i25 @reduce32(i32 %w_coeffs_load_63)

]]></Node>
<StgValue><ssdm name="tmp_84_62"/></StgValue>
</operation>

<operation id="1340" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:256  %w_coeffs_load_64 = load i32* %w_coeffs_addr_64, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_64"/></StgValue>
</operation>

<operation id="1341" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:260  %w_coeffs_load_65 = load i32* %w_coeffs_addr_65, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_65"/></StgValue>
</operation>

<operation id="1342" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:264  %w_coeffs_load_66 = load i32* %w_coeffs_addr_66, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_66"/></StgValue>
</operation>

<operation id="1343" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:268  %w_coeffs_load_67 = load i32* %w_coeffs_addr_67, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_67"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1344" st_id="50" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:257  %tmp_84_63 = call fastcc i25 @reduce32(i32 %w_coeffs_load_64)

]]></Node>
<StgValue><ssdm name="tmp_84_63"/></StgValue>
</operation>

<operation id="1345" st_id="50" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:261  %tmp_84_64 = call fastcc i25 @reduce32(i32 %w_coeffs_load_65)

]]></Node>
<StgValue><ssdm name="tmp_84_64"/></StgValue>
</operation>

<operation id="1346" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:264  %w_coeffs_load_66 = load i32* %w_coeffs_addr_66, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_66"/></StgValue>
</operation>

<operation id="1347" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:268  %w_coeffs_load_67 = load i32* %w_coeffs_addr_67, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_67"/></StgValue>
</operation>

<operation id="1348" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:272  %w_coeffs_load_68 = load i32* %w_coeffs_addr_68, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_68"/></StgValue>
</operation>

<operation id="1349" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:276  %w_coeffs_load_69 = load i32* %w_coeffs_addr_69, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_69"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1350" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:265  %tmp_84_65 = call fastcc i25 @reduce32(i32 %w_coeffs_load_66)

]]></Node>
<StgValue><ssdm name="tmp_84_65"/></StgValue>
</operation>

<operation id="1351" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:269  %tmp_84_66 = call fastcc i25 @reduce32(i32 %w_coeffs_load_67)

]]></Node>
<StgValue><ssdm name="tmp_84_66"/></StgValue>
</operation>

<operation id="1352" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:272  %w_coeffs_load_68 = load i32* %w_coeffs_addr_68, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_68"/></StgValue>
</operation>

<operation id="1353" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:276  %w_coeffs_load_69 = load i32* %w_coeffs_addr_69, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_69"/></StgValue>
</operation>

<operation id="1354" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:280  %w_coeffs_load_70 = load i32* %w_coeffs_addr_70, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_70"/></StgValue>
</operation>

<operation id="1355" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:284  %w_coeffs_load_71 = load i32* %w_coeffs_addr_71, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_71"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1356" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:273  %tmp_84_67 = call fastcc i25 @reduce32(i32 %w_coeffs_load_68)

]]></Node>
<StgValue><ssdm name="tmp_84_67"/></StgValue>
</operation>

<operation id="1357" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:277  %tmp_84_68 = call fastcc i25 @reduce32(i32 %w_coeffs_load_69)

]]></Node>
<StgValue><ssdm name="tmp_84_68"/></StgValue>
</operation>

<operation id="1358" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:280  %w_coeffs_load_70 = load i32* %w_coeffs_addr_70, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_70"/></StgValue>
</operation>

<operation id="1359" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:284  %w_coeffs_load_71 = load i32* %w_coeffs_addr_71, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_71"/></StgValue>
</operation>

<operation id="1360" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:288  %w_coeffs_load_72 = load i32* %w_coeffs_addr_72, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_72"/></StgValue>
</operation>

<operation id="1361" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:292  %w_coeffs_load_73 = load i32* %w_coeffs_addr_73, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_73"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1362" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:281  %tmp_84_69 = call fastcc i25 @reduce32(i32 %w_coeffs_load_70)

]]></Node>
<StgValue><ssdm name="tmp_84_69"/></StgValue>
</operation>

<operation id="1363" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:285  %tmp_84_70 = call fastcc i25 @reduce32(i32 %w_coeffs_load_71)

]]></Node>
<StgValue><ssdm name="tmp_84_70"/></StgValue>
</operation>

<operation id="1364" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:288  %w_coeffs_load_72 = load i32* %w_coeffs_addr_72, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_72"/></StgValue>
</operation>

<operation id="1365" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:292  %w_coeffs_load_73 = load i32* %w_coeffs_addr_73, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_73"/></StgValue>
</operation>

<operation id="1366" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:296  %w_coeffs_load_74 = load i32* %w_coeffs_addr_74, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_74"/></StgValue>
</operation>

<operation id="1367" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:300  %w_coeffs_load_75 = load i32* %w_coeffs_addr_75, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_75"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1368" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:289  %tmp_84_71 = call fastcc i25 @reduce32(i32 %w_coeffs_load_72)

]]></Node>
<StgValue><ssdm name="tmp_84_71"/></StgValue>
</operation>

<operation id="1369" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:293  %tmp_84_72 = call fastcc i25 @reduce32(i32 %w_coeffs_load_73)

]]></Node>
<StgValue><ssdm name="tmp_84_72"/></StgValue>
</operation>

<operation id="1370" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:296  %w_coeffs_load_74 = load i32* %w_coeffs_addr_74, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_74"/></StgValue>
</operation>

<operation id="1371" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:300  %w_coeffs_load_75 = load i32* %w_coeffs_addr_75, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_75"/></StgValue>
</operation>

<operation id="1372" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:304  %w_coeffs_load_76 = load i32* %w_coeffs_addr_76, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_76"/></StgValue>
</operation>

<operation id="1373" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:308  %w_coeffs_load_77 = load i32* %w_coeffs_addr_77, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_77"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1374" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:297  %tmp_84_73 = call fastcc i25 @reduce32(i32 %w_coeffs_load_74)

]]></Node>
<StgValue><ssdm name="tmp_84_73"/></StgValue>
</operation>

<operation id="1375" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:301  %tmp_84_74 = call fastcc i25 @reduce32(i32 %w_coeffs_load_75)

]]></Node>
<StgValue><ssdm name="tmp_84_74"/></StgValue>
</operation>

<operation id="1376" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:304  %w_coeffs_load_76 = load i32* %w_coeffs_addr_76, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_76"/></StgValue>
</operation>

<operation id="1377" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:308  %w_coeffs_load_77 = load i32* %w_coeffs_addr_77, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_77"/></StgValue>
</operation>

<operation id="1378" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:312  %w_coeffs_load_78 = load i32* %w_coeffs_addr_78, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_78"/></StgValue>
</operation>

<operation id="1379" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:316  %w_coeffs_load_79 = load i32* %w_coeffs_addr_79, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_79"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1380" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:305  %tmp_84_75 = call fastcc i25 @reduce32(i32 %w_coeffs_load_76)

]]></Node>
<StgValue><ssdm name="tmp_84_75"/></StgValue>
</operation>

<operation id="1381" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:309  %tmp_84_76 = call fastcc i25 @reduce32(i32 %w_coeffs_load_77)

]]></Node>
<StgValue><ssdm name="tmp_84_76"/></StgValue>
</operation>

<operation id="1382" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:312  %w_coeffs_load_78 = load i32* %w_coeffs_addr_78, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_78"/></StgValue>
</operation>

<operation id="1383" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:316  %w_coeffs_load_79 = load i32* %w_coeffs_addr_79, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_79"/></StgValue>
</operation>

<operation id="1384" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:320  %w_coeffs_load_80 = load i32* %w_coeffs_addr_80, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_80"/></StgValue>
</operation>

<operation id="1385" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:324  %w_coeffs_load_81 = load i32* %w_coeffs_addr_81, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_81"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1386" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:313  %tmp_84_77 = call fastcc i25 @reduce32(i32 %w_coeffs_load_78)

]]></Node>
<StgValue><ssdm name="tmp_84_77"/></StgValue>
</operation>

<operation id="1387" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:317  %tmp_84_78 = call fastcc i25 @reduce32(i32 %w_coeffs_load_79)

]]></Node>
<StgValue><ssdm name="tmp_84_78"/></StgValue>
</operation>

<operation id="1388" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:320  %w_coeffs_load_80 = load i32* %w_coeffs_addr_80, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_80"/></StgValue>
</operation>

<operation id="1389" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:324  %w_coeffs_load_81 = load i32* %w_coeffs_addr_81, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_81"/></StgValue>
</operation>

<operation id="1390" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:328  %w_coeffs_load_82 = load i32* %w_coeffs_addr_82, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_82"/></StgValue>
</operation>

<operation id="1391" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:332  %w_coeffs_load_83 = load i32* %w_coeffs_addr_83, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_83"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1392" st_id="58" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:321  %tmp_84_79 = call fastcc i25 @reduce32(i32 %w_coeffs_load_80)

]]></Node>
<StgValue><ssdm name="tmp_84_79"/></StgValue>
</operation>

<operation id="1393" st_id="58" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:325  %tmp_84_80 = call fastcc i25 @reduce32(i32 %w_coeffs_load_81)

]]></Node>
<StgValue><ssdm name="tmp_84_80"/></StgValue>
</operation>

<operation id="1394" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:328  %w_coeffs_load_82 = load i32* %w_coeffs_addr_82, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_82"/></StgValue>
</operation>

<operation id="1395" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:332  %w_coeffs_load_83 = load i32* %w_coeffs_addr_83, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_83"/></StgValue>
</operation>

<operation id="1396" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:336  %w_coeffs_load_84 = load i32* %w_coeffs_addr_84, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_84"/></StgValue>
</operation>

<operation id="1397" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:340  %w_coeffs_load_85 = load i32* %w_coeffs_addr_85, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_85"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1398" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:329  %tmp_84_81 = call fastcc i25 @reduce32(i32 %w_coeffs_load_82)

]]></Node>
<StgValue><ssdm name="tmp_84_81"/></StgValue>
</operation>

<operation id="1399" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:333  %tmp_84_82 = call fastcc i25 @reduce32(i32 %w_coeffs_load_83)

]]></Node>
<StgValue><ssdm name="tmp_84_82"/></StgValue>
</operation>

<operation id="1400" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:336  %w_coeffs_load_84 = load i32* %w_coeffs_addr_84, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_84"/></StgValue>
</operation>

<operation id="1401" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:340  %w_coeffs_load_85 = load i32* %w_coeffs_addr_85, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_85"/></StgValue>
</operation>

<operation id="1402" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:344  %w_coeffs_load_86 = load i32* %w_coeffs_addr_86, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_86"/></StgValue>
</operation>

<operation id="1403" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:348  %w_coeffs_load_87 = load i32* %w_coeffs_addr_87, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_87"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1404" st_id="60" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:337  %tmp_84_83 = call fastcc i25 @reduce32(i32 %w_coeffs_load_84)

]]></Node>
<StgValue><ssdm name="tmp_84_83"/></StgValue>
</operation>

<operation id="1405" st_id="60" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:341  %tmp_84_84 = call fastcc i25 @reduce32(i32 %w_coeffs_load_85)

]]></Node>
<StgValue><ssdm name="tmp_84_84"/></StgValue>
</operation>

<operation id="1406" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:344  %w_coeffs_load_86 = load i32* %w_coeffs_addr_86, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_86"/></StgValue>
</operation>

<operation id="1407" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:348  %w_coeffs_load_87 = load i32* %w_coeffs_addr_87, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_87"/></StgValue>
</operation>

<operation id="1408" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:352  %w_coeffs_load_88 = load i32* %w_coeffs_addr_88, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_88"/></StgValue>
</operation>

<operation id="1409" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:356  %w_coeffs_load_89 = load i32* %w_coeffs_addr_89, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_89"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1410" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:345  %tmp_84_85 = call fastcc i25 @reduce32(i32 %w_coeffs_load_86)

]]></Node>
<StgValue><ssdm name="tmp_84_85"/></StgValue>
</operation>

<operation id="1411" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:349  %tmp_84_86 = call fastcc i25 @reduce32(i32 %w_coeffs_load_87)

]]></Node>
<StgValue><ssdm name="tmp_84_86"/></StgValue>
</operation>

<operation id="1412" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:352  %w_coeffs_load_88 = load i32* %w_coeffs_addr_88, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_88"/></StgValue>
</operation>

<operation id="1413" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:356  %w_coeffs_load_89 = load i32* %w_coeffs_addr_89, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_89"/></StgValue>
</operation>

<operation id="1414" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:360  %w_coeffs_load_90 = load i32* %w_coeffs_addr_90, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_90"/></StgValue>
</operation>

<operation id="1415" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:364  %w_coeffs_load_91 = load i32* %w_coeffs_addr_91, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_91"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1416" st_id="62" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:353  %tmp_84_87 = call fastcc i25 @reduce32(i32 %w_coeffs_load_88)

]]></Node>
<StgValue><ssdm name="tmp_84_87"/></StgValue>
</operation>

<operation id="1417" st_id="62" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:357  %tmp_84_88 = call fastcc i25 @reduce32(i32 %w_coeffs_load_89)

]]></Node>
<StgValue><ssdm name="tmp_84_88"/></StgValue>
</operation>

<operation id="1418" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:360  %w_coeffs_load_90 = load i32* %w_coeffs_addr_90, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_90"/></StgValue>
</operation>

<operation id="1419" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:364  %w_coeffs_load_91 = load i32* %w_coeffs_addr_91, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_91"/></StgValue>
</operation>

<operation id="1420" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:368  %w_coeffs_load_92 = load i32* %w_coeffs_addr_92, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_92"/></StgValue>
</operation>

<operation id="1421" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:372  %w_coeffs_load_93 = load i32* %w_coeffs_addr_93, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_93"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1422" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:361  %tmp_84_89 = call fastcc i25 @reduce32(i32 %w_coeffs_load_90)

]]></Node>
<StgValue><ssdm name="tmp_84_89"/></StgValue>
</operation>

<operation id="1423" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:365  %tmp_84_90 = call fastcc i25 @reduce32(i32 %w_coeffs_load_91)

]]></Node>
<StgValue><ssdm name="tmp_84_90"/></StgValue>
</operation>

<operation id="1424" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:368  %w_coeffs_load_92 = load i32* %w_coeffs_addr_92, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_92"/></StgValue>
</operation>

<operation id="1425" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:372  %w_coeffs_load_93 = load i32* %w_coeffs_addr_93, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_93"/></StgValue>
</operation>

<operation id="1426" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:376  %w_coeffs_load_94 = load i32* %w_coeffs_addr_94, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_94"/></StgValue>
</operation>

<operation id="1427" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:380  %w_coeffs_load_95 = load i32* %w_coeffs_addr_95, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_95"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1428" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:369  %tmp_84_91 = call fastcc i25 @reduce32(i32 %w_coeffs_load_92)

]]></Node>
<StgValue><ssdm name="tmp_84_91"/></StgValue>
</operation>

<operation id="1429" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:373  %tmp_84_92 = call fastcc i25 @reduce32(i32 %w_coeffs_load_93)

]]></Node>
<StgValue><ssdm name="tmp_84_92"/></StgValue>
</operation>

<operation id="1430" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:376  %w_coeffs_load_94 = load i32* %w_coeffs_addr_94, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_94"/></StgValue>
</operation>

<operation id="1431" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:380  %w_coeffs_load_95 = load i32* %w_coeffs_addr_95, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_95"/></StgValue>
</operation>

<operation id="1432" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:384  %w_coeffs_load_96 = load i32* %w_coeffs_addr_96, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_96"/></StgValue>
</operation>

<operation id="1433" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:388  %w_coeffs_load_97 = load i32* %w_coeffs_addr_97, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_97"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1434" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:377  %tmp_84_93 = call fastcc i25 @reduce32(i32 %w_coeffs_load_94)

]]></Node>
<StgValue><ssdm name="tmp_84_93"/></StgValue>
</operation>

<operation id="1435" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:381  %tmp_84_94 = call fastcc i25 @reduce32(i32 %w_coeffs_load_95)

]]></Node>
<StgValue><ssdm name="tmp_84_94"/></StgValue>
</operation>

<operation id="1436" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:384  %w_coeffs_load_96 = load i32* %w_coeffs_addr_96, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_96"/></StgValue>
</operation>

<operation id="1437" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:388  %w_coeffs_load_97 = load i32* %w_coeffs_addr_97, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_97"/></StgValue>
</operation>

<operation id="1438" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:392  %w_coeffs_load_98 = load i32* %w_coeffs_addr_98, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_98"/></StgValue>
</operation>

<operation id="1439" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:396  %w_coeffs_load_99 = load i32* %w_coeffs_addr_99, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_99"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1440" st_id="66" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:385  %tmp_84_95 = call fastcc i25 @reduce32(i32 %w_coeffs_load_96)

]]></Node>
<StgValue><ssdm name="tmp_84_95"/></StgValue>
</operation>

<operation id="1441" st_id="66" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:389  %tmp_84_96 = call fastcc i25 @reduce32(i32 %w_coeffs_load_97)

]]></Node>
<StgValue><ssdm name="tmp_84_96"/></StgValue>
</operation>

<operation id="1442" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:392  %w_coeffs_load_98 = load i32* %w_coeffs_addr_98, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_98"/></StgValue>
</operation>

<operation id="1443" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:396  %w_coeffs_load_99 = load i32* %w_coeffs_addr_99, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_99"/></StgValue>
</operation>

<operation id="1444" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:400  %w_coeffs_load_100 = load i32* %w_coeffs_addr_100, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_100"/></StgValue>
</operation>

<operation id="1445" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:404  %w_coeffs_load_101 = load i32* %w_coeffs_addr_101, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_101"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1446" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:393  %tmp_84_97 = call fastcc i25 @reduce32(i32 %w_coeffs_load_98)

]]></Node>
<StgValue><ssdm name="tmp_84_97"/></StgValue>
</operation>

<operation id="1447" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:397  %tmp_84_98 = call fastcc i25 @reduce32(i32 %w_coeffs_load_99)

]]></Node>
<StgValue><ssdm name="tmp_84_98"/></StgValue>
</operation>

<operation id="1448" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:400  %w_coeffs_load_100 = load i32* %w_coeffs_addr_100, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_100"/></StgValue>
</operation>

<operation id="1449" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:404  %w_coeffs_load_101 = load i32* %w_coeffs_addr_101, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_101"/></StgValue>
</operation>

<operation id="1450" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:408  %w_coeffs_load_102 = load i32* %w_coeffs_addr_102, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_102"/></StgValue>
</operation>

<operation id="1451" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:412  %w_coeffs_load_103 = load i32* %w_coeffs_addr_103, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_103"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1452" st_id="68" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:401  %tmp_84_99 = call fastcc i25 @reduce32(i32 %w_coeffs_load_100)

]]></Node>
<StgValue><ssdm name="tmp_84_99"/></StgValue>
</operation>

<operation id="1453" st_id="68" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:405  %tmp_84_100 = call fastcc i25 @reduce32(i32 %w_coeffs_load_101)

]]></Node>
<StgValue><ssdm name="tmp_84_100"/></StgValue>
</operation>

<operation id="1454" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:408  %w_coeffs_load_102 = load i32* %w_coeffs_addr_102, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_102"/></StgValue>
</operation>

<operation id="1455" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:412  %w_coeffs_load_103 = load i32* %w_coeffs_addr_103, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_103"/></StgValue>
</operation>

<operation id="1456" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:416  %w_coeffs_load_104 = load i32* %w_coeffs_addr_104, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_104"/></StgValue>
</operation>

<operation id="1457" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:420  %w_coeffs_load_105 = load i32* %w_coeffs_addr_105, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_105"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1458" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:409  %tmp_84_101 = call fastcc i25 @reduce32(i32 %w_coeffs_load_102)

]]></Node>
<StgValue><ssdm name="tmp_84_101"/></StgValue>
</operation>

<operation id="1459" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:413  %tmp_84_102 = call fastcc i25 @reduce32(i32 %w_coeffs_load_103)

]]></Node>
<StgValue><ssdm name="tmp_84_102"/></StgValue>
</operation>

<operation id="1460" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:416  %w_coeffs_load_104 = load i32* %w_coeffs_addr_104, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_104"/></StgValue>
</operation>

<operation id="1461" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:420  %w_coeffs_load_105 = load i32* %w_coeffs_addr_105, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_105"/></StgValue>
</operation>

<operation id="1462" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:424  %w_coeffs_load_106 = load i32* %w_coeffs_addr_106, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_106"/></StgValue>
</operation>

<operation id="1463" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:428  %w_coeffs_load_107 = load i32* %w_coeffs_addr_107, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_107"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1464" st_id="70" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:417  %tmp_84_103 = call fastcc i25 @reduce32(i32 %w_coeffs_load_104)

]]></Node>
<StgValue><ssdm name="tmp_84_103"/></StgValue>
</operation>

<operation id="1465" st_id="70" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:421  %tmp_84_104 = call fastcc i25 @reduce32(i32 %w_coeffs_load_105)

]]></Node>
<StgValue><ssdm name="tmp_84_104"/></StgValue>
</operation>

<operation id="1466" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:424  %w_coeffs_load_106 = load i32* %w_coeffs_addr_106, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_106"/></StgValue>
</operation>

<operation id="1467" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:428  %w_coeffs_load_107 = load i32* %w_coeffs_addr_107, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_107"/></StgValue>
</operation>

<operation id="1468" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:432  %w_coeffs_load_108 = load i32* %w_coeffs_addr_108, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_108"/></StgValue>
</operation>

<operation id="1469" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:436  %w_coeffs_load_109 = load i32* %w_coeffs_addr_109, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_109"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1470" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:425  %tmp_84_105 = call fastcc i25 @reduce32(i32 %w_coeffs_load_106)

]]></Node>
<StgValue><ssdm name="tmp_84_105"/></StgValue>
</operation>

<operation id="1471" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:429  %tmp_84_106 = call fastcc i25 @reduce32(i32 %w_coeffs_load_107)

]]></Node>
<StgValue><ssdm name="tmp_84_106"/></StgValue>
</operation>

<operation id="1472" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:432  %w_coeffs_load_108 = load i32* %w_coeffs_addr_108, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_108"/></StgValue>
</operation>

<operation id="1473" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:436  %w_coeffs_load_109 = load i32* %w_coeffs_addr_109, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_109"/></StgValue>
</operation>

<operation id="1474" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:440  %w_coeffs_load_110 = load i32* %w_coeffs_addr_110, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_110"/></StgValue>
</operation>

<operation id="1475" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:444  %w_coeffs_load_111 = load i32* %w_coeffs_addr_111, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_111"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1476" st_id="72" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:433  %tmp_84_107 = call fastcc i25 @reduce32(i32 %w_coeffs_load_108)

]]></Node>
<StgValue><ssdm name="tmp_84_107"/></StgValue>
</operation>

<operation id="1477" st_id="72" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:437  %tmp_84_108 = call fastcc i25 @reduce32(i32 %w_coeffs_load_109)

]]></Node>
<StgValue><ssdm name="tmp_84_108"/></StgValue>
</operation>

<operation id="1478" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:440  %w_coeffs_load_110 = load i32* %w_coeffs_addr_110, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_110"/></StgValue>
</operation>

<operation id="1479" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:444  %w_coeffs_load_111 = load i32* %w_coeffs_addr_111, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_111"/></StgValue>
</operation>

<operation id="1480" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:448  %w_coeffs_load_112 = load i32* %w_coeffs_addr_112, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_112"/></StgValue>
</operation>

<operation id="1481" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:452  %w_coeffs_load_113 = load i32* %w_coeffs_addr_113, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_113"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1482" st_id="73" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:441  %tmp_84_109 = call fastcc i25 @reduce32(i32 %w_coeffs_load_110)

]]></Node>
<StgValue><ssdm name="tmp_84_109"/></StgValue>
</operation>

<operation id="1483" st_id="73" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:445  %tmp_84_110 = call fastcc i25 @reduce32(i32 %w_coeffs_load_111)

]]></Node>
<StgValue><ssdm name="tmp_84_110"/></StgValue>
</operation>

<operation id="1484" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:448  %w_coeffs_load_112 = load i32* %w_coeffs_addr_112, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_112"/></StgValue>
</operation>

<operation id="1485" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:452  %w_coeffs_load_113 = load i32* %w_coeffs_addr_113, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_113"/></StgValue>
</operation>

<operation id="1486" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:456  %w_coeffs_load_114 = load i32* %w_coeffs_addr_114, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_114"/></StgValue>
</operation>

<operation id="1487" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:460  %w_coeffs_load_115 = load i32* %w_coeffs_addr_115, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_115"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1488" st_id="74" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:449  %tmp_84_111 = call fastcc i25 @reduce32(i32 %w_coeffs_load_112)

]]></Node>
<StgValue><ssdm name="tmp_84_111"/></StgValue>
</operation>

<operation id="1489" st_id="74" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:453  %tmp_84_112 = call fastcc i25 @reduce32(i32 %w_coeffs_load_113)

]]></Node>
<StgValue><ssdm name="tmp_84_112"/></StgValue>
</operation>

<operation id="1490" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:456  %w_coeffs_load_114 = load i32* %w_coeffs_addr_114, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_114"/></StgValue>
</operation>

<operation id="1491" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:460  %w_coeffs_load_115 = load i32* %w_coeffs_addr_115, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_115"/></StgValue>
</operation>

<operation id="1492" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:464  %w_coeffs_load_116 = load i32* %w_coeffs_addr_116, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_116"/></StgValue>
</operation>

<operation id="1493" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:468  %w_coeffs_load_117 = load i32* %w_coeffs_addr_117, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_117"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1494" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:457  %tmp_84_113 = call fastcc i25 @reduce32(i32 %w_coeffs_load_114)

]]></Node>
<StgValue><ssdm name="tmp_84_113"/></StgValue>
</operation>

<operation id="1495" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:461  %tmp_84_114 = call fastcc i25 @reduce32(i32 %w_coeffs_load_115)

]]></Node>
<StgValue><ssdm name="tmp_84_114"/></StgValue>
</operation>

<operation id="1496" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:464  %w_coeffs_load_116 = load i32* %w_coeffs_addr_116, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_116"/></StgValue>
</operation>

<operation id="1497" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:468  %w_coeffs_load_117 = load i32* %w_coeffs_addr_117, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_117"/></StgValue>
</operation>

<operation id="1498" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:472  %w_coeffs_load_118 = load i32* %w_coeffs_addr_118, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_118"/></StgValue>
</operation>

<operation id="1499" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:476  %w_coeffs_load_119 = load i32* %w_coeffs_addr_119, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_119"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1500" st_id="76" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:465  %tmp_84_115 = call fastcc i25 @reduce32(i32 %w_coeffs_load_116)

]]></Node>
<StgValue><ssdm name="tmp_84_115"/></StgValue>
</operation>

<operation id="1501" st_id="76" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:469  %tmp_84_116 = call fastcc i25 @reduce32(i32 %w_coeffs_load_117)

]]></Node>
<StgValue><ssdm name="tmp_84_116"/></StgValue>
</operation>

<operation id="1502" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:472  %w_coeffs_load_118 = load i32* %w_coeffs_addr_118, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_118"/></StgValue>
</operation>

<operation id="1503" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:476  %w_coeffs_load_119 = load i32* %w_coeffs_addr_119, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_119"/></StgValue>
</operation>

<operation id="1504" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:480  %w_coeffs_load_120 = load i32* %w_coeffs_addr_120, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_120"/></StgValue>
</operation>

<operation id="1505" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:484  %w_coeffs_load_121 = load i32* %w_coeffs_addr_121, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_121"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1506" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:473  %tmp_84_117 = call fastcc i25 @reduce32(i32 %w_coeffs_load_118)

]]></Node>
<StgValue><ssdm name="tmp_84_117"/></StgValue>
</operation>

<operation id="1507" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:477  %tmp_84_118 = call fastcc i25 @reduce32(i32 %w_coeffs_load_119)

]]></Node>
<StgValue><ssdm name="tmp_84_118"/></StgValue>
</operation>

<operation id="1508" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:480  %w_coeffs_load_120 = load i32* %w_coeffs_addr_120, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_120"/></StgValue>
</operation>

<operation id="1509" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:484  %w_coeffs_load_121 = load i32* %w_coeffs_addr_121, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_121"/></StgValue>
</operation>

<operation id="1510" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:488  %w_coeffs_load_122 = load i32* %w_coeffs_addr_122, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_122"/></StgValue>
</operation>

<operation id="1511" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:492  %w_coeffs_load_123 = load i32* %w_coeffs_addr_123, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_123"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1512" st_id="78" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:481  %tmp_84_119 = call fastcc i25 @reduce32(i32 %w_coeffs_load_120)

]]></Node>
<StgValue><ssdm name="tmp_84_119"/></StgValue>
</operation>

<operation id="1513" st_id="78" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:485  %tmp_84_120 = call fastcc i25 @reduce32(i32 %w_coeffs_load_121)

]]></Node>
<StgValue><ssdm name="tmp_84_120"/></StgValue>
</operation>

<operation id="1514" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:488  %w_coeffs_load_122 = load i32* %w_coeffs_addr_122, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_122"/></StgValue>
</operation>

<operation id="1515" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:492  %w_coeffs_load_123 = load i32* %w_coeffs_addr_123, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_123"/></StgValue>
</operation>

<operation id="1516" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:496  %w_coeffs_load_124 = load i32* %w_coeffs_addr_124, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_124"/></StgValue>
</operation>

<operation id="1517" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:500  %w_coeffs_load_125 = load i32* %w_coeffs_addr_125, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_125"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1518" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:489  %tmp_84_121 = call fastcc i25 @reduce32(i32 %w_coeffs_load_122)

]]></Node>
<StgValue><ssdm name="tmp_84_121"/></StgValue>
</operation>

<operation id="1519" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:493  %tmp_84_122 = call fastcc i25 @reduce32(i32 %w_coeffs_load_123)

]]></Node>
<StgValue><ssdm name="tmp_84_122"/></StgValue>
</operation>

<operation id="1520" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:496  %w_coeffs_load_124 = load i32* %w_coeffs_addr_124, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_124"/></StgValue>
</operation>

<operation id="1521" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:500  %w_coeffs_load_125 = load i32* %w_coeffs_addr_125, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_125"/></StgValue>
</operation>

<operation id="1522" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:504  %w_coeffs_load_126 = load i32* %w_coeffs_addr_126, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_126"/></StgValue>
</operation>

<operation id="1523" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:508  %w_coeffs_load_127 = load i32* %w_coeffs_addr_127, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_127"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1524" st_id="80" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:497  %tmp_84_123 = call fastcc i25 @reduce32(i32 %w_coeffs_load_124)

]]></Node>
<StgValue><ssdm name="tmp_84_123"/></StgValue>
</operation>

<operation id="1525" st_id="80" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:501  %tmp_84_124 = call fastcc i25 @reduce32(i32 %w_coeffs_load_125)

]]></Node>
<StgValue><ssdm name="tmp_84_124"/></StgValue>
</operation>

<operation id="1526" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:504  %w_coeffs_load_126 = load i32* %w_coeffs_addr_126, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_126"/></StgValue>
</operation>

<operation id="1527" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:508  %w_coeffs_load_127 = load i32* %w_coeffs_addr_127, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_127"/></StgValue>
</operation>

<operation id="1528" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:512  %w_coeffs_load_128 = load i32* %w_coeffs_addr_128, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_128"/></StgValue>
</operation>

<operation id="1529" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:516  %w_coeffs_load_129 = load i32* %w_coeffs_addr_129, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_129"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1530" st_id="81" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:505  %tmp_84_125 = call fastcc i25 @reduce32(i32 %w_coeffs_load_126)

]]></Node>
<StgValue><ssdm name="tmp_84_125"/></StgValue>
</operation>

<operation id="1531" st_id="81" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:509  %tmp_84_126 = call fastcc i25 @reduce32(i32 %w_coeffs_load_127)

]]></Node>
<StgValue><ssdm name="tmp_84_126"/></StgValue>
</operation>

<operation id="1532" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:512  %w_coeffs_load_128 = load i32* %w_coeffs_addr_128, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_128"/></StgValue>
</operation>

<operation id="1533" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:516  %w_coeffs_load_129 = load i32* %w_coeffs_addr_129, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_129"/></StgValue>
</operation>

<operation id="1534" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:520  %w_coeffs_load_130 = load i32* %w_coeffs_addr_130, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_130"/></StgValue>
</operation>

<operation id="1535" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:524  %w_coeffs_load_131 = load i32* %w_coeffs_addr_131, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_131"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1536" st_id="82" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:513  %tmp_84_127 = call fastcc i25 @reduce32(i32 %w_coeffs_load_128)

]]></Node>
<StgValue><ssdm name="tmp_84_127"/></StgValue>
</operation>

<operation id="1537" st_id="82" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:517  %tmp_84_128 = call fastcc i25 @reduce32(i32 %w_coeffs_load_129)

]]></Node>
<StgValue><ssdm name="tmp_84_128"/></StgValue>
</operation>

<operation id="1538" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:520  %w_coeffs_load_130 = load i32* %w_coeffs_addr_130, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_130"/></StgValue>
</operation>

<operation id="1539" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:524  %w_coeffs_load_131 = load i32* %w_coeffs_addr_131, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_131"/></StgValue>
</operation>

<operation id="1540" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:528  %w_coeffs_load_132 = load i32* %w_coeffs_addr_132, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_132"/></StgValue>
</operation>

<operation id="1541" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:532  %w_coeffs_load_133 = load i32* %w_coeffs_addr_133, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_133"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1542" st_id="83" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:521  %tmp_84_129 = call fastcc i25 @reduce32(i32 %w_coeffs_load_130)

]]></Node>
<StgValue><ssdm name="tmp_84_129"/></StgValue>
</operation>

<operation id="1543" st_id="83" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:525  %tmp_84_130 = call fastcc i25 @reduce32(i32 %w_coeffs_load_131)

]]></Node>
<StgValue><ssdm name="tmp_84_130"/></StgValue>
</operation>

<operation id="1544" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:528  %w_coeffs_load_132 = load i32* %w_coeffs_addr_132, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_132"/></StgValue>
</operation>

<operation id="1545" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:532  %w_coeffs_load_133 = load i32* %w_coeffs_addr_133, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_133"/></StgValue>
</operation>

<operation id="1546" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:536  %w_coeffs_load_134 = load i32* %w_coeffs_addr_134, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_134"/></StgValue>
</operation>

<operation id="1547" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:540  %w_coeffs_load_135 = load i32* %w_coeffs_addr_135, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_135"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1548" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:529  %tmp_84_131 = call fastcc i25 @reduce32(i32 %w_coeffs_load_132)

]]></Node>
<StgValue><ssdm name="tmp_84_131"/></StgValue>
</operation>

<operation id="1549" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:533  %tmp_84_132 = call fastcc i25 @reduce32(i32 %w_coeffs_load_133)

]]></Node>
<StgValue><ssdm name="tmp_84_132"/></StgValue>
</operation>

<operation id="1550" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:536  %w_coeffs_load_134 = load i32* %w_coeffs_addr_134, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_134"/></StgValue>
</operation>

<operation id="1551" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:540  %w_coeffs_load_135 = load i32* %w_coeffs_addr_135, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_135"/></StgValue>
</operation>

<operation id="1552" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:544  %w_coeffs_load_136 = load i32* %w_coeffs_addr_136, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_136"/></StgValue>
</operation>

<operation id="1553" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:548  %w_coeffs_load_137 = load i32* %w_coeffs_addr_137, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_137"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1554" st_id="85" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:537  %tmp_84_133 = call fastcc i25 @reduce32(i32 %w_coeffs_load_134)

]]></Node>
<StgValue><ssdm name="tmp_84_133"/></StgValue>
</operation>

<operation id="1555" st_id="85" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:541  %tmp_84_134 = call fastcc i25 @reduce32(i32 %w_coeffs_load_135)

]]></Node>
<StgValue><ssdm name="tmp_84_134"/></StgValue>
</operation>

<operation id="1556" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:544  %w_coeffs_load_136 = load i32* %w_coeffs_addr_136, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_136"/></StgValue>
</operation>

<operation id="1557" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:548  %w_coeffs_load_137 = load i32* %w_coeffs_addr_137, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_137"/></StgValue>
</operation>

<operation id="1558" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:552  %w_coeffs_load_138 = load i32* %w_coeffs_addr_138, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_138"/></StgValue>
</operation>

<operation id="1559" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:556  %w_coeffs_load_139 = load i32* %w_coeffs_addr_139, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_139"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1560" st_id="86" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:545  %tmp_84_135 = call fastcc i25 @reduce32(i32 %w_coeffs_load_136)

]]></Node>
<StgValue><ssdm name="tmp_84_135"/></StgValue>
</operation>

<operation id="1561" st_id="86" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:549  %tmp_84_136 = call fastcc i25 @reduce32(i32 %w_coeffs_load_137)

]]></Node>
<StgValue><ssdm name="tmp_84_136"/></StgValue>
</operation>

<operation id="1562" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:552  %w_coeffs_load_138 = load i32* %w_coeffs_addr_138, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_138"/></StgValue>
</operation>

<operation id="1563" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:556  %w_coeffs_load_139 = load i32* %w_coeffs_addr_139, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_139"/></StgValue>
</operation>

<operation id="1564" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:560  %w_coeffs_load_140 = load i32* %w_coeffs_addr_140, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_140"/></StgValue>
</operation>

<operation id="1565" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:564  %w_coeffs_load_141 = load i32* %w_coeffs_addr_141, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_141"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1566" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:553  %tmp_84_137 = call fastcc i25 @reduce32(i32 %w_coeffs_load_138)

]]></Node>
<StgValue><ssdm name="tmp_84_137"/></StgValue>
</operation>

<operation id="1567" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:557  %tmp_84_138 = call fastcc i25 @reduce32(i32 %w_coeffs_load_139)

]]></Node>
<StgValue><ssdm name="tmp_84_138"/></StgValue>
</operation>

<operation id="1568" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:560  %w_coeffs_load_140 = load i32* %w_coeffs_addr_140, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_140"/></StgValue>
</operation>

<operation id="1569" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:564  %w_coeffs_load_141 = load i32* %w_coeffs_addr_141, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_141"/></StgValue>
</operation>

<operation id="1570" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:568  %w_coeffs_load_142 = load i32* %w_coeffs_addr_142, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_142"/></StgValue>
</operation>

<operation id="1571" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:572  %w_coeffs_load_143 = load i32* %w_coeffs_addr_143, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_143"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1572" st_id="88" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:561  %tmp_84_139 = call fastcc i25 @reduce32(i32 %w_coeffs_load_140)

]]></Node>
<StgValue><ssdm name="tmp_84_139"/></StgValue>
</operation>

<operation id="1573" st_id="88" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:565  %tmp_84_140 = call fastcc i25 @reduce32(i32 %w_coeffs_load_141)

]]></Node>
<StgValue><ssdm name="tmp_84_140"/></StgValue>
</operation>

<operation id="1574" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:568  %w_coeffs_load_142 = load i32* %w_coeffs_addr_142, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_142"/></StgValue>
</operation>

<operation id="1575" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:572  %w_coeffs_load_143 = load i32* %w_coeffs_addr_143, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_143"/></StgValue>
</operation>

<operation id="1576" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:576  %w_coeffs_load_144 = load i32* %w_coeffs_addr_144, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_144"/></StgValue>
</operation>

<operation id="1577" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:580  %w_coeffs_load_145 = load i32* %w_coeffs_addr_145, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_145"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1578" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:569  %tmp_84_141 = call fastcc i25 @reduce32(i32 %w_coeffs_load_142)

]]></Node>
<StgValue><ssdm name="tmp_84_141"/></StgValue>
</operation>

<operation id="1579" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:573  %tmp_84_142 = call fastcc i25 @reduce32(i32 %w_coeffs_load_143)

]]></Node>
<StgValue><ssdm name="tmp_84_142"/></StgValue>
</operation>

<operation id="1580" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:576  %w_coeffs_load_144 = load i32* %w_coeffs_addr_144, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_144"/></StgValue>
</operation>

<operation id="1581" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:580  %w_coeffs_load_145 = load i32* %w_coeffs_addr_145, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_145"/></StgValue>
</operation>

<operation id="1582" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:584  %w_coeffs_load_146 = load i32* %w_coeffs_addr_146, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_146"/></StgValue>
</operation>

<operation id="1583" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:588  %w_coeffs_load_147 = load i32* %w_coeffs_addr_147, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_147"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1584" st_id="90" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:577  %tmp_84_143 = call fastcc i25 @reduce32(i32 %w_coeffs_load_144)

]]></Node>
<StgValue><ssdm name="tmp_84_143"/></StgValue>
</operation>

<operation id="1585" st_id="90" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:581  %tmp_84_144 = call fastcc i25 @reduce32(i32 %w_coeffs_load_145)

]]></Node>
<StgValue><ssdm name="tmp_84_144"/></StgValue>
</operation>

<operation id="1586" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:584  %w_coeffs_load_146 = load i32* %w_coeffs_addr_146, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_146"/></StgValue>
</operation>

<operation id="1587" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:588  %w_coeffs_load_147 = load i32* %w_coeffs_addr_147, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_147"/></StgValue>
</operation>

<operation id="1588" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:592  %w_coeffs_load_148 = load i32* %w_coeffs_addr_148, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_148"/></StgValue>
</operation>

<operation id="1589" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:596  %w_coeffs_load_149 = load i32* %w_coeffs_addr_149, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_149"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1590" st_id="91" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:585  %tmp_84_145 = call fastcc i25 @reduce32(i32 %w_coeffs_load_146)

]]></Node>
<StgValue><ssdm name="tmp_84_145"/></StgValue>
</operation>

<operation id="1591" st_id="91" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:589  %tmp_84_146 = call fastcc i25 @reduce32(i32 %w_coeffs_load_147)

]]></Node>
<StgValue><ssdm name="tmp_84_146"/></StgValue>
</operation>

<operation id="1592" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:592  %w_coeffs_load_148 = load i32* %w_coeffs_addr_148, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_148"/></StgValue>
</operation>

<operation id="1593" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:596  %w_coeffs_load_149 = load i32* %w_coeffs_addr_149, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_149"/></StgValue>
</operation>

<operation id="1594" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:600  %w_coeffs_load_150 = load i32* %w_coeffs_addr_150, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_150"/></StgValue>
</operation>

<operation id="1595" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:604  %w_coeffs_load_151 = load i32* %w_coeffs_addr_151, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_151"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1596" st_id="92" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:593  %tmp_84_147 = call fastcc i25 @reduce32(i32 %w_coeffs_load_148)

]]></Node>
<StgValue><ssdm name="tmp_84_147"/></StgValue>
</operation>

<operation id="1597" st_id="92" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:597  %tmp_84_148 = call fastcc i25 @reduce32(i32 %w_coeffs_load_149)

]]></Node>
<StgValue><ssdm name="tmp_84_148"/></StgValue>
</operation>

<operation id="1598" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:600  %w_coeffs_load_150 = load i32* %w_coeffs_addr_150, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_150"/></StgValue>
</operation>

<operation id="1599" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:604  %w_coeffs_load_151 = load i32* %w_coeffs_addr_151, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_151"/></StgValue>
</operation>

<operation id="1600" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:608  %w_coeffs_load_152 = load i32* %w_coeffs_addr_152, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_152"/></StgValue>
</operation>

<operation id="1601" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:612  %w_coeffs_load_153 = load i32* %w_coeffs_addr_153, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_153"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1602" st_id="93" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:601  %tmp_84_149 = call fastcc i25 @reduce32(i32 %w_coeffs_load_150)

]]></Node>
<StgValue><ssdm name="tmp_84_149"/></StgValue>
</operation>

<operation id="1603" st_id="93" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:605  %tmp_84_150 = call fastcc i25 @reduce32(i32 %w_coeffs_load_151)

]]></Node>
<StgValue><ssdm name="tmp_84_150"/></StgValue>
</operation>

<operation id="1604" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:608  %w_coeffs_load_152 = load i32* %w_coeffs_addr_152, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_152"/></StgValue>
</operation>

<operation id="1605" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:612  %w_coeffs_load_153 = load i32* %w_coeffs_addr_153, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_153"/></StgValue>
</operation>

<operation id="1606" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:616  %w_coeffs_load_154 = load i32* %w_coeffs_addr_154, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_154"/></StgValue>
</operation>

<operation id="1607" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:620  %w_coeffs_load_155 = load i32* %w_coeffs_addr_155, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_155"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1608" st_id="94" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:609  %tmp_84_151 = call fastcc i25 @reduce32(i32 %w_coeffs_load_152)

]]></Node>
<StgValue><ssdm name="tmp_84_151"/></StgValue>
</operation>

<operation id="1609" st_id="94" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:613  %tmp_84_152 = call fastcc i25 @reduce32(i32 %w_coeffs_load_153)

]]></Node>
<StgValue><ssdm name="tmp_84_152"/></StgValue>
</operation>

<operation id="1610" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:616  %w_coeffs_load_154 = load i32* %w_coeffs_addr_154, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_154"/></StgValue>
</operation>

<operation id="1611" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:620  %w_coeffs_load_155 = load i32* %w_coeffs_addr_155, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_155"/></StgValue>
</operation>

<operation id="1612" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:624  %w_coeffs_load_156 = load i32* %w_coeffs_addr_156, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_156"/></StgValue>
</operation>

<operation id="1613" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:628  %w_coeffs_load_157 = load i32* %w_coeffs_addr_157, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_157"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1614" st_id="95" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:617  %tmp_84_153 = call fastcc i25 @reduce32(i32 %w_coeffs_load_154)

]]></Node>
<StgValue><ssdm name="tmp_84_153"/></StgValue>
</operation>

<operation id="1615" st_id="95" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:621  %tmp_84_154 = call fastcc i25 @reduce32(i32 %w_coeffs_load_155)

]]></Node>
<StgValue><ssdm name="tmp_84_154"/></StgValue>
</operation>

<operation id="1616" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:624  %w_coeffs_load_156 = load i32* %w_coeffs_addr_156, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_156"/></StgValue>
</operation>

<operation id="1617" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:628  %w_coeffs_load_157 = load i32* %w_coeffs_addr_157, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_157"/></StgValue>
</operation>

<operation id="1618" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:632  %w_coeffs_load_158 = load i32* %w_coeffs_addr_158, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_158"/></StgValue>
</operation>

<operation id="1619" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:636  %w_coeffs_load_159 = load i32* %w_coeffs_addr_159, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_159"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1620" st_id="96" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:625  %tmp_84_155 = call fastcc i25 @reduce32(i32 %w_coeffs_load_156)

]]></Node>
<StgValue><ssdm name="tmp_84_155"/></StgValue>
</operation>

<operation id="1621" st_id="96" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:629  %tmp_84_156 = call fastcc i25 @reduce32(i32 %w_coeffs_load_157)

]]></Node>
<StgValue><ssdm name="tmp_84_156"/></StgValue>
</operation>

<operation id="1622" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:632  %w_coeffs_load_158 = load i32* %w_coeffs_addr_158, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_158"/></StgValue>
</operation>

<operation id="1623" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:636  %w_coeffs_load_159 = load i32* %w_coeffs_addr_159, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_159"/></StgValue>
</operation>

<operation id="1624" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:640  %w_coeffs_load_160 = load i32* %w_coeffs_addr_160, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_160"/></StgValue>
</operation>

<operation id="1625" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:644  %w_coeffs_load_161 = load i32* %w_coeffs_addr_161, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_161"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1626" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:633  %tmp_84_157 = call fastcc i25 @reduce32(i32 %w_coeffs_load_158)

]]></Node>
<StgValue><ssdm name="tmp_84_157"/></StgValue>
</operation>

<operation id="1627" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:637  %tmp_84_158 = call fastcc i25 @reduce32(i32 %w_coeffs_load_159)

]]></Node>
<StgValue><ssdm name="tmp_84_158"/></StgValue>
</operation>

<operation id="1628" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:640  %w_coeffs_load_160 = load i32* %w_coeffs_addr_160, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_160"/></StgValue>
</operation>

<operation id="1629" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:644  %w_coeffs_load_161 = load i32* %w_coeffs_addr_161, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_161"/></StgValue>
</operation>

<operation id="1630" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:648  %w_coeffs_load_162 = load i32* %w_coeffs_addr_162, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_162"/></StgValue>
</operation>

<operation id="1631" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:652  %w_coeffs_load_163 = load i32* %w_coeffs_addr_163, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_163"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1632" st_id="98" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:641  %tmp_84_159 = call fastcc i25 @reduce32(i32 %w_coeffs_load_160)

]]></Node>
<StgValue><ssdm name="tmp_84_159"/></StgValue>
</operation>

<operation id="1633" st_id="98" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:645  %tmp_84_160 = call fastcc i25 @reduce32(i32 %w_coeffs_load_161)

]]></Node>
<StgValue><ssdm name="tmp_84_160"/></StgValue>
</operation>

<operation id="1634" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:648  %w_coeffs_load_162 = load i32* %w_coeffs_addr_162, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_162"/></StgValue>
</operation>

<operation id="1635" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:652  %w_coeffs_load_163 = load i32* %w_coeffs_addr_163, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_163"/></StgValue>
</operation>

<operation id="1636" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:656  %w_coeffs_load_164 = load i32* %w_coeffs_addr_164, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_164"/></StgValue>
</operation>

<operation id="1637" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:660  %w_coeffs_load_165 = load i32* %w_coeffs_addr_165, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_165"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1638" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:649  %tmp_84_161 = call fastcc i25 @reduce32(i32 %w_coeffs_load_162)

]]></Node>
<StgValue><ssdm name="tmp_84_161"/></StgValue>
</operation>

<operation id="1639" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:653  %tmp_84_162 = call fastcc i25 @reduce32(i32 %w_coeffs_load_163)

]]></Node>
<StgValue><ssdm name="tmp_84_162"/></StgValue>
</operation>

<operation id="1640" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:656  %w_coeffs_load_164 = load i32* %w_coeffs_addr_164, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_164"/></StgValue>
</operation>

<operation id="1641" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:660  %w_coeffs_load_165 = load i32* %w_coeffs_addr_165, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_165"/></StgValue>
</operation>

<operation id="1642" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:664  %w_coeffs_load_166 = load i32* %w_coeffs_addr_166, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_166"/></StgValue>
</operation>

<operation id="1643" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:668  %w_coeffs_load_167 = load i32* %w_coeffs_addr_167, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_167"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1644" st_id="100" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:657  %tmp_84_163 = call fastcc i25 @reduce32(i32 %w_coeffs_load_164)

]]></Node>
<StgValue><ssdm name="tmp_84_163"/></StgValue>
</operation>

<operation id="1645" st_id="100" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:661  %tmp_84_164 = call fastcc i25 @reduce32(i32 %w_coeffs_load_165)

]]></Node>
<StgValue><ssdm name="tmp_84_164"/></StgValue>
</operation>

<operation id="1646" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:664  %w_coeffs_load_166 = load i32* %w_coeffs_addr_166, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_166"/></StgValue>
</operation>

<operation id="1647" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:668  %w_coeffs_load_167 = load i32* %w_coeffs_addr_167, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_167"/></StgValue>
</operation>

<operation id="1648" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:672  %w_coeffs_load_168 = load i32* %w_coeffs_addr_168, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_168"/></StgValue>
</operation>

<operation id="1649" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:676  %w_coeffs_load_169 = load i32* %w_coeffs_addr_169, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_169"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1650" st_id="101" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:665  %tmp_84_165 = call fastcc i25 @reduce32(i32 %w_coeffs_load_166)

]]></Node>
<StgValue><ssdm name="tmp_84_165"/></StgValue>
</operation>

<operation id="1651" st_id="101" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:669  %tmp_84_166 = call fastcc i25 @reduce32(i32 %w_coeffs_load_167)

]]></Node>
<StgValue><ssdm name="tmp_84_166"/></StgValue>
</operation>

<operation id="1652" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:672  %w_coeffs_load_168 = load i32* %w_coeffs_addr_168, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_168"/></StgValue>
</operation>

<operation id="1653" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:676  %w_coeffs_load_169 = load i32* %w_coeffs_addr_169, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_169"/></StgValue>
</operation>

<operation id="1654" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:680  %w_coeffs_load_170 = load i32* %w_coeffs_addr_170, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_170"/></StgValue>
</operation>

<operation id="1655" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:684  %w_coeffs_load_171 = load i32* %w_coeffs_addr_171, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_171"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1656" st_id="102" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:673  %tmp_84_167 = call fastcc i25 @reduce32(i32 %w_coeffs_load_168)

]]></Node>
<StgValue><ssdm name="tmp_84_167"/></StgValue>
</operation>

<operation id="1657" st_id="102" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:677  %tmp_84_168 = call fastcc i25 @reduce32(i32 %w_coeffs_load_169)

]]></Node>
<StgValue><ssdm name="tmp_84_168"/></StgValue>
</operation>

<operation id="1658" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:680  %w_coeffs_load_170 = load i32* %w_coeffs_addr_170, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_170"/></StgValue>
</operation>

<operation id="1659" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:684  %w_coeffs_load_171 = load i32* %w_coeffs_addr_171, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_171"/></StgValue>
</operation>

<operation id="1660" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:688  %w_coeffs_load_172 = load i32* %w_coeffs_addr_172, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_172"/></StgValue>
</operation>

<operation id="1661" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:692  %w_coeffs_load_173 = load i32* %w_coeffs_addr_173, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_173"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1662" st_id="103" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:681  %tmp_84_169 = call fastcc i25 @reduce32(i32 %w_coeffs_load_170)

]]></Node>
<StgValue><ssdm name="tmp_84_169"/></StgValue>
</operation>

<operation id="1663" st_id="103" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:685  %tmp_84_170 = call fastcc i25 @reduce32(i32 %w_coeffs_load_171)

]]></Node>
<StgValue><ssdm name="tmp_84_170"/></StgValue>
</operation>

<operation id="1664" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:688  %w_coeffs_load_172 = load i32* %w_coeffs_addr_172, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_172"/></StgValue>
</operation>

<operation id="1665" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:692  %w_coeffs_load_173 = load i32* %w_coeffs_addr_173, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_173"/></StgValue>
</operation>

<operation id="1666" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:696  %w_coeffs_load_174 = load i32* %w_coeffs_addr_174, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_174"/></StgValue>
</operation>

<operation id="1667" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:700  %w_coeffs_load_175 = load i32* %w_coeffs_addr_175, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_175"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1668" st_id="104" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:689  %tmp_84_171 = call fastcc i25 @reduce32(i32 %w_coeffs_load_172)

]]></Node>
<StgValue><ssdm name="tmp_84_171"/></StgValue>
</operation>

<operation id="1669" st_id="104" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:693  %tmp_84_172 = call fastcc i25 @reduce32(i32 %w_coeffs_load_173)

]]></Node>
<StgValue><ssdm name="tmp_84_172"/></StgValue>
</operation>

<operation id="1670" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:696  %w_coeffs_load_174 = load i32* %w_coeffs_addr_174, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_174"/></StgValue>
</operation>

<operation id="1671" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:700  %w_coeffs_load_175 = load i32* %w_coeffs_addr_175, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_175"/></StgValue>
</operation>

<operation id="1672" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:704  %w_coeffs_load_176 = load i32* %w_coeffs_addr_176, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_176"/></StgValue>
</operation>

<operation id="1673" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:708  %w_coeffs_load_177 = load i32* %w_coeffs_addr_177, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_177"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1674" st_id="105" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:697  %tmp_84_173 = call fastcc i25 @reduce32(i32 %w_coeffs_load_174)

]]></Node>
<StgValue><ssdm name="tmp_84_173"/></StgValue>
</operation>

<operation id="1675" st_id="105" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:701  %tmp_84_174 = call fastcc i25 @reduce32(i32 %w_coeffs_load_175)

]]></Node>
<StgValue><ssdm name="tmp_84_174"/></StgValue>
</operation>

<operation id="1676" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:704  %w_coeffs_load_176 = load i32* %w_coeffs_addr_176, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_176"/></StgValue>
</operation>

<operation id="1677" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:708  %w_coeffs_load_177 = load i32* %w_coeffs_addr_177, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_177"/></StgValue>
</operation>

<operation id="1678" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:712  %w_coeffs_load_178 = load i32* %w_coeffs_addr_178, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_178"/></StgValue>
</operation>

<operation id="1679" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:716  %w_coeffs_load_179 = load i32* %w_coeffs_addr_179, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_179"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1680" st_id="106" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:705  %tmp_84_175 = call fastcc i25 @reduce32(i32 %w_coeffs_load_176)

]]></Node>
<StgValue><ssdm name="tmp_84_175"/></StgValue>
</operation>

<operation id="1681" st_id="106" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:709  %tmp_84_176 = call fastcc i25 @reduce32(i32 %w_coeffs_load_177)

]]></Node>
<StgValue><ssdm name="tmp_84_176"/></StgValue>
</operation>

<operation id="1682" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:712  %w_coeffs_load_178 = load i32* %w_coeffs_addr_178, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_178"/></StgValue>
</operation>

<operation id="1683" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:716  %w_coeffs_load_179 = load i32* %w_coeffs_addr_179, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_179"/></StgValue>
</operation>

<operation id="1684" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:720  %w_coeffs_load_180 = load i32* %w_coeffs_addr_180, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_180"/></StgValue>
</operation>

<operation id="1685" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:724  %w_coeffs_load_181 = load i32* %w_coeffs_addr_181, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_181"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1686" st_id="107" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:713  %tmp_84_177 = call fastcc i25 @reduce32(i32 %w_coeffs_load_178)

]]></Node>
<StgValue><ssdm name="tmp_84_177"/></StgValue>
</operation>

<operation id="1687" st_id="107" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:717  %tmp_84_178 = call fastcc i25 @reduce32(i32 %w_coeffs_load_179)

]]></Node>
<StgValue><ssdm name="tmp_84_178"/></StgValue>
</operation>

<operation id="1688" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:720  %w_coeffs_load_180 = load i32* %w_coeffs_addr_180, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_180"/></StgValue>
</operation>

<operation id="1689" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:724  %w_coeffs_load_181 = load i32* %w_coeffs_addr_181, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_181"/></StgValue>
</operation>

<operation id="1690" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:728  %w_coeffs_load_182 = load i32* %w_coeffs_addr_182, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_182"/></StgValue>
</operation>

<operation id="1691" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:732  %w_coeffs_load_183 = load i32* %w_coeffs_addr_183, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_183"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1692" st_id="108" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:721  %tmp_84_179 = call fastcc i25 @reduce32(i32 %w_coeffs_load_180)

]]></Node>
<StgValue><ssdm name="tmp_84_179"/></StgValue>
</operation>

<operation id="1693" st_id="108" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:725  %tmp_84_180 = call fastcc i25 @reduce32(i32 %w_coeffs_load_181)

]]></Node>
<StgValue><ssdm name="tmp_84_180"/></StgValue>
</operation>

<operation id="1694" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:728  %w_coeffs_load_182 = load i32* %w_coeffs_addr_182, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_182"/></StgValue>
</operation>

<operation id="1695" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:732  %w_coeffs_load_183 = load i32* %w_coeffs_addr_183, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_183"/></StgValue>
</operation>

<operation id="1696" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:736  %w_coeffs_load_184 = load i32* %w_coeffs_addr_184, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_184"/></StgValue>
</operation>

<operation id="1697" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:740  %w_coeffs_load_185 = load i32* %w_coeffs_addr_185, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_185"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1698" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:729  %tmp_84_181 = call fastcc i25 @reduce32(i32 %w_coeffs_load_182)

]]></Node>
<StgValue><ssdm name="tmp_84_181"/></StgValue>
</operation>

<operation id="1699" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:733  %tmp_84_182 = call fastcc i25 @reduce32(i32 %w_coeffs_load_183)

]]></Node>
<StgValue><ssdm name="tmp_84_182"/></StgValue>
</operation>

<operation id="1700" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:736  %w_coeffs_load_184 = load i32* %w_coeffs_addr_184, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_184"/></StgValue>
</operation>

<operation id="1701" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:740  %w_coeffs_load_185 = load i32* %w_coeffs_addr_185, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_185"/></StgValue>
</operation>

<operation id="1702" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:744  %w_coeffs_load_186 = load i32* %w_coeffs_addr_186, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_186"/></StgValue>
</operation>

<operation id="1703" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:748  %w_coeffs_load_187 = load i32* %w_coeffs_addr_187, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_187"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1704" st_id="110" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:737  %tmp_84_183 = call fastcc i25 @reduce32(i32 %w_coeffs_load_184)

]]></Node>
<StgValue><ssdm name="tmp_84_183"/></StgValue>
</operation>

<operation id="1705" st_id="110" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:741  %tmp_84_184 = call fastcc i25 @reduce32(i32 %w_coeffs_load_185)

]]></Node>
<StgValue><ssdm name="tmp_84_184"/></StgValue>
</operation>

<operation id="1706" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:744  %w_coeffs_load_186 = load i32* %w_coeffs_addr_186, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_186"/></StgValue>
</operation>

<operation id="1707" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:748  %w_coeffs_load_187 = load i32* %w_coeffs_addr_187, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_187"/></StgValue>
</operation>

<operation id="1708" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:752  %w_coeffs_load_188 = load i32* %w_coeffs_addr_188, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_188"/></StgValue>
</operation>

<operation id="1709" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:756  %w_coeffs_load_189 = load i32* %w_coeffs_addr_189, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_189"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1710" st_id="111" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:745  %tmp_84_185 = call fastcc i25 @reduce32(i32 %w_coeffs_load_186)

]]></Node>
<StgValue><ssdm name="tmp_84_185"/></StgValue>
</operation>

<operation id="1711" st_id="111" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:749  %tmp_84_186 = call fastcc i25 @reduce32(i32 %w_coeffs_load_187)

]]></Node>
<StgValue><ssdm name="tmp_84_186"/></StgValue>
</operation>

<operation id="1712" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:752  %w_coeffs_load_188 = load i32* %w_coeffs_addr_188, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_188"/></StgValue>
</operation>

<operation id="1713" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:756  %w_coeffs_load_189 = load i32* %w_coeffs_addr_189, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_189"/></StgValue>
</operation>

<operation id="1714" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:760  %w_coeffs_load_190 = load i32* %w_coeffs_addr_190, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_190"/></StgValue>
</operation>

<operation id="1715" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:764  %w_coeffs_load_191 = load i32* %w_coeffs_addr_191, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_191"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1716" st_id="112" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:753  %tmp_84_187 = call fastcc i25 @reduce32(i32 %w_coeffs_load_188)

]]></Node>
<StgValue><ssdm name="tmp_84_187"/></StgValue>
</operation>

<operation id="1717" st_id="112" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:757  %tmp_84_188 = call fastcc i25 @reduce32(i32 %w_coeffs_load_189)

]]></Node>
<StgValue><ssdm name="tmp_84_188"/></StgValue>
</operation>

<operation id="1718" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:760  %w_coeffs_load_190 = load i32* %w_coeffs_addr_190, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_190"/></StgValue>
</operation>

<operation id="1719" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:764  %w_coeffs_load_191 = load i32* %w_coeffs_addr_191, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_191"/></StgValue>
</operation>

<operation id="1720" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:768  %w_coeffs_load_192 = load i32* %w_coeffs_addr_192, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_192"/></StgValue>
</operation>

<operation id="1721" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:772  %w_coeffs_load_193 = load i32* %w_coeffs_addr_193, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_193"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1722" st_id="113" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:761  %tmp_84_189 = call fastcc i25 @reduce32(i32 %w_coeffs_load_190)

]]></Node>
<StgValue><ssdm name="tmp_84_189"/></StgValue>
</operation>

<operation id="1723" st_id="113" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:765  %tmp_84_190 = call fastcc i25 @reduce32(i32 %w_coeffs_load_191)

]]></Node>
<StgValue><ssdm name="tmp_84_190"/></StgValue>
</operation>

<operation id="1724" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:768  %w_coeffs_load_192 = load i32* %w_coeffs_addr_192, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_192"/></StgValue>
</operation>

<operation id="1725" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:772  %w_coeffs_load_193 = load i32* %w_coeffs_addr_193, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_193"/></StgValue>
</operation>

<operation id="1726" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:776  %w_coeffs_load_194 = load i32* %w_coeffs_addr_194, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_194"/></StgValue>
</operation>

<operation id="1727" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:780  %w_coeffs_load_195 = load i32* %w_coeffs_addr_195, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_195"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1728" st_id="114" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:769  %tmp_84_191 = call fastcc i25 @reduce32(i32 %w_coeffs_load_192)

]]></Node>
<StgValue><ssdm name="tmp_84_191"/></StgValue>
</operation>

<operation id="1729" st_id="114" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:773  %tmp_84_192 = call fastcc i25 @reduce32(i32 %w_coeffs_load_193)

]]></Node>
<StgValue><ssdm name="tmp_84_192"/></StgValue>
</operation>

<operation id="1730" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:776  %w_coeffs_load_194 = load i32* %w_coeffs_addr_194, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_194"/></StgValue>
</operation>

<operation id="1731" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:780  %w_coeffs_load_195 = load i32* %w_coeffs_addr_195, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_195"/></StgValue>
</operation>

<operation id="1732" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:784  %w_coeffs_load_196 = load i32* %w_coeffs_addr_196, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_196"/></StgValue>
</operation>

<operation id="1733" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:788  %w_coeffs_load_197 = load i32* %w_coeffs_addr_197, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_197"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1734" st_id="115" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:777  %tmp_84_193 = call fastcc i25 @reduce32(i32 %w_coeffs_load_194)

]]></Node>
<StgValue><ssdm name="tmp_84_193"/></StgValue>
</operation>

<operation id="1735" st_id="115" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:781  %tmp_84_194 = call fastcc i25 @reduce32(i32 %w_coeffs_load_195)

]]></Node>
<StgValue><ssdm name="tmp_84_194"/></StgValue>
</operation>

<operation id="1736" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:784  %w_coeffs_load_196 = load i32* %w_coeffs_addr_196, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_196"/></StgValue>
</operation>

<operation id="1737" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:788  %w_coeffs_load_197 = load i32* %w_coeffs_addr_197, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_197"/></StgValue>
</operation>

<operation id="1738" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:792  %w_coeffs_load_198 = load i32* %w_coeffs_addr_198, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_198"/></StgValue>
</operation>

<operation id="1739" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:796  %w_coeffs_load_199 = load i32* %w_coeffs_addr_199, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_199"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1740" st_id="116" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:785  %tmp_84_195 = call fastcc i25 @reduce32(i32 %w_coeffs_load_196)

]]></Node>
<StgValue><ssdm name="tmp_84_195"/></StgValue>
</operation>

<operation id="1741" st_id="116" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:789  %tmp_84_196 = call fastcc i25 @reduce32(i32 %w_coeffs_load_197)

]]></Node>
<StgValue><ssdm name="tmp_84_196"/></StgValue>
</operation>

<operation id="1742" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:792  %w_coeffs_load_198 = load i32* %w_coeffs_addr_198, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_198"/></StgValue>
</operation>

<operation id="1743" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:796  %w_coeffs_load_199 = load i32* %w_coeffs_addr_199, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_199"/></StgValue>
</operation>

<operation id="1744" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:800  %w_coeffs_load_200 = load i32* %w_coeffs_addr_200, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_200"/></StgValue>
</operation>

<operation id="1745" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:804  %w_coeffs_load_201 = load i32* %w_coeffs_addr_201, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_201"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1746" st_id="117" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:793  %tmp_84_197 = call fastcc i25 @reduce32(i32 %w_coeffs_load_198)

]]></Node>
<StgValue><ssdm name="tmp_84_197"/></StgValue>
</operation>

<operation id="1747" st_id="117" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:797  %tmp_84_198 = call fastcc i25 @reduce32(i32 %w_coeffs_load_199)

]]></Node>
<StgValue><ssdm name="tmp_84_198"/></StgValue>
</operation>

<operation id="1748" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:800  %w_coeffs_load_200 = load i32* %w_coeffs_addr_200, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_200"/></StgValue>
</operation>

<operation id="1749" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:804  %w_coeffs_load_201 = load i32* %w_coeffs_addr_201, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_201"/></StgValue>
</operation>

<operation id="1750" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:808  %w_coeffs_load_202 = load i32* %w_coeffs_addr_202, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_202"/></StgValue>
</operation>

<operation id="1751" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:812  %w_coeffs_load_203 = load i32* %w_coeffs_addr_203, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_203"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1752" st_id="118" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:801  %tmp_84_199 = call fastcc i25 @reduce32(i32 %w_coeffs_load_200)

]]></Node>
<StgValue><ssdm name="tmp_84_199"/></StgValue>
</operation>

<operation id="1753" st_id="118" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:805  %tmp_84_200 = call fastcc i25 @reduce32(i32 %w_coeffs_load_201)

]]></Node>
<StgValue><ssdm name="tmp_84_200"/></StgValue>
</operation>

<operation id="1754" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:808  %w_coeffs_load_202 = load i32* %w_coeffs_addr_202, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_202"/></StgValue>
</operation>

<operation id="1755" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:812  %w_coeffs_load_203 = load i32* %w_coeffs_addr_203, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_203"/></StgValue>
</operation>

<operation id="1756" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:816  %w_coeffs_load_204 = load i32* %w_coeffs_addr_204, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_204"/></StgValue>
</operation>

<operation id="1757" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:820  %w_coeffs_load_205 = load i32* %w_coeffs_addr_205, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_205"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1758" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:809  %tmp_84_201 = call fastcc i25 @reduce32(i32 %w_coeffs_load_202)

]]></Node>
<StgValue><ssdm name="tmp_84_201"/></StgValue>
</operation>

<operation id="1759" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:813  %tmp_84_202 = call fastcc i25 @reduce32(i32 %w_coeffs_load_203)

]]></Node>
<StgValue><ssdm name="tmp_84_202"/></StgValue>
</operation>

<operation id="1760" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:816  %w_coeffs_load_204 = load i32* %w_coeffs_addr_204, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_204"/></StgValue>
</operation>

<operation id="1761" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:820  %w_coeffs_load_205 = load i32* %w_coeffs_addr_205, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_205"/></StgValue>
</operation>

<operation id="1762" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:824  %w_coeffs_load_206 = load i32* %w_coeffs_addr_206, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_206"/></StgValue>
</operation>

<operation id="1763" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:828  %w_coeffs_load_207 = load i32* %w_coeffs_addr_207, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_207"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1764" st_id="120" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:817  %tmp_84_203 = call fastcc i25 @reduce32(i32 %w_coeffs_load_204)

]]></Node>
<StgValue><ssdm name="tmp_84_203"/></StgValue>
</operation>

<operation id="1765" st_id="120" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:821  %tmp_84_204 = call fastcc i25 @reduce32(i32 %w_coeffs_load_205)

]]></Node>
<StgValue><ssdm name="tmp_84_204"/></StgValue>
</operation>

<operation id="1766" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:824  %w_coeffs_load_206 = load i32* %w_coeffs_addr_206, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_206"/></StgValue>
</operation>

<operation id="1767" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:828  %w_coeffs_load_207 = load i32* %w_coeffs_addr_207, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_207"/></StgValue>
</operation>

<operation id="1768" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:832  %w_coeffs_load_208 = load i32* %w_coeffs_addr_208, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_208"/></StgValue>
</operation>

<operation id="1769" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:836  %w_coeffs_load_209 = load i32* %w_coeffs_addr_209, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_209"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1770" st_id="121" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:825  %tmp_84_205 = call fastcc i25 @reduce32(i32 %w_coeffs_load_206)

]]></Node>
<StgValue><ssdm name="tmp_84_205"/></StgValue>
</operation>

<operation id="1771" st_id="121" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:829  %tmp_84_206 = call fastcc i25 @reduce32(i32 %w_coeffs_load_207)

]]></Node>
<StgValue><ssdm name="tmp_84_206"/></StgValue>
</operation>

<operation id="1772" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:832  %w_coeffs_load_208 = load i32* %w_coeffs_addr_208, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_208"/></StgValue>
</operation>

<operation id="1773" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:836  %w_coeffs_load_209 = load i32* %w_coeffs_addr_209, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_209"/></StgValue>
</operation>

<operation id="1774" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:840  %w_coeffs_load_210 = load i32* %w_coeffs_addr_210, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_210"/></StgValue>
</operation>

<operation id="1775" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:844  %w_coeffs_load_211 = load i32* %w_coeffs_addr_211, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_211"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1776" st_id="122" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:833  %tmp_84_207 = call fastcc i25 @reduce32(i32 %w_coeffs_load_208)

]]></Node>
<StgValue><ssdm name="tmp_84_207"/></StgValue>
</operation>

<operation id="1777" st_id="122" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:837  %tmp_84_208 = call fastcc i25 @reduce32(i32 %w_coeffs_load_209)

]]></Node>
<StgValue><ssdm name="tmp_84_208"/></StgValue>
</operation>

<operation id="1778" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:840  %w_coeffs_load_210 = load i32* %w_coeffs_addr_210, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_210"/></StgValue>
</operation>

<operation id="1779" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:844  %w_coeffs_load_211 = load i32* %w_coeffs_addr_211, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_211"/></StgValue>
</operation>

<operation id="1780" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:848  %w_coeffs_load_212 = load i32* %w_coeffs_addr_212, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_212"/></StgValue>
</operation>

<operation id="1781" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:852  %w_coeffs_load_213 = load i32* %w_coeffs_addr_213, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_213"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1782" st_id="123" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:841  %tmp_84_209 = call fastcc i25 @reduce32(i32 %w_coeffs_load_210)

]]></Node>
<StgValue><ssdm name="tmp_84_209"/></StgValue>
</operation>

<operation id="1783" st_id="123" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:845  %tmp_84_210 = call fastcc i25 @reduce32(i32 %w_coeffs_load_211)

]]></Node>
<StgValue><ssdm name="tmp_84_210"/></StgValue>
</operation>

<operation id="1784" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:848  %w_coeffs_load_212 = load i32* %w_coeffs_addr_212, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_212"/></StgValue>
</operation>

<operation id="1785" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:852  %w_coeffs_load_213 = load i32* %w_coeffs_addr_213, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_213"/></StgValue>
</operation>

<operation id="1786" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:856  %w_coeffs_load_214 = load i32* %w_coeffs_addr_214, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_214"/></StgValue>
</operation>

<operation id="1787" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:860  %w_coeffs_load_215 = load i32* %w_coeffs_addr_215, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_215"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1788" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:849  %tmp_84_211 = call fastcc i25 @reduce32(i32 %w_coeffs_load_212)

]]></Node>
<StgValue><ssdm name="tmp_84_211"/></StgValue>
</operation>

<operation id="1789" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:853  %tmp_84_212 = call fastcc i25 @reduce32(i32 %w_coeffs_load_213)

]]></Node>
<StgValue><ssdm name="tmp_84_212"/></StgValue>
</operation>

<operation id="1790" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:856  %w_coeffs_load_214 = load i32* %w_coeffs_addr_214, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_214"/></StgValue>
</operation>

<operation id="1791" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:860  %w_coeffs_load_215 = load i32* %w_coeffs_addr_215, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_215"/></StgValue>
</operation>

<operation id="1792" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:864  %w_coeffs_load_216 = load i32* %w_coeffs_addr_216, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_216"/></StgValue>
</operation>

<operation id="1793" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:868  %w_coeffs_load_217 = load i32* %w_coeffs_addr_217, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_217"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1794" st_id="125" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:857  %tmp_84_213 = call fastcc i25 @reduce32(i32 %w_coeffs_load_214)

]]></Node>
<StgValue><ssdm name="tmp_84_213"/></StgValue>
</operation>

<operation id="1795" st_id="125" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:861  %tmp_84_214 = call fastcc i25 @reduce32(i32 %w_coeffs_load_215)

]]></Node>
<StgValue><ssdm name="tmp_84_214"/></StgValue>
</operation>

<operation id="1796" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:864  %w_coeffs_load_216 = load i32* %w_coeffs_addr_216, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_216"/></StgValue>
</operation>

<operation id="1797" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:868  %w_coeffs_load_217 = load i32* %w_coeffs_addr_217, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_217"/></StgValue>
</operation>

<operation id="1798" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:872  %w_coeffs_load_218 = load i32* %w_coeffs_addr_218, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_218"/></StgValue>
</operation>

<operation id="1799" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:876  %w_coeffs_load_219 = load i32* %w_coeffs_addr_219, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_219"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1800" st_id="126" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:865  %tmp_84_215 = call fastcc i25 @reduce32(i32 %w_coeffs_load_216)

]]></Node>
<StgValue><ssdm name="tmp_84_215"/></StgValue>
</operation>

<operation id="1801" st_id="126" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:869  %tmp_84_216 = call fastcc i25 @reduce32(i32 %w_coeffs_load_217)

]]></Node>
<StgValue><ssdm name="tmp_84_216"/></StgValue>
</operation>

<operation id="1802" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:872  %w_coeffs_load_218 = load i32* %w_coeffs_addr_218, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_218"/></StgValue>
</operation>

<operation id="1803" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:876  %w_coeffs_load_219 = load i32* %w_coeffs_addr_219, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_219"/></StgValue>
</operation>

<operation id="1804" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:880  %w_coeffs_load_220 = load i32* %w_coeffs_addr_220, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_220"/></StgValue>
</operation>

<operation id="1805" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:884  %w_coeffs_load_221 = load i32* %w_coeffs_addr_221, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_221"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1806" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:873  %tmp_84_217 = call fastcc i25 @reduce32(i32 %w_coeffs_load_218)

]]></Node>
<StgValue><ssdm name="tmp_84_217"/></StgValue>
</operation>

<operation id="1807" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:877  %tmp_84_218 = call fastcc i25 @reduce32(i32 %w_coeffs_load_219)

]]></Node>
<StgValue><ssdm name="tmp_84_218"/></StgValue>
</operation>

<operation id="1808" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:880  %w_coeffs_load_220 = load i32* %w_coeffs_addr_220, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_220"/></StgValue>
</operation>

<operation id="1809" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:884  %w_coeffs_load_221 = load i32* %w_coeffs_addr_221, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_221"/></StgValue>
</operation>

<operation id="1810" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:888  %w_coeffs_load_222 = load i32* %w_coeffs_addr_222, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_222"/></StgValue>
</operation>

<operation id="1811" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:892  %w_coeffs_load_223 = load i32* %w_coeffs_addr_223, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_223"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1812" st_id="128" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:881  %tmp_84_219 = call fastcc i25 @reduce32(i32 %w_coeffs_load_220)

]]></Node>
<StgValue><ssdm name="tmp_84_219"/></StgValue>
</operation>

<operation id="1813" st_id="128" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:885  %tmp_84_220 = call fastcc i25 @reduce32(i32 %w_coeffs_load_221)

]]></Node>
<StgValue><ssdm name="tmp_84_220"/></StgValue>
</operation>

<operation id="1814" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:888  %w_coeffs_load_222 = load i32* %w_coeffs_addr_222, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_222"/></StgValue>
</operation>

<operation id="1815" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:892  %w_coeffs_load_223 = load i32* %w_coeffs_addr_223, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_223"/></StgValue>
</operation>

<operation id="1816" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:896  %w_coeffs_load_224 = load i32* %w_coeffs_addr_224, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_224"/></StgValue>
</operation>

<operation id="1817" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:900  %w_coeffs_load_225 = load i32* %w_coeffs_addr_225, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_225"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1818" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:889  %tmp_84_221 = call fastcc i25 @reduce32(i32 %w_coeffs_load_222)

]]></Node>
<StgValue><ssdm name="tmp_84_221"/></StgValue>
</operation>

<operation id="1819" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:893  %tmp_84_222 = call fastcc i25 @reduce32(i32 %w_coeffs_load_223)

]]></Node>
<StgValue><ssdm name="tmp_84_222"/></StgValue>
</operation>

<operation id="1820" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:896  %w_coeffs_load_224 = load i32* %w_coeffs_addr_224, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_224"/></StgValue>
</operation>

<operation id="1821" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:900  %w_coeffs_load_225 = load i32* %w_coeffs_addr_225, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_225"/></StgValue>
</operation>

<operation id="1822" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:904  %w_coeffs_load_226 = load i32* %w_coeffs_addr_226, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_226"/></StgValue>
</operation>

<operation id="1823" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:908  %w_coeffs_load_227 = load i32* %w_coeffs_addr_227, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_227"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1824" st_id="130" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:897  %tmp_84_223 = call fastcc i25 @reduce32(i32 %w_coeffs_load_224)

]]></Node>
<StgValue><ssdm name="tmp_84_223"/></StgValue>
</operation>

<operation id="1825" st_id="130" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:901  %tmp_84_224 = call fastcc i25 @reduce32(i32 %w_coeffs_load_225)

]]></Node>
<StgValue><ssdm name="tmp_84_224"/></StgValue>
</operation>

<operation id="1826" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:904  %w_coeffs_load_226 = load i32* %w_coeffs_addr_226, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_226"/></StgValue>
</operation>

<operation id="1827" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:908  %w_coeffs_load_227 = load i32* %w_coeffs_addr_227, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_227"/></StgValue>
</operation>

<operation id="1828" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:912  %w_coeffs_load_228 = load i32* %w_coeffs_addr_228, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_228"/></StgValue>
</operation>

<operation id="1829" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:916  %w_coeffs_load_229 = load i32* %w_coeffs_addr_229, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_229"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1830" st_id="131" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:905  %tmp_84_225 = call fastcc i25 @reduce32(i32 %w_coeffs_load_226)

]]></Node>
<StgValue><ssdm name="tmp_84_225"/></StgValue>
</operation>

<operation id="1831" st_id="131" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:909  %tmp_84_226 = call fastcc i25 @reduce32(i32 %w_coeffs_load_227)

]]></Node>
<StgValue><ssdm name="tmp_84_226"/></StgValue>
</operation>

<operation id="1832" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:912  %w_coeffs_load_228 = load i32* %w_coeffs_addr_228, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_228"/></StgValue>
</operation>

<operation id="1833" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:916  %w_coeffs_load_229 = load i32* %w_coeffs_addr_229, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_229"/></StgValue>
</operation>

<operation id="1834" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:920  %w_coeffs_load_230 = load i32* %w_coeffs_addr_230, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_230"/></StgValue>
</operation>

<operation id="1835" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:924  %w_coeffs_load_231 = load i32* %w_coeffs_addr_231, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_231"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1836" st_id="132" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:913  %tmp_84_227 = call fastcc i25 @reduce32(i32 %w_coeffs_load_228)

]]></Node>
<StgValue><ssdm name="tmp_84_227"/></StgValue>
</operation>

<operation id="1837" st_id="132" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:917  %tmp_84_228 = call fastcc i25 @reduce32(i32 %w_coeffs_load_229)

]]></Node>
<StgValue><ssdm name="tmp_84_228"/></StgValue>
</operation>

<operation id="1838" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:920  %w_coeffs_load_230 = load i32* %w_coeffs_addr_230, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_230"/></StgValue>
</operation>

<operation id="1839" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:924  %w_coeffs_load_231 = load i32* %w_coeffs_addr_231, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_231"/></StgValue>
</operation>

<operation id="1840" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:928  %w_coeffs_load_232 = load i32* %w_coeffs_addr_232, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_232"/></StgValue>
</operation>

<operation id="1841" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:932  %w_coeffs_load_233 = load i32* %w_coeffs_addr_233, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_233"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1842" st_id="133" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:921  %tmp_84_229 = call fastcc i25 @reduce32(i32 %w_coeffs_load_230)

]]></Node>
<StgValue><ssdm name="tmp_84_229"/></StgValue>
</operation>

<operation id="1843" st_id="133" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:925  %tmp_84_230 = call fastcc i25 @reduce32(i32 %w_coeffs_load_231)

]]></Node>
<StgValue><ssdm name="tmp_84_230"/></StgValue>
</operation>

<operation id="1844" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:928  %w_coeffs_load_232 = load i32* %w_coeffs_addr_232, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_232"/></StgValue>
</operation>

<operation id="1845" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:932  %w_coeffs_load_233 = load i32* %w_coeffs_addr_233, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_233"/></StgValue>
</operation>

<operation id="1846" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:936  %w_coeffs_load_234 = load i32* %w_coeffs_addr_234, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_234"/></StgValue>
</operation>

<operation id="1847" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:940  %w_coeffs_load_235 = load i32* %w_coeffs_addr_235, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_235"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1848" st_id="134" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:929  %tmp_84_231 = call fastcc i25 @reduce32(i32 %w_coeffs_load_232)

]]></Node>
<StgValue><ssdm name="tmp_84_231"/></StgValue>
</operation>

<operation id="1849" st_id="134" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:933  %tmp_84_232 = call fastcc i25 @reduce32(i32 %w_coeffs_load_233)

]]></Node>
<StgValue><ssdm name="tmp_84_232"/></StgValue>
</operation>

<operation id="1850" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:936  %w_coeffs_load_234 = load i32* %w_coeffs_addr_234, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_234"/></StgValue>
</operation>

<operation id="1851" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:940  %w_coeffs_load_235 = load i32* %w_coeffs_addr_235, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_235"/></StgValue>
</operation>

<operation id="1852" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:944  %w_coeffs_load_236 = load i32* %w_coeffs_addr_236, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_236"/></StgValue>
</operation>

<operation id="1853" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:948  %w_coeffs_load_237 = load i32* %w_coeffs_addr_237, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_237"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1854" st_id="135" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:937  %tmp_84_233 = call fastcc i25 @reduce32(i32 %w_coeffs_load_234)

]]></Node>
<StgValue><ssdm name="tmp_84_233"/></StgValue>
</operation>

<operation id="1855" st_id="135" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:941  %tmp_84_234 = call fastcc i25 @reduce32(i32 %w_coeffs_load_235)

]]></Node>
<StgValue><ssdm name="tmp_84_234"/></StgValue>
</operation>

<operation id="1856" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:944  %w_coeffs_load_236 = load i32* %w_coeffs_addr_236, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_236"/></StgValue>
</operation>

<operation id="1857" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:948  %w_coeffs_load_237 = load i32* %w_coeffs_addr_237, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_237"/></StgValue>
</operation>

<operation id="1858" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:952  %w_coeffs_load_238 = load i32* %w_coeffs_addr_238, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_238"/></StgValue>
</operation>

<operation id="1859" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:956  %w_coeffs_load_239 = load i32* %w_coeffs_addr_239, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_239"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1860" st_id="136" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:945  %tmp_84_235 = call fastcc i25 @reduce32(i32 %w_coeffs_load_236)

]]></Node>
<StgValue><ssdm name="tmp_84_235"/></StgValue>
</operation>

<operation id="1861" st_id="136" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:949  %tmp_84_236 = call fastcc i25 @reduce32(i32 %w_coeffs_load_237)

]]></Node>
<StgValue><ssdm name="tmp_84_236"/></StgValue>
</operation>

<operation id="1862" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:952  %w_coeffs_load_238 = load i32* %w_coeffs_addr_238, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_238"/></StgValue>
</operation>

<operation id="1863" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:956  %w_coeffs_load_239 = load i32* %w_coeffs_addr_239, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_239"/></StgValue>
</operation>

<operation id="1864" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:960  %w_coeffs_load_240 = load i32* %w_coeffs_addr_240, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_240"/></StgValue>
</operation>

<operation id="1865" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:964  %w_coeffs_load_241 = load i32* %w_coeffs_addr_241, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_241"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1866" st_id="137" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:953  %tmp_84_237 = call fastcc i25 @reduce32(i32 %w_coeffs_load_238)

]]></Node>
<StgValue><ssdm name="tmp_84_237"/></StgValue>
</operation>

<operation id="1867" st_id="137" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:957  %tmp_84_238 = call fastcc i25 @reduce32(i32 %w_coeffs_load_239)

]]></Node>
<StgValue><ssdm name="tmp_84_238"/></StgValue>
</operation>

<operation id="1868" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:960  %w_coeffs_load_240 = load i32* %w_coeffs_addr_240, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_240"/></StgValue>
</operation>

<operation id="1869" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:964  %w_coeffs_load_241 = load i32* %w_coeffs_addr_241, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_241"/></StgValue>
</operation>

<operation id="1870" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:968  %w_coeffs_load_242 = load i32* %w_coeffs_addr_242, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_242"/></StgValue>
</operation>

<operation id="1871" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:972  %w_coeffs_load_243 = load i32* %w_coeffs_addr_243, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_243"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1872" st_id="138" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:961  %tmp_84_239 = call fastcc i25 @reduce32(i32 %w_coeffs_load_240)

]]></Node>
<StgValue><ssdm name="tmp_84_239"/></StgValue>
</operation>

<operation id="1873" st_id="138" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:965  %tmp_84_240 = call fastcc i25 @reduce32(i32 %w_coeffs_load_241)

]]></Node>
<StgValue><ssdm name="tmp_84_240"/></StgValue>
</operation>

<operation id="1874" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:968  %w_coeffs_load_242 = load i32* %w_coeffs_addr_242, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_242"/></StgValue>
</operation>

<operation id="1875" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:972  %w_coeffs_load_243 = load i32* %w_coeffs_addr_243, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_243"/></StgValue>
</operation>

<operation id="1876" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:976  %w_coeffs_load_244 = load i32* %w_coeffs_addr_244, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_244"/></StgValue>
</operation>

<operation id="1877" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:980  %w_coeffs_load_245 = load i32* %w_coeffs_addr_245, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_245"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1878" st_id="139" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:969  %tmp_84_241 = call fastcc i25 @reduce32(i32 %w_coeffs_load_242)

]]></Node>
<StgValue><ssdm name="tmp_84_241"/></StgValue>
</operation>

<operation id="1879" st_id="139" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:973  %tmp_84_242 = call fastcc i25 @reduce32(i32 %w_coeffs_load_243)

]]></Node>
<StgValue><ssdm name="tmp_84_242"/></StgValue>
</operation>

<operation id="1880" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:976  %w_coeffs_load_244 = load i32* %w_coeffs_addr_244, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_244"/></StgValue>
</operation>

<operation id="1881" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:980  %w_coeffs_load_245 = load i32* %w_coeffs_addr_245, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_245"/></StgValue>
</operation>

<operation id="1882" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:984  %w_coeffs_load_246 = load i32* %w_coeffs_addr_246, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_246"/></StgValue>
</operation>

<operation id="1883" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:988  %w_coeffs_load_247 = load i32* %w_coeffs_addr_247, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_247"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1884" st_id="140" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:977  %tmp_84_243 = call fastcc i25 @reduce32(i32 %w_coeffs_load_244)

]]></Node>
<StgValue><ssdm name="tmp_84_243"/></StgValue>
</operation>

<operation id="1885" st_id="140" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:981  %tmp_84_244 = call fastcc i25 @reduce32(i32 %w_coeffs_load_245)

]]></Node>
<StgValue><ssdm name="tmp_84_244"/></StgValue>
</operation>

<operation id="1886" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:984  %w_coeffs_load_246 = load i32* %w_coeffs_addr_246, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_246"/></StgValue>
</operation>

<operation id="1887" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:988  %w_coeffs_load_247 = load i32* %w_coeffs_addr_247, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_247"/></StgValue>
</operation>

<operation id="1888" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:992  %w_coeffs_load_248 = load i32* %w_coeffs_addr_248, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_248"/></StgValue>
</operation>

<operation id="1889" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:996  %w_coeffs_load_249 = load i32* %w_coeffs_addr_249, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_249"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1890" st_id="141" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:985  %tmp_84_245 = call fastcc i25 @reduce32(i32 %w_coeffs_load_246)

]]></Node>
<StgValue><ssdm name="tmp_84_245"/></StgValue>
</operation>

<operation id="1891" st_id="141" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:989  %tmp_84_246 = call fastcc i25 @reduce32(i32 %w_coeffs_load_247)

]]></Node>
<StgValue><ssdm name="tmp_84_246"/></StgValue>
</operation>

<operation id="1892" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:992  %w_coeffs_load_248 = load i32* %w_coeffs_addr_248, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_248"/></StgValue>
</operation>

<operation id="1893" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:996  %w_coeffs_load_249 = load i32* %w_coeffs_addr_249, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_249"/></StgValue>
</operation>

<operation id="1894" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1000  %w_coeffs_load_250 = load i32* %w_coeffs_addr_250, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_250"/></StgValue>
</operation>

<operation id="1895" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1004  %w_coeffs_load_251 = load i32* %w_coeffs_addr_251, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_251"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1896" st_id="142" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:993  %tmp_84_247 = call fastcc i25 @reduce32(i32 %w_coeffs_load_248)

]]></Node>
<StgValue><ssdm name="tmp_84_247"/></StgValue>
</operation>

<operation id="1897" st_id="142" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:997  %tmp_84_248 = call fastcc i25 @reduce32(i32 %w_coeffs_load_249)

]]></Node>
<StgValue><ssdm name="tmp_84_248"/></StgValue>
</operation>

<operation id="1898" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1000  %w_coeffs_load_250 = load i32* %w_coeffs_addr_250, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_250"/></StgValue>
</operation>

<operation id="1899" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1004  %w_coeffs_load_251 = load i32* %w_coeffs_addr_251, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_251"/></StgValue>
</operation>

<operation id="1900" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1008  %w_coeffs_load_252 = load i32* %w_coeffs_addr_252, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_252"/></StgValue>
</operation>

<operation id="1901" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1012  %w_coeffs_load_253 = load i32* %w_coeffs_addr_253, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_253"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1902" st_id="143" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:1001  %tmp_84_249 = call fastcc i25 @reduce32(i32 %w_coeffs_load_250)

]]></Node>
<StgValue><ssdm name="tmp_84_249"/></StgValue>
</operation>

<operation id="1903" st_id="143" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:1005  %tmp_84_250 = call fastcc i25 @reduce32(i32 %w_coeffs_load_251)

]]></Node>
<StgValue><ssdm name="tmp_84_250"/></StgValue>
</operation>

<operation id="1904" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1008  %w_coeffs_load_252 = load i32* %w_coeffs_addr_252, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_252"/></StgValue>
</operation>

<operation id="1905" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1012  %w_coeffs_load_253 = load i32* %w_coeffs_addr_253, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_253"/></StgValue>
</operation>

<operation id="1906" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1016  %w_coeffs_load_254 = load i32* %w_coeffs_addr_254, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_254"/></StgValue>
</operation>

<operation id="1907" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1020  %w_coeffs_load_255 = load i32* %w_coeffs_addr_255, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_255"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1908" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:2  %p_trunc_ext = sext i25 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="p_trunc_ext"/></StgValue>
</operation>

<operation id="1909" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:3  store i32 %p_trunc_ext, i32* %w_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1910" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:6  %p_trunc5_ext = sext i25 %tmp_84_1 to i32

]]></Node>
<StgValue><ssdm name="p_trunc5_ext"/></StgValue>
</operation>

<operation id="1911" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:7  store i32 %p_trunc5_ext, i32* %w_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1912" st_id="144" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:1009  %tmp_84_251 = call fastcc i25 @reduce32(i32 %w_coeffs_load_252)

]]></Node>
<StgValue><ssdm name="tmp_84_251"/></StgValue>
</operation>

<operation id="1913" st_id="144" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:1013  %tmp_84_252 = call fastcc i25 @reduce32(i32 %w_coeffs_load_253)

]]></Node>
<StgValue><ssdm name="tmp_84_252"/></StgValue>
</operation>

<operation id="1914" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1016  %w_coeffs_load_254 = load i32* %w_coeffs_addr_254, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_254"/></StgValue>
</operation>

<operation id="1915" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="11">
<![CDATA[
.preheader.0:1020  %w_coeffs_load_255 = load i32* %w_coeffs_addr_255, align 4

]]></Node>
<StgValue><ssdm name="w_coeffs_load_255"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1916" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:10  %p_trunc6_ext = sext i25 %tmp_84_2 to i32

]]></Node>
<StgValue><ssdm name="p_trunc6_ext"/></StgValue>
</operation>

<operation id="1917" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:11  store i32 %p_trunc6_ext, i32* %w_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1918" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:14  %p_trunc7_ext = sext i25 %tmp_84_3 to i32

]]></Node>
<StgValue><ssdm name="p_trunc7_ext"/></StgValue>
</operation>

<operation id="1919" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:15  store i32 %p_trunc7_ext, i32* %w_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1920" st_id="145" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:1017  %tmp_84_253 = call fastcc i25 @reduce32(i32 %w_coeffs_load_254)

]]></Node>
<StgValue><ssdm name="tmp_84_253"/></StgValue>
</operation>

<operation id="1921" st_id="145" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="25" op_0_bw="25" op_1_bw="32">
<![CDATA[
.preheader.0:1021  %tmp_84_254 = call fastcc i25 @reduce32(i32 %w_coeffs_load_255)

]]></Node>
<StgValue><ssdm name="tmp_84_254"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1922" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:18  %p_trunc8_ext = sext i25 %tmp_84_4 to i32

]]></Node>
<StgValue><ssdm name="p_trunc8_ext"/></StgValue>
</operation>

<operation id="1923" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:19  store i32 %p_trunc8_ext, i32* %w_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1924" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:22  %p_trunc9_ext = sext i25 %tmp_84_5 to i32

]]></Node>
<StgValue><ssdm name="p_trunc9_ext"/></StgValue>
</operation>

<operation id="1925" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:23  store i32 %p_trunc9_ext, i32* %w_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1926" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:26  %p_trunc10_ext = sext i25 %tmp_84_6 to i32

]]></Node>
<StgValue><ssdm name="p_trunc10_ext"/></StgValue>
</operation>

<operation id="1927" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:27  store i32 %p_trunc10_ext, i32* %w_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1928" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:30  %p_trunc11_ext = sext i25 %tmp_84_7 to i32

]]></Node>
<StgValue><ssdm name="p_trunc11_ext"/></StgValue>
</operation>

<operation id="1929" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:31  store i32 %p_trunc11_ext, i32* %w_coeffs_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1930" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:34  %p_trunc12_ext = sext i25 %tmp_84_8 to i32

]]></Node>
<StgValue><ssdm name="p_trunc12_ext"/></StgValue>
</operation>

<operation id="1931" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:35  store i32 %p_trunc12_ext, i32* %w_coeffs_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1932" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:38  %p_trunc13_ext = sext i25 %tmp_84_9 to i32

]]></Node>
<StgValue><ssdm name="p_trunc13_ext"/></StgValue>
</operation>

<operation id="1933" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:39  store i32 %p_trunc13_ext, i32* %w_coeffs_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1934" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:42  %p_trunc14_ext = sext i25 %tmp_84_s to i32

]]></Node>
<StgValue><ssdm name="p_trunc14_ext"/></StgValue>
</operation>

<operation id="1935" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:43  store i32 %p_trunc14_ext, i32* %w_coeffs_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1936" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:46  %p_trunc15_ext = sext i25 %tmp_84_10 to i32

]]></Node>
<StgValue><ssdm name="p_trunc15_ext"/></StgValue>
</operation>

<operation id="1937" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:47  store i32 %p_trunc15_ext, i32* %w_coeffs_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1938" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:50  %p_trunc16_ext = sext i25 %tmp_84_11 to i32

]]></Node>
<StgValue><ssdm name="p_trunc16_ext"/></StgValue>
</operation>

<operation id="1939" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:51  store i32 %p_trunc16_ext, i32* %w_coeffs_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1940" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:54  %p_trunc17_ext = sext i25 %tmp_84_12 to i32

]]></Node>
<StgValue><ssdm name="p_trunc17_ext"/></StgValue>
</operation>

<operation id="1941" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:55  store i32 %p_trunc17_ext, i32* %w_coeffs_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1942" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:58  %p_trunc18_ext = sext i25 %tmp_84_13 to i32

]]></Node>
<StgValue><ssdm name="p_trunc18_ext"/></StgValue>
</operation>

<operation id="1943" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:59  store i32 %p_trunc18_ext, i32* %w_coeffs_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1944" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:62  %p_trunc19_ext = sext i25 %tmp_84_14 to i32

]]></Node>
<StgValue><ssdm name="p_trunc19_ext"/></StgValue>
</operation>

<operation id="1945" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:63  store i32 %p_trunc19_ext, i32* %w_coeffs_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1946" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:66  %p_trunc20_ext = sext i25 %tmp_84_15 to i32

]]></Node>
<StgValue><ssdm name="p_trunc20_ext"/></StgValue>
</operation>

<operation id="1947" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:67  store i32 %p_trunc20_ext, i32* %w_coeffs_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1948" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:70  %p_trunc21_ext = sext i25 %tmp_84_16 to i32

]]></Node>
<StgValue><ssdm name="p_trunc21_ext"/></StgValue>
</operation>

<operation id="1949" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:71  store i32 %p_trunc21_ext, i32* %w_coeffs_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1950" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:74  %p_trunc22_ext = sext i25 %tmp_84_17 to i32

]]></Node>
<StgValue><ssdm name="p_trunc22_ext"/></StgValue>
</operation>

<operation id="1951" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:75  store i32 %p_trunc22_ext, i32* %w_coeffs_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1952" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:78  %p_trunc23_ext = sext i25 %tmp_84_18 to i32

]]></Node>
<StgValue><ssdm name="p_trunc23_ext"/></StgValue>
</operation>

<operation id="1953" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:79  store i32 %p_trunc23_ext, i32* %w_coeffs_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1954" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:82  %p_trunc24_ext = sext i25 %tmp_84_19 to i32

]]></Node>
<StgValue><ssdm name="p_trunc24_ext"/></StgValue>
</operation>

<operation id="1955" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:83  store i32 %p_trunc24_ext, i32* %w_coeffs_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1956" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:86  %p_trunc25_ext = sext i25 %tmp_84_20 to i32

]]></Node>
<StgValue><ssdm name="p_trunc25_ext"/></StgValue>
</operation>

<operation id="1957" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:87  store i32 %p_trunc25_ext, i32* %w_coeffs_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1958" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:90  %p_trunc26_ext = sext i25 %tmp_84_21 to i32

]]></Node>
<StgValue><ssdm name="p_trunc26_ext"/></StgValue>
</operation>

<operation id="1959" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:91  store i32 %p_trunc26_ext, i32* %w_coeffs_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1960" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:94  %p_trunc27_ext = sext i25 %tmp_84_22 to i32

]]></Node>
<StgValue><ssdm name="p_trunc27_ext"/></StgValue>
</operation>

<operation id="1961" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:95  store i32 %p_trunc27_ext, i32* %w_coeffs_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1962" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:98  %p_trunc28_ext = sext i25 %tmp_84_23 to i32

]]></Node>
<StgValue><ssdm name="p_trunc28_ext"/></StgValue>
</operation>

<operation id="1963" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:99  store i32 %p_trunc28_ext, i32* %w_coeffs_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1964" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:102  %p_trunc29_ext = sext i25 %tmp_84_24 to i32

]]></Node>
<StgValue><ssdm name="p_trunc29_ext"/></StgValue>
</operation>

<operation id="1965" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:103  store i32 %p_trunc29_ext, i32* %w_coeffs_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1966" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:106  %p_trunc30_ext = sext i25 %tmp_84_25 to i32

]]></Node>
<StgValue><ssdm name="p_trunc30_ext"/></StgValue>
</operation>

<operation id="1967" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:107  store i32 %p_trunc30_ext, i32* %w_coeffs_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:110  %p_trunc31_ext = sext i25 %tmp_84_26 to i32

]]></Node>
<StgValue><ssdm name="p_trunc31_ext"/></StgValue>
</operation>

<operation id="1969" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:111  store i32 %p_trunc31_ext, i32* %w_coeffs_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1970" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:114  %p_trunc32_ext = sext i25 %tmp_84_27 to i32

]]></Node>
<StgValue><ssdm name="p_trunc32_ext"/></StgValue>
</operation>

<operation id="1971" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:115  store i32 %p_trunc32_ext, i32* %w_coeffs_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1972" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:118  %p_trunc33_ext = sext i25 %tmp_84_28 to i32

]]></Node>
<StgValue><ssdm name="p_trunc33_ext"/></StgValue>
</operation>

<operation id="1973" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:119  store i32 %p_trunc33_ext, i32* %w_coeffs_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1974" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:122  %p_trunc34_ext = sext i25 %tmp_84_29 to i32

]]></Node>
<StgValue><ssdm name="p_trunc34_ext"/></StgValue>
</operation>

<operation id="1975" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:123  store i32 %p_trunc34_ext, i32* %w_coeffs_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1976" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:126  %p_trunc35_ext = sext i25 %tmp_84_30 to i32

]]></Node>
<StgValue><ssdm name="p_trunc35_ext"/></StgValue>
</operation>

<operation id="1977" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:127  store i32 %p_trunc35_ext, i32* %w_coeffs_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1978" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:130  %p_trunc36_ext = sext i25 %tmp_84_31 to i32

]]></Node>
<StgValue><ssdm name="p_trunc36_ext"/></StgValue>
</operation>

<operation id="1979" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:131  store i32 %p_trunc36_ext, i32* %w_coeffs_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1980" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:134  %p_trunc37_ext = sext i25 %tmp_84_32 to i32

]]></Node>
<StgValue><ssdm name="p_trunc37_ext"/></StgValue>
</operation>

<operation id="1981" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:135  store i32 %p_trunc37_ext, i32* %w_coeffs_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1982" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:138  %p_trunc38_ext = sext i25 %tmp_84_33 to i32

]]></Node>
<StgValue><ssdm name="p_trunc38_ext"/></StgValue>
</operation>

<operation id="1983" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:139  store i32 %p_trunc38_ext, i32* %w_coeffs_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1984" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:142  %p_trunc39_ext = sext i25 %tmp_84_34 to i32

]]></Node>
<StgValue><ssdm name="p_trunc39_ext"/></StgValue>
</operation>

<operation id="1985" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:143  store i32 %p_trunc39_ext, i32* %w_coeffs_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1986" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:146  %p_trunc40_ext = sext i25 %tmp_84_35 to i32

]]></Node>
<StgValue><ssdm name="p_trunc40_ext"/></StgValue>
</operation>

<operation id="1987" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:147  store i32 %p_trunc40_ext, i32* %w_coeffs_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1988" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:150  %p_trunc41_ext = sext i25 %tmp_84_36 to i32

]]></Node>
<StgValue><ssdm name="p_trunc41_ext"/></StgValue>
</operation>

<operation id="1989" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:151  store i32 %p_trunc41_ext, i32* %w_coeffs_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1990" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:154  %p_trunc42_ext = sext i25 %tmp_84_37 to i32

]]></Node>
<StgValue><ssdm name="p_trunc42_ext"/></StgValue>
</operation>

<operation id="1991" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:155  store i32 %p_trunc42_ext, i32* %w_coeffs_addr_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1992" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:158  %p_trunc43_ext = sext i25 %tmp_84_38 to i32

]]></Node>
<StgValue><ssdm name="p_trunc43_ext"/></StgValue>
</operation>

<operation id="1993" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:159  store i32 %p_trunc43_ext, i32* %w_coeffs_addr_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1994" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:162  %p_trunc44_ext = sext i25 %tmp_84_39 to i32

]]></Node>
<StgValue><ssdm name="p_trunc44_ext"/></StgValue>
</operation>

<operation id="1995" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:163  store i32 %p_trunc44_ext, i32* %w_coeffs_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1996" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:166  %p_trunc45_ext = sext i25 %tmp_84_40 to i32

]]></Node>
<StgValue><ssdm name="p_trunc45_ext"/></StgValue>
</operation>

<operation id="1997" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:167  store i32 %p_trunc45_ext, i32* %w_coeffs_addr_41, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1998" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:170  %p_trunc46_ext = sext i25 %tmp_84_41 to i32

]]></Node>
<StgValue><ssdm name="p_trunc46_ext"/></StgValue>
</operation>

<operation id="1999" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:171  store i32 %p_trunc46_ext, i32* %w_coeffs_addr_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2000" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:174  %p_trunc47_ext = sext i25 %tmp_84_42 to i32

]]></Node>
<StgValue><ssdm name="p_trunc47_ext"/></StgValue>
</operation>

<operation id="2001" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:175  store i32 %p_trunc47_ext, i32* %w_coeffs_addr_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2002" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:178  %p_trunc48_ext = sext i25 %tmp_84_43 to i32

]]></Node>
<StgValue><ssdm name="p_trunc48_ext"/></StgValue>
</operation>

<operation id="2003" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:179  store i32 %p_trunc48_ext, i32* %w_coeffs_addr_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2004" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:182  %p_trunc49_ext = sext i25 %tmp_84_44 to i32

]]></Node>
<StgValue><ssdm name="p_trunc49_ext"/></StgValue>
</operation>

<operation id="2005" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:183  store i32 %p_trunc49_ext, i32* %w_coeffs_addr_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2006" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:186  %p_trunc50_ext = sext i25 %tmp_84_45 to i32

]]></Node>
<StgValue><ssdm name="p_trunc50_ext"/></StgValue>
</operation>

<operation id="2007" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:187  store i32 %p_trunc50_ext, i32* %w_coeffs_addr_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2008" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:190  %p_trunc51_ext = sext i25 %tmp_84_46 to i32

]]></Node>
<StgValue><ssdm name="p_trunc51_ext"/></StgValue>
</operation>

<operation id="2009" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:191  store i32 %p_trunc51_ext, i32* %w_coeffs_addr_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2010" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:194  %p_trunc52_ext = sext i25 %tmp_84_47 to i32

]]></Node>
<StgValue><ssdm name="p_trunc52_ext"/></StgValue>
</operation>

<operation id="2011" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:195  store i32 %p_trunc52_ext, i32* %w_coeffs_addr_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2012" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:198  %p_trunc53_ext = sext i25 %tmp_84_48 to i32

]]></Node>
<StgValue><ssdm name="p_trunc53_ext"/></StgValue>
</operation>

<operation id="2013" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:199  store i32 %p_trunc53_ext, i32* %w_coeffs_addr_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2014" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:202  %p_trunc54_ext = sext i25 %tmp_84_49 to i32

]]></Node>
<StgValue><ssdm name="p_trunc54_ext"/></StgValue>
</operation>

<operation id="2015" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:203  store i32 %p_trunc54_ext, i32* %w_coeffs_addr_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2016" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:206  %p_trunc55_ext = sext i25 %tmp_84_50 to i32

]]></Node>
<StgValue><ssdm name="p_trunc55_ext"/></StgValue>
</operation>

<operation id="2017" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:207  store i32 %p_trunc55_ext, i32* %w_coeffs_addr_51, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2018" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:210  %p_trunc56_ext = sext i25 %tmp_84_51 to i32

]]></Node>
<StgValue><ssdm name="p_trunc56_ext"/></StgValue>
</operation>

<operation id="2019" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:211  store i32 %p_trunc56_ext, i32* %w_coeffs_addr_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2020" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:214  %p_trunc57_ext = sext i25 %tmp_84_52 to i32

]]></Node>
<StgValue><ssdm name="p_trunc57_ext"/></StgValue>
</operation>

<operation id="2021" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:215  store i32 %p_trunc57_ext, i32* %w_coeffs_addr_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2022" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:218  %p_trunc58_ext = sext i25 %tmp_84_53 to i32

]]></Node>
<StgValue><ssdm name="p_trunc58_ext"/></StgValue>
</operation>

<operation id="2023" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:219  store i32 %p_trunc58_ext, i32* %w_coeffs_addr_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2024" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:222  %p_trunc59_ext = sext i25 %tmp_84_54 to i32

]]></Node>
<StgValue><ssdm name="p_trunc59_ext"/></StgValue>
</operation>

<operation id="2025" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:223  store i32 %p_trunc59_ext, i32* %w_coeffs_addr_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2026" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:226  %p_trunc60_ext = sext i25 %tmp_84_55 to i32

]]></Node>
<StgValue><ssdm name="p_trunc60_ext"/></StgValue>
</operation>

<operation id="2027" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:227  store i32 %p_trunc60_ext, i32* %w_coeffs_addr_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2028" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:230  %p_trunc61_ext = sext i25 %tmp_84_56 to i32

]]></Node>
<StgValue><ssdm name="p_trunc61_ext"/></StgValue>
</operation>

<operation id="2029" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:231  store i32 %p_trunc61_ext, i32* %w_coeffs_addr_57, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2030" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:234  %p_trunc62_ext = sext i25 %tmp_84_57 to i32

]]></Node>
<StgValue><ssdm name="p_trunc62_ext"/></StgValue>
</operation>

<operation id="2031" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:235  store i32 %p_trunc62_ext, i32* %w_coeffs_addr_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2032" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:238  %p_trunc63_ext = sext i25 %tmp_84_58 to i32

]]></Node>
<StgValue><ssdm name="p_trunc63_ext"/></StgValue>
</operation>

<operation id="2033" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:239  store i32 %p_trunc63_ext, i32* %w_coeffs_addr_59, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2034" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:242  %p_trunc64_ext = sext i25 %tmp_84_59 to i32

]]></Node>
<StgValue><ssdm name="p_trunc64_ext"/></StgValue>
</operation>

<operation id="2035" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:243  store i32 %p_trunc64_ext, i32* %w_coeffs_addr_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2036" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:246  %p_trunc65_ext = sext i25 %tmp_84_60 to i32

]]></Node>
<StgValue><ssdm name="p_trunc65_ext"/></StgValue>
</operation>

<operation id="2037" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:247  store i32 %p_trunc65_ext, i32* %w_coeffs_addr_61, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2038" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:250  %p_trunc66_ext = sext i25 %tmp_84_61 to i32

]]></Node>
<StgValue><ssdm name="p_trunc66_ext"/></StgValue>
</operation>

<operation id="2039" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:251  store i32 %p_trunc66_ext, i32* %w_coeffs_addr_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2040" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:254  %p_trunc67_ext = sext i25 %tmp_84_62 to i32

]]></Node>
<StgValue><ssdm name="p_trunc67_ext"/></StgValue>
</operation>

<operation id="2041" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:255  store i32 %p_trunc67_ext, i32* %w_coeffs_addr_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2042" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:258  %p_trunc68_ext = sext i25 %tmp_84_63 to i32

]]></Node>
<StgValue><ssdm name="p_trunc68_ext"/></StgValue>
</operation>

<operation id="2043" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:259  store i32 %p_trunc68_ext, i32* %w_coeffs_addr_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2044" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:262  %p_trunc69_ext = sext i25 %tmp_84_64 to i32

]]></Node>
<StgValue><ssdm name="p_trunc69_ext"/></StgValue>
</operation>

<operation id="2045" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:263  store i32 %p_trunc69_ext, i32* %w_coeffs_addr_65, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2046" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:266  %p_trunc70_ext = sext i25 %tmp_84_65 to i32

]]></Node>
<StgValue><ssdm name="p_trunc70_ext"/></StgValue>
</operation>

<operation id="2047" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:267  store i32 %p_trunc70_ext, i32* %w_coeffs_addr_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2048" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:270  %p_trunc71_ext = sext i25 %tmp_84_66 to i32

]]></Node>
<StgValue><ssdm name="p_trunc71_ext"/></StgValue>
</operation>

<operation id="2049" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:271  store i32 %p_trunc71_ext, i32* %w_coeffs_addr_67, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2050" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:274  %p_trunc72_ext = sext i25 %tmp_84_67 to i32

]]></Node>
<StgValue><ssdm name="p_trunc72_ext"/></StgValue>
</operation>

<operation id="2051" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:275  store i32 %p_trunc72_ext, i32* %w_coeffs_addr_68, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2052" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:278  %p_trunc73_ext = sext i25 %tmp_84_68 to i32

]]></Node>
<StgValue><ssdm name="p_trunc73_ext"/></StgValue>
</operation>

<operation id="2053" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:279  store i32 %p_trunc73_ext, i32* %w_coeffs_addr_69, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2054" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:282  %p_trunc74_ext = sext i25 %tmp_84_69 to i32

]]></Node>
<StgValue><ssdm name="p_trunc74_ext"/></StgValue>
</operation>

<operation id="2055" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:283  store i32 %p_trunc74_ext, i32* %w_coeffs_addr_70, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2056" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:286  %p_trunc75_ext = sext i25 %tmp_84_70 to i32

]]></Node>
<StgValue><ssdm name="p_trunc75_ext"/></StgValue>
</operation>

<operation id="2057" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:287  store i32 %p_trunc75_ext, i32* %w_coeffs_addr_71, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2058" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:290  %p_trunc76_ext = sext i25 %tmp_84_71 to i32

]]></Node>
<StgValue><ssdm name="p_trunc76_ext"/></StgValue>
</operation>

<operation id="2059" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:291  store i32 %p_trunc76_ext, i32* %w_coeffs_addr_72, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2060" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:294  %p_trunc77_ext = sext i25 %tmp_84_72 to i32

]]></Node>
<StgValue><ssdm name="p_trunc77_ext"/></StgValue>
</operation>

<operation id="2061" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:295  store i32 %p_trunc77_ext, i32* %w_coeffs_addr_73, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2062" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:298  %p_trunc78_ext = sext i25 %tmp_84_73 to i32

]]></Node>
<StgValue><ssdm name="p_trunc78_ext"/></StgValue>
</operation>

<operation id="2063" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:299  store i32 %p_trunc78_ext, i32* %w_coeffs_addr_74, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2064" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:302  %p_trunc79_ext = sext i25 %tmp_84_74 to i32

]]></Node>
<StgValue><ssdm name="p_trunc79_ext"/></StgValue>
</operation>

<operation id="2065" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:303  store i32 %p_trunc79_ext, i32* %w_coeffs_addr_75, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2066" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:306  %p_trunc80_ext = sext i25 %tmp_84_75 to i32

]]></Node>
<StgValue><ssdm name="p_trunc80_ext"/></StgValue>
</operation>

<operation id="2067" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:307  store i32 %p_trunc80_ext, i32* %w_coeffs_addr_76, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2068" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:310  %p_trunc81_ext = sext i25 %tmp_84_76 to i32

]]></Node>
<StgValue><ssdm name="p_trunc81_ext"/></StgValue>
</operation>

<operation id="2069" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:311  store i32 %p_trunc81_ext, i32* %w_coeffs_addr_77, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2070" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:314  %p_trunc82_ext = sext i25 %tmp_84_77 to i32

]]></Node>
<StgValue><ssdm name="p_trunc82_ext"/></StgValue>
</operation>

<operation id="2071" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:315  store i32 %p_trunc82_ext, i32* %w_coeffs_addr_78, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2072" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:318  %p_trunc83_ext = sext i25 %tmp_84_78 to i32

]]></Node>
<StgValue><ssdm name="p_trunc83_ext"/></StgValue>
</operation>

<operation id="2073" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:319  store i32 %p_trunc83_ext, i32* %w_coeffs_addr_79, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2074" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:322  %p_trunc84_ext = sext i25 %tmp_84_79 to i32

]]></Node>
<StgValue><ssdm name="p_trunc84_ext"/></StgValue>
</operation>

<operation id="2075" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:323  store i32 %p_trunc84_ext, i32* %w_coeffs_addr_80, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2076" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:326  %p_trunc85_ext = sext i25 %tmp_84_80 to i32

]]></Node>
<StgValue><ssdm name="p_trunc85_ext"/></StgValue>
</operation>

<operation id="2077" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:327  store i32 %p_trunc85_ext, i32* %w_coeffs_addr_81, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2078" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:330  %p_trunc86_ext = sext i25 %tmp_84_81 to i32

]]></Node>
<StgValue><ssdm name="p_trunc86_ext"/></StgValue>
</operation>

<operation id="2079" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:331  store i32 %p_trunc86_ext, i32* %w_coeffs_addr_82, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2080" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:334  %p_trunc87_ext = sext i25 %tmp_84_82 to i32

]]></Node>
<StgValue><ssdm name="p_trunc87_ext"/></StgValue>
</operation>

<operation id="2081" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:335  store i32 %p_trunc87_ext, i32* %w_coeffs_addr_83, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2082" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:338  %p_trunc88_ext = sext i25 %tmp_84_83 to i32

]]></Node>
<StgValue><ssdm name="p_trunc88_ext"/></StgValue>
</operation>

<operation id="2083" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:339  store i32 %p_trunc88_ext, i32* %w_coeffs_addr_84, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:342  %p_trunc89_ext = sext i25 %tmp_84_84 to i32

]]></Node>
<StgValue><ssdm name="p_trunc89_ext"/></StgValue>
</operation>

<operation id="2085" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:343  store i32 %p_trunc89_ext, i32* %w_coeffs_addr_85, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2086" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:346  %p_trunc90_ext = sext i25 %tmp_84_85 to i32

]]></Node>
<StgValue><ssdm name="p_trunc90_ext"/></StgValue>
</operation>

<operation id="2087" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:347  store i32 %p_trunc90_ext, i32* %w_coeffs_addr_86, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2088" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:350  %p_trunc91_ext = sext i25 %tmp_84_86 to i32

]]></Node>
<StgValue><ssdm name="p_trunc91_ext"/></StgValue>
</operation>

<operation id="2089" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:351  store i32 %p_trunc91_ext, i32* %w_coeffs_addr_87, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2090" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:354  %p_trunc92_ext = sext i25 %tmp_84_87 to i32

]]></Node>
<StgValue><ssdm name="p_trunc92_ext"/></StgValue>
</operation>

<operation id="2091" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:355  store i32 %p_trunc92_ext, i32* %w_coeffs_addr_88, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2092" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:358  %p_trunc93_ext = sext i25 %tmp_84_88 to i32

]]></Node>
<StgValue><ssdm name="p_trunc93_ext"/></StgValue>
</operation>

<operation id="2093" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:359  store i32 %p_trunc93_ext, i32* %w_coeffs_addr_89, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2094" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:362  %p_trunc94_ext = sext i25 %tmp_84_89 to i32

]]></Node>
<StgValue><ssdm name="p_trunc94_ext"/></StgValue>
</operation>

<operation id="2095" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:363  store i32 %p_trunc94_ext, i32* %w_coeffs_addr_90, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2096" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:366  %p_trunc95_ext = sext i25 %tmp_84_90 to i32

]]></Node>
<StgValue><ssdm name="p_trunc95_ext"/></StgValue>
</operation>

<operation id="2097" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:367  store i32 %p_trunc95_ext, i32* %w_coeffs_addr_91, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2098" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:370  %p_trunc96_ext = sext i25 %tmp_84_91 to i32

]]></Node>
<StgValue><ssdm name="p_trunc96_ext"/></StgValue>
</operation>

<operation id="2099" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:371  store i32 %p_trunc96_ext, i32* %w_coeffs_addr_92, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2100" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:374  %p_trunc97_ext = sext i25 %tmp_84_92 to i32

]]></Node>
<StgValue><ssdm name="p_trunc97_ext"/></StgValue>
</operation>

<operation id="2101" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:375  store i32 %p_trunc97_ext, i32* %w_coeffs_addr_93, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2102" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:378  %p_trunc98_ext = sext i25 %tmp_84_93 to i32

]]></Node>
<StgValue><ssdm name="p_trunc98_ext"/></StgValue>
</operation>

<operation id="2103" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:379  store i32 %p_trunc98_ext, i32* %w_coeffs_addr_94, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2104" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:382  %p_trunc99_ext = sext i25 %tmp_84_94 to i32

]]></Node>
<StgValue><ssdm name="p_trunc99_ext"/></StgValue>
</operation>

<operation id="2105" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:383  store i32 %p_trunc99_ext, i32* %w_coeffs_addr_95, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2106" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:386  %p_trunc100_ext = sext i25 %tmp_84_95 to i32

]]></Node>
<StgValue><ssdm name="p_trunc100_ext"/></StgValue>
</operation>

<operation id="2107" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:387  store i32 %p_trunc100_ext, i32* %w_coeffs_addr_96, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2108" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:390  %p_trunc101_ext = sext i25 %tmp_84_96 to i32

]]></Node>
<StgValue><ssdm name="p_trunc101_ext"/></StgValue>
</operation>

<operation id="2109" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:391  store i32 %p_trunc101_ext, i32* %w_coeffs_addr_97, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2110" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:394  %p_trunc102_ext = sext i25 %tmp_84_97 to i32

]]></Node>
<StgValue><ssdm name="p_trunc102_ext"/></StgValue>
</operation>

<operation id="2111" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:395  store i32 %p_trunc102_ext, i32* %w_coeffs_addr_98, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2112" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:398  %p_trunc103_ext = sext i25 %tmp_84_98 to i32

]]></Node>
<StgValue><ssdm name="p_trunc103_ext"/></StgValue>
</operation>

<operation id="2113" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:399  store i32 %p_trunc103_ext, i32* %w_coeffs_addr_99, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2114" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:402  %p_trunc104_ext = sext i25 %tmp_84_99 to i32

]]></Node>
<StgValue><ssdm name="p_trunc104_ext"/></StgValue>
</operation>

<operation id="2115" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:403  store i32 %p_trunc104_ext, i32* %w_coeffs_addr_100, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2116" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:406  %p_trunc105_ext = sext i25 %tmp_84_100 to i32

]]></Node>
<StgValue><ssdm name="p_trunc105_ext"/></StgValue>
</operation>

<operation id="2117" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:407  store i32 %p_trunc105_ext, i32* %w_coeffs_addr_101, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2118" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:410  %p_trunc106_ext = sext i25 %tmp_84_101 to i32

]]></Node>
<StgValue><ssdm name="p_trunc106_ext"/></StgValue>
</operation>

<operation id="2119" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:411  store i32 %p_trunc106_ext, i32* %w_coeffs_addr_102, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2120" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:414  %p_trunc107_ext = sext i25 %tmp_84_102 to i32

]]></Node>
<StgValue><ssdm name="p_trunc107_ext"/></StgValue>
</operation>

<operation id="2121" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:415  store i32 %p_trunc107_ext, i32* %w_coeffs_addr_103, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2122" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:418  %p_trunc108_ext = sext i25 %tmp_84_103 to i32

]]></Node>
<StgValue><ssdm name="p_trunc108_ext"/></StgValue>
</operation>

<operation id="2123" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:419  store i32 %p_trunc108_ext, i32* %w_coeffs_addr_104, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2124" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:422  %p_trunc109_ext = sext i25 %tmp_84_104 to i32

]]></Node>
<StgValue><ssdm name="p_trunc109_ext"/></StgValue>
</operation>

<operation id="2125" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:423  store i32 %p_trunc109_ext, i32* %w_coeffs_addr_105, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2126" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:426  %p_trunc110_ext = sext i25 %tmp_84_105 to i32

]]></Node>
<StgValue><ssdm name="p_trunc110_ext"/></StgValue>
</operation>

<operation id="2127" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:427  store i32 %p_trunc110_ext, i32* %w_coeffs_addr_106, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2128" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:430  %p_trunc111_ext = sext i25 %tmp_84_106 to i32

]]></Node>
<StgValue><ssdm name="p_trunc111_ext"/></StgValue>
</operation>

<operation id="2129" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:431  store i32 %p_trunc111_ext, i32* %w_coeffs_addr_107, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2130" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:434  %p_trunc112_ext = sext i25 %tmp_84_107 to i32

]]></Node>
<StgValue><ssdm name="p_trunc112_ext"/></StgValue>
</operation>

<operation id="2131" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:435  store i32 %p_trunc112_ext, i32* %w_coeffs_addr_108, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2132" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:438  %p_trunc113_ext = sext i25 %tmp_84_108 to i32

]]></Node>
<StgValue><ssdm name="p_trunc113_ext"/></StgValue>
</operation>

<operation id="2133" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:439  store i32 %p_trunc113_ext, i32* %w_coeffs_addr_109, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2134" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:442  %p_trunc114_ext = sext i25 %tmp_84_109 to i32

]]></Node>
<StgValue><ssdm name="p_trunc114_ext"/></StgValue>
</operation>

<operation id="2135" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:443  store i32 %p_trunc114_ext, i32* %w_coeffs_addr_110, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2136" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:446  %p_trunc115_ext = sext i25 %tmp_84_110 to i32

]]></Node>
<StgValue><ssdm name="p_trunc115_ext"/></StgValue>
</operation>

<operation id="2137" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:447  store i32 %p_trunc115_ext, i32* %w_coeffs_addr_111, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2138" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:450  %p_trunc116_ext = sext i25 %tmp_84_111 to i32

]]></Node>
<StgValue><ssdm name="p_trunc116_ext"/></StgValue>
</operation>

<operation id="2139" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:451  store i32 %p_trunc116_ext, i32* %w_coeffs_addr_112, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2140" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:454  %p_trunc117_ext = sext i25 %tmp_84_112 to i32

]]></Node>
<StgValue><ssdm name="p_trunc117_ext"/></StgValue>
</operation>

<operation id="2141" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:455  store i32 %p_trunc117_ext, i32* %w_coeffs_addr_113, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2142" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:458  %p_trunc118_ext = sext i25 %tmp_84_113 to i32

]]></Node>
<StgValue><ssdm name="p_trunc118_ext"/></StgValue>
</operation>

<operation id="2143" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:459  store i32 %p_trunc118_ext, i32* %w_coeffs_addr_114, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2144" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:462  %p_trunc119_ext = sext i25 %tmp_84_114 to i32

]]></Node>
<StgValue><ssdm name="p_trunc119_ext"/></StgValue>
</operation>

<operation id="2145" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:463  store i32 %p_trunc119_ext, i32* %w_coeffs_addr_115, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2146" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:466  %p_trunc120_ext = sext i25 %tmp_84_115 to i32

]]></Node>
<StgValue><ssdm name="p_trunc120_ext"/></StgValue>
</operation>

<operation id="2147" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:467  store i32 %p_trunc120_ext, i32* %w_coeffs_addr_116, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2148" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:470  %p_trunc121_ext = sext i25 %tmp_84_116 to i32

]]></Node>
<StgValue><ssdm name="p_trunc121_ext"/></StgValue>
</operation>

<operation id="2149" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:471  store i32 %p_trunc121_ext, i32* %w_coeffs_addr_117, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2150" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:474  %p_trunc122_ext = sext i25 %tmp_84_117 to i32

]]></Node>
<StgValue><ssdm name="p_trunc122_ext"/></StgValue>
</operation>

<operation id="2151" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:475  store i32 %p_trunc122_ext, i32* %w_coeffs_addr_118, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2152" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:478  %p_trunc123_ext = sext i25 %tmp_84_118 to i32

]]></Node>
<StgValue><ssdm name="p_trunc123_ext"/></StgValue>
</operation>

<operation id="2153" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:479  store i32 %p_trunc123_ext, i32* %w_coeffs_addr_119, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2154" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:482  %p_trunc124_ext = sext i25 %tmp_84_119 to i32

]]></Node>
<StgValue><ssdm name="p_trunc124_ext"/></StgValue>
</operation>

<operation id="2155" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:483  store i32 %p_trunc124_ext, i32* %w_coeffs_addr_120, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2156" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:486  %p_trunc125_ext = sext i25 %tmp_84_120 to i32

]]></Node>
<StgValue><ssdm name="p_trunc125_ext"/></StgValue>
</operation>

<operation id="2157" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:487  store i32 %p_trunc125_ext, i32* %w_coeffs_addr_121, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2158" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:490  %p_trunc126_ext = sext i25 %tmp_84_121 to i32

]]></Node>
<StgValue><ssdm name="p_trunc126_ext"/></StgValue>
</operation>

<operation id="2159" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:491  store i32 %p_trunc126_ext, i32* %w_coeffs_addr_122, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2160" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:494  %p_trunc127_ext = sext i25 %tmp_84_122 to i32

]]></Node>
<StgValue><ssdm name="p_trunc127_ext"/></StgValue>
</operation>

<operation id="2161" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:495  store i32 %p_trunc127_ext, i32* %w_coeffs_addr_123, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2162" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:498  %p_trunc128_ext = sext i25 %tmp_84_123 to i32

]]></Node>
<StgValue><ssdm name="p_trunc128_ext"/></StgValue>
</operation>

<operation id="2163" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:499  store i32 %p_trunc128_ext, i32* %w_coeffs_addr_124, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2164" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:502  %p_trunc129_ext = sext i25 %tmp_84_124 to i32

]]></Node>
<StgValue><ssdm name="p_trunc129_ext"/></StgValue>
</operation>

<operation id="2165" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:503  store i32 %p_trunc129_ext, i32* %w_coeffs_addr_125, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2166" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:506  %p_trunc130_ext = sext i25 %tmp_84_125 to i32

]]></Node>
<StgValue><ssdm name="p_trunc130_ext"/></StgValue>
</operation>

<operation id="2167" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:507  store i32 %p_trunc130_ext, i32* %w_coeffs_addr_126, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2168" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:510  %p_trunc131_ext = sext i25 %tmp_84_126 to i32

]]></Node>
<StgValue><ssdm name="p_trunc131_ext"/></StgValue>
</operation>

<operation id="2169" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:511  store i32 %p_trunc131_ext, i32* %w_coeffs_addr_127, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2170" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:514  %p_trunc132_ext = sext i25 %tmp_84_127 to i32

]]></Node>
<StgValue><ssdm name="p_trunc132_ext"/></StgValue>
</operation>

<operation id="2171" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:515  store i32 %p_trunc132_ext, i32* %w_coeffs_addr_128, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2172" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:518  %p_trunc133_ext = sext i25 %tmp_84_128 to i32

]]></Node>
<StgValue><ssdm name="p_trunc133_ext"/></StgValue>
</operation>

<operation id="2173" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:519  store i32 %p_trunc133_ext, i32* %w_coeffs_addr_129, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2174" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:522  %p_trunc134_ext = sext i25 %tmp_84_129 to i32

]]></Node>
<StgValue><ssdm name="p_trunc134_ext"/></StgValue>
</operation>

<operation id="2175" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:523  store i32 %p_trunc134_ext, i32* %w_coeffs_addr_130, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2176" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:526  %p_trunc135_ext = sext i25 %tmp_84_130 to i32

]]></Node>
<StgValue><ssdm name="p_trunc135_ext"/></StgValue>
</operation>

<operation id="2177" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:527  store i32 %p_trunc135_ext, i32* %w_coeffs_addr_131, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2178" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:530  %p_trunc136_ext = sext i25 %tmp_84_131 to i32

]]></Node>
<StgValue><ssdm name="p_trunc136_ext"/></StgValue>
</operation>

<operation id="2179" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:531  store i32 %p_trunc136_ext, i32* %w_coeffs_addr_132, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2180" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:534  %p_trunc137_ext = sext i25 %tmp_84_132 to i32

]]></Node>
<StgValue><ssdm name="p_trunc137_ext"/></StgValue>
</operation>

<operation id="2181" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:535  store i32 %p_trunc137_ext, i32* %w_coeffs_addr_133, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2182" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:538  %p_trunc138_ext = sext i25 %tmp_84_133 to i32

]]></Node>
<StgValue><ssdm name="p_trunc138_ext"/></StgValue>
</operation>

<operation id="2183" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:539  store i32 %p_trunc138_ext, i32* %w_coeffs_addr_134, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2184" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:542  %p_trunc139_ext = sext i25 %tmp_84_134 to i32

]]></Node>
<StgValue><ssdm name="p_trunc139_ext"/></StgValue>
</operation>

<operation id="2185" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:543  store i32 %p_trunc139_ext, i32* %w_coeffs_addr_135, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2186" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:546  %p_trunc140_ext = sext i25 %tmp_84_135 to i32

]]></Node>
<StgValue><ssdm name="p_trunc140_ext"/></StgValue>
</operation>

<operation id="2187" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:547  store i32 %p_trunc140_ext, i32* %w_coeffs_addr_136, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2188" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:550  %p_trunc141_ext = sext i25 %tmp_84_136 to i32

]]></Node>
<StgValue><ssdm name="p_trunc141_ext"/></StgValue>
</operation>

<operation id="2189" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:551  store i32 %p_trunc141_ext, i32* %w_coeffs_addr_137, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2190" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:554  %p_trunc142_ext = sext i25 %tmp_84_137 to i32

]]></Node>
<StgValue><ssdm name="p_trunc142_ext"/></StgValue>
</operation>

<operation id="2191" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:555  store i32 %p_trunc142_ext, i32* %w_coeffs_addr_138, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2192" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:558  %p_trunc143_ext = sext i25 %tmp_84_138 to i32

]]></Node>
<StgValue><ssdm name="p_trunc143_ext"/></StgValue>
</operation>

<operation id="2193" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:559  store i32 %p_trunc143_ext, i32* %w_coeffs_addr_139, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2194" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:562  %p_trunc144_ext = sext i25 %tmp_84_139 to i32

]]></Node>
<StgValue><ssdm name="p_trunc144_ext"/></StgValue>
</operation>

<operation id="2195" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:563  store i32 %p_trunc144_ext, i32* %w_coeffs_addr_140, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2196" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:566  %p_trunc145_ext = sext i25 %tmp_84_140 to i32

]]></Node>
<StgValue><ssdm name="p_trunc145_ext"/></StgValue>
</operation>

<operation id="2197" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:567  store i32 %p_trunc145_ext, i32* %w_coeffs_addr_141, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2198" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:570  %p_trunc146_ext = sext i25 %tmp_84_141 to i32

]]></Node>
<StgValue><ssdm name="p_trunc146_ext"/></StgValue>
</operation>

<operation id="2199" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:571  store i32 %p_trunc146_ext, i32* %w_coeffs_addr_142, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2200" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:574  %p_trunc147_ext = sext i25 %tmp_84_142 to i32

]]></Node>
<StgValue><ssdm name="p_trunc147_ext"/></StgValue>
</operation>

<operation id="2201" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:575  store i32 %p_trunc147_ext, i32* %w_coeffs_addr_143, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2202" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:578  %p_trunc148_ext = sext i25 %tmp_84_143 to i32

]]></Node>
<StgValue><ssdm name="p_trunc148_ext"/></StgValue>
</operation>

<operation id="2203" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:579  store i32 %p_trunc148_ext, i32* %w_coeffs_addr_144, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2204" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:582  %p_trunc149_ext = sext i25 %tmp_84_144 to i32

]]></Node>
<StgValue><ssdm name="p_trunc149_ext"/></StgValue>
</operation>

<operation id="2205" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:583  store i32 %p_trunc149_ext, i32* %w_coeffs_addr_145, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2206" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:586  %p_trunc150_ext = sext i25 %tmp_84_145 to i32

]]></Node>
<StgValue><ssdm name="p_trunc150_ext"/></StgValue>
</operation>

<operation id="2207" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:587  store i32 %p_trunc150_ext, i32* %w_coeffs_addr_146, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2208" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:590  %p_trunc151_ext = sext i25 %tmp_84_146 to i32

]]></Node>
<StgValue><ssdm name="p_trunc151_ext"/></StgValue>
</operation>

<operation id="2209" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:591  store i32 %p_trunc151_ext, i32* %w_coeffs_addr_147, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2210" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:594  %p_trunc152_ext = sext i25 %tmp_84_147 to i32

]]></Node>
<StgValue><ssdm name="p_trunc152_ext"/></StgValue>
</operation>

<operation id="2211" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:595  store i32 %p_trunc152_ext, i32* %w_coeffs_addr_148, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2212" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:598  %p_trunc153_ext = sext i25 %tmp_84_148 to i32

]]></Node>
<StgValue><ssdm name="p_trunc153_ext"/></StgValue>
</operation>

<operation id="2213" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:599  store i32 %p_trunc153_ext, i32* %w_coeffs_addr_149, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2214" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:602  %p_trunc154_ext = sext i25 %tmp_84_149 to i32

]]></Node>
<StgValue><ssdm name="p_trunc154_ext"/></StgValue>
</operation>

<operation id="2215" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:603  store i32 %p_trunc154_ext, i32* %w_coeffs_addr_150, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2216" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:606  %p_trunc155_ext = sext i25 %tmp_84_150 to i32

]]></Node>
<StgValue><ssdm name="p_trunc155_ext"/></StgValue>
</operation>

<operation id="2217" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:607  store i32 %p_trunc155_ext, i32* %w_coeffs_addr_151, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2218" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:610  %p_trunc156_ext = sext i25 %tmp_84_151 to i32

]]></Node>
<StgValue><ssdm name="p_trunc156_ext"/></StgValue>
</operation>

<operation id="2219" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:611  store i32 %p_trunc156_ext, i32* %w_coeffs_addr_152, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2220" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:614  %p_trunc157_ext = sext i25 %tmp_84_152 to i32

]]></Node>
<StgValue><ssdm name="p_trunc157_ext"/></StgValue>
</operation>

<operation id="2221" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:615  store i32 %p_trunc157_ext, i32* %w_coeffs_addr_153, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2222" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:618  %p_trunc158_ext = sext i25 %tmp_84_153 to i32

]]></Node>
<StgValue><ssdm name="p_trunc158_ext"/></StgValue>
</operation>

<operation id="2223" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:619  store i32 %p_trunc158_ext, i32* %w_coeffs_addr_154, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2224" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:622  %p_trunc159_ext = sext i25 %tmp_84_154 to i32

]]></Node>
<StgValue><ssdm name="p_trunc159_ext"/></StgValue>
</operation>

<operation id="2225" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:623  store i32 %p_trunc159_ext, i32* %w_coeffs_addr_155, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2226" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:626  %p_trunc160_ext = sext i25 %tmp_84_155 to i32

]]></Node>
<StgValue><ssdm name="p_trunc160_ext"/></StgValue>
</operation>

<operation id="2227" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:627  store i32 %p_trunc160_ext, i32* %w_coeffs_addr_156, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2228" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:630  %p_trunc161_ext = sext i25 %tmp_84_156 to i32

]]></Node>
<StgValue><ssdm name="p_trunc161_ext"/></StgValue>
</operation>

<operation id="2229" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:631  store i32 %p_trunc161_ext, i32* %w_coeffs_addr_157, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2230" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:634  %p_trunc162_ext = sext i25 %tmp_84_157 to i32

]]></Node>
<StgValue><ssdm name="p_trunc162_ext"/></StgValue>
</operation>

<operation id="2231" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:635  store i32 %p_trunc162_ext, i32* %w_coeffs_addr_158, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2232" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:638  %p_trunc163_ext = sext i25 %tmp_84_158 to i32

]]></Node>
<StgValue><ssdm name="p_trunc163_ext"/></StgValue>
</operation>

<operation id="2233" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:639  store i32 %p_trunc163_ext, i32* %w_coeffs_addr_159, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2234" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:642  %p_trunc164_ext = sext i25 %tmp_84_159 to i32

]]></Node>
<StgValue><ssdm name="p_trunc164_ext"/></StgValue>
</operation>

<operation id="2235" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:643  store i32 %p_trunc164_ext, i32* %w_coeffs_addr_160, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2236" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:646  %p_trunc165_ext = sext i25 %tmp_84_160 to i32

]]></Node>
<StgValue><ssdm name="p_trunc165_ext"/></StgValue>
</operation>

<operation id="2237" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:647  store i32 %p_trunc165_ext, i32* %w_coeffs_addr_161, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2238" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:650  %p_trunc166_ext = sext i25 %tmp_84_161 to i32

]]></Node>
<StgValue><ssdm name="p_trunc166_ext"/></StgValue>
</operation>

<operation id="2239" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:651  store i32 %p_trunc166_ext, i32* %w_coeffs_addr_162, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2240" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:654  %p_trunc167_ext = sext i25 %tmp_84_162 to i32

]]></Node>
<StgValue><ssdm name="p_trunc167_ext"/></StgValue>
</operation>

<operation id="2241" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:655  store i32 %p_trunc167_ext, i32* %w_coeffs_addr_163, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2242" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:658  %p_trunc168_ext = sext i25 %tmp_84_163 to i32

]]></Node>
<StgValue><ssdm name="p_trunc168_ext"/></StgValue>
</operation>

<operation id="2243" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:659  store i32 %p_trunc168_ext, i32* %w_coeffs_addr_164, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2244" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:662  %p_trunc169_ext = sext i25 %tmp_84_164 to i32

]]></Node>
<StgValue><ssdm name="p_trunc169_ext"/></StgValue>
</operation>

<operation id="2245" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:663  store i32 %p_trunc169_ext, i32* %w_coeffs_addr_165, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2246" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:666  %p_trunc170_ext = sext i25 %tmp_84_165 to i32

]]></Node>
<StgValue><ssdm name="p_trunc170_ext"/></StgValue>
</operation>

<operation id="2247" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:667  store i32 %p_trunc170_ext, i32* %w_coeffs_addr_166, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:670  %p_trunc171_ext = sext i25 %tmp_84_166 to i32

]]></Node>
<StgValue><ssdm name="p_trunc171_ext"/></StgValue>
</operation>

<operation id="2249" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:671  store i32 %p_trunc171_ext, i32* %w_coeffs_addr_167, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2250" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:674  %p_trunc172_ext = sext i25 %tmp_84_167 to i32

]]></Node>
<StgValue><ssdm name="p_trunc172_ext"/></StgValue>
</operation>

<operation id="2251" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:675  store i32 %p_trunc172_ext, i32* %w_coeffs_addr_168, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:678  %p_trunc173_ext = sext i25 %tmp_84_168 to i32

]]></Node>
<StgValue><ssdm name="p_trunc173_ext"/></StgValue>
</operation>

<operation id="2253" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:679  store i32 %p_trunc173_ext, i32* %w_coeffs_addr_169, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2254" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:682  %p_trunc174_ext = sext i25 %tmp_84_169 to i32

]]></Node>
<StgValue><ssdm name="p_trunc174_ext"/></StgValue>
</operation>

<operation id="2255" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:683  store i32 %p_trunc174_ext, i32* %w_coeffs_addr_170, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2256" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:686  %p_trunc175_ext = sext i25 %tmp_84_170 to i32

]]></Node>
<StgValue><ssdm name="p_trunc175_ext"/></StgValue>
</operation>

<operation id="2257" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:687  store i32 %p_trunc175_ext, i32* %w_coeffs_addr_171, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2258" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:690  %p_trunc176_ext = sext i25 %tmp_84_171 to i32

]]></Node>
<StgValue><ssdm name="p_trunc176_ext"/></StgValue>
</operation>

<operation id="2259" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:691  store i32 %p_trunc176_ext, i32* %w_coeffs_addr_172, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2260" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:694  %p_trunc177_ext = sext i25 %tmp_84_172 to i32

]]></Node>
<StgValue><ssdm name="p_trunc177_ext"/></StgValue>
</operation>

<operation id="2261" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:695  store i32 %p_trunc177_ext, i32* %w_coeffs_addr_173, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2262" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:698  %p_trunc178_ext = sext i25 %tmp_84_173 to i32

]]></Node>
<StgValue><ssdm name="p_trunc178_ext"/></StgValue>
</operation>

<operation id="2263" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:699  store i32 %p_trunc178_ext, i32* %w_coeffs_addr_174, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2264" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:702  %p_trunc179_ext = sext i25 %tmp_84_174 to i32

]]></Node>
<StgValue><ssdm name="p_trunc179_ext"/></StgValue>
</operation>

<operation id="2265" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:703  store i32 %p_trunc179_ext, i32* %w_coeffs_addr_175, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2266" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:706  %p_trunc180_ext = sext i25 %tmp_84_175 to i32

]]></Node>
<StgValue><ssdm name="p_trunc180_ext"/></StgValue>
</operation>

<operation id="2267" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:707  store i32 %p_trunc180_ext, i32* %w_coeffs_addr_176, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2268" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:710  %p_trunc181_ext = sext i25 %tmp_84_176 to i32

]]></Node>
<StgValue><ssdm name="p_trunc181_ext"/></StgValue>
</operation>

<operation id="2269" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:711  store i32 %p_trunc181_ext, i32* %w_coeffs_addr_177, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2270" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:714  %p_trunc182_ext = sext i25 %tmp_84_177 to i32

]]></Node>
<StgValue><ssdm name="p_trunc182_ext"/></StgValue>
</operation>

<operation id="2271" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:715  store i32 %p_trunc182_ext, i32* %w_coeffs_addr_178, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2272" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:718  %p_trunc183_ext = sext i25 %tmp_84_178 to i32

]]></Node>
<StgValue><ssdm name="p_trunc183_ext"/></StgValue>
</operation>

<operation id="2273" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:719  store i32 %p_trunc183_ext, i32* %w_coeffs_addr_179, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2274" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:722  %p_trunc184_ext = sext i25 %tmp_84_179 to i32

]]></Node>
<StgValue><ssdm name="p_trunc184_ext"/></StgValue>
</operation>

<operation id="2275" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:723  store i32 %p_trunc184_ext, i32* %w_coeffs_addr_180, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2276" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:726  %p_trunc185_ext = sext i25 %tmp_84_180 to i32

]]></Node>
<StgValue><ssdm name="p_trunc185_ext"/></StgValue>
</operation>

<operation id="2277" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:727  store i32 %p_trunc185_ext, i32* %w_coeffs_addr_181, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2278" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:730  %p_trunc186_ext = sext i25 %tmp_84_181 to i32

]]></Node>
<StgValue><ssdm name="p_trunc186_ext"/></StgValue>
</operation>

<operation id="2279" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:731  store i32 %p_trunc186_ext, i32* %w_coeffs_addr_182, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2280" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:734  %p_trunc187_ext = sext i25 %tmp_84_182 to i32

]]></Node>
<StgValue><ssdm name="p_trunc187_ext"/></StgValue>
</operation>

<operation id="2281" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:735  store i32 %p_trunc187_ext, i32* %w_coeffs_addr_183, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2282" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:738  %p_trunc188_ext = sext i25 %tmp_84_183 to i32

]]></Node>
<StgValue><ssdm name="p_trunc188_ext"/></StgValue>
</operation>

<operation id="2283" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:739  store i32 %p_trunc188_ext, i32* %w_coeffs_addr_184, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2284" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:742  %p_trunc189_ext = sext i25 %tmp_84_184 to i32

]]></Node>
<StgValue><ssdm name="p_trunc189_ext"/></StgValue>
</operation>

<operation id="2285" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:743  store i32 %p_trunc189_ext, i32* %w_coeffs_addr_185, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2286" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:746  %p_trunc190_ext = sext i25 %tmp_84_185 to i32

]]></Node>
<StgValue><ssdm name="p_trunc190_ext"/></StgValue>
</operation>

<operation id="2287" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:747  store i32 %p_trunc190_ext, i32* %w_coeffs_addr_186, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2288" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:750  %p_trunc191_ext = sext i25 %tmp_84_186 to i32

]]></Node>
<StgValue><ssdm name="p_trunc191_ext"/></StgValue>
</operation>

<operation id="2289" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:751  store i32 %p_trunc191_ext, i32* %w_coeffs_addr_187, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2290" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:754  %p_trunc192_ext = sext i25 %tmp_84_187 to i32

]]></Node>
<StgValue><ssdm name="p_trunc192_ext"/></StgValue>
</operation>

<operation id="2291" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:755  store i32 %p_trunc192_ext, i32* %w_coeffs_addr_188, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2292" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:758  %p_trunc193_ext = sext i25 %tmp_84_188 to i32

]]></Node>
<StgValue><ssdm name="p_trunc193_ext"/></StgValue>
</operation>

<operation id="2293" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:759  store i32 %p_trunc193_ext, i32* %w_coeffs_addr_189, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2294" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:762  %p_trunc194_ext = sext i25 %tmp_84_189 to i32

]]></Node>
<StgValue><ssdm name="p_trunc194_ext"/></StgValue>
</operation>

<operation id="2295" st_id="239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:763  store i32 %p_trunc194_ext, i32* %w_coeffs_addr_190, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2296" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:766  %p_trunc195_ext = sext i25 %tmp_84_190 to i32

]]></Node>
<StgValue><ssdm name="p_trunc195_ext"/></StgValue>
</operation>

<operation id="2297" st_id="239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:767  store i32 %p_trunc195_ext, i32* %w_coeffs_addr_191, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2298" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:770  %p_trunc196_ext = sext i25 %tmp_84_191 to i32

]]></Node>
<StgValue><ssdm name="p_trunc196_ext"/></StgValue>
</operation>

<operation id="2299" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:771  store i32 %p_trunc196_ext, i32* %w_coeffs_addr_192, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2300" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:774  %p_trunc197_ext = sext i25 %tmp_84_192 to i32

]]></Node>
<StgValue><ssdm name="p_trunc197_ext"/></StgValue>
</operation>

<operation id="2301" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:775  store i32 %p_trunc197_ext, i32* %w_coeffs_addr_193, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2302" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:778  %p_trunc198_ext = sext i25 %tmp_84_193 to i32

]]></Node>
<StgValue><ssdm name="p_trunc198_ext"/></StgValue>
</operation>

<operation id="2303" st_id="241" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:779  store i32 %p_trunc198_ext, i32* %w_coeffs_addr_194, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2304" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:782  %p_trunc199_ext = sext i25 %tmp_84_194 to i32

]]></Node>
<StgValue><ssdm name="p_trunc199_ext"/></StgValue>
</operation>

<operation id="2305" st_id="241" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:783  store i32 %p_trunc199_ext, i32* %w_coeffs_addr_195, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2306" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:786  %p_trunc200_ext = sext i25 %tmp_84_195 to i32

]]></Node>
<StgValue><ssdm name="p_trunc200_ext"/></StgValue>
</operation>

<operation id="2307" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:787  store i32 %p_trunc200_ext, i32* %w_coeffs_addr_196, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2308" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:790  %p_trunc201_ext = sext i25 %tmp_84_196 to i32

]]></Node>
<StgValue><ssdm name="p_trunc201_ext"/></StgValue>
</operation>

<operation id="2309" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:791  store i32 %p_trunc201_ext, i32* %w_coeffs_addr_197, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2310" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:794  %p_trunc202_ext = sext i25 %tmp_84_197 to i32

]]></Node>
<StgValue><ssdm name="p_trunc202_ext"/></StgValue>
</operation>

<operation id="2311" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:795  store i32 %p_trunc202_ext, i32* %w_coeffs_addr_198, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2312" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:798  %p_trunc203_ext = sext i25 %tmp_84_198 to i32

]]></Node>
<StgValue><ssdm name="p_trunc203_ext"/></StgValue>
</operation>

<operation id="2313" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:799  store i32 %p_trunc203_ext, i32* %w_coeffs_addr_199, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2314" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:802  %p_trunc204_ext = sext i25 %tmp_84_199 to i32

]]></Node>
<StgValue><ssdm name="p_trunc204_ext"/></StgValue>
</operation>

<operation id="2315" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:803  store i32 %p_trunc204_ext, i32* %w_coeffs_addr_200, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2316" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:806  %p_trunc205_ext = sext i25 %tmp_84_200 to i32

]]></Node>
<StgValue><ssdm name="p_trunc205_ext"/></StgValue>
</operation>

<operation id="2317" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:807  store i32 %p_trunc205_ext, i32* %w_coeffs_addr_201, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2318" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:810  %p_trunc206_ext = sext i25 %tmp_84_201 to i32

]]></Node>
<StgValue><ssdm name="p_trunc206_ext"/></StgValue>
</operation>

<operation id="2319" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:811  store i32 %p_trunc206_ext, i32* %w_coeffs_addr_202, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2320" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:814  %p_trunc207_ext = sext i25 %tmp_84_202 to i32

]]></Node>
<StgValue><ssdm name="p_trunc207_ext"/></StgValue>
</operation>

<operation id="2321" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:815  store i32 %p_trunc207_ext, i32* %w_coeffs_addr_203, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2322" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:818  %p_trunc208_ext = sext i25 %tmp_84_203 to i32

]]></Node>
<StgValue><ssdm name="p_trunc208_ext"/></StgValue>
</operation>

<operation id="2323" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:819  store i32 %p_trunc208_ext, i32* %w_coeffs_addr_204, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2324" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:822  %p_trunc209_ext = sext i25 %tmp_84_204 to i32

]]></Node>
<StgValue><ssdm name="p_trunc209_ext"/></StgValue>
</operation>

<operation id="2325" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:823  store i32 %p_trunc209_ext, i32* %w_coeffs_addr_205, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2326" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:826  %p_trunc210_ext = sext i25 %tmp_84_205 to i32

]]></Node>
<StgValue><ssdm name="p_trunc210_ext"/></StgValue>
</operation>

<operation id="2327" st_id="247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:827  store i32 %p_trunc210_ext, i32* %w_coeffs_addr_206, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2328" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:830  %p_trunc211_ext = sext i25 %tmp_84_206 to i32

]]></Node>
<StgValue><ssdm name="p_trunc211_ext"/></StgValue>
</operation>

<operation id="2329" st_id="247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:831  store i32 %p_trunc211_ext, i32* %w_coeffs_addr_207, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2330" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:834  %p_trunc212_ext = sext i25 %tmp_84_207 to i32

]]></Node>
<StgValue><ssdm name="p_trunc212_ext"/></StgValue>
</operation>

<operation id="2331" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:835  store i32 %p_trunc212_ext, i32* %w_coeffs_addr_208, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2332" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:838  %p_trunc213_ext = sext i25 %tmp_84_208 to i32

]]></Node>
<StgValue><ssdm name="p_trunc213_ext"/></StgValue>
</operation>

<operation id="2333" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:839  store i32 %p_trunc213_ext, i32* %w_coeffs_addr_209, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2334" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:842  %p_trunc214_ext = sext i25 %tmp_84_209 to i32

]]></Node>
<StgValue><ssdm name="p_trunc214_ext"/></StgValue>
</operation>

<operation id="2335" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:843  store i32 %p_trunc214_ext, i32* %w_coeffs_addr_210, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2336" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:846  %p_trunc215_ext = sext i25 %tmp_84_210 to i32

]]></Node>
<StgValue><ssdm name="p_trunc215_ext"/></StgValue>
</operation>

<operation id="2337" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:847  store i32 %p_trunc215_ext, i32* %w_coeffs_addr_211, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2338" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:850  %p_trunc216_ext = sext i25 %tmp_84_211 to i32

]]></Node>
<StgValue><ssdm name="p_trunc216_ext"/></StgValue>
</operation>

<operation id="2339" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:851  store i32 %p_trunc216_ext, i32* %w_coeffs_addr_212, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2340" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:854  %p_trunc217_ext = sext i25 %tmp_84_212 to i32

]]></Node>
<StgValue><ssdm name="p_trunc217_ext"/></StgValue>
</operation>

<operation id="2341" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:855  store i32 %p_trunc217_ext, i32* %w_coeffs_addr_213, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2342" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:858  %p_trunc218_ext = sext i25 %tmp_84_213 to i32

]]></Node>
<StgValue><ssdm name="p_trunc218_ext"/></StgValue>
</operation>

<operation id="2343" st_id="251" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:859  store i32 %p_trunc218_ext, i32* %w_coeffs_addr_214, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2344" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:862  %p_trunc219_ext = sext i25 %tmp_84_214 to i32

]]></Node>
<StgValue><ssdm name="p_trunc219_ext"/></StgValue>
</operation>

<operation id="2345" st_id="251" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:863  store i32 %p_trunc219_ext, i32* %w_coeffs_addr_215, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2346" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:866  %p_trunc220_ext = sext i25 %tmp_84_215 to i32

]]></Node>
<StgValue><ssdm name="p_trunc220_ext"/></StgValue>
</operation>

<operation id="2347" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:867  store i32 %p_trunc220_ext, i32* %w_coeffs_addr_216, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2348" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:870  %p_trunc221_ext = sext i25 %tmp_84_216 to i32

]]></Node>
<StgValue><ssdm name="p_trunc221_ext"/></StgValue>
</operation>

<operation id="2349" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:871  store i32 %p_trunc221_ext, i32* %w_coeffs_addr_217, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2350" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:874  %p_trunc222_ext = sext i25 %tmp_84_217 to i32

]]></Node>
<StgValue><ssdm name="p_trunc222_ext"/></StgValue>
</operation>

<operation id="2351" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:875  store i32 %p_trunc222_ext, i32* %w_coeffs_addr_218, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2352" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:878  %p_trunc223_ext = sext i25 %tmp_84_218 to i32

]]></Node>
<StgValue><ssdm name="p_trunc223_ext"/></StgValue>
</operation>

<operation id="2353" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:879  store i32 %p_trunc223_ext, i32* %w_coeffs_addr_219, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2354" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:882  %p_trunc224_ext = sext i25 %tmp_84_219 to i32

]]></Node>
<StgValue><ssdm name="p_trunc224_ext"/></StgValue>
</operation>

<operation id="2355" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:883  store i32 %p_trunc224_ext, i32* %w_coeffs_addr_220, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2356" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:886  %p_trunc225_ext = sext i25 %tmp_84_220 to i32

]]></Node>
<StgValue><ssdm name="p_trunc225_ext"/></StgValue>
</operation>

<operation id="2357" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:887  store i32 %p_trunc225_ext, i32* %w_coeffs_addr_221, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2358" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:890  %p_trunc226_ext = sext i25 %tmp_84_221 to i32

]]></Node>
<StgValue><ssdm name="p_trunc226_ext"/></StgValue>
</operation>

<operation id="2359" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:891  store i32 %p_trunc226_ext, i32* %w_coeffs_addr_222, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2360" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:894  %p_trunc227_ext = sext i25 %tmp_84_222 to i32

]]></Node>
<StgValue><ssdm name="p_trunc227_ext"/></StgValue>
</operation>

<operation id="2361" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:895  store i32 %p_trunc227_ext, i32* %w_coeffs_addr_223, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2362" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:898  %p_trunc228_ext = sext i25 %tmp_84_223 to i32

]]></Node>
<StgValue><ssdm name="p_trunc228_ext"/></StgValue>
</operation>

<operation id="2363" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:899  store i32 %p_trunc228_ext, i32* %w_coeffs_addr_224, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2364" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:902  %p_trunc229_ext = sext i25 %tmp_84_224 to i32

]]></Node>
<StgValue><ssdm name="p_trunc229_ext"/></StgValue>
</operation>

<operation id="2365" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:903  store i32 %p_trunc229_ext, i32* %w_coeffs_addr_225, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2366" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:906  %p_trunc230_ext = sext i25 %tmp_84_225 to i32

]]></Node>
<StgValue><ssdm name="p_trunc230_ext"/></StgValue>
</operation>

<operation id="2367" st_id="257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:907  store i32 %p_trunc230_ext, i32* %w_coeffs_addr_226, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2368" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:910  %p_trunc231_ext = sext i25 %tmp_84_226 to i32

]]></Node>
<StgValue><ssdm name="p_trunc231_ext"/></StgValue>
</operation>

<operation id="2369" st_id="257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:911  store i32 %p_trunc231_ext, i32* %w_coeffs_addr_227, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2370" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:914  %p_trunc232_ext = sext i25 %tmp_84_227 to i32

]]></Node>
<StgValue><ssdm name="p_trunc232_ext"/></StgValue>
</operation>

<operation id="2371" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:915  store i32 %p_trunc232_ext, i32* %w_coeffs_addr_228, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2372" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:918  %p_trunc233_ext = sext i25 %tmp_84_228 to i32

]]></Node>
<StgValue><ssdm name="p_trunc233_ext"/></StgValue>
</operation>

<operation id="2373" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:919  store i32 %p_trunc233_ext, i32* %w_coeffs_addr_229, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2374" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:922  %p_trunc234_ext = sext i25 %tmp_84_229 to i32

]]></Node>
<StgValue><ssdm name="p_trunc234_ext"/></StgValue>
</operation>

<operation id="2375" st_id="259" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:923  store i32 %p_trunc234_ext, i32* %w_coeffs_addr_230, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2376" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:926  %p_trunc235_ext = sext i25 %tmp_84_230 to i32

]]></Node>
<StgValue><ssdm name="p_trunc235_ext"/></StgValue>
</operation>

<operation id="2377" st_id="259" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:927  store i32 %p_trunc235_ext, i32* %w_coeffs_addr_231, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2378" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:930  %p_trunc236_ext = sext i25 %tmp_84_231 to i32

]]></Node>
<StgValue><ssdm name="p_trunc236_ext"/></StgValue>
</operation>

<operation id="2379" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:931  store i32 %p_trunc236_ext, i32* %w_coeffs_addr_232, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2380" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:934  %p_trunc237_ext = sext i25 %tmp_84_232 to i32

]]></Node>
<StgValue><ssdm name="p_trunc237_ext"/></StgValue>
</operation>

<operation id="2381" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:935  store i32 %p_trunc237_ext, i32* %w_coeffs_addr_233, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2382" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:938  %p_trunc238_ext = sext i25 %tmp_84_233 to i32

]]></Node>
<StgValue><ssdm name="p_trunc238_ext"/></StgValue>
</operation>

<operation id="2383" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:939  store i32 %p_trunc238_ext, i32* %w_coeffs_addr_234, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2384" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:942  %p_trunc239_ext = sext i25 %tmp_84_234 to i32

]]></Node>
<StgValue><ssdm name="p_trunc239_ext"/></StgValue>
</operation>

<operation id="2385" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:943  store i32 %p_trunc239_ext, i32* %w_coeffs_addr_235, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2386" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:946  %p_trunc240_ext = sext i25 %tmp_84_235 to i32

]]></Node>
<StgValue><ssdm name="p_trunc240_ext"/></StgValue>
</operation>

<operation id="2387" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:947  store i32 %p_trunc240_ext, i32* %w_coeffs_addr_236, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2388" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:950  %p_trunc241_ext = sext i25 %tmp_84_236 to i32

]]></Node>
<StgValue><ssdm name="p_trunc241_ext"/></StgValue>
</operation>

<operation id="2389" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:951  store i32 %p_trunc241_ext, i32* %w_coeffs_addr_237, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2390" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:954  %p_trunc242_ext = sext i25 %tmp_84_237 to i32

]]></Node>
<StgValue><ssdm name="p_trunc242_ext"/></StgValue>
</operation>

<operation id="2391" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:955  store i32 %p_trunc242_ext, i32* %w_coeffs_addr_238, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2392" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:958  %p_trunc243_ext = sext i25 %tmp_84_238 to i32

]]></Node>
<StgValue><ssdm name="p_trunc243_ext"/></StgValue>
</operation>

<operation id="2393" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:959  store i32 %p_trunc243_ext, i32* %w_coeffs_addr_239, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2394" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:962  %p_trunc244_ext = sext i25 %tmp_84_239 to i32

]]></Node>
<StgValue><ssdm name="p_trunc244_ext"/></StgValue>
</operation>

<operation id="2395" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:963  store i32 %p_trunc244_ext, i32* %w_coeffs_addr_240, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2396" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:966  %p_trunc245_ext = sext i25 %tmp_84_240 to i32

]]></Node>
<StgValue><ssdm name="p_trunc245_ext"/></StgValue>
</operation>

<operation id="2397" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:967  store i32 %p_trunc245_ext, i32* %w_coeffs_addr_241, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2398" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:970  %p_trunc246_ext = sext i25 %tmp_84_241 to i32

]]></Node>
<StgValue><ssdm name="p_trunc246_ext"/></StgValue>
</operation>

<operation id="2399" st_id="265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:971  store i32 %p_trunc246_ext, i32* %w_coeffs_addr_242, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2400" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:974  %p_trunc247_ext = sext i25 %tmp_84_242 to i32

]]></Node>
<StgValue><ssdm name="p_trunc247_ext"/></StgValue>
</operation>

<operation id="2401" st_id="265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:975  store i32 %p_trunc247_ext, i32* %w_coeffs_addr_243, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2402" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:978  %p_trunc248_ext = sext i25 %tmp_84_243 to i32

]]></Node>
<StgValue><ssdm name="p_trunc248_ext"/></StgValue>
</operation>

<operation id="2403" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:979  store i32 %p_trunc248_ext, i32* %w_coeffs_addr_244, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2404" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:982  %p_trunc249_ext = sext i25 %tmp_84_244 to i32

]]></Node>
<StgValue><ssdm name="p_trunc249_ext"/></StgValue>
</operation>

<operation id="2405" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:983  store i32 %p_trunc249_ext, i32* %w_coeffs_addr_245, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2406" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:986  %p_trunc250_ext = sext i25 %tmp_84_245 to i32

]]></Node>
<StgValue><ssdm name="p_trunc250_ext"/></StgValue>
</operation>

<operation id="2407" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:987  store i32 %p_trunc250_ext, i32* %w_coeffs_addr_246, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2408" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:990  %p_trunc251_ext = sext i25 %tmp_84_246 to i32

]]></Node>
<StgValue><ssdm name="p_trunc251_ext"/></StgValue>
</operation>

<operation id="2409" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:991  store i32 %p_trunc251_ext, i32* %w_coeffs_addr_247, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2410" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:994  %p_trunc252_ext = sext i25 %tmp_84_247 to i32

]]></Node>
<StgValue><ssdm name="p_trunc252_ext"/></StgValue>
</operation>

<operation id="2411" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:995  store i32 %p_trunc252_ext, i32* %w_coeffs_addr_248, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2412" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:998  %p_trunc253_ext = sext i25 %tmp_84_248 to i32

]]></Node>
<StgValue><ssdm name="p_trunc253_ext"/></StgValue>
</operation>

<operation id="2413" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:999  store i32 %p_trunc253_ext, i32* %w_coeffs_addr_249, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2414" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:1002  %p_trunc254_ext = sext i25 %tmp_84_249 to i32

]]></Node>
<StgValue><ssdm name="p_trunc254_ext"/></StgValue>
</operation>

<operation id="2415" st_id="269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:1003  store i32 %p_trunc254_ext, i32* %w_coeffs_addr_250, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2416" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:1006  %p_trunc255_ext = sext i25 %tmp_84_250 to i32

]]></Node>
<StgValue><ssdm name="p_trunc255_ext"/></StgValue>
</operation>

<operation id="2417" st_id="269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:1007  store i32 %p_trunc255_ext, i32* %w_coeffs_addr_251, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2418" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:1010  %p_trunc256_ext = sext i25 %tmp_84_251 to i32

]]></Node>
<StgValue><ssdm name="p_trunc256_ext"/></StgValue>
</operation>

<operation id="2419" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:1011  store i32 %p_trunc256_ext, i32* %w_coeffs_addr_252, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2420" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:1014  %p_trunc257_ext = sext i25 %tmp_84_252 to i32

]]></Node>
<StgValue><ssdm name="p_trunc257_ext"/></StgValue>
</operation>

<operation id="2421" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:1015  store i32 %p_trunc257_ext, i32* %w_coeffs_addr_253, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2422" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:1018  %p_trunc258_ext = sext i25 %tmp_84_253 to i32

]]></Node>
<StgValue><ssdm name="p_trunc258_ext"/></StgValue>
</operation>

<operation id="2423" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:1019  store i32 %p_trunc258_ext, i32* %w_coeffs_addr_254, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2424" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="25">
<![CDATA[
.preheader.0:1022  %p_trunc259_ext = sext i25 %tmp_84_254 to i32

]]></Node>
<StgValue><ssdm name="p_trunc259_ext"/></StgValue>
</operation>

<operation id="2425" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.0:1023  store i32 %p_trunc259_ext, i32* %w_coeffs_addr_255, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2426" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="0">
<![CDATA[
.preheader.0:1024  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
