

================================================================
== Vitis HLS Report for 'cnn_accelerator'
================================================================
* Date:           Fri Feb 20 21:41:46 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        cnn
* Solution:       hls
* Product family: 


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17955|    17955|  0.180 ms|  0.180 ms|  17956|  17956|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |    17952|    17952|      1122|          -|          -|    16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.10>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%phi_mul7 = alloca i32 1"   --->   Operation 79 'alloca' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 80 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%to = alloca i32 1" [accelerator.cpp:39]   --->   Operation 81 'alloca' 'to' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%precision_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %precision" [accelerator.cpp:5]   --->   Operation 82 'read' 'precision_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W" [accelerator.cpp:5]   --->   Operation 83 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H" [accelerator.cpp:5]   --->   Operation 84 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%Cin_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Cin" [accelerator.cpp:5]   --->   Operation 85 'read' 'Cin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [accelerator.cpp:5]   --->   Operation 86 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%weights2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights2" [accelerator.cpp:5]   --->   Operation 87 'read' 'weights2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%weights4_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights4" [accelerator.cpp:5]   --->   Operation 88 'read' 'weights4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%weights6_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights6" [accelerator.cpp:5]   --->   Operation 89 'read' 'weights6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%weights8_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights8" [accelerator.cpp:5]   --->   Operation 90 'read' 'weights8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [accelerator.cpp:5]   --->   Operation 91 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty_66 = shl i32 %W_read, i32 2" [accelerator.cpp:5]   --->   Operation 92 'shl' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (2.55ns)   --->   "%tmp1 = sub i32 %empty_66, i32 %W_read" [accelerator.cpp:5]   --->   Operation 93 'sub' 'tmp1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %empty_66, i32 %W_read" [accelerator.cpp:5]   --->   Operation 94 'add' 'tmp2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%empty_68 = shl i32 %W_read, i32 3" [accelerator.cpp:5]   --->   Operation 95 'shl' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%empty_69 = shl i32 %W_read, i32 1" [accelerator.cpp:5]   --->   Operation 96 'shl' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (2.55ns)   --->   "%tmp3 = sub i32 %empty_68, i32 %empty_69" [accelerator.cpp:5]   --->   Operation 97 'sub' 'tmp3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (2.55ns)   --->   "%tmp4 = sub i32 %empty_68, i32 %W_read" [accelerator.cpp:5]   --->   Operation 98 'sub' 'tmp4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (2.55ns)   --->   "%tmp5 = add i32 %empty_68, i32 %W_read" [accelerator.cpp:5]   --->   Operation 99 'add' 'tmp5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (2.55ns)   --->   "%tmp6 = add i32 %empty_68, i32 %empty_69" [accelerator.cpp:5]   --->   Operation 100 'add' 'tmp6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%empty_71 = shl i32 %W_read, i32 4" [accelerator.cpp:5]   --->   Operation 101 'shl' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (2.55ns)   --->   "%p_sub437 = sub i32 %empty_71, i32 %empty_66" [accelerator.cpp:5]   --->   Operation 102 'sub' 'p_sub437' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (2.55ns)   --->   "%tmp7 = sub i32 %p_sub437, i32 %W_read" [accelerator.cpp:5]   --->   Operation 103 'sub' 'tmp7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (2.55ns)   --->   "%tmp9 = add i32 %p_sub437, i32 %W_read" [accelerator.cpp:5]   --->   Operation 104 'add' 'tmp9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (2.55ns)   --->   "%tmp10 = sub i32 %empty_71, i32 %empty_69" [accelerator.cpp:5]   --->   Operation 105 'sub' 'tmp10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (2.55ns)   --->   "%tmp11 = sub i32 %empty_71, i32 %W_read" [accelerator.cpp:5]   --->   Operation 106 'sub' 'tmp11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln39 = store i5 0, i5 %to" [accelerator.cpp:39]   --->   Operation 107 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln0 = store i36 0, i36 %phi_mul"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln0 = store i62 0, i62 %phi_mul7"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 110 [2/2] (6.91ns)   --->   "%mul17_114 = mul i32 %W_read, i32 %H_read" [accelerator.cpp:5]   --->   Operation 110 'mul' 'mul17_114' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [2/2] (6.91ns)   --->   "%mul17_3 = mul i32 %tmp1, i32 %H_read" [accelerator.cpp:5]   --->   Operation 111 'mul' 'mul17_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [2/2] (6.91ns)   --->   "%mul17_5 = mul i32 %tmp2, i32 %H_read" [accelerator.cpp:5]   --->   Operation 112 'mul' 'mul17_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [2/2] (6.91ns)   --->   "%mul17_6 = mul i32 %tmp3, i32 %H_read" [accelerator.cpp:5]   --->   Operation 113 'mul' 'mul17_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [2/2] (6.91ns)   --->   "%mul17_7 = mul i32 %tmp4, i32 %H_read" [accelerator.cpp:5]   --->   Operation 114 'mul' 'mul17_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [2/2] (6.91ns)   --->   "%mul17_1_1 = mul i32 %tmp5, i32 %H_read" [accelerator.cpp:5]   --->   Operation 115 'mul' 'mul17_1_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [2/2] (6.91ns)   --->   "%mul17_1_2 = mul i32 %tmp6, i32 %H_read" [accelerator.cpp:5]   --->   Operation 116 'mul' 'mul17_1_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [2/2] (6.91ns)   --->   "%mul17_1_3 = mul i32 %tmp7, i32 %H_read" [accelerator.cpp:5]   --->   Operation 117 'mul' 'mul17_1_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [2/2] (6.91ns)   --->   "%mul17_1_4 = mul i32 %p_sub437, i32 %H_read" [accelerator.cpp:5]   --->   Operation 118 'mul' 'mul17_1_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [2/2] (6.91ns)   --->   "%mul17_1_5 = mul i32 %tmp9, i32 %H_read" [accelerator.cpp:5]   --->   Operation 119 'mul' 'mul17_1_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [2/2] (6.91ns)   --->   "%mul17_1_6 = mul i32 %tmp10, i32 %H_read" [accelerator.cpp:5]   --->   Operation 120 'mul' 'mul17_1_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [2/2] (6.91ns)   --->   "%mul17_1_7 = mul i32 %tmp11, i32 %H_read" [accelerator.cpp:5]   --->   Operation 121 'mul' 'mul17_1_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i32 %W_read" [accelerator.cpp:39]   --->   Operation 122 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i32 %H_read" [accelerator.cpp:39]   --->   Operation 123 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (6.91ns)   --->   "%tmp12 = mul i62 %sext_ln39, i62 %sext_ln39_1" [accelerator.cpp:39]   --->   Operation 124 'mul' 'tmp12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19" [accelerator.cpp:4]   --->   Operation 125 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights8, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights8, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights6, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights6, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights4, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights4, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Cin"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cin, void @empty_3, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cin, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Cout"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cout, void @empty_3, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cout, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_3, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_3, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_4, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %precision"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %precision, void @empty_3, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_4, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %precision, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/2] (6.91ns)   --->   "%mul17_114 = mul i32 %W_read, i32 %H_read" [accelerator.cpp:5]   --->   Operation 156 'mul' 'mul17_114' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%empty = shl i32 %mul17_114, i32 1" [accelerator.cpp:5]   --->   Operation 157 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/2] (6.91ns)   --->   "%mul17_3 = mul i32 %tmp1, i32 %H_read" [accelerator.cpp:5]   --->   Operation 158 'mul' 'mul17_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%empty_67 = shl i32 %mul17_114, i32 2" [accelerator.cpp:5]   --->   Operation 159 'shl' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/2] (6.91ns)   --->   "%mul17_5 = mul i32 %tmp2, i32 %H_read" [accelerator.cpp:5]   --->   Operation 160 'mul' 'mul17_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/2] (6.91ns)   --->   "%mul17_6 = mul i32 %tmp3, i32 %H_read" [accelerator.cpp:5]   --->   Operation 161 'mul' 'mul17_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/2] (6.91ns)   --->   "%mul17_7 = mul i32 %tmp4, i32 %H_read" [accelerator.cpp:5]   --->   Operation 162 'mul' 'mul17_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%empty_70 = shl i32 %mul17_114, i32 3" [accelerator.cpp:5]   --->   Operation 163 'shl' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/2] (6.91ns)   --->   "%mul17_1_1 = mul i32 %tmp5, i32 %H_read" [accelerator.cpp:5]   --->   Operation 164 'mul' 'mul17_1_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/2] (6.91ns)   --->   "%mul17_1_2 = mul i32 %tmp6, i32 %H_read" [accelerator.cpp:5]   --->   Operation 165 'mul' 'mul17_1_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/2] (6.91ns)   --->   "%mul17_1_3 = mul i32 %tmp7, i32 %H_read" [accelerator.cpp:5]   --->   Operation 166 'mul' 'mul17_1_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/2] (6.91ns)   --->   "%mul17_1_4 = mul i32 %p_sub437, i32 %H_read" [accelerator.cpp:5]   --->   Operation 167 'mul' 'mul17_1_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/2] (6.91ns)   --->   "%mul17_1_5 = mul i32 %tmp9, i32 %H_read" [accelerator.cpp:5]   --->   Operation 168 'mul' 'mul17_1_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/2] (6.91ns)   --->   "%mul17_1_6 = mul i32 %tmp10, i32 %H_read" [accelerator.cpp:5]   --->   Operation 169 'mul' 'mul17_1_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/2] (6.91ns)   --->   "%mul17_1_7 = mul i32 %tmp11, i32 %H_read" [accelerator.cpp:5]   --->   Operation 170 'mul' 'mul17_1_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%Cin_cast = sext i32 %Cin_read" [accelerator.cpp:5]   --->   Operation 171 'sext' 'Cin_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/2] (6.91ns)   --->   "%tmp12 = mul i62 %sext_ln39, i62 %sext_ln39_1" [accelerator.cpp:39]   --->   Operation 172 'mul' 'tmp12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_40_2" [accelerator.cpp:39]   --->   Operation 173 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.05>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%phi_mul7_load = load i62 %phi_mul7" [accelerator.cpp:39]   --->   Operation 174 'load' 'phi_mul7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%phi_mul_load = load i36 %phi_mul"   --->   Operation 175 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%to_1 = load i5 %to" [accelerator.cpp:39]   --->   Operation 176 'load' 'to_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (3.46ns)   --->   "%add_ln39_1 = add i62 %phi_mul7_load, i62 %tmp12" [accelerator.cpp:39]   --->   Operation 177 'add' 'add_ln39_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (2.71ns)   --->   "%add_ln39_2 = add i36 %phi_mul_load, i36 %Cin_cast" [accelerator.cpp:39]   --->   Operation 178 'add' 'add_ln39_2' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (1.78ns)   --->   "%icmp_ln39 = icmp_eq  i5 %to_1, i5 16" [accelerator.cpp:39]   --->   Operation 179 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (1.78ns)   --->   "%add_ln39 = add i5 %to_1, i5 1" [accelerator.cpp:39]   --->   Operation 180 'add' 'add_ln39' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %VITIS_LOOP_40_2.split, void %for.end86" [accelerator.cpp:39]   --->   Operation 181 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%p_cast379 = sext i36 %phi_mul_load"   --->   Operation 182 'sext' 'p_cast379' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (3.52ns)   --->   "%empty_74 = add i64 %p_cast379, i64 %weights8_read" [accelerator.cpp:5]   --->   Operation 183 'add' 'empty_74' <Predicate = (!icmp_ln39)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_74, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 184 'partselect' 'p_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [accelerator.cpp:5]   --->   Operation 185 'sext' 'p_cast_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast" [accelerator.cpp:5]   --->   Operation 186 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%empty_75 = trunc i64 %empty_74" [accelerator.cpp:5]   --->   Operation 187 'trunc' 'empty_75' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (1.58ns)   --->   "%store_ln39 = store i5 %add_ln39, i5 %to" [accelerator.cpp:39]   --->   Operation 188 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_4 : Operation 189 [1/1] (1.58ns)   --->   "%store_ln39 = store i36 %add_ln39_2, i36 %phi_mul" [accelerator.cpp:39]   --->   Operation 189 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_4 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln39 = store i62 %add_ln39_1, i62 %phi_mul7" [accelerator.cpp:39]   --->   Operation 190 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [accelerator.cpp:75]   --->   Operation 191 'ret' 'ret_ln75' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 192 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [accelerator.cpp:5]   --->   Operation 192 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 193 [1/1] (3.52ns)   --->   "%empty_78 = add i64 %empty_74, i64 1" [accelerator.cpp:5]   --->   Operation 193 'add' 'empty_78' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_78, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 194 'partselect' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%p_cast123_cast = sext i62 %p_cast2" [accelerator.cpp:5]   --->   Operation 195 'sext' 'p_cast123_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast123_cast" [accelerator.cpp:5]   --->   Operation 196 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%empty_79 = trunc i64 %empty_78" [accelerator.cpp:5]   --->   Operation 197 'trunc' 'empty_79' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 198 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [accelerator.cpp:5]   --->   Operation 198 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 199 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:5]   --->   Operation 199 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 200 [1/1] (3.52ns)   --->   "%empty_82 = add i64 %empty_74, i64 2" [accelerator.cpp:5]   --->   Operation 200 'add' 'empty_82' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_82, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 201 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%p_cast126_cast = sext i62 %p_cast3" [accelerator.cpp:5]   --->   Operation 202 'sext' 'p_cast126_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast126_cast" [accelerator.cpp:5]   --->   Operation 203 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%empty_83 = trunc i64 %empty_82" [accelerator.cpp:5]   --->   Operation 204 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 205 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [accelerator.cpp:5]   --->   Operation 205 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 206 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:5]   --->   Operation 206 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 207 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:5]   --->   Operation 207 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 208 [1/1] (3.52ns)   --->   "%empty_86 = add i64 %empty_74, i64 3" [accelerator.cpp:5]   --->   Operation 208 'add' 'empty_86' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_86, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 209 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%p_cast129_cast = sext i62 %p_cast4" [accelerator.cpp:5]   --->   Operation 210 'sext' 'p_cast129_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %p_cast129_cast" [accelerator.cpp:5]   --->   Operation 211 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%empty_87 = trunc i64 %empty_86" [accelerator.cpp:5]   --->   Operation 212 'trunc' 'empty_87' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 213 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [accelerator.cpp:5]   --->   Operation 213 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 214 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:5]   --->   Operation 214 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 215 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:5]   --->   Operation 215 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 216 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:5]   --->   Operation 216 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 217 [1/1] (3.52ns)   --->   "%empty_90 = add i64 %empty_74, i64 4" [accelerator.cpp:5]   --->   Operation 217 'add' 'empty_90' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_90, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 218 'partselect' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%p_cast132_cast = sext i62 %p_cast5" [accelerator.cpp:5]   --->   Operation 219 'sext' 'p_cast132_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast132_cast" [accelerator.cpp:5]   --->   Operation 220 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%empty_91 = trunc i64 %empty_90" [accelerator.cpp:5]   --->   Operation 221 'trunc' 'empty_91' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 222 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [accelerator.cpp:5]   --->   Operation 222 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 223 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:5]   --->   Operation 223 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 224 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:5]   --->   Operation 224 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 225 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:5]   --->   Operation 225 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 226 [8/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:5]   --->   Operation 226 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 227 [1/1] (3.52ns)   --->   "%empty_94 = add i64 %empty_74, i64 5" [accelerator.cpp:5]   --->   Operation 227 'add' 'empty_94' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_94, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 228 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%p_cast135_cast = sext i62 %p_cast6" [accelerator.cpp:5]   --->   Operation 229 'sext' 'p_cast135_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %p_cast135_cast" [accelerator.cpp:5]   --->   Operation 230 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%empty_95 = trunc i64 %empty_94" [accelerator.cpp:5]   --->   Operation 231 'trunc' 'empty_95' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 232 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [accelerator.cpp:5]   --->   Operation 232 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 233 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:5]   --->   Operation 233 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 234 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:5]   --->   Operation 234 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 235 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:5]   --->   Operation 235 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 236 [7/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:5]   --->   Operation 236 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 237 [8/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:5]   --->   Operation 237 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 238 [1/1] (3.52ns)   --->   "%empty_98 = add i64 %empty_74, i64 6" [accelerator.cpp:5]   --->   Operation 238 'add' 'empty_98' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_98, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 239 'partselect' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%p_cast138_cast = sext i62 %p_cast7" [accelerator.cpp:5]   --->   Operation 240 'sext' 'p_cast138_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %p_cast138_cast" [accelerator.cpp:5]   --->   Operation 241 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%empty_99 = trunc i64 %empty_98" [accelerator.cpp:5]   --->   Operation 242 'trunc' 'empty_99' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 243 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [accelerator.cpp:5]   --->   Operation 243 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 244 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:5]   --->   Operation 244 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 245 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:5]   --->   Operation 245 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 246 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:5]   --->   Operation 246 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 247 [6/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:5]   --->   Operation 247 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 248 [7/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:5]   --->   Operation 248 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 249 [8/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:5]   --->   Operation 249 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 250 [1/1] (3.52ns)   --->   "%empty_102 = add i64 %empty_74, i64 7" [accelerator.cpp:5]   --->   Operation 250 'add' 'empty_102' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_102, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 251 'partselect' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%p_cast141_cast = sext i62 %p_cast8" [accelerator.cpp:5]   --->   Operation 252 'sext' 'p_cast141_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %p_cast141_cast" [accelerator.cpp:5]   --->   Operation 253 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%empty_103 = trunc i64 %empty_102" [accelerator.cpp:5]   --->   Operation 254 'trunc' 'empty_103' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 255 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [accelerator.cpp:5]   --->   Operation 255 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 256 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:5]   --->   Operation 256 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 257 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:5]   --->   Operation 257 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 258 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:5]   --->   Operation 258 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 259 [5/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:5]   --->   Operation 259 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 260 [6/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:5]   --->   Operation 260 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 261 [7/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:5]   --->   Operation 261 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 262 [8/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:5]   --->   Operation 262 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 263 [1/1] (3.52ns)   --->   "%empty_106 = add i64 %empty_74, i64 8" [accelerator.cpp:5]   --->   Operation 263 'add' 'empty_106' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_106, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 264 'partselect' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%p_cast144_cast = sext i62 %p_cast9" [accelerator.cpp:5]   --->   Operation 265 'sext' 'p_cast144_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %p_cast144_cast" [accelerator.cpp:5]   --->   Operation 266 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%empty_107 = trunc i64 %empty_106" [accelerator.cpp:5]   --->   Operation 267 'trunc' 'empty_107' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 268 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [accelerator.cpp:5]   --->   Operation 268 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 269 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:5]   --->   Operation 269 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 270 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:5]   --->   Operation 270 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 271 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:5]   --->   Operation 271 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 272 [4/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:5]   --->   Operation 272 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 273 [5/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:5]   --->   Operation 273 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 274 [6/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:5]   --->   Operation 274 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 275 [7/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:5]   --->   Operation 275 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 276 [8/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:5]   --->   Operation 276 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 277 [1/1] (3.52ns)   --->   "%empty_110 = add i64 %empty_74, i64 9" [accelerator.cpp:5]   --->   Operation 277 'add' 'empty_110' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_110, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 278 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%p_cast147_cast = sext i62 %p_cast1" [accelerator.cpp:5]   --->   Operation 279 'sext' 'p_cast147_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %p_cast147_cast" [accelerator.cpp:5]   --->   Operation 280 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%empty_111 = trunc i64 %empty_110" [accelerator.cpp:5]   --->   Operation 281 'trunc' 'empty_111' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_75, i3 0" [accelerator.cpp:5]   --->   Operation 282 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%p_cast380 = zext i5 %tmp_4" [accelerator.cpp:5]   --->   Operation 283 'zext' 'p_cast380' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (4.42ns)   --->   "%empty_76 = lshr i32 %gmem_addr_read, i32 %p_cast380" [accelerator.cpp:5]   --->   Operation 284 'lshr' 'empty_76' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%empty_77 = trunc i32 %empty_76" [accelerator.cpp:5]   --->   Operation 285 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [accelerator.cpp:5]   --->   Operation 286 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 287 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:5]   --->   Operation 287 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 288 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:5]   --->   Operation 288 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 289 [3/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:5]   --->   Operation 289 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 290 [4/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:5]   --->   Operation 290 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 291 [5/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:5]   --->   Operation 291 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 292 [6/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:5]   --->   Operation 292 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 293 [7/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:5]   --->   Operation 293 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 294 [8/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:5]   --->   Operation 294 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 295 [1/1] (3.52ns)   --->   "%empty_114 = add i64 %empty_74, i64 10" [accelerator.cpp:5]   --->   Operation 295 'add' 'empty_114' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%p_cast10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_114, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 296 'partselect' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%p_cast150_cast = sext i62 %p_cast10" [accelerator.cpp:5]   --->   Operation 297 'sext' 'p_cast150_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %p_cast150_cast" [accelerator.cpp:5]   --->   Operation 298 'getelementptr' 'gmem_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%empty_115 = trunc i64 %empty_114" [accelerator.cpp:5]   --->   Operation 299 'trunc' 'empty_115' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_79, i3 0" [accelerator.cpp:5]   --->   Operation 300 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%p_cast381 = zext i5 %tmp_6" [accelerator.cpp:5]   --->   Operation 301 'zext' 'p_cast381' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (4.42ns)   --->   "%empty_80 = lshr i32 %gmem_addr_1_read, i32 %p_cast381" [accelerator.cpp:5]   --->   Operation 302 'lshr' 'empty_80' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%empty_81 = trunc i32 %empty_80" [accelerator.cpp:5]   --->   Operation 303 'trunc' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [accelerator.cpp:5]   --->   Operation 304 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 305 [1/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:5]   --->   Operation 305 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 306 [2/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:5]   --->   Operation 306 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 307 [3/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:5]   --->   Operation 307 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 308 [4/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:5]   --->   Operation 308 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 309 [5/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:5]   --->   Operation 309 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 310 [6/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:5]   --->   Operation 310 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 311 [7/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:5]   --->   Operation 311 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 312 [8/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:5]   --->   Operation 312 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 313 [1/1] (3.52ns)   --->   "%empty_118 = add i64 %empty_74, i64 11" [accelerator.cpp:5]   --->   Operation 313 'add' 'empty_118' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [1/1] (0.00ns)   --->   "%p_cast11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_118, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 314 'partselect' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 315 [1/1] (0.00ns)   --->   "%p_cast153_cast = sext i62 %p_cast11" [accelerator.cpp:5]   --->   Operation 315 'sext' 'p_cast153_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 316 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %p_cast153_cast" [accelerator.cpp:5]   --->   Operation 316 'getelementptr' 'gmem_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 317 [1/1] (0.00ns)   --->   "%empty_119 = trunc i64 %empty_118" [accelerator.cpp:5]   --->   Operation 317 'trunc' 'empty_119' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_83, i3 0" [accelerator.cpp:5]   --->   Operation 318 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%p_cast382 = zext i5 %tmp_8" [accelerator.cpp:5]   --->   Operation 319 'zext' 'p_cast382' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (4.42ns)   --->   "%empty_84 = lshr i32 %gmem_addr_2_read, i32 %p_cast382" [accelerator.cpp:5]   --->   Operation 320 'lshr' 'empty_84' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%empty_85 = trunc i32 %empty_84" [accelerator.cpp:5]   --->   Operation 321 'trunc' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 322 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [accelerator.cpp:5]   --->   Operation 322 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 323 [1/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:5]   --->   Operation 323 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 324 [2/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:5]   --->   Operation 324 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 325 [3/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:5]   --->   Operation 325 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 326 [4/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:5]   --->   Operation 326 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 327 [5/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:5]   --->   Operation 327 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 328 [6/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:5]   --->   Operation 328 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 329 [7/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:5]   --->   Operation 329 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 330 [8/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:5]   --->   Operation 330 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 331 [1/1] (3.52ns)   --->   "%empty_122 = add i64 %empty_74, i64 12" [accelerator.cpp:5]   --->   Operation 331 'add' 'empty_122' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%p_cast12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_122, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 332 'partselect' 'p_cast12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%p_cast156_cast = sext i62 %p_cast12" [accelerator.cpp:5]   --->   Operation 333 'sext' 'p_cast156_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %p_cast156_cast" [accelerator.cpp:5]   --->   Operation 334 'getelementptr' 'gmem_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%empty_123 = trunc i64 %empty_122" [accelerator.cpp:5]   --->   Operation 335 'trunc' 'empty_123' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_87, i3 0" [accelerator.cpp:5]   --->   Operation 336 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%p_cast383 = zext i5 %tmp_s" [accelerator.cpp:5]   --->   Operation 337 'zext' 'p_cast383' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (4.42ns)   --->   "%empty_88 = lshr i32 %gmem_addr_3_read, i32 %p_cast383" [accelerator.cpp:5]   --->   Operation 338 'lshr' 'empty_88' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 339 [1/1] (0.00ns)   --->   "%empty_89 = trunc i32 %empty_88" [accelerator.cpp:5]   --->   Operation 339 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 340 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [accelerator.cpp:5]   --->   Operation 340 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 341 [1/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:5]   --->   Operation 341 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 342 [2/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:5]   --->   Operation 342 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 343 [3/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:5]   --->   Operation 343 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 344 [4/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:5]   --->   Operation 344 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 345 [5/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:5]   --->   Operation 345 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 346 [6/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:5]   --->   Operation 346 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 347 [7/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:5]   --->   Operation 347 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 348 [8/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:5]   --->   Operation 348 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 349 [1/1] (3.52ns)   --->   "%empty_126 = add i64 %empty_74, i64 13" [accelerator.cpp:5]   --->   Operation 349 'add' 'empty_126' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%p_cast13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_126, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 350 'partselect' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%p_cast159_cast = sext i62 %p_cast13" [accelerator.cpp:5]   --->   Operation 351 'sext' 'p_cast159_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %p_cast159_cast" [accelerator.cpp:5]   --->   Operation 352 'getelementptr' 'gmem_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (0.00ns)   --->   "%empty_127 = trunc i64 %empty_126" [accelerator.cpp:5]   --->   Operation 353 'trunc' 'empty_127' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_91, i3 0" [accelerator.cpp:5]   --->   Operation 354 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (0.00ns)   --->   "%p_cast384 = zext i5 %tmp_1" [accelerator.cpp:5]   --->   Operation 355 'zext' 'p_cast384' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 356 [1/1] (4.42ns)   --->   "%empty_92 = lshr i32 %gmem_addr_4_read, i32 %p_cast384" [accelerator.cpp:5]   --->   Operation 356 'lshr' 'empty_92' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 357 [1/1] (0.00ns)   --->   "%empty_93 = trunc i32 %empty_92" [accelerator.cpp:5]   --->   Operation 357 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 358 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [accelerator.cpp:5]   --->   Operation 358 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 359 [1/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:5]   --->   Operation 359 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 360 [2/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:5]   --->   Operation 360 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 361 [3/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:5]   --->   Operation 361 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 362 [4/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:5]   --->   Operation 362 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 363 [5/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:5]   --->   Operation 363 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 364 [6/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:5]   --->   Operation 364 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 365 [7/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:5]   --->   Operation 365 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 366 [8/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:5]   --->   Operation 366 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 367 [1/1] (3.52ns)   --->   "%empty_130 = add i64 %empty_74, i64 14" [accelerator.cpp:5]   --->   Operation 367 'add' 'empty_130' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 368 [1/1] (0.00ns)   --->   "%p_cast14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_130, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 368 'partselect' 'p_cast14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 369 [1/1] (0.00ns)   --->   "%p_cast162_cast = sext i62 %p_cast14" [accelerator.cpp:5]   --->   Operation 369 'sext' 'p_cast162_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 370 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %p_cast162_cast" [accelerator.cpp:5]   --->   Operation 370 'getelementptr' 'gmem_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 371 [1/1] (0.00ns)   --->   "%empty_131 = trunc i64 %empty_130" [accelerator.cpp:5]   --->   Operation 371 'trunc' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 372 [1/1] (3.52ns)   --->   "%empty_134 = add i64 %empty_74, i64 15" [accelerator.cpp:5]   --->   Operation 372 'add' 'empty_134' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%p_cast15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_134, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 373 'partselect' 'p_cast15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 374 [1/1] (0.00ns)   --->   "%p_cast165_cast = sext i62 %p_cast15" [accelerator.cpp:5]   --->   Operation 374 'sext' 'p_cast165_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 375 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %p_cast165_cast" [accelerator.cpp:5]   --->   Operation 375 'getelementptr' 'gmem_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 376 [1/1] (0.00ns)   --->   "%empty_135 = trunc i64 %empty_134" [accelerator.cpp:5]   --->   Operation 376 'trunc' 'empty_135' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_95, i3 0" [accelerator.cpp:5]   --->   Operation 377 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%p_cast385 = zext i5 %tmp_2" [accelerator.cpp:5]   --->   Operation 378 'zext' 'p_cast385' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (4.42ns)   --->   "%empty_96 = lshr i32 %gmem_addr_5_read, i32 %p_cast385" [accelerator.cpp:5]   --->   Operation 379 'lshr' 'empty_96' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%empty_97 = trunc i32 %empty_96" [accelerator.cpp:5]   --->   Operation 380 'trunc' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [accelerator.cpp:5]   --->   Operation 381 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 382 [1/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:5]   --->   Operation 382 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 383 [2/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:5]   --->   Operation 383 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 384 [3/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:5]   --->   Operation 384 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 385 [4/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:5]   --->   Operation 385 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 386 [5/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:5]   --->   Operation 386 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 387 [6/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:5]   --->   Operation 387 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 388 [7/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:5]   --->   Operation 388 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 389 [8/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:5]   --->   Operation 389 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_99, i3 0" [accelerator.cpp:5]   --->   Operation 390 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%p_cast386 = zext i5 %tmp_3" [accelerator.cpp:5]   --->   Operation 391 'zext' 'p_cast386' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 392 [1/1] (4.42ns)   --->   "%empty_100 = lshr i32 %gmem_addr_6_read, i32 %p_cast386" [accelerator.cpp:5]   --->   Operation 392 'lshr' 'empty_100' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 393 [1/1] (0.00ns)   --->   "%empty_101 = trunc i32 %empty_100" [accelerator.cpp:5]   --->   Operation 393 'trunc' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 394 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [accelerator.cpp:5]   --->   Operation 394 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 395 [1/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:5]   --->   Operation 395 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 396 [2/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:5]   --->   Operation 396 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 397 [3/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:5]   --->   Operation 397 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 398 [4/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:5]   --->   Operation 398 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 399 [5/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:5]   --->   Operation 399 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 400 [6/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:5]   --->   Operation 400 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 401 [7/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:5]   --->   Operation 401 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 402 [8/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:5]   --->   Operation 402 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 403 [1/1] (3.52ns)   --->   "%empty_138 = add i64 %p_cast379, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 403 'add' 'empty_138' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 404 [1/1] (0.00ns)   --->   "%p_cast16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_138, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 404 'partselect' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 405 [1/1] (0.00ns)   --->   "%p_cast168_cast = sext i62 %p_cast16" [accelerator.cpp:5]   --->   Operation 405 'sext' 'p_cast168_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 406 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %p_cast168_cast" [accelerator.cpp:5]   --->   Operation 406 'getelementptr' 'gmem_addr_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 407 [1/1] (0.00ns)   --->   "%empty_140 = trunc i64 %empty_138" [accelerator.cpp:5]   --->   Operation 407 'trunc' 'empty_140' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 408 [1/1] (3.52ns)   --->   "%empty_72 = add i64 %p_cast379, i64 %weights2_read" [accelerator.cpp:5]   --->   Operation 408 'add' 'empty_72' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 409 [1/1] (3.52ns)   --->   "%empty_73 = add i64 %p_cast379, i64 %weights4_read" [accelerator.cpp:5]   --->   Operation 409 'add' 'empty_73' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_103, i3 0" [accelerator.cpp:5]   --->   Operation 410 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 411 [1/1] (0.00ns)   --->   "%p_cast387 = zext i5 %tmp_5" [accelerator.cpp:5]   --->   Operation 411 'zext' 'p_cast387' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 412 [1/1] (4.42ns)   --->   "%empty_104 = lshr i32 %gmem_addr_7_read, i32 %p_cast387" [accelerator.cpp:5]   --->   Operation 412 'lshr' 'empty_104' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "%empty_105 = trunc i32 %empty_104" [accelerator.cpp:5]   --->   Operation 413 'trunc' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 414 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [accelerator.cpp:5]   --->   Operation 414 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 415 [1/8] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:5]   --->   Operation 415 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 416 [2/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:5]   --->   Operation 416 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 417 [3/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:5]   --->   Operation 417 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 418 [4/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:5]   --->   Operation 418 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 419 [5/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:5]   --->   Operation 419 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 420 [6/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:5]   --->   Operation 420 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 421 [7/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:5]   --->   Operation 421 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 422 [8/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:5]   --->   Operation 422 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 423 [1/1] (0.00ns)   --->   "%p_cast17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_73, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 423 'partselect' 'p_cast17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 424 [1/1] (0.00ns)   --->   "%p_cast172_cast = sext i62 %p_cast17" [accelerator.cpp:5]   --->   Operation 424 'sext' 'p_cast172_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 425 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %p_cast172_cast" [accelerator.cpp:5]   --->   Operation 425 'getelementptr' 'gmem_addr_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 426 [1/1] (0.00ns)   --->   "%empty_143 = trunc i64 %empty_73" [accelerator.cpp:5]   --->   Operation 426 'trunc' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 427 [1/1] (0.00ns)   --->   "%p_cast33 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_72, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 427 'partselect' 'p_cast33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 428 [1/1] (0.00ns)   --->   "%p_cast236_cast = sext i62 %p_cast33" [accelerator.cpp:5]   --->   Operation 428 'sext' 'p_cast236_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 429 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i32 %gmem, i64 %p_cast236_cast" [accelerator.cpp:5]   --->   Operation 429 'getelementptr' 'gmem_addr_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "%empty_222 = trunc i64 %empty_72" [accelerator.cpp:5]   --->   Operation 430 'trunc' 'empty_222' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_107, i3 0" [accelerator.cpp:5]   --->   Operation 431 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 432 [1/1] (0.00ns)   --->   "%p_cast388 = zext i5 %tmp_7" [accelerator.cpp:5]   --->   Operation 432 'zext' 'p_cast388' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 433 [1/1] (4.42ns)   --->   "%empty_108 = lshr i32 %gmem_addr_8_read, i32 %p_cast388" [accelerator.cpp:5]   --->   Operation 433 'lshr' 'empty_108' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 434 [1/1] (0.00ns)   --->   "%empty_109 = trunc i32 %empty_108" [accelerator.cpp:5]   --->   Operation 434 'trunc' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 435 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [accelerator.cpp:5]   --->   Operation 435 'read' 'gmem_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 436 [1/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:5]   --->   Operation 436 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 437 [2/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:5]   --->   Operation 437 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 438 [3/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:5]   --->   Operation 438 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 439 [4/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:5]   --->   Operation 439 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 440 [5/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:5]   --->   Operation 440 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 441 [6/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:5]   --->   Operation 441 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 442 [7/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:5]   --->   Operation 442 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 443 [8/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1" [accelerator.cpp:5]   --->   Operation 443 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 444 [1/1] (3.52ns)   --->   "%empty_145 = add i64 %empty_73, i64 1" [accelerator.cpp:5]   --->   Operation 444 'add' 'empty_145' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 445 [1/1] (0.00ns)   --->   "%p_cast18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_145, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 445 'partselect' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 446 [1/1] (0.00ns)   --->   "%p_cast175_cast = sext i62 %p_cast18" [accelerator.cpp:5]   --->   Operation 446 'sext' 'p_cast175_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 447 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %p_cast175_cast" [accelerator.cpp:5]   --->   Operation 447 'getelementptr' 'gmem_addr_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 448 [1/1] (0.00ns)   --->   "%empty_147 = trunc i64 %empty_145" [accelerator.cpp:5]   --->   Operation 448 'trunc' 'empty_147' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_111, i3 0" [accelerator.cpp:5]   --->   Operation 449 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 450 [1/1] (0.00ns)   --->   "%p_cast389 = zext i5 %tmp_9" [accelerator.cpp:5]   --->   Operation 450 'zext' 'p_cast389' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 451 [1/1] (4.42ns)   --->   "%empty_112 = lshr i32 %gmem_addr_9_read, i32 %p_cast389" [accelerator.cpp:5]   --->   Operation 451 'lshr' 'empty_112' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "%empty_113 = trunc i32 %empty_112" [accelerator.cpp:5]   --->   Operation 452 'trunc' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 453 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [accelerator.cpp:5]   --->   Operation 453 'read' 'gmem_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 454 [1/8] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:5]   --->   Operation 454 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 455 [2/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:5]   --->   Operation 455 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 456 [3/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:5]   --->   Operation 456 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 457 [4/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:5]   --->   Operation 457 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 458 [5/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:5]   --->   Operation 458 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 459 [6/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:5]   --->   Operation 459 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 460 [7/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1" [accelerator.cpp:5]   --->   Operation 460 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 461 [8/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1" [accelerator.cpp:5]   --->   Operation 461 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 462 [1/1] (3.52ns)   --->   "%empty_149 = add i64 %empty_73, i64 2" [accelerator.cpp:5]   --->   Operation 462 'add' 'empty_149' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 463 [1/1] (0.00ns)   --->   "%p_cast19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_149, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 463 'partselect' 'p_cast19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 464 [1/1] (0.00ns)   --->   "%p_cast178_cast = sext i62 %p_cast19" [accelerator.cpp:5]   --->   Operation 464 'sext' 'p_cast178_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 465 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %p_cast178_cast" [accelerator.cpp:5]   --->   Operation 465 'getelementptr' 'gmem_addr_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 466 [1/1] (0.00ns)   --->   "%empty_151 = trunc i64 %empty_149" [accelerator.cpp:5]   --->   Operation 466 'trunc' 'empty_151' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_115, i3 0" [accelerator.cpp:5]   --->   Operation 467 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 468 [1/1] (0.00ns)   --->   "%p_cast390 = zext i5 %tmp_10" [accelerator.cpp:5]   --->   Operation 468 'zext' 'p_cast390' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 469 [1/1] (4.42ns)   --->   "%empty_116 = lshr i32 %gmem_addr_10_read, i32 %p_cast390" [accelerator.cpp:5]   --->   Operation 469 'lshr' 'empty_116' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 470 [1/1] (0.00ns)   --->   "%empty_117 = trunc i32 %empty_116" [accelerator.cpp:5]   --->   Operation 470 'trunc' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 471 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [accelerator.cpp:5]   --->   Operation 471 'read' 'gmem_addr_11_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 472 [1/8] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:5]   --->   Operation 472 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 473 [2/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:5]   --->   Operation 473 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 474 [3/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:5]   --->   Operation 474 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 475 [4/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:5]   --->   Operation 475 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 476 [5/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:5]   --->   Operation 476 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 477 [6/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1" [accelerator.cpp:5]   --->   Operation 477 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 478 [7/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1" [accelerator.cpp:5]   --->   Operation 478 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 479 [8/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1" [accelerator.cpp:5]   --->   Operation 479 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 480 [1/1] (3.52ns)   --->   "%empty_153 = add i64 %empty_73, i64 3" [accelerator.cpp:5]   --->   Operation 480 'add' 'empty_153' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 481 [1/1] (0.00ns)   --->   "%p_cast20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_153, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 481 'partselect' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 482 [1/1] (0.00ns)   --->   "%p_cast181_cast = sext i62 %p_cast20" [accelerator.cpp:5]   --->   Operation 482 'sext' 'p_cast181_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %p_cast181_cast" [accelerator.cpp:5]   --->   Operation 483 'getelementptr' 'gmem_addr_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 484 [1/1] (0.00ns)   --->   "%empty_155 = trunc i64 %empty_153" [accelerator.cpp:5]   --->   Operation 484 'trunc' 'empty_155' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_119, i3 0" [accelerator.cpp:5]   --->   Operation 485 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 486 [1/1] (0.00ns)   --->   "%p_cast391 = zext i5 %tmp_11" [accelerator.cpp:5]   --->   Operation 486 'zext' 'p_cast391' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 487 [1/1] (4.42ns)   --->   "%empty_120 = lshr i32 %gmem_addr_11_read, i32 %p_cast391" [accelerator.cpp:5]   --->   Operation 487 'lshr' 'empty_120' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 488 [1/1] (0.00ns)   --->   "%empty_121 = trunc i32 %empty_120" [accelerator.cpp:5]   --->   Operation 488 'trunc' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 489 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [accelerator.cpp:5]   --->   Operation 489 'read' 'gmem_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 490 [1/8] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:5]   --->   Operation 490 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 491 [2/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:5]   --->   Operation 491 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 492 [3/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:5]   --->   Operation 492 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 493 [4/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:5]   --->   Operation 493 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 494 [5/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1" [accelerator.cpp:5]   --->   Operation 494 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 495 [6/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1" [accelerator.cpp:5]   --->   Operation 495 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 496 [7/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1" [accelerator.cpp:5]   --->   Operation 496 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 497 [8/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1" [accelerator.cpp:5]   --->   Operation 497 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 498 [1/1] (3.52ns)   --->   "%empty_157 = add i64 %empty_73, i64 4" [accelerator.cpp:5]   --->   Operation 498 'add' 'empty_157' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 499 [1/1] (0.00ns)   --->   "%p_cast21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_157, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 499 'partselect' 'p_cast21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 500 [1/1] (0.00ns)   --->   "%p_cast184_cast = sext i62 %p_cast21" [accelerator.cpp:5]   --->   Operation 500 'sext' 'p_cast184_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 501 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32 %gmem, i64 %p_cast184_cast" [accelerator.cpp:5]   --->   Operation 501 'getelementptr' 'gmem_addr_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 502 [1/1] (0.00ns)   --->   "%empty_159 = trunc i64 %empty_157" [accelerator.cpp:5]   --->   Operation 502 'trunc' 'empty_159' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_123, i3 0" [accelerator.cpp:5]   --->   Operation 503 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 504 [1/1] (0.00ns)   --->   "%p_cast392 = zext i5 %tmp_12" [accelerator.cpp:5]   --->   Operation 504 'zext' 'p_cast392' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 505 [1/1] (4.42ns)   --->   "%empty_124 = lshr i32 %gmem_addr_12_read, i32 %p_cast392" [accelerator.cpp:5]   --->   Operation 505 'lshr' 'empty_124' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 506 [1/1] (0.00ns)   --->   "%empty_125 = trunc i32 %empty_124" [accelerator.cpp:5]   --->   Operation 506 'trunc' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 507 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [accelerator.cpp:5]   --->   Operation 507 'read' 'gmem_addr_13_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 508 [1/8] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:5]   --->   Operation 508 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 509 [2/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:5]   --->   Operation 509 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 510 [3/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:5]   --->   Operation 510 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 511 [4/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1" [accelerator.cpp:5]   --->   Operation 511 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 512 [5/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1" [accelerator.cpp:5]   --->   Operation 512 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 513 [6/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1" [accelerator.cpp:5]   --->   Operation 513 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 514 [7/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1" [accelerator.cpp:5]   --->   Operation 514 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 515 [8/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1" [accelerator.cpp:5]   --->   Operation 515 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 516 [1/1] (3.52ns)   --->   "%empty_161 = add i64 %empty_73, i64 5" [accelerator.cpp:5]   --->   Operation 516 'add' 'empty_161' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 517 [1/1] (0.00ns)   --->   "%p_cast22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_161, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 517 'partselect' 'p_cast22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 518 [1/1] (0.00ns)   --->   "%p_cast187_cast = sext i62 %p_cast22" [accelerator.cpp:5]   --->   Operation 518 'sext' 'p_cast187_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 519 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32 %gmem, i64 %p_cast187_cast" [accelerator.cpp:5]   --->   Operation 519 'getelementptr' 'gmem_addr_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 520 [1/1] (0.00ns)   --->   "%empty_163 = trunc i64 %empty_161" [accelerator.cpp:5]   --->   Operation 520 'trunc' 'empty_163' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_127, i3 0" [accelerator.cpp:5]   --->   Operation 521 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 522 [1/1] (0.00ns)   --->   "%p_cast393 = zext i5 %tmp_13" [accelerator.cpp:5]   --->   Operation 522 'zext' 'p_cast393' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 523 [1/1] (4.42ns)   --->   "%empty_128 = lshr i32 %gmem_addr_13_read, i32 %p_cast393" [accelerator.cpp:5]   --->   Operation 523 'lshr' 'empty_128' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 524 [1/1] (0.00ns)   --->   "%empty_129 = trunc i32 %empty_128" [accelerator.cpp:5]   --->   Operation 524 'trunc' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 525 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [accelerator.cpp:5]   --->   Operation 525 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 526 [1/8] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:5]   --->   Operation 526 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 527 [2/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:5]   --->   Operation 527 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 528 [3/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1" [accelerator.cpp:5]   --->   Operation 528 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 529 [4/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1" [accelerator.cpp:5]   --->   Operation 529 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 530 [5/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1" [accelerator.cpp:5]   --->   Operation 530 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 531 [6/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1" [accelerator.cpp:5]   --->   Operation 531 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 532 [7/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1" [accelerator.cpp:5]   --->   Operation 532 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 533 [8/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1" [accelerator.cpp:5]   --->   Operation 533 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 534 [1/1] (3.52ns)   --->   "%empty_165 = add i64 %empty_73, i64 6" [accelerator.cpp:5]   --->   Operation 534 'add' 'empty_165' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 535 [1/1] (0.00ns)   --->   "%p_cast23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_165, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 535 'partselect' 'p_cast23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 536 [1/1] (0.00ns)   --->   "%p_cast190_cast = sext i62 %p_cast23" [accelerator.cpp:5]   --->   Operation 536 'sext' 'p_cast190_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 537 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32 %gmem, i64 %p_cast190_cast" [accelerator.cpp:5]   --->   Operation 537 'getelementptr' 'gmem_addr_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 538 [1/1] (0.00ns)   --->   "%empty_167 = trunc i64 %empty_165" [accelerator.cpp:5]   --->   Operation 538 'trunc' 'empty_167' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_131, i3 0" [accelerator.cpp:5]   --->   Operation 539 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 540 [1/1] (0.00ns)   --->   "%p_cast394 = zext i5 %tmp_14" [accelerator.cpp:5]   --->   Operation 540 'zext' 'p_cast394' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 541 [1/1] (4.42ns)   --->   "%empty_132 = lshr i32 %gmem_addr_14_read, i32 %p_cast394" [accelerator.cpp:5]   --->   Operation 541 'lshr' 'empty_132' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 542 [1/1] (0.00ns)   --->   "%empty_133 = trunc i32 %empty_132" [accelerator.cpp:5]   --->   Operation 542 'trunc' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 543 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [accelerator.cpp:5]   --->   Operation 543 'read' 'gmem_addr_15_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 544 [1/8] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:5]   --->   Operation 544 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 545 [2/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1" [accelerator.cpp:5]   --->   Operation 545 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 546 [3/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1" [accelerator.cpp:5]   --->   Operation 546 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 547 [4/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1" [accelerator.cpp:5]   --->   Operation 547 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 548 [5/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1" [accelerator.cpp:5]   --->   Operation 548 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 549 [6/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1" [accelerator.cpp:5]   --->   Operation 549 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 550 [7/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1" [accelerator.cpp:5]   --->   Operation 550 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 551 [8/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1" [accelerator.cpp:5]   --->   Operation 551 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 552 [1/1] (3.52ns)   --->   "%empty_169 = add i64 %empty_73, i64 7" [accelerator.cpp:5]   --->   Operation 552 'add' 'empty_169' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 553 [1/1] (0.00ns)   --->   "%p_cast24 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_169, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 553 'partselect' 'p_cast24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 554 [1/1] (0.00ns)   --->   "%p_cast193_cast = sext i62 %p_cast24" [accelerator.cpp:5]   --->   Operation 554 'sext' 'p_cast193_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 555 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32 %gmem, i64 %p_cast193_cast" [accelerator.cpp:5]   --->   Operation 555 'getelementptr' 'gmem_addr_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 556 [1/1] (0.00ns)   --->   "%empty_171 = trunc i64 %empty_169" [accelerator.cpp:5]   --->   Operation 556 'trunc' 'empty_171' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_135, i3 0" [accelerator.cpp:5]   --->   Operation 557 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 558 [1/1] (0.00ns)   --->   "%p_cast395 = zext i5 %tmp_15" [accelerator.cpp:5]   --->   Operation 558 'zext' 'p_cast395' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 559 [1/1] (4.42ns)   --->   "%empty_136 = lshr i32 %gmem_addr_15_read, i32 %p_cast395" [accelerator.cpp:5]   --->   Operation 559 'lshr' 'empty_136' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 560 [1/1] (0.00ns)   --->   "%empty_137 = trunc i32 %empty_136" [accelerator.cpp:5]   --->   Operation 560 'trunc' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 561 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [accelerator.cpp:5]   --->   Operation 561 'read' 'gmem_addr_16_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 562 [1/1] (0.00ns)   --->   "%empty_139 = trunc i32 %gmem_addr_16_read" [accelerator.cpp:5]   --->   Operation 562 'trunc' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 563 [1/8] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i64 1" [accelerator.cpp:5]   --->   Operation 563 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 564 [2/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1" [accelerator.cpp:5]   --->   Operation 564 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 565 [3/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1" [accelerator.cpp:5]   --->   Operation 565 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 566 [4/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1" [accelerator.cpp:5]   --->   Operation 566 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 567 [5/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1" [accelerator.cpp:5]   --->   Operation 567 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 568 [6/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1" [accelerator.cpp:5]   --->   Operation 568 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 569 [7/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1" [accelerator.cpp:5]   --->   Operation 569 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 570 [8/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1" [accelerator.cpp:5]   --->   Operation 570 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 571 [1/1] (3.52ns)   --->   "%empty_173 = add i64 %empty_73, i64 8" [accelerator.cpp:5]   --->   Operation 571 'add' 'empty_173' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 572 [1/1] (0.00ns)   --->   "%p_cast25 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_173, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 572 'partselect' 'p_cast25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 573 [1/1] (0.00ns)   --->   "%p_cast196_cast = sext i62 %p_cast25" [accelerator.cpp:5]   --->   Operation 573 'sext' 'p_cast196_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 574 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32 %gmem, i64 %p_cast196_cast" [accelerator.cpp:5]   --->   Operation 574 'getelementptr' 'gmem_addr_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 575 [1/1] (0.00ns)   --->   "%empty_175 = trunc i64 %empty_173" [accelerator.cpp:5]   --->   Operation 575 'trunc' 'empty_175' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_140, i3 0" [accelerator.cpp:5]   --->   Operation 576 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 577 [1/1] (0.00ns)   --->   "%p_cast170 = zext i5 %tmp_16" [accelerator.cpp:5]   --->   Operation 577 'zext' 'p_cast170' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 578 [1/1] (4.36ns)   --->   "%empty_141 = lshr i30 %empty_139, i30 %p_cast170" [accelerator.cpp:5]   --->   Operation 578 'lshr' 'empty_141' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 579 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [accelerator.cpp:5]   --->   Operation 579 'read' 'gmem_addr_17_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 580 [1/1] (0.00ns)   --->   "%empty_142 = trunc i32 %gmem_addr_17_read" [accelerator.cpp:5]   --->   Operation 580 'trunc' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 581 [1/8] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i64 1" [accelerator.cpp:5]   --->   Operation 581 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 582 [2/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1" [accelerator.cpp:5]   --->   Operation 582 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 583 [3/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1" [accelerator.cpp:5]   --->   Operation 583 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 584 [4/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1" [accelerator.cpp:5]   --->   Operation 584 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 585 [5/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1" [accelerator.cpp:5]   --->   Operation 585 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 586 [6/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1" [accelerator.cpp:5]   --->   Operation 586 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 587 [7/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1" [accelerator.cpp:5]   --->   Operation 587 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 588 [8/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1" [accelerator.cpp:5]   --->   Operation 588 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 589 [1/1] (3.52ns)   --->   "%empty_177 = add i64 %empty_73, i64 9" [accelerator.cpp:5]   --->   Operation 589 'add' 'empty_177' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 590 [1/1] (0.00ns)   --->   "%p_cast26 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_177, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 590 'partselect' 'p_cast26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 591 [1/1] (0.00ns)   --->   "%p_cast199_cast = sext i62 %p_cast26" [accelerator.cpp:5]   --->   Operation 591 'sext' 'p_cast199_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 592 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32 %gmem, i64 %p_cast199_cast" [accelerator.cpp:5]   --->   Operation 592 'getelementptr' 'gmem_addr_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 593 [1/1] (0.00ns)   --->   "%empty_179 = trunc i64 %empty_177" [accelerator.cpp:5]   --->   Operation 593 'trunc' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 594 [1/1] (0.00ns)   --->   "%bh = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_141, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 594 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_143, i3 0" [accelerator.cpp:5]   --->   Operation 595 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 596 [1/1] (0.00ns)   --->   "%p_cast174 = zext i5 %tmp_17" [accelerator.cpp:5]   --->   Operation 596 'zext' 'p_cast174' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 597 [1/1] (4.31ns)   --->   "%empty_144 = lshr i28 %empty_142, i28 %p_cast174" [accelerator.cpp:5]   --->   Operation 597 'lshr' 'empty_144' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 598 [1/1] (7.30ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18" [accelerator.cpp:5]   --->   Operation 598 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 599 [1/1] (0.00ns)   --->   "%empty_146 = trunc i32 %gmem_addr_18_read" [accelerator.cpp:5]   --->   Operation 599 'trunc' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 600 [1/8] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i64 1" [accelerator.cpp:5]   --->   Operation 600 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 601 [2/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1" [accelerator.cpp:5]   --->   Operation 601 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 602 [3/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1" [accelerator.cpp:5]   --->   Operation 602 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 603 [4/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1" [accelerator.cpp:5]   --->   Operation 603 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 604 [5/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1" [accelerator.cpp:5]   --->   Operation 604 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 605 [6/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1" [accelerator.cpp:5]   --->   Operation 605 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 606 [7/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1" [accelerator.cpp:5]   --->   Operation 606 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 607 [8/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1" [accelerator.cpp:5]   --->   Operation 607 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 608 [1/1] (3.52ns)   --->   "%empty_181 = add i64 %empty_73, i64 10" [accelerator.cpp:5]   --->   Operation 608 'add' 'empty_181' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 609 [1/1] (0.00ns)   --->   "%p_cast27 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_181, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 609 'partselect' 'p_cast27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 610 [1/1] (0.00ns)   --->   "%p_cast202_cast = sext i62 %p_cast27" [accelerator.cpp:5]   --->   Operation 610 'sext' 'p_cast202_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 611 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32 %gmem, i64 %p_cast202_cast" [accelerator.cpp:5]   --->   Operation 611 'getelementptr' 'gmem_addr_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 612 [1/1] (0.00ns)   --->   "%empty_183 = trunc i64 %empty_181" [accelerator.cpp:5]   --->   Operation 612 'trunc' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 613 [1/1] (0.00ns)   --->   "%empty_205 = trunc i28 %empty_144" [accelerator.cpp:5]   --->   Operation 613 'trunc' 'empty_205' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_147, i3 0" [accelerator.cpp:5]   --->   Operation 614 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 615 [1/1] (0.00ns)   --->   "%p_cast177 = zext i5 %tmp_18" [accelerator.cpp:5]   --->   Operation 615 'zext' 'p_cast177' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 616 [1/1] (4.31ns)   --->   "%empty_148 = lshr i28 %empty_146, i28 %p_cast177" [accelerator.cpp:5]   --->   Operation 616 'lshr' 'empty_148' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 617 [1/1] (7.30ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19" [accelerator.cpp:5]   --->   Operation 617 'read' 'gmem_addr_19_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 618 [1/1] (0.00ns)   --->   "%empty_150 = trunc i32 %gmem_addr_19_read" [accelerator.cpp:5]   --->   Operation 618 'trunc' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 619 [1/8] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i64 1" [accelerator.cpp:5]   --->   Operation 619 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 620 [2/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1" [accelerator.cpp:5]   --->   Operation 620 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 621 [3/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1" [accelerator.cpp:5]   --->   Operation 621 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 622 [4/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1" [accelerator.cpp:5]   --->   Operation 622 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 623 [5/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1" [accelerator.cpp:5]   --->   Operation 623 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 624 [6/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1" [accelerator.cpp:5]   --->   Operation 624 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 625 [7/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1" [accelerator.cpp:5]   --->   Operation 625 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 626 [8/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1" [accelerator.cpp:5]   --->   Operation 626 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 627 [1/1] (3.52ns)   --->   "%empty_185 = add i64 %empty_73, i64 11" [accelerator.cpp:5]   --->   Operation 627 'add' 'empty_185' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 628 [1/1] (0.00ns)   --->   "%p_cast28 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_185, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 628 'partselect' 'p_cast28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 629 [1/1] (0.00ns)   --->   "%p_cast205_cast = sext i62 %p_cast28" [accelerator.cpp:5]   --->   Operation 629 'sext' 'p_cast205_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 630 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i32 %gmem, i64 %p_cast205_cast" [accelerator.cpp:5]   --->   Operation 630 'getelementptr' 'gmem_addr_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 631 [1/1] (0.00ns)   --->   "%empty_187 = trunc i64 %empty_185" [accelerator.cpp:5]   --->   Operation 631 'trunc' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 632 [1/1] (0.00ns)   --->   "%empty_206 = trunc i28 %empty_148" [accelerator.cpp:5]   --->   Operation 632 'trunc' 'empty_206' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_151, i3 0" [accelerator.cpp:5]   --->   Operation 633 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 634 [1/1] (0.00ns)   --->   "%p_cast180 = zext i5 %tmp_19" [accelerator.cpp:5]   --->   Operation 634 'zext' 'p_cast180' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 635 [1/1] (4.31ns)   --->   "%empty_152 = lshr i28 %empty_150, i28 %p_cast180" [accelerator.cpp:5]   --->   Operation 635 'lshr' 'empty_152' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 636 [1/1] (7.30ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20" [accelerator.cpp:5]   --->   Operation 636 'read' 'gmem_addr_20_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 637 [1/1] (0.00ns)   --->   "%empty_154 = trunc i32 %gmem_addr_20_read" [accelerator.cpp:5]   --->   Operation 637 'trunc' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 638 [1/8] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i64 1" [accelerator.cpp:5]   --->   Operation 638 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 639 [2/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1" [accelerator.cpp:5]   --->   Operation 639 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 640 [3/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1" [accelerator.cpp:5]   --->   Operation 640 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 641 [4/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1" [accelerator.cpp:5]   --->   Operation 641 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 642 [5/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1" [accelerator.cpp:5]   --->   Operation 642 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 643 [6/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1" [accelerator.cpp:5]   --->   Operation 643 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 644 [7/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1" [accelerator.cpp:5]   --->   Operation 644 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 645 [8/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1" [accelerator.cpp:5]   --->   Operation 645 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 646 [1/1] (3.52ns)   --->   "%empty_189 = add i64 %empty_73, i64 12" [accelerator.cpp:5]   --->   Operation 646 'add' 'empty_189' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 647 [1/1] (0.00ns)   --->   "%p_cast29 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_189, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 647 'partselect' 'p_cast29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 648 [1/1] (0.00ns)   --->   "%p_cast208_cast = sext i62 %p_cast29" [accelerator.cpp:5]   --->   Operation 648 'sext' 'p_cast208_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 649 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i32 %gmem, i64 %p_cast208_cast" [accelerator.cpp:5]   --->   Operation 649 'getelementptr' 'gmem_addr_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 650 [1/1] (0.00ns)   --->   "%empty_191 = trunc i64 %empty_189" [accelerator.cpp:5]   --->   Operation 650 'trunc' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 651 [1/1] (0.00ns)   --->   "%empty_207 = trunc i28 %empty_152" [accelerator.cpp:5]   --->   Operation 651 'trunc' 'empty_207' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_155, i3 0" [accelerator.cpp:5]   --->   Operation 652 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 653 [1/1] (0.00ns)   --->   "%p_cast183 = zext i5 %tmp_20" [accelerator.cpp:5]   --->   Operation 653 'zext' 'p_cast183' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 654 [1/1] (4.31ns)   --->   "%empty_156 = lshr i28 %empty_154, i28 %p_cast183" [accelerator.cpp:5]   --->   Operation 654 'lshr' 'empty_156' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 655 [1/1] (7.30ns)   --->   "%gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21" [accelerator.cpp:5]   --->   Operation 655 'read' 'gmem_addr_21_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 656 [1/1] (0.00ns)   --->   "%empty_158 = trunc i32 %gmem_addr_21_read" [accelerator.cpp:5]   --->   Operation 656 'trunc' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 657 [1/8] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i64 1" [accelerator.cpp:5]   --->   Operation 657 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 658 [2/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1" [accelerator.cpp:5]   --->   Operation 658 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 659 [3/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1" [accelerator.cpp:5]   --->   Operation 659 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 660 [4/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1" [accelerator.cpp:5]   --->   Operation 660 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 661 [5/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1" [accelerator.cpp:5]   --->   Operation 661 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 662 [6/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1" [accelerator.cpp:5]   --->   Operation 662 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 663 [7/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1" [accelerator.cpp:5]   --->   Operation 663 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 664 [8/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1" [accelerator.cpp:5]   --->   Operation 664 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 665 [1/1] (3.52ns)   --->   "%empty_193 = add i64 %empty_73, i64 13" [accelerator.cpp:5]   --->   Operation 665 'add' 'empty_193' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 666 [1/1] (0.00ns)   --->   "%p_cast30 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_193, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 666 'partselect' 'p_cast30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 667 [1/1] (0.00ns)   --->   "%p_cast211_cast = sext i62 %p_cast30" [accelerator.cpp:5]   --->   Operation 667 'sext' 'p_cast211_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 668 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i32 %gmem, i64 %p_cast211_cast" [accelerator.cpp:5]   --->   Operation 668 'getelementptr' 'gmem_addr_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 669 [1/1] (0.00ns)   --->   "%empty_195 = trunc i64 %empty_193" [accelerator.cpp:5]   --->   Operation 669 'trunc' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 670 [1/1] (0.00ns)   --->   "%empty_208 = trunc i28 %empty_156" [accelerator.cpp:5]   --->   Operation 670 'trunc' 'empty_208' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_159, i3 0" [accelerator.cpp:5]   --->   Operation 671 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 672 [1/1] (0.00ns)   --->   "%p_cast186 = zext i5 %tmp_21" [accelerator.cpp:5]   --->   Operation 672 'zext' 'p_cast186' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 673 [1/1] (4.31ns)   --->   "%empty_160 = lshr i28 %empty_158, i28 %p_cast186" [accelerator.cpp:5]   --->   Operation 673 'lshr' 'empty_160' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 674 [1/1] (7.30ns)   --->   "%gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22" [accelerator.cpp:5]   --->   Operation 674 'read' 'gmem_addr_22_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 675 [1/1] (0.00ns)   --->   "%empty_162 = trunc i32 %gmem_addr_22_read" [accelerator.cpp:5]   --->   Operation 675 'trunc' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 676 [1/8] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i64 1" [accelerator.cpp:5]   --->   Operation 676 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 677 [2/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1" [accelerator.cpp:5]   --->   Operation 677 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 678 [3/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1" [accelerator.cpp:5]   --->   Operation 678 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 679 [4/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1" [accelerator.cpp:5]   --->   Operation 679 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 680 [5/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1" [accelerator.cpp:5]   --->   Operation 680 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 681 [6/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1" [accelerator.cpp:5]   --->   Operation 681 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 682 [7/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1" [accelerator.cpp:5]   --->   Operation 682 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 683 [8/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1" [accelerator.cpp:5]   --->   Operation 683 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 684 [1/1] (3.52ns)   --->   "%empty_197 = add i64 %empty_73, i64 14" [accelerator.cpp:5]   --->   Operation 684 'add' 'empty_197' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 685 [1/1] (0.00ns)   --->   "%p_cast31 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_197, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 685 'partselect' 'p_cast31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 686 [1/1] (0.00ns)   --->   "%p_cast214_cast = sext i62 %p_cast31" [accelerator.cpp:5]   --->   Operation 686 'sext' 'p_cast214_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 687 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i32 %gmem, i64 %p_cast214_cast" [accelerator.cpp:5]   --->   Operation 687 'getelementptr' 'gmem_addr_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 688 [1/1] (0.00ns)   --->   "%empty_199 = trunc i64 %empty_197" [accelerator.cpp:5]   --->   Operation 688 'trunc' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 689 [1/1] (3.52ns)   --->   "%empty_201 = add i64 %empty_73, i64 15" [accelerator.cpp:5]   --->   Operation 689 'add' 'empty_201' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 690 [1/1] (0.00ns)   --->   "%p_cast32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_201, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 690 'partselect' 'p_cast32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 691 [1/1] (0.00ns)   --->   "%p_cast217_cast = sext i62 %p_cast32" [accelerator.cpp:5]   --->   Operation 691 'sext' 'p_cast217_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 692 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i32 %gmem, i64 %p_cast217_cast" [accelerator.cpp:5]   --->   Operation 692 'getelementptr' 'gmem_addr_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 693 [1/1] (0.00ns)   --->   "%empty_203 = trunc i64 %empty_201" [accelerator.cpp:5]   --->   Operation 693 'trunc' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 694 [1/1] (0.00ns)   --->   "%empty_209 = trunc i28 %empty_160" [accelerator.cpp:5]   --->   Operation 694 'trunc' 'empty_209' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_163, i3 0" [accelerator.cpp:5]   --->   Operation 695 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 696 [1/1] (0.00ns)   --->   "%p_cast189 = zext i5 %tmp_22" [accelerator.cpp:5]   --->   Operation 696 'zext' 'p_cast189' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 697 [1/1] (4.31ns)   --->   "%empty_164 = lshr i28 %empty_162, i28 %p_cast189" [accelerator.cpp:5]   --->   Operation 697 'lshr' 'empty_164' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 698 [1/1] (7.30ns)   --->   "%gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23" [accelerator.cpp:5]   --->   Operation 698 'read' 'gmem_addr_23_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 699 [1/1] (0.00ns)   --->   "%empty_166 = trunc i32 %gmem_addr_23_read" [accelerator.cpp:5]   --->   Operation 699 'trunc' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 700 [1/8] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i64 1" [accelerator.cpp:5]   --->   Operation 700 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 701 [2/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1" [accelerator.cpp:5]   --->   Operation 701 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 702 [3/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1" [accelerator.cpp:5]   --->   Operation 702 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 703 [4/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1" [accelerator.cpp:5]   --->   Operation 703 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 704 [5/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1" [accelerator.cpp:5]   --->   Operation 704 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 705 [6/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1" [accelerator.cpp:5]   --->   Operation 705 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 706 [7/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1" [accelerator.cpp:5]   --->   Operation 706 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 707 [8/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1" [accelerator.cpp:5]   --->   Operation 707 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 708 [1/1] (0.00ns)   --->   "%empty_210 = trunc i28 %empty_164" [accelerator.cpp:5]   --->   Operation 708 'trunc' 'empty_210' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_167, i3 0" [accelerator.cpp:5]   --->   Operation 709 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 710 [1/1] (0.00ns)   --->   "%p_cast192 = zext i5 %tmp_23" [accelerator.cpp:5]   --->   Operation 710 'zext' 'p_cast192' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 711 [1/1] (4.31ns)   --->   "%empty_168 = lshr i28 %empty_166, i28 %p_cast192" [accelerator.cpp:5]   --->   Operation 711 'lshr' 'empty_168' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 712 [1/1] (7.30ns)   --->   "%gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24" [accelerator.cpp:5]   --->   Operation 712 'read' 'gmem_addr_24_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 713 [1/1] (0.00ns)   --->   "%empty_170 = trunc i32 %gmem_addr_24_read" [accelerator.cpp:5]   --->   Operation 713 'trunc' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 714 [1/8] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i64 1" [accelerator.cpp:5]   --->   Operation 714 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 715 [2/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1" [accelerator.cpp:5]   --->   Operation 715 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 716 [3/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1" [accelerator.cpp:5]   --->   Operation 716 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 717 [4/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1" [accelerator.cpp:5]   --->   Operation 717 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 718 [5/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1" [accelerator.cpp:5]   --->   Operation 718 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 719 [6/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1" [accelerator.cpp:5]   --->   Operation 719 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 720 [7/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1" [accelerator.cpp:5]   --->   Operation 720 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 721 [8/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1" [accelerator.cpp:5]   --->   Operation 721 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 722 [1/1] (0.00ns)   --->   "%empty_211 = trunc i28 %empty_168" [accelerator.cpp:5]   --->   Operation 722 'trunc' 'empty_211' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_171, i3 0" [accelerator.cpp:5]   --->   Operation 723 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 724 [1/1] (0.00ns)   --->   "%p_cast195 = zext i5 %tmp_24" [accelerator.cpp:5]   --->   Operation 724 'zext' 'p_cast195' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 725 [1/1] (4.31ns)   --->   "%empty_172 = lshr i28 %empty_170, i28 %p_cast195" [accelerator.cpp:5]   --->   Operation 725 'lshr' 'empty_172' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 726 [1/1] (7.30ns)   --->   "%gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25" [accelerator.cpp:5]   --->   Operation 726 'read' 'gmem_addr_25_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 727 [1/1] (0.00ns)   --->   "%empty_174 = trunc i32 %gmem_addr_25_read" [accelerator.cpp:5]   --->   Operation 727 'trunc' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 728 [1/8] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i64 1" [accelerator.cpp:5]   --->   Operation 728 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 729 [2/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1" [accelerator.cpp:5]   --->   Operation 729 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 730 [3/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1" [accelerator.cpp:5]   --->   Operation 730 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 731 [4/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1" [accelerator.cpp:5]   --->   Operation 731 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 732 [5/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1" [accelerator.cpp:5]   --->   Operation 732 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 733 [6/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1" [accelerator.cpp:5]   --->   Operation 733 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 734 [7/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1" [accelerator.cpp:5]   --->   Operation 734 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 735 [1/1] (0.00ns)   --->   "%empty_212 = trunc i28 %empty_172" [accelerator.cpp:5]   --->   Operation 735 'trunc' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 736 [8/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1" [accelerator.cpp:5]   --->   Operation 736 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 737 [1/1] (3.52ns)   --->   "%empty_224 = add i64 %empty_72, i64 1" [accelerator.cpp:5]   --->   Operation 737 'add' 'empty_224' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 738 [1/1] (0.00ns)   --->   "%p_cast34 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_224, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 738 'partselect' 'p_cast34' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 739 [1/1] (0.00ns)   --->   "%p_cast239_cast = sext i62 %p_cast34" [accelerator.cpp:5]   --->   Operation 739 'sext' 'p_cast239_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 740 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i32 %gmem, i64 %p_cast239_cast" [accelerator.cpp:5]   --->   Operation 740 'getelementptr' 'gmem_addr_34' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 741 [1/1] (0.00ns)   --->   "%empty_226 = trunc i64 %empty_224" [accelerator.cpp:5]   --->   Operation 741 'trunc' 'empty_226' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_175, i3 0" [accelerator.cpp:5]   --->   Operation 742 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 743 [1/1] (0.00ns)   --->   "%p_cast198 = zext i5 %tmp_25" [accelerator.cpp:5]   --->   Operation 743 'zext' 'p_cast198' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 744 [1/1] (4.31ns)   --->   "%empty_176 = lshr i28 %empty_174, i28 %p_cast198" [accelerator.cpp:5]   --->   Operation 744 'lshr' 'empty_176' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 745 [1/1] (7.30ns)   --->   "%gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26" [accelerator.cpp:5]   --->   Operation 745 'read' 'gmem_addr_26_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 746 [1/1] (0.00ns)   --->   "%empty_178 = trunc i32 %gmem_addr_26_read" [accelerator.cpp:5]   --->   Operation 746 'trunc' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 747 [1/8] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i64 1" [accelerator.cpp:5]   --->   Operation 747 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 748 [2/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1" [accelerator.cpp:5]   --->   Operation 748 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 749 [3/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1" [accelerator.cpp:5]   --->   Operation 749 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 750 [4/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1" [accelerator.cpp:5]   --->   Operation 750 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 751 [5/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1" [accelerator.cpp:5]   --->   Operation 751 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 752 [6/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1" [accelerator.cpp:5]   --->   Operation 752 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 753 [1/1] (0.00ns)   --->   "%empty_213 = trunc i28 %empty_176" [accelerator.cpp:5]   --->   Operation 753 'trunc' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 754 [7/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1" [accelerator.cpp:5]   --->   Operation 754 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 755 [8/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1" [accelerator.cpp:5]   --->   Operation 755 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 756 [1/1] (3.52ns)   --->   "%empty_228 = add i64 %empty_72, i64 2" [accelerator.cpp:5]   --->   Operation 756 'add' 'empty_228' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 757 [1/1] (0.00ns)   --->   "%p_cast35 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_228, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 757 'partselect' 'p_cast35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 758 [1/1] (0.00ns)   --->   "%p_cast242_cast = sext i62 %p_cast35" [accelerator.cpp:5]   --->   Operation 758 'sext' 'p_cast242_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 759 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i32 %gmem, i64 %p_cast242_cast" [accelerator.cpp:5]   --->   Operation 759 'getelementptr' 'gmem_addr_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 760 [1/1] (0.00ns)   --->   "%empty_230 = trunc i64 %empty_228" [accelerator.cpp:5]   --->   Operation 760 'trunc' 'empty_230' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_179, i3 0" [accelerator.cpp:5]   --->   Operation 761 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 762 [1/1] (0.00ns)   --->   "%p_cast201 = zext i5 %tmp_26" [accelerator.cpp:5]   --->   Operation 762 'zext' 'p_cast201' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 763 [1/1] (4.31ns)   --->   "%empty_180 = lshr i28 %empty_178, i28 %p_cast201" [accelerator.cpp:5]   --->   Operation 763 'lshr' 'empty_180' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 764 [1/1] (7.30ns)   --->   "%gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27" [accelerator.cpp:5]   --->   Operation 764 'read' 'gmem_addr_27_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 765 [1/1] (0.00ns)   --->   "%empty_182 = trunc i32 %gmem_addr_27_read" [accelerator.cpp:5]   --->   Operation 765 'trunc' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 766 [1/8] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i64 1" [accelerator.cpp:5]   --->   Operation 766 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 767 [2/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1" [accelerator.cpp:5]   --->   Operation 767 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 768 [3/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1" [accelerator.cpp:5]   --->   Operation 768 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 769 [4/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1" [accelerator.cpp:5]   --->   Operation 769 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 770 [5/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1" [accelerator.cpp:5]   --->   Operation 770 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 771 [1/1] (0.00ns)   --->   "%empty_214 = trunc i28 %empty_180" [accelerator.cpp:5]   --->   Operation 771 'trunc' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 772 [6/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1" [accelerator.cpp:5]   --->   Operation 772 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 773 [7/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1" [accelerator.cpp:5]   --->   Operation 773 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 774 [8/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1" [accelerator.cpp:5]   --->   Operation 774 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 775 [1/1] (3.52ns)   --->   "%empty_232 = add i64 %empty_72, i64 3" [accelerator.cpp:5]   --->   Operation 775 'add' 'empty_232' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 776 [1/1] (0.00ns)   --->   "%p_cast36 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_232, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 776 'partselect' 'p_cast36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 777 [1/1] (0.00ns)   --->   "%p_cast245_cast = sext i62 %p_cast36" [accelerator.cpp:5]   --->   Operation 777 'sext' 'p_cast245_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 778 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i32 %gmem, i64 %p_cast245_cast" [accelerator.cpp:5]   --->   Operation 778 'getelementptr' 'gmem_addr_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 779 [1/1] (0.00ns)   --->   "%empty_234 = trunc i64 %empty_232" [accelerator.cpp:5]   --->   Operation 779 'trunc' 'empty_234' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_183, i3 0" [accelerator.cpp:5]   --->   Operation 780 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 781 [1/1] (0.00ns)   --->   "%p_cast204 = zext i5 %tmp_27" [accelerator.cpp:5]   --->   Operation 781 'zext' 'p_cast204' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 782 [1/1] (4.31ns)   --->   "%empty_184 = lshr i28 %empty_182, i28 %p_cast204" [accelerator.cpp:5]   --->   Operation 782 'lshr' 'empty_184' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 783 [1/1] (7.30ns)   --->   "%gmem_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_28" [accelerator.cpp:5]   --->   Operation 783 'read' 'gmem_addr_28_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 784 [1/1] (0.00ns)   --->   "%empty_186 = trunc i32 %gmem_addr_28_read" [accelerator.cpp:5]   --->   Operation 784 'trunc' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 785 [1/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i64 1" [accelerator.cpp:5]   --->   Operation 785 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 786 [2/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1" [accelerator.cpp:5]   --->   Operation 786 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 787 [3/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1" [accelerator.cpp:5]   --->   Operation 787 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 788 [4/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1" [accelerator.cpp:5]   --->   Operation 788 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 789 [1/1] (0.00ns)   --->   "%empty_215 = trunc i28 %empty_184" [accelerator.cpp:5]   --->   Operation 789 'trunc' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 790 [5/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1" [accelerator.cpp:5]   --->   Operation 790 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 791 [6/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1" [accelerator.cpp:5]   --->   Operation 791 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 792 [7/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1" [accelerator.cpp:5]   --->   Operation 792 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 793 [8/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1" [accelerator.cpp:5]   --->   Operation 793 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 794 [1/1] (3.52ns)   --->   "%empty_236 = add i64 %empty_72, i64 4" [accelerator.cpp:5]   --->   Operation 794 'add' 'empty_236' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 795 [1/1] (0.00ns)   --->   "%p_cast37 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_236, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 795 'partselect' 'p_cast37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 796 [1/1] (0.00ns)   --->   "%p_cast248_cast = sext i62 %p_cast37" [accelerator.cpp:5]   --->   Operation 796 'sext' 'p_cast248_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 797 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i32 %gmem, i64 %p_cast248_cast" [accelerator.cpp:5]   --->   Operation 797 'getelementptr' 'gmem_addr_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 798 [1/1] (0.00ns)   --->   "%empty_238 = trunc i64 %empty_236" [accelerator.cpp:5]   --->   Operation 798 'trunc' 'empty_238' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_187, i3 0" [accelerator.cpp:5]   --->   Operation 799 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 800 [1/1] (0.00ns)   --->   "%p_cast207 = zext i5 %tmp_28" [accelerator.cpp:5]   --->   Operation 800 'zext' 'p_cast207' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 801 [1/1] (4.31ns)   --->   "%empty_188 = lshr i28 %empty_186, i28 %p_cast207" [accelerator.cpp:5]   --->   Operation 801 'lshr' 'empty_188' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 802 [1/1] (7.30ns)   --->   "%gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29" [accelerator.cpp:5]   --->   Operation 802 'read' 'gmem_addr_29_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 803 [1/1] (0.00ns)   --->   "%empty_190 = trunc i32 %gmem_addr_29_read" [accelerator.cpp:5]   --->   Operation 803 'trunc' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 804 [1/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i64 1" [accelerator.cpp:5]   --->   Operation 804 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 805 [2/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1" [accelerator.cpp:5]   --->   Operation 805 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 806 [3/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1" [accelerator.cpp:5]   --->   Operation 806 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 807 [1/1] (0.00ns)   --->   "%empty_216 = trunc i28 %empty_188" [accelerator.cpp:5]   --->   Operation 807 'trunc' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 808 [4/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1" [accelerator.cpp:5]   --->   Operation 808 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 809 [5/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1" [accelerator.cpp:5]   --->   Operation 809 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 810 [6/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1" [accelerator.cpp:5]   --->   Operation 810 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 811 [7/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1" [accelerator.cpp:5]   --->   Operation 811 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 812 [8/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1" [accelerator.cpp:5]   --->   Operation 812 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 813 [1/1] (3.52ns)   --->   "%empty_240 = add i64 %empty_72, i64 5" [accelerator.cpp:5]   --->   Operation 813 'add' 'empty_240' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 814 [1/1] (0.00ns)   --->   "%p_cast38 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_240, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 814 'partselect' 'p_cast38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 815 [1/1] (0.00ns)   --->   "%p_cast251_cast = sext i62 %p_cast38" [accelerator.cpp:5]   --->   Operation 815 'sext' 'p_cast251_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 816 [1/1] (0.00ns)   --->   "%gmem_addr_38 = getelementptr i32 %gmem, i64 %p_cast251_cast" [accelerator.cpp:5]   --->   Operation 816 'getelementptr' 'gmem_addr_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 817 [1/1] (0.00ns)   --->   "%empty_242 = trunc i64 %empty_240" [accelerator.cpp:5]   --->   Operation 817 'trunc' 'empty_242' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_191, i3 0" [accelerator.cpp:5]   --->   Operation 818 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 819 [1/1] (0.00ns)   --->   "%p_cast210 = zext i5 %tmp_29" [accelerator.cpp:5]   --->   Operation 819 'zext' 'p_cast210' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 820 [1/1] (4.31ns)   --->   "%empty_192 = lshr i28 %empty_190, i28 %p_cast210" [accelerator.cpp:5]   --->   Operation 820 'lshr' 'empty_192' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 821 [1/1] (7.30ns)   --->   "%gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30" [accelerator.cpp:5]   --->   Operation 821 'read' 'gmem_addr_30_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 822 [1/1] (0.00ns)   --->   "%empty_194 = trunc i32 %gmem_addr_30_read" [accelerator.cpp:5]   --->   Operation 822 'trunc' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 823 [1/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i64 1" [accelerator.cpp:5]   --->   Operation 823 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 824 [2/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1" [accelerator.cpp:5]   --->   Operation 824 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 825 [1/1] (0.00ns)   --->   "%empty_217 = trunc i28 %empty_192" [accelerator.cpp:5]   --->   Operation 825 'trunc' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 826 [3/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1" [accelerator.cpp:5]   --->   Operation 826 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 827 [4/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1" [accelerator.cpp:5]   --->   Operation 827 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 828 [5/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1" [accelerator.cpp:5]   --->   Operation 828 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 829 [6/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1" [accelerator.cpp:5]   --->   Operation 829 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 830 [7/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1" [accelerator.cpp:5]   --->   Operation 830 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 831 [8/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1" [accelerator.cpp:5]   --->   Operation 831 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 832 [1/1] (3.52ns)   --->   "%empty_244 = add i64 %empty_72, i64 6" [accelerator.cpp:5]   --->   Operation 832 'add' 'empty_244' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 833 [1/1] (0.00ns)   --->   "%p_cast39 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_244, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 833 'partselect' 'p_cast39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 834 [1/1] (0.00ns)   --->   "%p_cast254_cast = sext i62 %p_cast39" [accelerator.cpp:5]   --->   Operation 834 'sext' 'p_cast254_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 835 [1/1] (0.00ns)   --->   "%gmem_addr_39 = getelementptr i32 %gmem, i64 %p_cast254_cast" [accelerator.cpp:5]   --->   Operation 835 'getelementptr' 'gmem_addr_39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 836 [1/1] (0.00ns)   --->   "%empty_246 = trunc i64 %empty_244" [accelerator.cpp:5]   --->   Operation 836 'trunc' 'empty_246' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_195, i3 0" [accelerator.cpp:5]   --->   Operation 837 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 838 [1/1] (0.00ns)   --->   "%p_cast213 = zext i5 %tmp_30" [accelerator.cpp:5]   --->   Operation 838 'zext' 'p_cast213' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 839 [1/1] (4.31ns)   --->   "%empty_196 = lshr i28 %empty_194, i28 %p_cast213" [accelerator.cpp:5]   --->   Operation 839 'lshr' 'empty_196' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 840 [1/1] (7.30ns)   --->   "%gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31" [accelerator.cpp:5]   --->   Operation 840 'read' 'gmem_addr_31_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 841 [1/1] (0.00ns)   --->   "%empty_198 = trunc i32 %gmem_addr_31_read" [accelerator.cpp:5]   --->   Operation 841 'trunc' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 842 [1/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i64 1" [accelerator.cpp:5]   --->   Operation 842 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 843 [1/1] (0.00ns)   --->   "%empty_218 = trunc i28 %empty_196" [accelerator.cpp:5]   --->   Operation 843 'trunc' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 844 [2/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1" [accelerator.cpp:5]   --->   Operation 844 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 845 [3/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1" [accelerator.cpp:5]   --->   Operation 845 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 846 [4/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1" [accelerator.cpp:5]   --->   Operation 846 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 847 [5/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1" [accelerator.cpp:5]   --->   Operation 847 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 848 [6/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1" [accelerator.cpp:5]   --->   Operation 848 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 849 [7/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1" [accelerator.cpp:5]   --->   Operation 849 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 850 [8/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1" [accelerator.cpp:5]   --->   Operation 850 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 851 [1/1] (3.52ns)   --->   "%empty_248 = add i64 %empty_72, i64 7" [accelerator.cpp:5]   --->   Operation 851 'add' 'empty_248' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 852 [1/1] (0.00ns)   --->   "%p_cast40 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_248, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 852 'partselect' 'p_cast40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 853 [1/1] (0.00ns)   --->   "%p_cast257_cast = sext i62 %p_cast40" [accelerator.cpp:5]   --->   Operation 853 'sext' 'p_cast257_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 854 [1/1] (0.00ns)   --->   "%gmem_addr_40 = getelementptr i32 %gmem, i64 %p_cast257_cast" [accelerator.cpp:5]   --->   Operation 854 'getelementptr' 'gmem_addr_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 855 [1/1] (0.00ns)   --->   "%empty_250 = trunc i64 %empty_248" [accelerator.cpp:5]   --->   Operation 855 'trunc' 'empty_250' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_199, i3 0" [accelerator.cpp:5]   --->   Operation 856 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 857 [1/1] (0.00ns)   --->   "%p_cast216 = zext i5 %tmp_31" [accelerator.cpp:5]   --->   Operation 857 'zext' 'p_cast216' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 858 [1/1] (4.31ns)   --->   "%empty_200 = lshr i28 %empty_198, i28 %p_cast216" [accelerator.cpp:5]   --->   Operation 858 'lshr' 'empty_200' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 859 [1/1] (7.30ns)   --->   "%gmem_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_32" [accelerator.cpp:5]   --->   Operation 859 'read' 'gmem_addr_32_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 860 [1/1] (0.00ns)   --->   "%empty_202 = trunc i32 %gmem_addr_32_read" [accelerator.cpp:5]   --->   Operation 860 'trunc' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 861 [1/1] (0.00ns)   --->   "%empty_219 = trunc i28 %empty_200" [accelerator.cpp:5]   --->   Operation 861 'trunc' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 862 [1/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i64 1" [accelerator.cpp:5]   --->   Operation 862 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 863 [2/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1" [accelerator.cpp:5]   --->   Operation 863 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 864 [3/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1" [accelerator.cpp:5]   --->   Operation 864 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 865 [4/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1" [accelerator.cpp:5]   --->   Operation 865 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 866 [5/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1" [accelerator.cpp:5]   --->   Operation 866 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 867 [6/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1" [accelerator.cpp:5]   --->   Operation 867 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 868 [7/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1" [accelerator.cpp:5]   --->   Operation 868 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 869 [8/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1" [accelerator.cpp:5]   --->   Operation 869 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 870 [1/1] (3.52ns)   --->   "%empty_252 = add i64 %empty_72, i64 8" [accelerator.cpp:5]   --->   Operation 870 'add' 'empty_252' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 871 [1/1] (0.00ns)   --->   "%p_cast41 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_252, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 871 'partselect' 'p_cast41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 872 [1/1] (0.00ns)   --->   "%p_cast260_cast = sext i62 %p_cast41" [accelerator.cpp:5]   --->   Operation 872 'sext' 'p_cast260_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 873 [1/1] (0.00ns)   --->   "%gmem_addr_41 = getelementptr i32 %gmem, i64 %p_cast260_cast" [accelerator.cpp:5]   --->   Operation 873 'getelementptr' 'gmem_addr_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 874 [1/1] (0.00ns)   --->   "%empty_254 = trunc i64 %empty_252" [accelerator.cpp:5]   --->   Operation 874 'trunc' 'empty_254' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_203, i3 0" [accelerator.cpp:5]   --->   Operation 875 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 876 [1/1] (0.00ns)   --->   "%p_cast219 = zext i5 %tmp_32" [accelerator.cpp:5]   --->   Operation 876 'zext' 'p_cast219' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 877 [1/1] (4.31ns)   --->   "%empty_204 = lshr i28 %empty_202, i28 %p_cast219" [accelerator.cpp:5]   --->   Operation 877 'lshr' 'empty_204' <Predicate = true> <Delay = 4.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 878 [1/1] (0.00ns)   --->   "%empty_220 = trunc i28 %empty_204" [accelerator.cpp:5]   --->   Operation 878 'trunc' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 879 [1/1] (7.30ns)   --->   "%gmem_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_33" [accelerator.cpp:5]   --->   Operation 879 'read' 'gmem_addr_33_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 880 [1/1] (0.00ns)   --->   "%empty_221 = trunc i32 %gmem_addr_33_read" [accelerator.cpp:5]   --->   Operation 880 'trunc' 'empty_221' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 881 [1/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i64 1" [accelerator.cpp:5]   --->   Operation 881 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 882 [2/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1" [accelerator.cpp:5]   --->   Operation 882 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 883 [3/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1" [accelerator.cpp:5]   --->   Operation 883 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 884 [4/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1" [accelerator.cpp:5]   --->   Operation 884 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 885 [5/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1" [accelerator.cpp:5]   --->   Operation 885 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 886 [6/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1" [accelerator.cpp:5]   --->   Operation 886 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 887 [7/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1" [accelerator.cpp:5]   --->   Operation 887 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 888 [8/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1" [accelerator.cpp:5]   --->   Operation 888 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 889 [1/1] (3.52ns)   --->   "%empty_256 = add i64 %empty_72, i64 9" [accelerator.cpp:5]   --->   Operation 889 'add' 'empty_256' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 890 [1/1] (0.00ns)   --->   "%p_cast42 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_256, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 890 'partselect' 'p_cast42' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 891 [1/1] (0.00ns)   --->   "%p_cast263_cast = sext i62 %p_cast42" [accelerator.cpp:5]   --->   Operation 891 'sext' 'p_cast263_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 892 [1/1] (0.00ns)   --->   "%gmem_addr_42 = getelementptr i32 %gmem, i64 %p_cast263_cast" [accelerator.cpp:5]   --->   Operation 892 'getelementptr' 'gmem_addr_42' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 893 [1/1] (0.00ns)   --->   "%empty_258 = trunc i64 %empty_256" [accelerator.cpp:5]   --->   Operation 893 'trunc' 'empty_258' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_222, i3 0" [accelerator.cpp:5]   --->   Operation 894 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 895 [1/1] (0.00ns)   --->   "%p_cast238 = zext i5 %tmp_33" [accelerator.cpp:5]   --->   Operation 895 'zext' 'p_cast238' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 896 [1/1] (4.25ns)   --->   "%empty_223 = lshr i26 %empty_221, i26 %p_cast238" [accelerator.cpp:5]   --->   Operation 896 'lshr' 'empty_223' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 897 [1/1] (7.30ns)   --->   "%gmem_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_34" [accelerator.cpp:5]   --->   Operation 897 'read' 'gmem_addr_34_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 898 [1/1] (0.00ns)   --->   "%empty_225 = trunc i32 %gmem_addr_34_read" [accelerator.cpp:5]   --->   Operation 898 'trunc' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 899 [1/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i64 1" [accelerator.cpp:5]   --->   Operation 899 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 900 [2/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1" [accelerator.cpp:5]   --->   Operation 900 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 901 [3/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1" [accelerator.cpp:5]   --->   Operation 901 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 902 [4/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1" [accelerator.cpp:5]   --->   Operation 902 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 903 [5/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1" [accelerator.cpp:5]   --->   Operation 903 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 904 [6/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1" [accelerator.cpp:5]   --->   Operation 904 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 905 [7/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1" [accelerator.cpp:5]   --->   Operation 905 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 906 [8/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1" [accelerator.cpp:5]   --->   Operation 906 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 907 [1/1] (3.52ns)   --->   "%empty_260 = add i64 %empty_72, i64 10" [accelerator.cpp:5]   --->   Operation 907 'add' 'empty_260' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 908 [1/1] (0.00ns)   --->   "%p_cast43 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_260, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 908 'partselect' 'p_cast43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 909 [1/1] (0.00ns)   --->   "%p_cast266_cast = sext i62 %p_cast43" [accelerator.cpp:5]   --->   Operation 909 'sext' 'p_cast266_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 910 [1/1] (0.00ns)   --->   "%gmem_addr_43 = getelementptr i32 %gmem, i64 %p_cast266_cast" [accelerator.cpp:5]   --->   Operation 910 'getelementptr' 'gmem_addr_43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 911 [1/1] (0.00ns)   --->   "%empty_262 = trunc i64 %empty_260" [accelerator.cpp:5]   --->   Operation 911 'trunc' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 912 [1/1] (0.00ns)   --->   "%empty_284 = trunc i26 %empty_223" [accelerator.cpp:5]   --->   Operation 912 'trunc' 'empty_284' <Predicate = true> <Delay = 0.00>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_226, i3 0" [accelerator.cpp:5]   --->   Operation 913 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 914 [1/1] (0.00ns)   --->   "%p_cast241 = zext i5 %tmp_34" [accelerator.cpp:5]   --->   Operation 914 'zext' 'p_cast241' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 915 [1/1] (4.25ns)   --->   "%empty_227 = lshr i26 %empty_225, i26 %p_cast241" [accelerator.cpp:5]   --->   Operation 915 'lshr' 'empty_227' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 916 [1/1] (7.30ns)   --->   "%gmem_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_35" [accelerator.cpp:5]   --->   Operation 916 'read' 'gmem_addr_35_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 917 [1/1] (0.00ns)   --->   "%empty_229 = trunc i32 %gmem_addr_35_read" [accelerator.cpp:5]   --->   Operation 917 'trunc' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 918 [1/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i64 1" [accelerator.cpp:5]   --->   Operation 918 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 919 [2/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1" [accelerator.cpp:5]   --->   Operation 919 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 920 [3/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1" [accelerator.cpp:5]   --->   Operation 920 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 921 [4/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1" [accelerator.cpp:5]   --->   Operation 921 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 922 [5/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1" [accelerator.cpp:5]   --->   Operation 922 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 923 [6/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1" [accelerator.cpp:5]   --->   Operation 923 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 924 [7/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1" [accelerator.cpp:5]   --->   Operation 924 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 925 [8/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1" [accelerator.cpp:5]   --->   Operation 925 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 926 [1/1] (3.52ns)   --->   "%empty_264 = add i64 %empty_72, i64 11" [accelerator.cpp:5]   --->   Operation 926 'add' 'empty_264' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 927 [1/1] (0.00ns)   --->   "%p_cast44 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_264, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 927 'partselect' 'p_cast44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 928 [1/1] (0.00ns)   --->   "%p_cast269_cast = sext i62 %p_cast44" [accelerator.cpp:5]   --->   Operation 928 'sext' 'p_cast269_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 929 [1/1] (0.00ns)   --->   "%gmem_addr_44 = getelementptr i32 %gmem, i64 %p_cast269_cast" [accelerator.cpp:5]   --->   Operation 929 'getelementptr' 'gmem_addr_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 930 [1/1] (0.00ns)   --->   "%empty_266 = trunc i64 %empty_264" [accelerator.cpp:5]   --->   Operation 930 'trunc' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 931 [1/1] (0.00ns)   --->   "%empty_285 = trunc i26 %empty_227" [accelerator.cpp:5]   --->   Operation 931 'trunc' 'empty_285' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_230, i3 0" [accelerator.cpp:5]   --->   Operation 932 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 933 [1/1] (0.00ns)   --->   "%p_cast244 = zext i5 %tmp_35" [accelerator.cpp:5]   --->   Operation 933 'zext' 'p_cast244' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 934 [1/1] (4.25ns)   --->   "%empty_231 = lshr i26 %empty_229, i26 %p_cast244" [accelerator.cpp:5]   --->   Operation 934 'lshr' 'empty_231' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 935 [1/1] (7.30ns)   --->   "%gmem_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_36" [accelerator.cpp:5]   --->   Operation 935 'read' 'gmem_addr_36_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 936 [1/1] (0.00ns)   --->   "%empty_233 = trunc i32 %gmem_addr_36_read" [accelerator.cpp:5]   --->   Operation 936 'trunc' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 937 [1/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i64 1" [accelerator.cpp:5]   --->   Operation 937 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 938 [2/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1" [accelerator.cpp:5]   --->   Operation 938 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 939 [3/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1" [accelerator.cpp:5]   --->   Operation 939 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 940 [4/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1" [accelerator.cpp:5]   --->   Operation 940 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 941 [5/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1" [accelerator.cpp:5]   --->   Operation 941 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 942 [6/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1" [accelerator.cpp:5]   --->   Operation 942 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 943 [7/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1" [accelerator.cpp:5]   --->   Operation 943 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 944 [8/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1" [accelerator.cpp:5]   --->   Operation 944 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 945 [1/1] (3.52ns)   --->   "%empty_268 = add i64 %empty_72, i64 12" [accelerator.cpp:5]   --->   Operation 945 'add' 'empty_268' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 946 [1/1] (0.00ns)   --->   "%p_cast45 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_268, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 946 'partselect' 'p_cast45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 947 [1/1] (0.00ns)   --->   "%p_cast272_cast = sext i62 %p_cast45" [accelerator.cpp:5]   --->   Operation 947 'sext' 'p_cast272_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 948 [1/1] (0.00ns)   --->   "%gmem_addr_45 = getelementptr i32 %gmem, i64 %p_cast272_cast" [accelerator.cpp:5]   --->   Operation 948 'getelementptr' 'gmem_addr_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 949 [1/1] (0.00ns)   --->   "%empty_270 = trunc i64 %empty_268" [accelerator.cpp:5]   --->   Operation 949 'trunc' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 950 [1/1] (0.00ns)   --->   "%empty_286 = trunc i26 %empty_231" [accelerator.cpp:5]   --->   Operation 950 'trunc' 'empty_286' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_234, i3 0" [accelerator.cpp:5]   --->   Operation 951 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 952 [1/1] (0.00ns)   --->   "%p_cast247 = zext i5 %tmp_36" [accelerator.cpp:5]   --->   Operation 952 'zext' 'p_cast247' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 953 [1/1] (4.25ns)   --->   "%empty_235 = lshr i26 %empty_233, i26 %p_cast247" [accelerator.cpp:5]   --->   Operation 953 'lshr' 'empty_235' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 954 [1/1] (7.30ns)   --->   "%gmem_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_37" [accelerator.cpp:5]   --->   Operation 954 'read' 'gmem_addr_37_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 955 [1/1] (0.00ns)   --->   "%empty_237 = trunc i32 %gmem_addr_37_read" [accelerator.cpp:5]   --->   Operation 955 'trunc' 'empty_237' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 956 [1/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i64 1" [accelerator.cpp:5]   --->   Operation 956 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 957 [2/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1" [accelerator.cpp:5]   --->   Operation 957 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 958 [3/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1" [accelerator.cpp:5]   --->   Operation 958 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 959 [4/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1" [accelerator.cpp:5]   --->   Operation 959 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 960 [5/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1" [accelerator.cpp:5]   --->   Operation 960 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 961 [6/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1" [accelerator.cpp:5]   --->   Operation 961 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 962 [7/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1" [accelerator.cpp:5]   --->   Operation 962 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 963 [8/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1" [accelerator.cpp:5]   --->   Operation 963 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 964 [1/1] (3.52ns)   --->   "%empty_272 = add i64 %empty_72, i64 13" [accelerator.cpp:5]   --->   Operation 964 'add' 'empty_272' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 965 [1/1] (0.00ns)   --->   "%p_cast46 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_272, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 965 'partselect' 'p_cast46' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 966 [1/1] (0.00ns)   --->   "%p_cast275_cast = sext i62 %p_cast46" [accelerator.cpp:5]   --->   Operation 966 'sext' 'p_cast275_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 967 [1/1] (0.00ns)   --->   "%gmem_addr_46 = getelementptr i32 %gmem, i64 %p_cast275_cast" [accelerator.cpp:5]   --->   Operation 967 'getelementptr' 'gmem_addr_46' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 968 [1/1] (0.00ns)   --->   "%empty_274 = trunc i64 %empty_272" [accelerator.cpp:5]   --->   Operation 968 'trunc' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 969 [1/1] (0.00ns)   --->   "%empty_287 = trunc i26 %empty_235" [accelerator.cpp:5]   --->   Operation 969 'trunc' 'empty_287' <Predicate = true> <Delay = 0.00>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_238, i3 0" [accelerator.cpp:5]   --->   Operation 970 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 971 [1/1] (0.00ns)   --->   "%p_cast250 = zext i5 %tmp_37" [accelerator.cpp:5]   --->   Operation 971 'zext' 'p_cast250' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 972 [1/1] (4.25ns)   --->   "%empty_239 = lshr i26 %empty_237, i26 %p_cast250" [accelerator.cpp:5]   --->   Operation 972 'lshr' 'empty_239' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 973 [1/1] (7.30ns)   --->   "%gmem_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_38" [accelerator.cpp:5]   --->   Operation 973 'read' 'gmem_addr_38_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 974 [1/1] (0.00ns)   --->   "%empty_241 = trunc i32 %gmem_addr_38_read" [accelerator.cpp:5]   --->   Operation 974 'trunc' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 975 [1/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i64 1" [accelerator.cpp:5]   --->   Operation 975 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 976 [2/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1" [accelerator.cpp:5]   --->   Operation 976 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 977 [3/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1" [accelerator.cpp:5]   --->   Operation 977 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 978 [4/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1" [accelerator.cpp:5]   --->   Operation 978 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 979 [5/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1" [accelerator.cpp:5]   --->   Operation 979 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 980 [6/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1" [accelerator.cpp:5]   --->   Operation 980 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 981 [7/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1" [accelerator.cpp:5]   --->   Operation 981 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 982 [8/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1" [accelerator.cpp:5]   --->   Operation 982 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 983 [1/1] (3.52ns)   --->   "%empty_276 = add i64 %empty_72, i64 14" [accelerator.cpp:5]   --->   Operation 983 'add' 'empty_276' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 984 [1/1] (0.00ns)   --->   "%p_cast47 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_276, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 984 'partselect' 'p_cast47' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 985 [1/1] (0.00ns)   --->   "%p_cast278_cast = sext i62 %p_cast47" [accelerator.cpp:5]   --->   Operation 985 'sext' 'p_cast278_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 986 [1/1] (0.00ns)   --->   "%gmem_addr_47 = getelementptr i32 %gmem, i64 %p_cast278_cast" [accelerator.cpp:5]   --->   Operation 986 'getelementptr' 'gmem_addr_47' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 987 [1/1] (0.00ns)   --->   "%empty_278 = trunc i64 %empty_276" [accelerator.cpp:5]   --->   Operation 987 'trunc' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 988 [1/1] (3.52ns)   --->   "%empty_280 = add i64 %empty_72, i64 15" [accelerator.cpp:5]   --->   Operation 988 'add' 'empty_280' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 989 [1/1] (0.00ns)   --->   "%p_cast48 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_280, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 989 'partselect' 'p_cast48' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 990 [1/1] (0.00ns)   --->   "%p_cast281_cast = sext i62 %p_cast48" [accelerator.cpp:5]   --->   Operation 990 'sext' 'p_cast281_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 991 [1/1] (0.00ns)   --->   "%gmem_addr_48 = getelementptr i32 %gmem, i64 %p_cast281_cast" [accelerator.cpp:5]   --->   Operation 991 'getelementptr' 'gmem_addr_48' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 992 [1/1] (0.00ns)   --->   "%empty_282 = trunc i64 %empty_280" [accelerator.cpp:5]   --->   Operation 992 'trunc' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 993 [1/1] (0.00ns)   --->   "%empty_288 = trunc i26 %empty_239" [accelerator.cpp:5]   --->   Operation 993 'trunc' 'empty_288' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_242, i3 0" [accelerator.cpp:5]   --->   Operation 994 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 995 [1/1] (0.00ns)   --->   "%p_cast253 = zext i5 %tmp_38" [accelerator.cpp:5]   --->   Operation 995 'zext' 'p_cast253' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 996 [1/1] (4.25ns)   --->   "%empty_243 = lshr i26 %empty_241, i26 %p_cast253" [accelerator.cpp:5]   --->   Operation 996 'lshr' 'empty_243' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 997 [1/1] (7.30ns)   --->   "%gmem_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_39" [accelerator.cpp:5]   --->   Operation 997 'read' 'gmem_addr_39_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 998 [1/1] (0.00ns)   --->   "%empty_245 = trunc i32 %gmem_addr_39_read" [accelerator.cpp:5]   --->   Operation 998 'trunc' 'empty_245' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 999 [1/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i64 1" [accelerator.cpp:5]   --->   Operation 999 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1000 [2/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1" [accelerator.cpp:5]   --->   Operation 1000 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1001 [3/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1" [accelerator.cpp:5]   --->   Operation 1001 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1002 [4/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1" [accelerator.cpp:5]   --->   Operation 1002 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1003 [5/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1" [accelerator.cpp:5]   --->   Operation 1003 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1004 [6/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1" [accelerator.cpp:5]   --->   Operation 1004 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1005 [7/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1" [accelerator.cpp:5]   --->   Operation 1005 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1006 [8/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1" [accelerator.cpp:5]   --->   Operation 1006 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1007 [1/1] (0.00ns)   --->   "%empty_289 = trunc i26 %empty_243" [accelerator.cpp:5]   --->   Operation 1007 'trunc' 'empty_289' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_246, i3 0" [accelerator.cpp:5]   --->   Operation 1008 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1009 [1/1] (0.00ns)   --->   "%p_cast256 = zext i5 %tmp_39" [accelerator.cpp:5]   --->   Operation 1009 'zext' 'p_cast256' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1010 [1/1] (4.25ns)   --->   "%empty_247 = lshr i26 %empty_245, i26 %p_cast256" [accelerator.cpp:5]   --->   Operation 1010 'lshr' 'empty_247' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1011 [1/1] (7.30ns)   --->   "%gmem_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_40" [accelerator.cpp:5]   --->   Operation 1011 'read' 'gmem_addr_40_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1012 [1/1] (0.00ns)   --->   "%empty_249 = trunc i32 %gmem_addr_40_read" [accelerator.cpp:5]   --->   Operation 1012 'trunc' 'empty_249' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1013 [1/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i64 1" [accelerator.cpp:5]   --->   Operation 1013 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1014 [2/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1" [accelerator.cpp:5]   --->   Operation 1014 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1015 [3/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1" [accelerator.cpp:5]   --->   Operation 1015 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1016 [4/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1" [accelerator.cpp:5]   --->   Operation 1016 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1017 [5/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1" [accelerator.cpp:5]   --->   Operation 1017 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1018 [6/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1" [accelerator.cpp:5]   --->   Operation 1018 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1019 [7/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1" [accelerator.cpp:5]   --->   Operation 1019 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1020 [8/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1" [accelerator.cpp:5]   --->   Operation 1020 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1021 [1/1] (0.00ns)   --->   "%empty_290 = trunc i26 %empty_247" [accelerator.cpp:5]   --->   Operation 1021 'trunc' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1022 [1/1] (2.71ns)   --->   "%tmp13 = add i36 %phi_mul_load, i36 1"   --->   Operation 1022 'add' 'tmp13' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i36 %tmp13"   --->   Operation 1023 'sext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1024 [1/1] (3.52ns)   --->   "%empty_300 = add i64 %tmp13_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1024 'add' 'empty_300' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1025 [1/1] (0.00ns)   --->   "%p_cast49 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_300, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1025 'partselect' 'p_cast49' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1026 [1/1] (0.00ns)   --->   "%p_cast301_cast = sext i62 %p_cast49" [accelerator.cpp:5]   --->   Operation 1026 'sext' 'p_cast301_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1027 [1/1] (0.00ns)   --->   "%gmem_addr_49 = getelementptr i32 %gmem, i64 %p_cast301_cast" [accelerator.cpp:5]   --->   Operation 1027 'getelementptr' 'gmem_addr_49' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1028 [1/1] (0.00ns)   --->   "%empty_302 = trunc i64 %empty_300" [accelerator.cpp:5]   --->   Operation 1028 'trunc' 'empty_302' <Predicate = true> <Delay = 0.00>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_250, i3 0" [accelerator.cpp:5]   --->   Operation 1029 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1030 [1/1] (0.00ns)   --->   "%p_cast259 = zext i5 %tmp_40" [accelerator.cpp:5]   --->   Operation 1030 'zext' 'p_cast259' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1031 [1/1] (4.25ns)   --->   "%empty_251 = lshr i26 %empty_249, i26 %p_cast259" [accelerator.cpp:5]   --->   Operation 1031 'lshr' 'empty_251' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1032 [1/1] (7.30ns)   --->   "%gmem_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_41" [accelerator.cpp:5]   --->   Operation 1032 'read' 'gmem_addr_41_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1033 [1/1] (0.00ns)   --->   "%empty_253 = trunc i32 %gmem_addr_41_read" [accelerator.cpp:5]   --->   Operation 1033 'trunc' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1034 [1/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i64 1" [accelerator.cpp:5]   --->   Operation 1034 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1035 [2/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1" [accelerator.cpp:5]   --->   Operation 1035 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1036 [3/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1" [accelerator.cpp:5]   --->   Operation 1036 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1037 [4/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1" [accelerator.cpp:5]   --->   Operation 1037 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1038 [5/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1" [accelerator.cpp:5]   --->   Operation 1038 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1039 [6/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1" [accelerator.cpp:5]   --->   Operation 1039 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1040 [7/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1" [accelerator.cpp:5]   --->   Operation 1040 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1041 [1/1] (0.00ns)   --->   "%empty_291 = trunc i26 %empty_251" [accelerator.cpp:5]   --->   Operation 1041 'trunc' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1042 [8/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1" [accelerator.cpp:5]   --->   Operation 1042 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1043 [1/1] (2.71ns)   --->   "%tmp14 = add i36 %phi_mul_load, i36 2"   --->   Operation 1043 'add' 'tmp14' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i36 %tmp14"   --->   Operation 1044 'sext' 'tmp14_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1045 [1/1] (3.52ns)   --->   "%empty_304 = add i64 %tmp14_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1045 'add' 'empty_304' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1046 [1/1] (0.00ns)   --->   "%p_cast50 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_304, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1046 'partselect' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1047 [1/1] (0.00ns)   --->   "%p_cast305_cast = sext i62 %p_cast50" [accelerator.cpp:5]   --->   Operation 1047 'sext' 'p_cast305_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1048 [1/1] (0.00ns)   --->   "%gmem_addr_50 = getelementptr i32 %gmem, i64 %p_cast305_cast" [accelerator.cpp:5]   --->   Operation 1048 'getelementptr' 'gmem_addr_50' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1049 [1/1] (0.00ns)   --->   "%empty_306 = trunc i64 %empty_304" [accelerator.cpp:5]   --->   Operation 1049 'trunc' 'empty_306' <Predicate = true> <Delay = 0.00>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_254, i3 0" [accelerator.cpp:5]   --->   Operation 1050 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1051 [1/1] (0.00ns)   --->   "%p_cast262 = zext i5 %tmp_41" [accelerator.cpp:5]   --->   Operation 1051 'zext' 'p_cast262' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1052 [1/1] (4.25ns)   --->   "%empty_255 = lshr i26 %empty_253, i26 %p_cast262" [accelerator.cpp:5]   --->   Operation 1052 'lshr' 'empty_255' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1053 [1/1] (7.30ns)   --->   "%gmem_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_42" [accelerator.cpp:5]   --->   Operation 1053 'read' 'gmem_addr_42_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1054 [1/1] (0.00ns)   --->   "%empty_257 = trunc i32 %gmem_addr_42_read" [accelerator.cpp:5]   --->   Operation 1054 'trunc' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1055 [1/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i64 1" [accelerator.cpp:5]   --->   Operation 1055 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1056 [2/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1" [accelerator.cpp:5]   --->   Operation 1056 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1057 [3/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1" [accelerator.cpp:5]   --->   Operation 1057 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1058 [4/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1" [accelerator.cpp:5]   --->   Operation 1058 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1059 [5/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1" [accelerator.cpp:5]   --->   Operation 1059 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1060 [6/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1" [accelerator.cpp:5]   --->   Operation 1060 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1061 [1/1] (0.00ns)   --->   "%empty_292 = trunc i26 %empty_255" [accelerator.cpp:5]   --->   Operation 1061 'trunc' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1062 [7/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1" [accelerator.cpp:5]   --->   Operation 1062 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1063 [8/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1" [accelerator.cpp:5]   --->   Operation 1063 'readreq' 'gmem_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1064 [1/1] (2.71ns)   --->   "%tmp15 = add i36 %phi_mul_load, i36 3"   --->   Operation 1064 'add' 'tmp15' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp15_cast = sext i36 %tmp15"   --->   Operation 1065 'sext' 'tmp15_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1066 [1/1] (3.52ns)   --->   "%empty_308 = add i64 %tmp15_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1066 'add' 'empty_308' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1067 [1/1] (0.00ns)   --->   "%p_cast51 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_308, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1067 'partselect' 'p_cast51' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1068 [1/1] (0.00ns)   --->   "%p_cast309_cast = sext i62 %p_cast51" [accelerator.cpp:5]   --->   Operation 1068 'sext' 'p_cast309_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1069 [1/1] (0.00ns)   --->   "%gmem_addr_51 = getelementptr i32 %gmem, i64 %p_cast309_cast" [accelerator.cpp:5]   --->   Operation 1069 'getelementptr' 'gmem_addr_51' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1070 [1/1] (0.00ns)   --->   "%empty_310 = trunc i64 %empty_308" [accelerator.cpp:5]   --->   Operation 1070 'trunc' 'empty_310' <Predicate = true> <Delay = 0.00>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_258, i3 0" [accelerator.cpp:5]   --->   Operation 1071 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1072 [1/1] (0.00ns)   --->   "%p_cast265 = zext i5 %tmp_42" [accelerator.cpp:5]   --->   Operation 1072 'zext' 'p_cast265' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1073 [1/1] (4.25ns)   --->   "%empty_259 = lshr i26 %empty_257, i26 %p_cast265" [accelerator.cpp:5]   --->   Operation 1073 'lshr' 'empty_259' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1074 [1/1] (7.30ns)   --->   "%gmem_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_43" [accelerator.cpp:5]   --->   Operation 1074 'read' 'gmem_addr_43_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1075 [1/1] (0.00ns)   --->   "%empty_261 = trunc i32 %gmem_addr_43_read" [accelerator.cpp:5]   --->   Operation 1075 'trunc' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1076 [1/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i64 1" [accelerator.cpp:5]   --->   Operation 1076 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1077 [2/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1" [accelerator.cpp:5]   --->   Operation 1077 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1078 [3/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1" [accelerator.cpp:5]   --->   Operation 1078 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1079 [4/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1" [accelerator.cpp:5]   --->   Operation 1079 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1080 [5/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1" [accelerator.cpp:5]   --->   Operation 1080 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1081 [1/1] (0.00ns)   --->   "%empty_293 = trunc i26 %empty_259" [accelerator.cpp:5]   --->   Operation 1081 'trunc' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1082 [6/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1" [accelerator.cpp:5]   --->   Operation 1082 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1083 [7/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1" [accelerator.cpp:5]   --->   Operation 1083 'readreq' 'gmem_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1084 [8/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1" [accelerator.cpp:5]   --->   Operation 1084 'readreq' 'gmem_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1085 [1/1] (2.71ns)   --->   "%tmp16 = add i36 %phi_mul_load, i36 4"   --->   Operation 1085 'add' 'tmp16' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp16_cast = sext i36 %tmp16"   --->   Operation 1086 'sext' 'tmp16_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1087 [1/1] (3.52ns)   --->   "%empty_312 = add i64 %tmp16_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1087 'add' 'empty_312' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1088 [1/1] (0.00ns)   --->   "%p_cast52 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_312, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1088 'partselect' 'p_cast52' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1089 [1/1] (0.00ns)   --->   "%p_cast313_cast = sext i62 %p_cast52" [accelerator.cpp:5]   --->   Operation 1089 'sext' 'p_cast313_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1090 [1/1] (0.00ns)   --->   "%gmem_addr_52 = getelementptr i32 %gmem, i64 %p_cast313_cast" [accelerator.cpp:5]   --->   Operation 1090 'getelementptr' 'gmem_addr_52' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1091 [1/1] (0.00ns)   --->   "%empty_314 = trunc i64 %empty_312" [accelerator.cpp:5]   --->   Operation 1091 'trunc' 'empty_314' <Predicate = true> <Delay = 0.00>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_262, i3 0" [accelerator.cpp:5]   --->   Operation 1092 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1093 [1/1] (0.00ns)   --->   "%p_cast268 = zext i5 %tmp_43" [accelerator.cpp:5]   --->   Operation 1093 'zext' 'p_cast268' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1094 [1/1] (4.25ns)   --->   "%empty_263 = lshr i26 %empty_261, i26 %p_cast268" [accelerator.cpp:5]   --->   Operation 1094 'lshr' 'empty_263' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1095 [1/1] (7.30ns)   --->   "%gmem_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_44" [accelerator.cpp:5]   --->   Operation 1095 'read' 'gmem_addr_44_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1096 [1/1] (0.00ns)   --->   "%empty_265 = trunc i32 %gmem_addr_44_read" [accelerator.cpp:5]   --->   Operation 1096 'trunc' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1097 [1/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i64 1" [accelerator.cpp:5]   --->   Operation 1097 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1098 [2/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1" [accelerator.cpp:5]   --->   Operation 1098 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1099 [3/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1" [accelerator.cpp:5]   --->   Operation 1099 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1100 [4/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1" [accelerator.cpp:5]   --->   Operation 1100 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1101 [1/1] (0.00ns)   --->   "%empty_294 = trunc i26 %empty_263" [accelerator.cpp:5]   --->   Operation 1101 'trunc' 'empty_294' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1102 [5/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1" [accelerator.cpp:5]   --->   Operation 1102 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1103 [6/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1" [accelerator.cpp:5]   --->   Operation 1103 'readreq' 'gmem_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1104 [7/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1" [accelerator.cpp:5]   --->   Operation 1104 'readreq' 'gmem_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1105 [8/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1" [accelerator.cpp:5]   --->   Operation 1105 'readreq' 'gmem_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1106 [1/1] (2.71ns)   --->   "%tmp17 = add i36 %phi_mul_load, i36 5"   --->   Operation 1106 'add' 'tmp17' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i36 %tmp17"   --->   Operation 1107 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1108 [1/1] (3.52ns)   --->   "%empty_316 = add i64 %tmp17_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1108 'add' 'empty_316' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1109 [1/1] (0.00ns)   --->   "%p_cast53 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_316, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1109 'partselect' 'p_cast53' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1110 [1/1] (0.00ns)   --->   "%p_cast317_cast = sext i62 %p_cast53" [accelerator.cpp:5]   --->   Operation 1110 'sext' 'p_cast317_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1111 [1/1] (0.00ns)   --->   "%gmem_addr_53 = getelementptr i32 %gmem, i64 %p_cast317_cast" [accelerator.cpp:5]   --->   Operation 1111 'getelementptr' 'gmem_addr_53' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1112 [1/1] (0.00ns)   --->   "%empty_318 = trunc i64 %empty_316" [accelerator.cpp:5]   --->   Operation 1112 'trunc' 'empty_318' <Predicate = true> <Delay = 0.00>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_266, i3 0" [accelerator.cpp:5]   --->   Operation 1113 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1114 [1/1] (0.00ns)   --->   "%p_cast271 = zext i5 %tmp_44" [accelerator.cpp:5]   --->   Operation 1114 'zext' 'p_cast271' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1115 [1/1] (4.25ns)   --->   "%empty_267 = lshr i26 %empty_265, i26 %p_cast271" [accelerator.cpp:5]   --->   Operation 1115 'lshr' 'empty_267' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1116 [1/1] (7.30ns)   --->   "%gmem_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_45" [accelerator.cpp:5]   --->   Operation 1116 'read' 'gmem_addr_45_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1117 [1/1] (0.00ns)   --->   "%empty_269 = trunc i32 %gmem_addr_45_read" [accelerator.cpp:5]   --->   Operation 1117 'trunc' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1118 [1/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i64 1" [accelerator.cpp:5]   --->   Operation 1118 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1119 [2/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1" [accelerator.cpp:5]   --->   Operation 1119 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1120 [3/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1" [accelerator.cpp:5]   --->   Operation 1120 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1121 [1/1] (0.00ns)   --->   "%empty_295 = trunc i26 %empty_267" [accelerator.cpp:5]   --->   Operation 1121 'trunc' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1122 [4/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1" [accelerator.cpp:5]   --->   Operation 1122 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1123 [5/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1" [accelerator.cpp:5]   --->   Operation 1123 'readreq' 'gmem_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1124 [6/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1" [accelerator.cpp:5]   --->   Operation 1124 'readreq' 'gmem_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1125 [7/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1" [accelerator.cpp:5]   --->   Operation 1125 'readreq' 'gmem_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1126 [8/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1" [accelerator.cpp:5]   --->   Operation 1126 'readreq' 'gmem_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1127 [1/1] (2.71ns)   --->   "%tmp18 = add i36 %phi_mul_load, i36 6"   --->   Operation 1127 'add' 'tmp18' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i36 %tmp18"   --->   Operation 1128 'sext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1129 [1/1] (3.52ns)   --->   "%empty_320 = add i64 %tmp18_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1129 'add' 'empty_320' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1130 [1/1] (0.00ns)   --->   "%p_cast54 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_320, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1130 'partselect' 'p_cast54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1131 [1/1] (0.00ns)   --->   "%p_cast321_cast = sext i62 %p_cast54" [accelerator.cpp:5]   --->   Operation 1131 'sext' 'p_cast321_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1132 [1/1] (0.00ns)   --->   "%gmem_addr_54 = getelementptr i32 %gmem, i64 %p_cast321_cast" [accelerator.cpp:5]   --->   Operation 1132 'getelementptr' 'gmem_addr_54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1133 [1/1] (0.00ns)   --->   "%empty_322 = trunc i64 %empty_320" [accelerator.cpp:5]   --->   Operation 1133 'trunc' 'empty_322' <Predicate = true> <Delay = 0.00>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_270, i3 0" [accelerator.cpp:5]   --->   Operation 1134 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1135 [1/1] (0.00ns)   --->   "%p_cast274 = zext i5 %tmp_45" [accelerator.cpp:5]   --->   Operation 1135 'zext' 'p_cast274' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1136 [1/1] (4.25ns)   --->   "%empty_271 = lshr i26 %empty_269, i26 %p_cast274" [accelerator.cpp:5]   --->   Operation 1136 'lshr' 'empty_271' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1137 [1/1] (7.30ns)   --->   "%gmem_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_46" [accelerator.cpp:5]   --->   Operation 1137 'read' 'gmem_addr_46_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1138 [1/1] (0.00ns)   --->   "%empty_273 = trunc i32 %gmem_addr_46_read" [accelerator.cpp:5]   --->   Operation 1138 'trunc' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1139 [1/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i64 1" [accelerator.cpp:5]   --->   Operation 1139 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1140 [2/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1" [accelerator.cpp:5]   --->   Operation 1140 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1141 [1/1] (0.00ns)   --->   "%empty_296 = trunc i26 %empty_271" [accelerator.cpp:5]   --->   Operation 1141 'trunc' 'empty_296' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1142 [3/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1" [accelerator.cpp:5]   --->   Operation 1142 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1143 [4/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1" [accelerator.cpp:5]   --->   Operation 1143 'readreq' 'gmem_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1144 [5/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1" [accelerator.cpp:5]   --->   Operation 1144 'readreq' 'gmem_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1145 [6/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1" [accelerator.cpp:5]   --->   Operation 1145 'readreq' 'gmem_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1146 [7/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1" [accelerator.cpp:5]   --->   Operation 1146 'readreq' 'gmem_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1147 [8/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1" [accelerator.cpp:5]   --->   Operation 1147 'readreq' 'gmem_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1148 [1/1] (2.71ns)   --->   "%tmp19 = add i36 %phi_mul_load, i36 7"   --->   Operation 1148 'add' 'tmp19' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i36 %tmp19"   --->   Operation 1149 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1150 [1/1] (3.52ns)   --->   "%empty_324 = add i64 %tmp19_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1150 'add' 'empty_324' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1151 [1/1] (0.00ns)   --->   "%p_cast55 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_324, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1151 'partselect' 'p_cast55' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1152 [1/1] (0.00ns)   --->   "%p_cast325_cast = sext i62 %p_cast55" [accelerator.cpp:5]   --->   Operation 1152 'sext' 'p_cast325_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1153 [1/1] (0.00ns)   --->   "%gmem_addr_55 = getelementptr i32 %gmem, i64 %p_cast325_cast" [accelerator.cpp:5]   --->   Operation 1153 'getelementptr' 'gmem_addr_55' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1154 [1/1] (0.00ns)   --->   "%empty_326 = trunc i64 %empty_324" [accelerator.cpp:5]   --->   Operation 1154 'trunc' 'empty_326' <Predicate = true> <Delay = 0.00>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_274, i3 0" [accelerator.cpp:5]   --->   Operation 1155 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1156 [1/1] (0.00ns)   --->   "%p_cast277 = zext i5 %tmp_46" [accelerator.cpp:5]   --->   Operation 1156 'zext' 'p_cast277' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1157 [1/1] (4.25ns)   --->   "%empty_275 = lshr i26 %empty_273, i26 %p_cast277" [accelerator.cpp:5]   --->   Operation 1157 'lshr' 'empty_275' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1158 [1/1] (7.30ns)   --->   "%gmem_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_47" [accelerator.cpp:5]   --->   Operation 1158 'read' 'gmem_addr_47_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1159 [1/1] (0.00ns)   --->   "%empty_277 = trunc i32 %gmem_addr_47_read" [accelerator.cpp:5]   --->   Operation 1159 'trunc' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1160 [1/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i64 1" [accelerator.cpp:5]   --->   Operation 1160 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1161 [1/1] (0.00ns)   --->   "%empty_297 = trunc i26 %empty_275" [accelerator.cpp:5]   --->   Operation 1161 'trunc' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1162 [2/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1" [accelerator.cpp:5]   --->   Operation 1162 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1163 [3/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1" [accelerator.cpp:5]   --->   Operation 1163 'readreq' 'gmem_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1164 [4/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1" [accelerator.cpp:5]   --->   Operation 1164 'readreq' 'gmem_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1165 [5/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1" [accelerator.cpp:5]   --->   Operation 1165 'readreq' 'gmem_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1166 [6/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1" [accelerator.cpp:5]   --->   Operation 1166 'readreq' 'gmem_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1167 [7/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1" [accelerator.cpp:5]   --->   Operation 1167 'readreq' 'gmem_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1168 [8/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1" [accelerator.cpp:5]   --->   Operation 1168 'readreq' 'gmem_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1169 [1/1] (2.71ns)   --->   "%tmp20 = add i36 %phi_mul_load, i36 8"   --->   Operation 1169 'add' 'tmp20' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i36 %tmp20"   --->   Operation 1170 'sext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1171 [1/1] (3.52ns)   --->   "%empty_328 = add i64 %tmp20_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1171 'add' 'empty_328' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1172 [1/1] (0.00ns)   --->   "%p_cast56 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_328, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1172 'partselect' 'p_cast56' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1173 [1/1] (0.00ns)   --->   "%p_cast329_cast = sext i62 %p_cast56" [accelerator.cpp:5]   --->   Operation 1173 'sext' 'p_cast329_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1174 [1/1] (0.00ns)   --->   "%gmem_addr_56 = getelementptr i32 %gmem, i64 %p_cast329_cast" [accelerator.cpp:5]   --->   Operation 1174 'getelementptr' 'gmem_addr_56' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1175 [1/1] (0.00ns)   --->   "%empty_330 = trunc i64 %empty_328" [accelerator.cpp:5]   --->   Operation 1175 'trunc' 'empty_330' <Predicate = true> <Delay = 0.00>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_278, i3 0" [accelerator.cpp:5]   --->   Operation 1176 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1177 [1/1] (0.00ns)   --->   "%p_cast280 = zext i5 %tmp_47" [accelerator.cpp:5]   --->   Operation 1177 'zext' 'p_cast280' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1178 [1/1] (4.25ns)   --->   "%empty_279 = lshr i26 %empty_277, i26 %p_cast280" [accelerator.cpp:5]   --->   Operation 1178 'lshr' 'empty_279' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1179 [1/1] (7.30ns)   --->   "%gmem_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_48" [accelerator.cpp:5]   --->   Operation 1179 'read' 'gmem_addr_48_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1180 [1/1] (0.00ns)   --->   "%empty_281 = trunc i32 %gmem_addr_48_read" [accelerator.cpp:5]   --->   Operation 1180 'trunc' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1181 [1/1] (0.00ns)   --->   "%empty_298 = trunc i26 %empty_279" [accelerator.cpp:5]   --->   Operation 1181 'trunc' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1182 [1/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i64 1" [accelerator.cpp:5]   --->   Operation 1182 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1183 [2/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1" [accelerator.cpp:5]   --->   Operation 1183 'readreq' 'gmem_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1184 [3/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1" [accelerator.cpp:5]   --->   Operation 1184 'readreq' 'gmem_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1185 [4/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1" [accelerator.cpp:5]   --->   Operation 1185 'readreq' 'gmem_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1186 [5/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1" [accelerator.cpp:5]   --->   Operation 1186 'readreq' 'gmem_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1187 [6/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1" [accelerator.cpp:5]   --->   Operation 1187 'readreq' 'gmem_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1188 [7/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1" [accelerator.cpp:5]   --->   Operation 1188 'readreq' 'gmem_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1189 [8/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1" [accelerator.cpp:5]   --->   Operation 1189 'readreq' 'gmem_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1190 [1/1] (2.71ns)   --->   "%tmp21 = add i36 %phi_mul_load, i36 9"   --->   Operation 1190 'add' 'tmp21' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp21_cast = sext i36 %tmp21"   --->   Operation 1191 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1192 [1/1] (3.52ns)   --->   "%empty_332 = add i64 %tmp21_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1192 'add' 'empty_332' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1193 [1/1] (0.00ns)   --->   "%p_cast57 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_332, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1193 'partselect' 'p_cast57' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1194 [1/1] (0.00ns)   --->   "%p_cast333_cast = sext i62 %p_cast57" [accelerator.cpp:5]   --->   Operation 1194 'sext' 'p_cast333_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1195 [1/1] (0.00ns)   --->   "%gmem_addr_57 = getelementptr i32 %gmem, i64 %p_cast333_cast" [accelerator.cpp:5]   --->   Operation 1195 'getelementptr' 'gmem_addr_57' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1196 [1/1] (0.00ns)   --->   "%empty_334 = trunc i64 %empty_332" [accelerator.cpp:5]   --->   Operation 1196 'trunc' 'empty_334' <Predicate = true> <Delay = 0.00>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 1197 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_282, i3 0" [accelerator.cpp:5]   --->   Operation 1197 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1198 [1/1] (0.00ns)   --->   "%p_cast283 = zext i5 %tmp_48" [accelerator.cpp:5]   --->   Operation 1198 'zext' 'p_cast283' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1199 [1/1] (4.25ns)   --->   "%empty_283 = lshr i26 %empty_281, i26 %p_cast283" [accelerator.cpp:5]   --->   Operation 1199 'lshr' 'empty_283' <Predicate = true> <Delay = 4.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1200 [1/1] (0.00ns)   --->   "%empty_299 = trunc i26 %empty_283" [accelerator.cpp:5]   --->   Operation 1200 'trunc' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1201 [1/1] (7.30ns)   --->   "%gmem_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_49" [accelerator.cpp:5]   --->   Operation 1201 'read' 'gmem_addr_49_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1202 [1/1] (0.00ns)   --->   "%empty_301 = trunc i32 %gmem_addr_49_read" [accelerator.cpp:5]   --->   Operation 1202 'trunc' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1203 [1/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i64 1" [accelerator.cpp:5]   --->   Operation 1203 'readreq' 'gmem_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1204 [2/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1" [accelerator.cpp:5]   --->   Operation 1204 'readreq' 'gmem_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1205 [3/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1" [accelerator.cpp:5]   --->   Operation 1205 'readreq' 'gmem_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1206 [4/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1" [accelerator.cpp:5]   --->   Operation 1206 'readreq' 'gmem_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1207 [5/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1" [accelerator.cpp:5]   --->   Operation 1207 'readreq' 'gmem_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1208 [6/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1" [accelerator.cpp:5]   --->   Operation 1208 'readreq' 'gmem_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1209 [7/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1" [accelerator.cpp:5]   --->   Operation 1209 'readreq' 'gmem_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1210 [8/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1" [accelerator.cpp:5]   --->   Operation 1210 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1211 [1/1] (2.71ns)   --->   "%tmp22 = add i36 %phi_mul_load, i36 10"   --->   Operation 1211 'add' 'tmp22' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i36 %tmp22"   --->   Operation 1212 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1213 [1/1] (3.52ns)   --->   "%empty_336 = add i64 %tmp22_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1213 'add' 'empty_336' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1214 [1/1] (0.00ns)   --->   "%p_cast58 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_336, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1214 'partselect' 'p_cast58' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1215 [1/1] (0.00ns)   --->   "%p_cast337_cast = sext i62 %p_cast58" [accelerator.cpp:5]   --->   Operation 1215 'sext' 'p_cast337_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1216 [1/1] (0.00ns)   --->   "%gmem_addr_58 = getelementptr i32 %gmem, i64 %p_cast337_cast" [accelerator.cpp:5]   --->   Operation 1216 'getelementptr' 'gmem_addr_58' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1217 [1/1] (0.00ns)   --->   "%empty_338 = trunc i64 %empty_336" [accelerator.cpp:5]   --->   Operation 1217 'trunc' 'empty_338' <Predicate = true> <Delay = 0.00>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_302, i3 0" [accelerator.cpp:5]   --->   Operation 1218 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1219 [1/1] (0.00ns)   --->   "%p_cast303 = zext i5 %tmp_49" [accelerator.cpp:5]   --->   Operation 1219 'zext' 'p_cast303' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1220 [1/1] (4.36ns)   --->   "%empty_303 = lshr i30 %empty_301, i30 %p_cast303" [accelerator.cpp:5]   --->   Operation 1220 'lshr' 'empty_303' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1221 [1/1] (7.30ns)   --->   "%gmem_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_50" [accelerator.cpp:5]   --->   Operation 1221 'read' 'gmem_addr_50_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1222 [1/1] (0.00ns)   --->   "%empty_305 = trunc i32 %gmem_addr_50_read" [accelerator.cpp:5]   --->   Operation 1222 'trunc' 'empty_305' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1223 [1/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i64 1" [accelerator.cpp:5]   --->   Operation 1223 'readreq' 'gmem_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1224 [2/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1" [accelerator.cpp:5]   --->   Operation 1224 'readreq' 'gmem_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1225 [3/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1" [accelerator.cpp:5]   --->   Operation 1225 'readreq' 'gmem_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1226 [4/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1" [accelerator.cpp:5]   --->   Operation 1226 'readreq' 'gmem_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1227 [5/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1" [accelerator.cpp:5]   --->   Operation 1227 'readreq' 'gmem_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1228 [6/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1" [accelerator.cpp:5]   --->   Operation 1228 'readreq' 'gmem_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1229 [7/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1" [accelerator.cpp:5]   --->   Operation 1229 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1230 [8/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1" [accelerator.cpp:5]   --->   Operation 1230 'readreq' 'gmem_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1231 [1/1] (2.71ns)   --->   "%tmp23 = add i36 %phi_mul_load, i36 11"   --->   Operation 1231 'add' 'tmp23' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i36 %tmp23"   --->   Operation 1232 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1233 [1/1] (3.52ns)   --->   "%empty_340 = add i64 %tmp23_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1233 'add' 'empty_340' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1234 [1/1] (0.00ns)   --->   "%p_cast59 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_340, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1234 'partselect' 'p_cast59' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1235 [1/1] (0.00ns)   --->   "%p_cast341_cast = sext i62 %p_cast59" [accelerator.cpp:5]   --->   Operation 1235 'sext' 'p_cast341_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1236 [1/1] (0.00ns)   --->   "%gmem_addr_59 = getelementptr i32 %gmem, i64 %p_cast341_cast" [accelerator.cpp:5]   --->   Operation 1236 'getelementptr' 'gmem_addr_59' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1237 [1/1] (0.00ns)   --->   "%empty_342 = trunc i64 %empty_340" [accelerator.cpp:5]   --->   Operation 1237 'trunc' 'empty_342' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1238 [1/1] (0.00ns)   --->   "%bh_1 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_303, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1238 'partselect' 'bh_1' <Predicate = true> <Delay = 0.00>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_306, i3 0" [accelerator.cpp:5]   --->   Operation 1239 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1240 [1/1] (0.00ns)   --->   "%p_cast307 = zext i5 %tmp_50" [accelerator.cpp:5]   --->   Operation 1240 'zext' 'p_cast307' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1241 [1/1] (4.36ns)   --->   "%empty_307 = lshr i30 %empty_305, i30 %p_cast307" [accelerator.cpp:5]   --->   Operation 1241 'lshr' 'empty_307' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1242 [1/1] (7.30ns)   --->   "%gmem_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_51" [accelerator.cpp:5]   --->   Operation 1242 'read' 'gmem_addr_51_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1243 [1/1] (0.00ns)   --->   "%empty_309 = trunc i32 %gmem_addr_51_read" [accelerator.cpp:5]   --->   Operation 1243 'trunc' 'empty_309' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1244 [1/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i64 1" [accelerator.cpp:5]   --->   Operation 1244 'readreq' 'gmem_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1245 [2/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1" [accelerator.cpp:5]   --->   Operation 1245 'readreq' 'gmem_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1246 [3/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1" [accelerator.cpp:5]   --->   Operation 1246 'readreq' 'gmem_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1247 [4/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1" [accelerator.cpp:5]   --->   Operation 1247 'readreq' 'gmem_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1248 [5/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1" [accelerator.cpp:5]   --->   Operation 1248 'readreq' 'gmem_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1249 [6/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1" [accelerator.cpp:5]   --->   Operation 1249 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1250 [7/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1" [accelerator.cpp:5]   --->   Operation 1250 'readreq' 'gmem_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1251 [8/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1" [accelerator.cpp:5]   --->   Operation 1251 'readreq' 'gmem_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1252 [1/1] (2.71ns)   --->   "%tmp24 = add i36 %phi_mul_load, i36 12"   --->   Operation 1252 'add' 'tmp24' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp24_cast = sext i36 %tmp24"   --->   Operation 1253 'sext' 'tmp24_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1254 [1/1] (3.52ns)   --->   "%empty_344 = add i64 %tmp24_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1254 'add' 'empty_344' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1255 [1/1] (0.00ns)   --->   "%p_cast60 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_344, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1255 'partselect' 'p_cast60' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1256 [1/1] (0.00ns)   --->   "%p_cast345_cast = sext i62 %p_cast60" [accelerator.cpp:5]   --->   Operation 1256 'sext' 'p_cast345_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1257 [1/1] (0.00ns)   --->   "%gmem_addr_60 = getelementptr i32 %gmem, i64 %p_cast345_cast" [accelerator.cpp:5]   --->   Operation 1257 'getelementptr' 'gmem_addr_60' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1258 [1/1] (0.00ns)   --->   "%empty_346 = trunc i64 %empty_344" [accelerator.cpp:5]   --->   Operation 1258 'trunc' 'empty_346' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1259 [1/1] (0.00ns)   --->   "%bh_2 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_307, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1259 'partselect' 'bh_2' <Predicate = true> <Delay = 0.00>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_310, i3 0" [accelerator.cpp:5]   --->   Operation 1260 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1261 [1/1] (0.00ns)   --->   "%p_cast311 = zext i5 %tmp_51" [accelerator.cpp:5]   --->   Operation 1261 'zext' 'p_cast311' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1262 [1/1] (4.36ns)   --->   "%empty_311 = lshr i30 %empty_309, i30 %p_cast311" [accelerator.cpp:5]   --->   Operation 1262 'lshr' 'empty_311' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1263 [1/1] (7.30ns)   --->   "%gmem_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_52" [accelerator.cpp:5]   --->   Operation 1263 'read' 'gmem_addr_52_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1264 [1/1] (0.00ns)   --->   "%empty_313 = trunc i32 %gmem_addr_52_read" [accelerator.cpp:5]   --->   Operation 1264 'trunc' 'empty_313' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1265 [1/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i64 1" [accelerator.cpp:5]   --->   Operation 1265 'readreq' 'gmem_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1266 [2/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1" [accelerator.cpp:5]   --->   Operation 1266 'readreq' 'gmem_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1267 [3/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1" [accelerator.cpp:5]   --->   Operation 1267 'readreq' 'gmem_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1268 [4/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1" [accelerator.cpp:5]   --->   Operation 1268 'readreq' 'gmem_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1269 [5/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1" [accelerator.cpp:5]   --->   Operation 1269 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1270 [6/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1" [accelerator.cpp:5]   --->   Operation 1270 'readreq' 'gmem_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1271 [7/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1" [accelerator.cpp:5]   --->   Operation 1271 'readreq' 'gmem_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1272 [8/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1" [accelerator.cpp:5]   --->   Operation 1272 'readreq' 'gmem_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1273 [1/1] (2.71ns)   --->   "%tmp25 = add i36 %phi_mul_load, i36 13"   --->   Operation 1273 'add' 'tmp25' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp25_cast = sext i36 %tmp25"   --->   Operation 1274 'sext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1275 [1/1] (3.52ns)   --->   "%empty_348 = add i64 %tmp25_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1275 'add' 'empty_348' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1276 [1/1] (0.00ns)   --->   "%p_cast61 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_348, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1276 'partselect' 'p_cast61' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1277 [1/1] (0.00ns)   --->   "%p_cast349_cast = sext i62 %p_cast61" [accelerator.cpp:5]   --->   Operation 1277 'sext' 'p_cast349_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1278 [1/1] (0.00ns)   --->   "%gmem_addr_61 = getelementptr i32 %gmem, i64 %p_cast349_cast" [accelerator.cpp:5]   --->   Operation 1278 'getelementptr' 'gmem_addr_61' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1279 [1/1] (0.00ns)   --->   "%empty_350 = trunc i64 %empty_348" [accelerator.cpp:5]   --->   Operation 1279 'trunc' 'empty_350' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1280 [1/1] (2.71ns)   --->   "%tmp26 = add i36 %phi_mul_load, i36 14"   --->   Operation 1280 'add' 'tmp26' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp26_cast = sext i36 %tmp26"   --->   Operation 1281 'sext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1282 [1/1] (3.52ns)   --->   "%empty_352 = add i64 %tmp26_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1282 'add' 'empty_352' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1283 [1/1] (0.00ns)   --->   "%p_cast62 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_352, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1283 'partselect' 'p_cast62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1284 [1/1] (0.00ns)   --->   "%p_cast353_cast = sext i62 %p_cast62" [accelerator.cpp:5]   --->   Operation 1284 'sext' 'p_cast353_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1285 [1/1] (0.00ns)   --->   "%gmem_addr_62 = getelementptr i32 %gmem, i64 %p_cast353_cast" [accelerator.cpp:5]   --->   Operation 1285 'getelementptr' 'gmem_addr_62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1286 [1/1] (0.00ns)   --->   "%empty_354 = trunc i64 %empty_352" [accelerator.cpp:5]   --->   Operation 1286 'trunc' 'empty_354' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1287 [1/1] (2.71ns)   --->   "%tmp27 = add i36 %phi_mul_load, i36 15"   --->   Operation 1287 'add' 'tmp27' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i36 %tmp27"   --->   Operation 1288 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1289 [1/1] (3.52ns)   --->   "%empty_356 = add i64 %tmp27_cast, i64 %weights6_read" [accelerator.cpp:5]   --->   Operation 1289 'add' 'empty_356' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1290 [1/1] (0.00ns)   --->   "%p_cast63 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_356, i32 2, i32 63" [accelerator.cpp:5]   --->   Operation 1290 'partselect' 'p_cast63' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1291 [1/1] (0.00ns)   --->   "%p_cast357_cast = sext i62 %p_cast63" [accelerator.cpp:5]   --->   Operation 1291 'sext' 'p_cast357_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1292 [1/1] (0.00ns)   --->   "%gmem_addr_63 = getelementptr i32 %gmem, i64 %p_cast357_cast" [accelerator.cpp:5]   --->   Operation 1292 'getelementptr' 'gmem_addr_63' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1293 [1/1] (0.00ns)   --->   "%empty_358 = trunc i64 %empty_356" [accelerator.cpp:5]   --->   Operation 1293 'trunc' 'empty_358' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1294 [1/1] (0.00ns)   --->   "%bh_3 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_311, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1294 'partselect' 'bh_3' <Predicate = true> <Delay = 0.00>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_314, i3 0" [accelerator.cpp:5]   --->   Operation 1295 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1296 [1/1] (0.00ns)   --->   "%p_cast315 = zext i5 %tmp_52" [accelerator.cpp:5]   --->   Operation 1296 'zext' 'p_cast315' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1297 [1/1] (4.36ns)   --->   "%empty_315 = lshr i30 %empty_313, i30 %p_cast315" [accelerator.cpp:5]   --->   Operation 1297 'lshr' 'empty_315' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1298 [1/1] (7.30ns)   --->   "%gmem_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_53" [accelerator.cpp:5]   --->   Operation 1298 'read' 'gmem_addr_53_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1299 [1/1] (0.00ns)   --->   "%empty_317 = trunc i32 %gmem_addr_53_read" [accelerator.cpp:5]   --->   Operation 1299 'trunc' 'empty_317' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1300 [1/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i64 1" [accelerator.cpp:5]   --->   Operation 1300 'readreq' 'gmem_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1301 [2/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1" [accelerator.cpp:5]   --->   Operation 1301 'readreq' 'gmem_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1302 [3/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1" [accelerator.cpp:5]   --->   Operation 1302 'readreq' 'gmem_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1303 [4/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1" [accelerator.cpp:5]   --->   Operation 1303 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1304 [5/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1" [accelerator.cpp:5]   --->   Operation 1304 'readreq' 'gmem_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1305 [6/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1" [accelerator.cpp:5]   --->   Operation 1305 'readreq' 'gmem_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1306 [7/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1" [accelerator.cpp:5]   --->   Operation 1306 'readreq' 'gmem_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1307 [8/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1" [accelerator.cpp:5]   --->   Operation 1307 'readreq' 'gmem_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1308 [1/1] (0.00ns)   --->   "%bh_4 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_315, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1308 'partselect' 'bh_4' <Predicate = true> <Delay = 0.00>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_318, i3 0" [accelerator.cpp:5]   --->   Operation 1309 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1310 [1/1] (0.00ns)   --->   "%p_cast319 = zext i5 %tmp_53" [accelerator.cpp:5]   --->   Operation 1310 'zext' 'p_cast319' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1311 [1/1] (4.36ns)   --->   "%empty_319 = lshr i30 %empty_317, i30 %p_cast319" [accelerator.cpp:5]   --->   Operation 1311 'lshr' 'empty_319' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1312 [1/1] (7.30ns)   --->   "%gmem_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_54" [accelerator.cpp:5]   --->   Operation 1312 'read' 'gmem_addr_54_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1313 [1/1] (0.00ns)   --->   "%empty_321 = trunc i32 %gmem_addr_54_read" [accelerator.cpp:5]   --->   Operation 1313 'trunc' 'empty_321' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1314 [1/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i64 1" [accelerator.cpp:5]   --->   Operation 1314 'readreq' 'gmem_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1315 [2/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1" [accelerator.cpp:5]   --->   Operation 1315 'readreq' 'gmem_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1316 [3/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1" [accelerator.cpp:5]   --->   Operation 1316 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1317 [4/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1" [accelerator.cpp:5]   --->   Operation 1317 'readreq' 'gmem_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1318 [5/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1" [accelerator.cpp:5]   --->   Operation 1318 'readreq' 'gmem_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1319 [6/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1" [accelerator.cpp:5]   --->   Operation 1319 'readreq' 'gmem_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1320 [7/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1" [accelerator.cpp:5]   --->   Operation 1320 'readreq' 'gmem_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1321 [8/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1" [accelerator.cpp:5]   --->   Operation 1321 'readreq' 'gmem_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1322 [1/1] (0.00ns)   --->   "%bh_5 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_319, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1322 'partselect' 'bh_5' <Predicate = true> <Delay = 0.00>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_322, i3 0" [accelerator.cpp:5]   --->   Operation 1323 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1324 [1/1] (0.00ns)   --->   "%p_cast323 = zext i5 %tmp_54" [accelerator.cpp:5]   --->   Operation 1324 'zext' 'p_cast323' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1325 [1/1] (4.36ns)   --->   "%empty_323 = lshr i30 %empty_321, i30 %p_cast323" [accelerator.cpp:5]   --->   Operation 1325 'lshr' 'empty_323' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1326 [1/1] (7.30ns)   --->   "%gmem_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_55" [accelerator.cpp:5]   --->   Operation 1326 'read' 'gmem_addr_55_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1327 [1/1] (0.00ns)   --->   "%empty_325 = trunc i32 %gmem_addr_55_read" [accelerator.cpp:5]   --->   Operation 1327 'trunc' 'empty_325' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1328 [1/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i64 1" [accelerator.cpp:5]   --->   Operation 1328 'readreq' 'gmem_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1329 [2/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1" [accelerator.cpp:5]   --->   Operation 1329 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1330 [3/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1" [accelerator.cpp:5]   --->   Operation 1330 'readreq' 'gmem_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1331 [4/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1" [accelerator.cpp:5]   --->   Operation 1331 'readreq' 'gmem_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1332 [5/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1" [accelerator.cpp:5]   --->   Operation 1332 'readreq' 'gmem_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1333 [6/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1" [accelerator.cpp:5]   --->   Operation 1333 'readreq' 'gmem_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1334 [7/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1" [accelerator.cpp:5]   --->   Operation 1334 'readreq' 'gmem_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1335 [8/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1" [accelerator.cpp:5]   --->   Operation 1335 'readreq' 'gmem_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1336 [1/1] (0.00ns)   --->   "%bh_6 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_323, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1336 'partselect' 'bh_6' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_326, i3 0" [accelerator.cpp:5]   --->   Operation 1337 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1338 [1/1] (0.00ns)   --->   "%p_cast327 = zext i5 %tmp_55" [accelerator.cpp:5]   --->   Operation 1338 'zext' 'p_cast327' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1339 [1/1] (4.36ns)   --->   "%empty_327 = lshr i30 %empty_325, i30 %p_cast327" [accelerator.cpp:5]   --->   Operation 1339 'lshr' 'empty_327' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1340 [1/1] (7.30ns)   --->   "%gmem_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_56" [accelerator.cpp:5]   --->   Operation 1340 'read' 'gmem_addr_56_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1341 [1/1] (0.00ns)   --->   "%empty_329 = trunc i32 %gmem_addr_56_read" [accelerator.cpp:5]   --->   Operation 1341 'trunc' 'empty_329' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1342 [1/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i64 1" [accelerator.cpp:5]   --->   Operation 1342 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1343 [2/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1" [accelerator.cpp:5]   --->   Operation 1343 'readreq' 'gmem_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1344 [3/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1" [accelerator.cpp:5]   --->   Operation 1344 'readreq' 'gmem_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1345 [4/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1" [accelerator.cpp:5]   --->   Operation 1345 'readreq' 'gmem_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1346 [5/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1" [accelerator.cpp:5]   --->   Operation 1346 'readreq' 'gmem_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1347 [6/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1" [accelerator.cpp:5]   --->   Operation 1347 'readreq' 'gmem_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1348 [7/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1" [accelerator.cpp:5]   --->   Operation 1348 'readreq' 'gmem_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1349 [1/1] (0.00ns)   --->   "%bh_7 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_327, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1349 'partselect' 'bh_7' <Predicate = true> <Delay = 0.00>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_330, i3 0" [accelerator.cpp:5]   --->   Operation 1350 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1351 [1/1] (0.00ns)   --->   "%p_cast331 = zext i5 %tmp_56" [accelerator.cpp:5]   --->   Operation 1351 'zext' 'p_cast331' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1352 [1/1] (4.36ns)   --->   "%empty_331 = lshr i30 %empty_329, i30 %p_cast331" [accelerator.cpp:5]   --->   Operation 1352 'lshr' 'empty_331' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1353 [1/1] (7.30ns)   --->   "%gmem_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_57" [accelerator.cpp:5]   --->   Operation 1353 'read' 'gmem_addr_57_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1354 [1/1] (0.00ns)   --->   "%empty_333 = trunc i32 %gmem_addr_57_read" [accelerator.cpp:5]   --->   Operation 1354 'trunc' 'empty_333' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1355 [1/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i64 1" [accelerator.cpp:5]   --->   Operation 1355 'readreq' 'gmem_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1356 [2/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1" [accelerator.cpp:5]   --->   Operation 1356 'readreq' 'gmem_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1357 [3/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1" [accelerator.cpp:5]   --->   Operation 1357 'readreq' 'gmem_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1358 [4/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1" [accelerator.cpp:5]   --->   Operation 1358 'readreq' 'gmem_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1359 [5/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1" [accelerator.cpp:5]   --->   Operation 1359 'readreq' 'gmem_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1360 [6/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1" [accelerator.cpp:5]   --->   Operation 1360 'readreq' 'gmem_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1361 [1/1] (0.00ns)   --->   "%bh_8 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_331, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1361 'partselect' 'bh_8' <Predicate = true> <Delay = 0.00>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_334, i3 0" [accelerator.cpp:5]   --->   Operation 1362 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1363 [1/1] (0.00ns)   --->   "%p_cast335 = zext i5 %tmp_57" [accelerator.cpp:5]   --->   Operation 1363 'zext' 'p_cast335' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1364 [1/1] (4.36ns)   --->   "%empty_335 = lshr i30 %empty_333, i30 %p_cast335" [accelerator.cpp:5]   --->   Operation 1364 'lshr' 'empty_335' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1365 [1/1] (7.30ns)   --->   "%gmem_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_58" [accelerator.cpp:5]   --->   Operation 1365 'read' 'gmem_addr_58_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1366 [1/1] (0.00ns)   --->   "%empty_337 = trunc i32 %gmem_addr_58_read" [accelerator.cpp:5]   --->   Operation 1366 'trunc' 'empty_337' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1367 [1/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i64 1" [accelerator.cpp:5]   --->   Operation 1367 'readreq' 'gmem_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1368 [2/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1" [accelerator.cpp:5]   --->   Operation 1368 'readreq' 'gmem_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1369 [3/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1" [accelerator.cpp:5]   --->   Operation 1369 'readreq' 'gmem_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1370 [4/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1" [accelerator.cpp:5]   --->   Operation 1370 'readreq' 'gmem_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1371 [5/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1" [accelerator.cpp:5]   --->   Operation 1371 'readreq' 'gmem_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1372 [1/1] (0.00ns)   --->   "%bh_9 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_335, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1372 'partselect' 'bh_9' <Predicate = true> <Delay = 0.00>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_338, i3 0" [accelerator.cpp:5]   --->   Operation 1373 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1374 [1/1] (0.00ns)   --->   "%p_cast339 = zext i5 %tmp_58" [accelerator.cpp:5]   --->   Operation 1374 'zext' 'p_cast339' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1375 [1/1] (4.36ns)   --->   "%empty_339 = lshr i30 %empty_337, i30 %p_cast339" [accelerator.cpp:5]   --->   Operation 1375 'lshr' 'empty_339' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1376 [1/1] (7.30ns)   --->   "%gmem_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_59" [accelerator.cpp:5]   --->   Operation 1376 'read' 'gmem_addr_59_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1377 [1/1] (0.00ns)   --->   "%empty_341 = trunc i32 %gmem_addr_59_read" [accelerator.cpp:5]   --->   Operation 1377 'trunc' 'empty_341' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1378 [1/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i64 1" [accelerator.cpp:5]   --->   Operation 1378 'readreq' 'gmem_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1379 [2/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1" [accelerator.cpp:5]   --->   Operation 1379 'readreq' 'gmem_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1380 [3/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1" [accelerator.cpp:5]   --->   Operation 1380 'readreq' 'gmem_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1381 [4/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1" [accelerator.cpp:5]   --->   Operation 1381 'readreq' 'gmem_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1382 [1/1] (0.00ns)   --->   "%bh_s = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_339, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1382 'partselect' 'bh_s' <Predicate = true> <Delay = 0.00>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_342, i3 0" [accelerator.cpp:5]   --->   Operation 1383 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1384 [1/1] (0.00ns)   --->   "%p_cast343 = zext i5 %tmp_59" [accelerator.cpp:5]   --->   Operation 1384 'zext' 'p_cast343' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1385 [1/1] (4.36ns)   --->   "%empty_343 = lshr i30 %empty_341, i30 %p_cast343" [accelerator.cpp:5]   --->   Operation 1385 'lshr' 'empty_343' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1386 [1/1] (7.30ns)   --->   "%gmem_addr_60_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_60" [accelerator.cpp:5]   --->   Operation 1386 'read' 'gmem_addr_60_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1387 [1/1] (0.00ns)   --->   "%empty_345 = trunc i32 %gmem_addr_60_read" [accelerator.cpp:5]   --->   Operation 1387 'trunc' 'empty_345' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1388 [1/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i64 1" [accelerator.cpp:5]   --->   Operation 1388 'readreq' 'gmem_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1389 [2/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1" [accelerator.cpp:5]   --->   Operation 1389 'readreq' 'gmem_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1390 [3/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1" [accelerator.cpp:5]   --->   Operation 1390 'readreq' 'gmem_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1391 [1/1] (0.00ns)   --->   "%bh_10 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_343, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1391 'partselect' 'bh_10' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_346, i3 0" [accelerator.cpp:5]   --->   Operation 1392 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1393 [1/1] (0.00ns)   --->   "%p_cast347 = zext i5 %tmp_60" [accelerator.cpp:5]   --->   Operation 1393 'zext' 'p_cast347' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1394 [1/1] (4.36ns)   --->   "%empty_347 = lshr i30 %empty_345, i30 %p_cast347" [accelerator.cpp:5]   --->   Operation 1394 'lshr' 'empty_347' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1395 [1/1] (7.30ns)   --->   "%gmem_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_61" [accelerator.cpp:5]   --->   Operation 1395 'read' 'gmem_addr_61_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1396 [1/1] (0.00ns)   --->   "%empty_349 = trunc i32 %gmem_addr_61_read" [accelerator.cpp:5]   --->   Operation 1396 'trunc' 'empty_349' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1397 [1/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i64 1" [accelerator.cpp:5]   --->   Operation 1397 'readreq' 'gmem_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1398 [2/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1" [accelerator.cpp:5]   --->   Operation 1398 'readreq' 'gmem_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1399 [1/1] (0.00ns)   --->   "%bh_11 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_347, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1399 'partselect' 'bh_11' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_350, i3 0" [accelerator.cpp:5]   --->   Operation 1400 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1401 [1/1] (0.00ns)   --->   "%p_cast351 = zext i5 %tmp_61" [accelerator.cpp:5]   --->   Operation 1401 'zext' 'p_cast351' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1402 [1/1] (4.36ns)   --->   "%empty_351 = lshr i30 %empty_349, i30 %p_cast351" [accelerator.cpp:5]   --->   Operation 1402 'lshr' 'empty_351' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1403 [1/1] (7.30ns)   --->   "%gmem_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_62" [accelerator.cpp:5]   --->   Operation 1403 'read' 'gmem_addr_62_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1404 [1/1] (0.00ns)   --->   "%empty_353 = trunc i32 %gmem_addr_62_read" [accelerator.cpp:5]   --->   Operation 1404 'trunc' 'empty_353' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1405 [1/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i64 1" [accelerator.cpp:5]   --->   Operation 1405 'readreq' 'gmem_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1406 [1/1] (0.00ns)   --->   "%bh_12 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_351, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1406 'partselect' 'bh_12' <Predicate = true> <Delay = 0.00>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_354, i3 0" [accelerator.cpp:5]   --->   Operation 1407 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1408 [1/1] (0.00ns)   --->   "%p_cast355 = zext i5 %tmp_62" [accelerator.cpp:5]   --->   Operation 1408 'zext' 'p_cast355' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1409 [1/1] (4.36ns)   --->   "%empty_355 = lshr i30 %empty_353, i30 %p_cast355" [accelerator.cpp:5]   --->   Operation 1409 'lshr' 'empty_355' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1410 [1/1] (7.30ns)   --->   "%gmem_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_63" [accelerator.cpp:5]   --->   Operation 1410 'read' 'gmem_addr_63_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1411 [1/1] (0.00ns)   --->   "%empty_357 = trunc i32 %gmem_addr_63_read" [accelerator.cpp:5]   --->   Operation 1411 'trunc' 'empty_357' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1412 [1/1] (0.00ns)   --->   "%bh_13 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_355, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1412 'partselect' 'bh_13' <Predicate = true> <Delay = 0.00>

State 77 <SV = 76> <Delay = 6.91>
ST_77 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_358, i3 0" [accelerator.cpp:5]   --->   Operation 1413 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1414 [1/1] (0.00ns)   --->   "%p_cast359 = zext i5 %tmp_63" [accelerator.cpp:5]   --->   Operation 1414 'zext' 'p_cast359' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1415 [1/1] (4.36ns)   --->   "%empty_359 = lshr i30 %empty_357, i30 %p_cast359" [accelerator.cpp:5]   --->   Operation 1415 'lshr' 'empty_359' <Predicate = true> <Delay = 4.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1416 [1/1] (0.00ns)   --->   "%bh_14 = partselect i4 @_ssdm_op_PartSelect.i4.i30.i32.i32, i30 %empty_359, i32 2, i32 5" [accelerator.cpp:5]   --->   Operation 1416 'partselect' 'bh_14' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1417 [2/2] (2.55ns)   --->   "%call_ln5 = call void @cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3, i32 %gmem, i32 %precision_read, i64 %input_r_read, i32 %mul17_114, i32 %empty, i32 %mul17_3, i32 %empty_67, i32 %mul17_5, i32 %mul17_6, i32 %mul17_7, i32 %empty_70, i32 %mul17_1_1, i32 %mul17_1_2, i32 %mul17_1_3, i32 %mul17_1_4, i32 %mul17_1_5, i32 %mul17_1_6, i32 %mul17_1_7, i32 %W_read, i62 %phi_mul7_load, i64 %output_r_read, i8 %empty_77, i4 %bh, i4 %empty_205, i2 %empty_284, i2 %empty_285, i4 %empty_206, i4 %bh_1, i8 %empty_81, i2 %empty_286, i4 %empty_207, i4 %bh_2, i8 %empty_85, i2 %empty_287, i4 %empty_208, i4 %bh_3, i8 %empty_89, i2 %empty_288, i4 %empty_209, i4 %bh_4, i8 %empty_93, i2 %empty_289, i4 %empty_210, i4 %bh_5, i8 %empty_97, i2 %empty_290, i4 %empty_211, i4 %bh_6, i8 %empty_101, i2 %empty_291, i4 %empty_212, i4 %bh_7, i8 %empty_105, i8 %empty_109, i4 %bh_8, i4 %empty_213, i2 %empty_292, i2 %empty_293, i4 %empty_214, i4 %bh_9, i8 %empty_113, i2 %empty_294, i4 %empty_215, i4 %bh_s, i8 %empty_117, i2 %empty_295, i4 %empty_216, i4 %bh_10, i8 %empty_121, i2 %empty_296, i4 %empty_217, i4 %bh_11, i8 %empty_125, i2 %empty_297, i4 %empty_218, i4 %bh_12, i8 %empty_129, i2 %empty_298, i4 %empty_219, i4 %bh_13, i8 %empty_133, i2 %empty_299, i4 %empty_220, i4 %bh_14, i8 %empty_137" [accelerator.cpp:5]   --->   Operation 1417 'call' 'call_ln5' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 1418 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [accelerator.cpp:39]   --->   Operation 1418 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1419 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [accelerator.cpp:39]   --->   Operation 1419 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1420 [1/2] (0.00ns)   --->   "%call_ln5 = call void @cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3, i32 %gmem, i32 %precision_read, i64 %input_r_read, i32 %mul17_114, i32 %empty, i32 %mul17_3, i32 %empty_67, i32 %mul17_5, i32 %mul17_6, i32 %mul17_7, i32 %empty_70, i32 %mul17_1_1, i32 %mul17_1_2, i32 %mul17_1_3, i32 %mul17_1_4, i32 %mul17_1_5, i32 %mul17_1_6, i32 %mul17_1_7, i32 %W_read, i62 %phi_mul7_load, i64 %output_r_read, i8 %empty_77, i4 %bh, i4 %empty_205, i2 %empty_284, i2 %empty_285, i4 %empty_206, i4 %bh_1, i8 %empty_81, i2 %empty_286, i4 %empty_207, i4 %bh_2, i8 %empty_85, i2 %empty_287, i4 %empty_208, i4 %bh_3, i8 %empty_89, i2 %empty_288, i4 %empty_209, i4 %bh_4, i8 %empty_93, i2 %empty_289, i4 %empty_210, i4 %bh_5, i8 %empty_97, i2 %empty_290, i4 %empty_211, i4 %bh_6, i8 %empty_101, i2 %empty_291, i4 %empty_212, i4 %bh_7, i8 %empty_105, i8 %empty_109, i4 %bh_8, i4 %empty_213, i2 %empty_292, i2 %empty_293, i4 %empty_214, i4 %bh_9, i8 %empty_113, i2 %empty_294, i4 %empty_215, i4 %bh_s, i8 %empty_117, i2 %empty_295, i4 %empty_216, i4 %bh_10, i8 %empty_121, i2 %empty_296, i4 %empty_217, i4 %bh_11, i8 %empty_125, i2 %empty_297, i4 %empty_218, i4 %bh_12, i8 %empty_129, i2 %empty_298, i4 %empty_219, i4 %bh_13, i8 %empty_133, i2 %empty_299, i4 %empty_220, i4 %bh_14, i8 %empty_137" [accelerator.cpp:5]   --->   Operation 1420 'call' 'call_ln5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_78 : Operation 1421 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_40_2" [accelerator.cpp:39]   --->   Operation 1421 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.104ns
The critical path consists of the following:
	s_axi read operation ('W_read', accelerator.cpp:5) on port 'W' (accelerator.cpp:5) [48]  (1.000 ns)
	'shl' operation 32 bit ('empty_66', accelerator.cpp:5) [59]  (0.000 ns)
	'sub' operation 32 bit ('p_sub437', accelerator.cpp:5) [77]  (2.552 ns)
	'sub' operation 32 bit ('tmp7', accelerator.cpp:5) [78]  (2.552 ns)

 <State 2>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul17_114', accelerator.cpp:5) [57]  (6.912 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul17_114', accelerator.cpp:5) [57]  (6.912 ns)

 <State 4>: 5.056ns
The critical path consists of the following:
	'load' operation 62 bit ('phi_mul7_load', accelerator.cpp:39) on local variable 'phi_mul7' [96]  (0.000 ns)
	'add' operation 62 bit ('add_ln39_1', accelerator.cpp:39) [99]  (3.469 ns)
	'store' operation 0 bit ('store_ln39', accelerator.cpp:39) of variable 'add_ln39_1', accelerator.cpp:39 on local variable 'phi_mul7' [893]  (1.588 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [114]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [114]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [114]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [114]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [114]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [114]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [114]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [114]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [115]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [126]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [137]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [148]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [159]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [170]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [181]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [192]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [203]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [214]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [225]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [236]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [247]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [258]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [269]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [280]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [291]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [301]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [312]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_19_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [323]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_20_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [334]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_21_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [345]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_22_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [356]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_23_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [367]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_24_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [378]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_25_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [389]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_26_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [400]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_27_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [411]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_28_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [422]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_29_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [433]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_30_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [444]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_31_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [455]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_32_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [466]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_33_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [492]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_34_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [503]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_35_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [514]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_36_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [525]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_37_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [536]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_38_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [547]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_39_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [558]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_40_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [569]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_41_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [580]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_42_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [591]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_43_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [602]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_44_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [613]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_45_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [624]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_46_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [635]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_47_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [646]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_48_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [657]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_49_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [686]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_50_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [699]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_51_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [712]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_52_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [725]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_53_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [738]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_54_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [751]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_55_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [764]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_56_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [777]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_57_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [790]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_58_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [803]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_59_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [816]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_60_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [829]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_61_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [842]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_62_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [855]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_63_read', accelerator.cpp:5) on port 'gmem' (accelerator.cpp:5) [868]  (7.300 ns)

 <State 77>: 6.918ns
The critical path consists of the following:
	'lshr' operation 30 bit ('empty_359', accelerator.cpp:5) [873]  (4.366 ns)
	'call' operation 0 bit ('call_ln5', accelerator.cpp:5) to 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3' [890]  (2.552 ns)

 <State 78>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
