read -sv run_verilog_mid/adder_32b_9_67_a1709d29d2bb04efc53c1f2f7c3c8c69.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_67_a1709d29d2bb04efc53c1f2f7c3c8c69_yosys.v
