<root><simulation><result_generated_time />2023-05-12 16:20:59<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 28, 'OX': 28, 'IY': 55, 'IX': 55, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 131072, 'I': 774400, 'O': 401408}<total_data_reuse />{'W': 784, 'I': 132.69685950413222, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />9/80</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [28, 1, 1], 'O': [896, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 4)]], [[('K', 4)], [('K', 8)]], [], []]<I />[[[('K', 4)], [('K', 8)]], [[('OY', 7)], [('OY', 4)]], [], []]<O />[[], [[('OY', 7), ('K', 4)], [('OY', 4), ('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 64), ('K', 4), ('K', 4), ('OX', 28), ('C', 4)], []]<I />[[('C', 64), ('K', 4), ('K', 4)], [('OX', 28), ('C', 4)], []]<O />[[('C', 64)], [('K', 4), ('K', 4), ('OX', 28), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [28.0, 1, 28, 1], 'I': [32.0, 16.0, 1.0, 1.0], 'O': [1.0, 64, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 1048576, 1048576], 'I': [512, 1605632, 1605632], 'O': [8, 3211264, 3211264], 'O_partial': [8, 3211264, 0], 'O_final': [0, 0, 3211264]}<actual_mem_utilization_individual />{'W': [0.02, 0.03, 0.0], 'I': [1.0, 0.05, 0.0], 'O': [0.02, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.17, 0.0], 'I': [1.0, 0.17, 0.0], 'O': [0.02, 0.17, 0.0]}<effective_mem_size_bit />{'W': [8, 262144, 1048576], 'I': [512, 401408, 1605632], 'O': [8, 3211264, 3211264], 'O_partial': [8, 3211264, 0], 'O_final': [0, 0, 3211264]}<total_unit_count />{'W': [896, 32, 1, 1], 'I': [896, 28, 1, 1], 'O': [896, 896, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [28, 28, 1, 1], 'O': [896, 896, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3670016, 3670016], [3670016, 131072], [131072, 0]]<I />[[12390400, 774400], [774400, 774400], [774400, 0]]<O />[[(102359040, 102760448), (1605632, 1204224)], [(1204224, 1605632), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(102359040, 102760448), (1605632, 1204224)], [(1204224, 1605632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[458752, 458752], [57344, 2048], [512, 0]]<I />[[1548800, 96800], [12100, 12100], [3025, 0]]<O />[[(12794880, 12845056), (200704, 150528)], [(18816, 25088), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([12794880, 12845056], [200704, 150528]), ([18816, 25088], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />14680064</mac_count></basic_info><energy><total_energy />225398720.8<mem_energy_breakdown><W />[321.4, 6227.4, 681.9]<I />[555.7, 2398.1, 4028.8]<O />[9104.5, 4972.1, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />734003.2<total />225368342.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8372<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.9567<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />119873<latency_cycle_without_data_loading />114688<ideal_computing_cycle />114688<data_loading><load_cycle_total />5185<load_cycle_individual />{'W': [1, 2048, 0], 'I': [28, 3136, 0]}<load_cycle_combined />{'W': 2048, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-114687], [-114687, 0], [-114688, -114688]], 'I': [[-114687], [-6216, -3996], [-114688, -114688]], 'O': [[-114688], [-114688, -89600], [-108416, -113120]]}<mem_stall_cycle_shared />{'W': [[-114687], [-114687, 0], [0, 0]], 'I': [[-114687], [-6216, 0], [0, 0]], 'O': [[-114688], [-114688, -89600], [-108416, -113120]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 1048576, 1048576], 'I': [512, 1605632, 1605632], 'O': [8, 3211264, 3211264], 'O_partial': [8, 3211264, 0], 'O_final': [0, 0, 3211264]}<data_size_each_level_total />{'W': [256, 1048576, 1048576], 'I': [14336, 1605632, 1605632], 'O': [7168, 3211264, 3211264]}<loop_cycles_each_level />{'W': [1, 114688, 114688], 'I': [1024, 114688, 114688], 'O': [64, 114688, 114688]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [16, 1, 1], 'O': [64, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 0.5], [14.0, 14.0], [14.0, 14.0]], 'O': [[8.0, 0.1], [112.0, 28.0], [28.0, 28.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 8.0], [224.0, 14.0], [14.0, 14.0]], 'O': [[8.0, 8.0], [7168.0, 112.0], [112.0, 28.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 9.1], [9.1, 0]], 'I': [[8.0, 8.0], [224.0, 14.0], [14.0, 0]], 'O': [[8.0, 0.1], [112.0, 28.0], [28.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [620.0, 135.1], [23.1, 28.0]], 'I': [[8.0, 8.0], [620.0, 135.1], [23.1, 28.0]], 'O': [[8.0, 0.1], [620.0, 135.1], [23.1, 28.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 114688], [1, 1, 114688], [114688, 114688, 1]], 'I': [[1, 1, 114688], [64, 1024, 112], [114688, 114688, 1]], 'O': [[1, 1, 114688], [64, 64, 1792], [114688, 114688, 1]]}<trans_time_real />{'W': [[0, 1, 114688], [[0, 1, 114688], [0, 1, 114688]], [[2048, 114688, 1], [512, 114688, 1]]], 'I': [[0, 1, 114688], [[8, 1024, 112], [28, 1024, 112]], [[3136, 114688, 1], [784, 114688, 1]]], 'O': [[0, 1, 114688], [[0, 64, 1792], [14, 64, 1792]], [[6272, 114688, 1], [1568, 114688, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-112640, -114176]], 'I': [[-1], [-56, -36], [-111552, -113904]], 'O': [[-1], [-64, -50], [-108416, -113120]]}<single_stall_count />{'W': [114687, 114687, 0], 'I': [114687, 111, 0], 'O': [114688, 1792, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [3108, 0], 'O': [25088, 6272]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-86492, -114688], [-89600, -108416]], 1: [[-114688, -114688], [-108416, -114688]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>