============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 11 2024  11:09:49 am
  Module:                 tomasulo
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3401 ps) Setup Check with Pin reg_producer_reg[1][0]/CLK->SE
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (F) reg_producer_reg[1][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     127                  
       Uncertainty:-      10                  
     Required Time:=    4863                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-     462                  
             Slack:=    3401                  

Exceptions/Constraints:
  input_delay             1000            constraints_top.sdc_6_line_5 

#----------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reset                     -       -       R     (arrival)      9 21.3     0     0    1000    (-,-) 
  g46587/ZN                 (a)     INP->ZN F     INVX0         66 12.5    72    43    1043    (-,-) 
  g46533__1666/QN           -       IN1->QN R     NAND2X1       13 36.0   173    96    1139    (-,-) 
  g46104__6161/QN           -       IN1->QN F     NOR2X0         6 12.3   123    92    1230    (-,-) 
  g46049/ZN                 -       INP->ZN R     INVX0          2  6.0    77    47    1277    (-,-) 
  g45809__1617/Q            -       IN1->Q  R     OR3X1          2  5.0    42    71    1348    (-,-) 
  g45759__2398/QN           -       IN1->QN F     NOR2X0         2  4.7    70    39    1386    (-,-) 
  g45747/ZN                 -       INP->ZN R     INVX0          1  2.5    44    27    1413    (-,-) 
  g45724__2883/QN           -       IN1->QN F     NOR2X0         3  7.8    96    49    1462    (-,-) 
  reg_producer_reg[1][0]/SE <<<     -       F     SDFFX1         3    -     -     0    1462    (-,-) 
#----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.

