
      -------ADD
     		inst_mem[0] <= 32'b000000_00000_00000_00000_00000000000;// nop 	op	dest resposta
		inst_mem[1] <= 32'b000101_00000_01010_0000000000000101; // addi 0+5 r10  res=5
		inst_mem[2] <= 32'b000101_00000_01011_0000000000000111; // addi 0+7 r11  res=7
		inst_mem[3] <= 32'b000101_00000_01100_0000000000000010; // addi 0+2 r12  res=2
		inst_mem[4] <= 32'b000101_00000_01101_0000000000000000; // addi 0+0 r13  res=0
		inst_mem[5] <= 32'b000001_01010_01011_01010_00000_000001;// add 5+7 r10  res=12
        inst_mem[6] <= 32'b000001_01011_01100_01011_00000_000001;// add 7+2 r11  res=9
        inst_mem[7] <= 32'b000001_01100_01100_01100_00000_000001;// add 2+2 r12  res=4
		inst_mem[8] <= 32'b000001_01011_01100_01100_00000000010; // sub 9-4 r12  res=5
		inst_mem[9] <= 32'b000110_01010_01010_0000000000000010;// subi 12-2 r10  res=10
        inst_mem[10] <= 32'b000001_01010_01011_01101_00000000100; //and 5&7 r11  res=1 //v
        inst_mem[11] <= 32'b000001_01010_01010_01110_00000001000; //mul 2*2 r14  res=4
		inst_mem[12] <= 32'b000001_01010_01100_01111_00000010000; //slt 10<5 r15 res=1 //v
		
		inst_mem[13] <= 32'b000111_01011_00011_0000000000001001; //andi 9e9  r3  res=1 //v
		
		inst_mem[14] <= 32'b110000_01110_01111_0000000000000001; // blt 4<1   nao tomado
		
		inst_mem[16] <= 32'b001001_00000_10000_0000000000000010; // lw mem[2]=3  -> r16		
		inst_mem[17] <= 32'b001000_00000_01100_0000000000000111; // sw r12=5 ->  mem[7]
		
		inst_mem[18] <= 32'b000001_00011_10001_0000000000000010; //slti 1<3 r17 res=1 //f
		
		inst_mem[19] <= 32'b010000_00000_00000_1000000000000001; // beq 0=0 inst_mem[1]? 
		

		

      // ----- teste load e store
		inst_mem[0] <= 32'b00000000000000000000000000000000; // nop
		inst_mem[1] <= 32'b001001_00000_00010_0000000000000010; // lw 2(r0) -> r2 
		//inst_mem[2] <= 32'b00000000000000000000000000000000; // nop
		//inst_mem[3] <= 32'b00000000000000000000000000000000; // nop
		//inst_mem[4] <= 32'b00000000000000000000000000000000; // nop
		inst_mem[2] <= 32'b001001_00000_00011_0000000000000011; // lw 3(r0) -> r3
		//inst_mem[6] <= 32'b00000000000000000000000000000000; // nop
		//inst_mem[7] <= 32'b00000000000000000000000000000000; // nop
		//inst_mem[8] <= 32'b00000000000000000000000000000000; // nop
		inst_mem[3] <= 32'b000001_00010_00011_00100_00000000001; // add r2 r3 -> r4 
		//inst_mem[10] <= 32'b00000000000000000000000000000000; // nop
		//inst_mem[11] <= 32'b00000000000000000000000000000000; // nop
		//inst_mem[12] <= 32'b00000000000000000000000000000000; // nop
		inst_mem[17] <= 32'b00000000000000000000000000000000; // nop
		inst_mem[18] <= 32'b00000000000000000000000000000000; // nop
		inst_mem[19] <= 32'b001000_00000_00100_0000000000000010; // sw 2(r0) <- r4
		inst_mem[20] <= 32'b00000000000000000000000000000000; // nop
		
		
		
//testar mull
		inst_mem[0] <= 32'b00000000000000000000000000000000; // nop		r2=3 ; r3=4
		inst_mem[1] <= 32'b000001_00010_00011_00100_00000000001; // mul r2 r3 -> r4 
		inst_mem[2] <= 32'b000001_00010_00011_00100_00000000001; // mul r2 r3 -> r4 
		inst_mem[3] <= 32'b000001_00010_00011_00100_00000000001; // mul r2 r3 -> r4 
		inst_mem[4] <= 32'b000001_00010_00011_00100_00000000001; // mul r2 r3 -> r4 
		inst_mem[5] <= 32'b000001_00010_00011_00100_00000000001; // mul r2 r3 -> r4 
		inst_mem[6] <= 32'b000001_00010_00011_00100_00000000001; // mul r2 r3 -> r4 
 

