

================================================================
== Synthesis Summary Report of 'sum'
================================================================
+ General Information: 
    * Date:           Tue Jul 15 15:39:14 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        sum
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ sum   |     -|  2.75|        0|   0.000|         -|        1|     -|        no|     -|   -|  150 (~0%)|  271 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_CTRL_BUS | 32         | 6             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface      | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL_BUS | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL_BUS | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL_BUS | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL_BUS | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL_BUS | a        | 0x10   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_CTRL_BUS | b        | 0x18   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_CTRL_BUS | c        | 0x20   | 32    | R      | Data signal of c                 |                                                                      |
| s_axi_CTRL_BUS | c_ctrl   | 0x24   | 32    | R      | Control signal of c              | 0=c_ap_vld                                                           |
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int      |
| b        | in        | int      |
| c        | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+----------+----------------------------------+
| Argument | HW Interface   | HW Type  | HW Info                          |
+----------+----------------+----------+----------------------------------+
| a        | s_axi_CTRL_BUS | register | name=a offset=0x10 range=32      |
| b        | s_axi_CTRL_BUS | register | name=b offset=0x18 range=32      |
| c        | s_axi_CTRL_BUS | register | name=c offset=0x20 range=32      |
| c        | s_axi_CTRL_BUS | register | name=c_ctrl offset=0x24 range=32 |
+----------+----------------+----------+----------------------------------+


================================================================
== Bind Op Report
================================================================
+-------+-----+--------+----------+-----+--------+---------+
| Name  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------+-----+--------+----------+-----+--------+---------+
| + sum | 0   |        |          |     |        |         |
|   c   |     |        | add_ln7  | add | fabric | 0       |
+-------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+--------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name               | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                    |           |           |      |      |        |          |      |         | Banks            |
+--------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + sum              |           |           | 0    | 0    |        |          |      |         |                  |
|   CTRL_BUS_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+--------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------+-------------------------------+
| Type      | Options                               | Location                      |
+-----------+---------------------------------------+-------------------------------+
| interface | s_axilite port=a bundle=CTRL_BUS      | Untitled.cpp:2 in sum, a      |
| interface | s_axilite port=b bundle=CTRL_BUS      | Untitled.cpp:3 in sum, b      |
| interface | s_axilite port=c bundle=CTRL_BUS      | Untitled.cpp:4 in sum, c      |
| interface | s_axilite port=return bundle=CTRL_BUS | Untitled.cpp:5 in sum, return |
+-----------+---------------------------------------+-------------------------------+


