;redcode
;assert 1
	SPL 0, <480
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @100, @0
	SUB @100, @0
	SUB @100, @0
	MOV -1, <-20
	MOV -1, <-20
	SUB -1, <-20
	SUB #2, -710
	SUB @100, @0
	SUB #-302, 90
	SUB @-130, 9
	SUB 210, -60
	SUB 210, -60
	SUB 210, -60
	JMZ <-130, 9
	JMP @12, #200
	SUB 210, -60
	SUB @100, @0
	SUB <-3, @72
	SLT 70, -100
	ADD 910, 60
	ADD 270, 0
	MOV -1, <-20
	MOV -1, <-20
	SUB #-302, 90
	SUB @121, 106
	SUB #2, -710
	MOV -1, <-20
	SUB @0, @-2
	SUB @0, @-2
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	JMZ 510, 10
	ADD #0, @-2
	ADD <273, 730
	ADD #6, @-32
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	JMZ 270, 0
	MOV 1, <-20
	SUB -207, <-120
	SUB 210, -60
	JMP @12, #200
