# Hi there üëã

## About Me
- üéì Master's student in Electrical Engineering at National Chung Cheng University (CCU)
- üíª Interested in Verilog programming

---

## üìÇ Projects (Verilog implementation)

### Digital Signal Processing

- **[FIR_Filter_Design](https://github.com/lu0425/FIR_Filter_Design)**  
  21-tap FIR filter with MATLAB coefficient optimization and Verilog RTL implementation

- **[DCT_Design](https://github.com/lu0425/DCT_Design)**  
  Discrete Cosine Transform hardware implementations for signal and image processing
  
  - **[1D_DCT_Design](https://github.com/lu0425/DCT_Design/tree/main/1D_DCT_Design)**  
    8-point 1D DCT with optimized architecture exploiting coefficient symmetry
  
  - **[2D_DCT_Design](https://github.com/lu0425/DCT_Design/tree/main/2D_DCT_Design)**  
    8√ó8 2D DCT using row-column decomposition and distributed architecture

### Machine Learning Hardware
- **[Transformer_Attention_Mechanism](https://github.com/lu0425/Transformer_Attention_Mechanism)**  
  Hardware implementation of Transformer attention mechanism in Verilog

- **[Deep_Neural_Network_Accelerator_with_Power_Gating](https://github.com/lu0425/Deep_Neural_Network_Accelerator_with_Power_Gating)**  
  DNN accelerator with power gating for leakage power reduction, featuring SRAM macro integration and header-based power management

### Floating-Point Arithmetic
- **[IEEE754_Floating_Point_Number_Multiplier](https://github.com/lu0425/IEEE754_Floating_Point_Number_Multiplier)**  
  IEEE 754 standard floating-point multiplier design

### Computational Geometry
- **[Coordinate_Calculator](https://github.com/lu0425/Coordinate_Calculator)**  
  Digital circuit for coordinate transformation and calculation

- **[Heptagons_Area_Sorting_System](https://github.com/lu0425/Heptagons_Area_Sorting_System)**  
  Area calculation and sorting system for heptagon shapes
---

## üõ†Ô∏è Technical Skills

### Design Skills
- HDL Coding (Verilog, SystemVerilog)
- Logic Synthesis
- APR (Automatic Place & Route)
- STA (Static Timing Analysis)
- Gate-Level Simulation
- Programming (MATLAB, Python, C)

### EDA Tools

| Category | Tools |
|----------|-------|
| **RTL Simulation** | VCS, NCVerilog, Xcelium |
| **Synthesis** | Design Compiler, Genus |
| **Place & Route** | Innovus |
| **Timing Analysis** | PrimeTime |
| **Extraction** | StarRC |
| **Analog Design** | HSPICE, Laker, Virtuoso |

---

## üìä GitHub Stats

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=lu0425&layout=compact&theme=default&cache_seconds=1800)

