# Generated by Yosys 0.56+30 (git sha1 8c71226d0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model top
.inputs clk_12mhz rstn_btn uart_rx_pin
.outputs lcd_db[0] lcd_db[1] lcd_db[2] lcd_db[3] lcd_rs lcd_rw lcd_e
.names $false
.names $true
1
.names $undef
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[0]_SB_DFFE_Q_E Q=fifo.mem[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[0]_SB_DFFE_Q_E Q=fifo.mem[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[0]_SB_DFFE_Q_E Q=fifo.mem[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[0]_SB_DFFE_Q_E Q=fifo.mem[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[0]_SB_DFFE_Q_E Q=fifo.mem[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[0]_SB_DFFE_Q_E Q=fifo.mem[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[0]_SB_DFFE_Q_E Q=fifo.mem[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[0]_SB_DFFE_Q_E Q=fifo.mem[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[0]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[0][4] I1=fifo.mem[0]_SB_LUT4_I0_I1[1] I2=fifo.mem[0]_SB_LUT4_I0_I1[2] I3=fifo.mem[0]_SB_LUT4_I0_I1[3] O=fifo.rd_data_SB_DFFER_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=fifo.mem[0][5] I1=fifo.mem[0]_SB_LUT4_I0_I1[1] I2=fifo.mem[0]_SB_LUT4_I0_1_I2[2] I3=fifo.mem[0]_SB_LUT4_I0_1_I2[3] O=fifo.rd_data_SB_DFFER_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=fifo.mem[35]_SB_LUT4_I0_O[0] I1=fifo.mem[35]_SB_LUT4_I0_O[1] I2=fifo.mem[35]_SB_LUT4_I0_O[2] I3=fifo.mem[35]_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_1_I2_SB_LUT4_O_1_I0[0] I1=fifo.mem[0]_SB_LUT4_I0_1_I2_SB_LUT4_O_1_I0[1] I2=fifo.mem[0]_SB_LUT4_I0_1_I2_SB_LUT4_O_1_I0[2] I3=fifo.mem[0]_SB_LUT4_I0_1_I2_SB_LUT4_O_1_I0[3] O=fifo.mem[0]_SB_LUT4_I0_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[8]_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=fifo.mem[8]_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=fifo.mem[8]_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=fifo.mem[8]_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_1_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[6]_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I1=fifo.mem[6]_SB_LUT4_I0_O_SB_LUT4_I0_O[1] I2=fifo.mem[6]_SB_LUT4_I0_O_SB_LUT4_I0_O[2] I3=fifo.mem[6]_SB_LUT4_I0_O_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_1_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[0][7] I1=fifo.mem[0]_SB_LUT4_I0_I1[1] I2=fifo.mem[0]_SB_LUT4_I0_2_I2[2] I3=fifo.mem[0]_SB_LUT4_I0_2_I2[3] O=fifo.rd_data_SB_DFFER_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=fifo.mem[60]_SB_LUT4_I0_O[0] I1=fifo.mem[60]_SB_LUT4_I0_O[1] I2=fifo.mem[60]_SB_LUT4_I0_O[2] I3=fifo.mem[60]_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_2_I2_SB_LUT4_O_1_I0[0] I1=fifo.mem[0]_SB_LUT4_I0_2_I2_SB_LUT4_O_1_I0[1] I2=fifo.mem[0]_SB_LUT4_I0_2_I2_SB_LUT4_O_1_I0[2] I3=fifo.mem[0]_SB_LUT4_I0_2_I2_SB_LUT4_O_1_I0[3] O=fifo.mem[0]_SB_LUT4_I0_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[1]_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I1=fifo.mem[1]_SB_LUT4_I0_O_SB_LUT4_I0_O[1] I2=fifo.mem[1]_SB_LUT4_I0_O_SB_LUT4_I0_O[2] I3=fifo.mem[1]_SB_LUT4_I0_O_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_2_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I1=fifo.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[1] I2=fifo.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[2] I3=fifo.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_2_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[0][6] I1=fifo.mem[0]_SB_LUT4_I0_I1[1] I2=fifo.mem[21]_SB_LUT4_I0_1_O[2] I3=fifo.mem[21]_SB_LUT4_I0_1_O[3] O=fifo.mem[0]_SB_LUT4_I0_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[74]_SB_LUT4_I0_O[0] I1=fifo.mem[74]_SB_LUT4_I0_O[1] I2=fifo.mem[74]_SB_LUT4_I0_O[2] I3=fifo.mem[74]_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[78]_SB_LUT4_I0_O[0] I1=fifo.mem[78]_SB_LUT4_I0_O[1] I2=fifo.mem[78]_SB_LUT4_I0_O[2] I3=fifo.mem[78]_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[30]_SB_LUT4_I0_1_O[0] I1=fifo.mem[30]_SB_LUT4_I0_1_O[1] I2=fifo.mem[30]_SB_LUT4_I0_1_O[2] I3=fifo.mem[30]_SB_LUT4_I0_1_O[3] O=fifo.mem[0]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[0][3] I1=fifo.mem[0]_SB_LUT4_I0_I1[1] I2=fifo.mem[83]_SB_LUT4_I0_3_O[2] I3=fifo.mem[83]_SB_LUT4_I0_3_O[3] O=fifo.mem[0]_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[59]_SB_LUT4_I0_1_O[0] I1=fifo.mem[59]_SB_LUT4_I0_1_O[1] I2=fifo.mem[59]_SB_LUT4_I0_1_O[2] I3=fifo.mem[59]_SB_LUT4_I0_1_O[3] O=fifo.mem[0]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[15]_SB_LUT4_I0_2_O[0] I1=fifo.mem[15]_SB_LUT4_I0_2_O[1] I2=fifo.mem[15]_SB_LUT4_I0_2_O[2] I3=fifo.mem[15]_SB_LUT4_I0_2_O[3] O=fifo.mem[0]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[0][2] I1=fifo.mem[0]_SB_LUT4_I0_5_I1[1] I2=fifo.mem[0]_SB_LUT4_I0_5_I1[2] I3=fifo.mem[0]_SB_LUT4_I0_I1[1] O=fifo.mem[0]_SB_LUT4_I0_5_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000011000000
.gate SB_LUT4 I0=fifo.mem[44]_SB_LUT4_I1_O[0] I1=fifo.mem[44]_SB_LUT4_I1_O[1] I2=fifo.mem[44]_SB_LUT4_I1_O[2] I3=fifo.mem[44]_SB_LUT4_I1_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[52]_SB_LUT4_I1_O[0] I1=fifo.mem[52]_SB_LUT4_I1_O[1] I2=fifo.mem[52]_SB_LUT4_I1_O[2] I3=fifo.mem[52]_SB_LUT4_I1_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_I0[0] I1=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_I0[1] I2=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_I0[2] I3=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_I0[3] O=fifo.mem[0]_SB_LUT4_I0_5_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[15]_SB_LUT4_I0_3_O[0] I1=fifo.mem[15]_SB_LUT4_I0_3_O[1] I2=fifo.mem[15]_SB_LUT4_I0_3_O[2] I3=fifo.mem[15]_SB_LUT4_I0_3_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_2_I0[0] I1=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_2_I0[1] I2=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_2_I0[2] I3=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_2_I0[3] O=fifo.mem[0]_SB_LUT4_I0_5_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[93]_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=fifo.mem[93]_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=fifo.mem[93]_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=fifo.mem[93]_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[0][1] I1=fifo.mem[13]_SB_LUT4_I0_2_O[1] I2=fifo.mem[0]_SB_LUT4_I0_I1[1] I3=fifo.mem[13]_SB_LUT4_I0_2_O[3] O=fifo.mem[0]_SB_LUT4_I0_6_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100110000000000
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_6_O_SB_LUT4_O_I0[0] I1=fifo.mem[0]_SB_LUT4_I0_6_O_SB_LUT4_O_I0[1] I2=fifo.mem[0]_SB_LUT4_I0_6_O_SB_LUT4_O_I0[2] I3=fifo.mem[0]_SB_LUT4_I0_6_O_SB_LUT4_O_I0[3] O=fifo.mem[0]_SB_LUT4_I0_6_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[86]_SB_LUT4_I0_4_O[0] I1=fifo.mem[86]_SB_LUT4_I0_4_O[1] I2=fifo.mem[86]_SB_LUT4_I0_4_O[2] I3=fifo.mem[86]_SB_LUT4_I0_4_O[3] O=fifo.mem[0]_SB_LUT4_I0_6_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[79]_SB_LUT4_I0_3_O[0] I1=fifo.mem[79]_SB_LUT4_I0_3_O[1] I2=fifo.mem[79]_SB_LUT4_I0_3_O[2] I3=fifo.mem[79]_SB_LUT4_I0_3_O[3] O=fifo.mem[0]_SB_LUT4_I0_6_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[0][0] I1=fifo.mem[0]_SB_LUT4_I0_I1[1] I2=fifo.mem[4]_SB_LUT4_I0_4_O[2] I3=fifo.mem[4]_SB_LUT4_I0_4_O[3] O=fifo.mem[0]_SB_LUT4_I0_7_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[74]_SB_LUT4_I2_O[0] I1=fifo.mem[74]_SB_LUT4_I2_O[1] I2=fifo.mem[74]_SB_LUT4_I2_O[2] I3=fifo.mem[74]_SB_LUT4_I2_O[3] O=fifo.mem[0]_SB_LUT4_I0_7_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_7_O_SB_LUT4_O_1_I0[0] I1=fifo.mem[0]_SB_LUT4_I0_7_O_SB_LUT4_O_1_I0[1] I2=fifo.mem[0]_SB_LUT4_I0_7_O_SB_LUT4_O_1_I0[2] I3=fifo.mem[0]_SB_LUT4_I0_7_O_SB_LUT4_O_1_I0[3] O=fifo.mem[0]_SB_LUT4_I0_7_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[95]_SB_LUT4_I0_2_O[0] I1=fifo.mem[95]_SB_LUT4_I0_2_O[1] I2=fifo.mem[95]_SB_LUT4_I0_2_O[2] I3=fifo.mem[95]_SB_LUT4_I0_2_O[3] O=fifo.mem[0]_SB_LUT4_I0_7_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[44]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[0] I1=fifo.mem[44]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[1] I2=fifo.mem[44]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[2] I3=fifo.mem[44]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[3] I3=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] O=fifo.mem[0]_SB_LUT4_I0_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] O=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[100]_SB_DFFE_Q_E Q=fifo.mem[100][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[100]_SB_DFFE_Q_E Q=fifo.mem[100][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[100]_SB_DFFE_Q_E Q=fifo.mem[100][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[100]_SB_DFFE_Q_E Q=fifo.mem[100][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[100]_SB_DFFE_Q_E Q=fifo.mem[100][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[100]_SB_DFFE_Q_E Q=fifo.mem[100][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[100]_SB_DFFE_Q_E Q=fifo.mem[100][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[100]_SB_DFFE_Q_E Q=fifo.mem[100][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[100]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[100][7] I1=fifo.mem[104][7] I2=fifo.mem[104]_SB_LUT4_I0_I2[2] I3=fifo.mem[95]_SB_LUT4_I1_I3[2] O=fifo.mem[45]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[100][6] I1=fifo.mem[95]_SB_LUT4_I1_I3[2] I2=fifo.mem[104]_SB_LUT4_I0_O[2] I3=fifo.mem[104]_SB_LUT4_I0_O[3] O=fifo.mem[93]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[100][4] I1=fifo.mem[125][4] I2=fifo.mem[95]_SB_LUT4_I1_I3[2] I3=fifo.mem[95]_SB_LUT4_I1_I3[3] O=fifo.mem[118]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[100][2] I1=fifo.mem[107][2] I2=fifo.mem[95]_SB_LUT4_I1_I3[2] I3=fifo.mem[49]_SB_LUT4_I1_I3[2] O=fifo.mem[80]_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[100][0] I1=fifo.mem[104][0] I2=fifo.mem[104]_SB_LUT4_I0_I2[2] I3=fifo.mem[95]_SB_LUT4_I1_I3[2] O=fifo.mem[27]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[101]_SB_DFFE_Q_E Q=fifo.mem[101][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[101]_SB_DFFE_Q_E Q=fifo.mem[101][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[101]_SB_DFFE_Q_E Q=fifo.mem[101][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[101]_SB_DFFE_Q_E Q=fifo.mem[101][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[101]_SB_DFFE_Q_E Q=fifo.mem[101][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[101]_SB_DFFE_Q_E Q=fifo.mem[101][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[101]_SB_DFFE_Q_E Q=fifo.mem[101][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[101]_SB_DFFE_Q_E Q=fifo.mem[101][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[101]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[101][7] I1=fifo.mem[126][7] I2=fifo.mem[46]_SB_LUT4_I1_I2[2] I3=fifo.mem[90]_SB_LUT4_I1_I2[2] O=fifo.mem[98]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[101][6] I1=fifo.mem[46]_SB_LUT4_I1_I2[2] I2=fifo.mem[126]_SB_LUT4_I0_O[2] I3=fifo.mem[126]_SB_LUT4_I0_O[3] O=fifo.mem[30]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[101][0] I1=fifo.mem[46]_SB_LUT4_I1_I2[2] I2=fifo.mem[27]_SB_LUT4_I0_3_O[2] I3=fifo.mem[27]_SB_LUT4_I0_3_O[3] O=fifo.mem[74]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[102]_SB_DFFE_Q_E Q=fifo.mem[102][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[102]_SB_DFFE_Q_E Q=fifo.mem[102][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[102]_SB_DFFE_Q_E Q=fifo.mem[102][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[102]_SB_DFFE_Q_E Q=fifo.mem[102][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[102]_SB_DFFE_Q_E Q=fifo.mem[102][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[102]_SB_DFFE_Q_E Q=fifo.mem[102][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[102]_SB_DFFE_Q_E Q=fifo.mem[102][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[102]_SB_DFFE_Q_E Q=fifo.mem[102][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[102]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[102][5] I1=fifo.mem[117][5] I2=fifo.mem[71]_SB_LUT4_I1_I2[2] I3=fifo.mem[99]_SB_LUT4_I0_1_O[1] O=fifo.mem[102]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[103]_SB_DFFE_Q_E Q=fifo.mem[103][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[103]_SB_DFFE_Q_E Q=fifo.mem[103][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[103]_SB_DFFE_Q_E Q=fifo.mem[103][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[103]_SB_DFFE_Q_E Q=fifo.mem[103][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[103]_SB_DFFE_Q_E Q=fifo.mem[103][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[103]_SB_DFFE_Q_E Q=fifo.mem[103][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[103]_SB_DFFE_Q_E Q=fifo.mem[103][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[103]_SB_DFFE_Q_E Q=fifo.mem[103][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[103]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[103][5] I1=fifo.mem[122][5] I2=fifo.mem[51]_SB_LUT4_I0_I2[2] I3=fifo.mem[19]_SB_LUT4_I1_I2[3] O=fifo.mem[4]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[103][3] I1=fifo.mem[19]_SB_LUT4_I1_I2[3] I2=fifo.mem[80]_SB_LUT4_I0_3_O[2] I3=fifo.mem[80]_SB_LUT4_I0_3_O[3] O=fifo.mem[103]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[103][1] I1=fifo.mem[122][1] I2=fifo.mem[51]_SB_LUT4_I0_I2[2] I3=fifo.mem[19]_SB_LUT4_I1_I2[3] O=fifo.mem[19]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[104]_SB_DFFE_Q_E Q=fifo.mem[104][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[104]_SB_DFFE_Q_E Q=fifo.mem[104][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[104]_SB_DFFE_Q_E Q=fifo.mem[104][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[104]_SB_DFFE_Q_E Q=fifo.mem[104][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[104]_SB_DFFE_Q_E Q=fifo.mem[104][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[104]_SB_DFFE_Q_E Q=fifo.mem[104][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[104]_SB_DFFE_Q_E Q=fifo.mem[104][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[104]_SB_DFFE_Q_E Q=fifo.mem[104][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[104]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[104][6] I1=fifo.mem[120][6] I2=fifo.mem[104]_SB_LUT4_I0_I2[2] I3=fifo.mem[116]_SB_LUT4_I0_I2[2] O=fifo.mem[104]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[104][5] I1=fifo.mem[101][5] I2=fifo.mem[104]_SB_LUT4_I0_I2[2] I3=fifo.mem[46]_SB_LUT4_I1_I2[2] O=fifo.mem[28]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[104]_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[105]_SB_DFFE_Q_E Q=fifo.mem[105][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[105]_SB_DFFE_Q_E Q=fifo.mem[105][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[105]_SB_DFFE_Q_E Q=fifo.mem[105][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[105]_SB_DFFE_Q_E Q=fifo.mem[105][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[105]_SB_DFFE_Q_E Q=fifo.mem[105][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[105]_SB_DFFE_Q_E Q=fifo.mem[105][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[105]_SB_DFFE_Q_E Q=fifo.mem[105][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[105]_SB_DFFE_Q_E Q=fifo.mem[105][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[105]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[105][6] I1=fifo.mem[106][6] I2=fifo.mem[55]_SB_LUT4_I1_I2[2] I3=fifo.mem[90]_SB_LUT4_I1_I2[3] O=fifo.mem[89]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[105][5] I1=fifo.mem[90]_SB_LUT4_I1_I2[3] I2=fifo.mem[96]_SB_LUT4_I2_O[2] I3=fifo.mem[96]_SB_LUT4_I2_O[3] O=fifo.mem[99]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[105][3] I1=fifo.mem[107][3] I2=fifo.mem[49]_SB_LUT4_I1_I3[2] I3=fifo.mem[90]_SB_LUT4_I1_I2[3] O=fifo.mem[118]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[105][2] I1=fifo.mem[102][2] I2=fifo.mem[71]_SB_LUT4_I1_I2[2] I3=fifo.mem[90]_SB_LUT4_I1_I2[3] O=fifo.mem[93]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[105][0] I1=fifo.mem[90]_SB_LUT4_I1_I2[3] I2=fifo.mem[114]_SB_LUT4_I0_3_O[2] I3=fifo.mem[114]_SB_LUT4_I0_3_O[3] O=fifo.mem[95]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[106]_SB_DFFE_Q_E Q=fifo.mem[106][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[106]_SB_DFFE_Q_E Q=fifo.mem[106][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[106]_SB_DFFE_Q_E Q=fifo.mem[106][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[106]_SB_DFFE_Q_E Q=fifo.mem[106][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[106]_SB_DFFE_Q_E Q=fifo.mem[106][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[106]_SB_DFFE_Q_E Q=fifo.mem[106][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[106]_SB_DFFE_Q_E Q=fifo.mem[106][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[106]_SB_DFFE_Q_E Q=fifo.mem[106][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[90]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[106]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[106][5] I1=fifo.mem[120][5] I2=fifo.mem[55]_SB_LUT4_I1_I2[2] I3=fifo.mem[116]_SB_LUT4_I0_I2[2] O=fifo.mem[102]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[106][0] I1=fifo.mem[122][0] I2=fifo.mem[55]_SB_LUT4_I1_I2[2] I3=fifo.mem[51]_SB_LUT4_I0_I2[2] O=fifo.mem[47]_SB_LUT4_I0_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[107]_SB_DFFE_Q_E Q=fifo.mem[107][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[107]_SB_DFFE_Q_E Q=fifo.mem[107][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[107]_SB_DFFE_Q_E Q=fifo.mem[107][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[107]_SB_DFFE_Q_E Q=fifo.mem[107][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[107]_SB_DFFE_Q_E Q=fifo.mem[107][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[107]_SB_DFFE_Q_E Q=fifo.mem[107][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[107]_SB_DFFE_Q_E Q=fifo.mem[107][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[107]_SB_DFFE_Q_E Q=fifo.mem[107][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I1=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 I2=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I2[3] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[107]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I2[3] I3=fifo.mem[108]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] O=fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I2=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I2[3] O=fifo.mem[90]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I2=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I2[3] O=fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] O=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=fifo.mem[107][7] I1=fifo.mem[116][7] I2=fifo.mem[49]_SB_LUT4_I1_I3[2] I3=fifo.mem[116]_SB_LUT4_I0_I2[3] O=fifo.mem[55]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[107][5] I1=fifo.mem[116][5] I2=fifo.mem[49]_SB_LUT4_I1_I3[2] I3=fifo.mem[116]_SB_LUT4_I0_I2[3] O=fifo.mem[96]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[107][4] I1=fifo.mem[123][4] I2=fifo.mem[49]_SB_LUT4_I1_I3[2] I3=fifo.mem[49]_SB_LUT4_I1_I3[3] O=fifo.mem[118]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[107][1] I1=fifo.mem[119][1] I2=fifo.mem[49]_SB_LUT4_I1_I3[2] I3=fifo.mem[93]_SB_LUT4_I1_I2[2] O=fifo.mem[86]_SB_LUT4_I0_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[107][0] I1=fifo.mem[119][0] I2=fifo.mem[49]_SB_LUT4_I1_I3[2] I3=fifo.mem[93]_SB_LUT4_I1_I2[2] O=fifo.mem[19]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[108]_SB_DFFE_Q_E Q=fifo.mem[108][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[108]_SB_DFFE_Q_E Q=fifo.mem[108][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[108]_SB_DFFE_Q_E Q=fifo.mem[108][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[108]_SB_DFFE_Q_E Q=fifo.mem[108][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[108]_SB_DFFE_Q_E Q=fifo.mem[108][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[108]_SB_DFFE_Q_E Q=fifo.mem[108][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[108]_SB_DFFE_Q_E Q=fifo.mem[108][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[108]_SB_DFFE_Q_E Q=fifo.mem[108][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I2=fifo.mem[108]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[108]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I3=fifo.mem[108]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] O=fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I3=fifo.mem[108]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] O=fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[108]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=fifo.mem[108][1] I1=fifo.mem[13]_SB_LUT4_I1_I2[2] I2=fifo.mem[99]_SB_LUT4_I0_2_O[2] I3=fifo.mem[99]_SB_LUT4_I0_2_O[3] O=fifo.mem[27]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[109]_SB_DFFE_Q_E Q=fifo.mem[109][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[109]_SB_DFFE_Q_E Q=fifo.mem[109][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[109]_SB_DFFE_Q_E Q=fifo.mem[109][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[109]_SB_DFFE_Q_E Q=fifo.mem[109][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[109]_SB_DFFE_Q_E Q=fifo.mem[109][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[109]_SB_DFFE_Q_E Q=fifo.mem[109][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[109]_SB_DFFE_Q_E Q=fifo.mem[109][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[109]_SB_DFFE_Q_E Q=fifo.mem[109][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[109]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[109][7] I1=fifo.mem[110][7] I2=fifo.mem[7]_SB_LUT4_I0_I2[2] I3=fifo.mem[78]_SB_LUT4_I1_I3[1] O=fifo.mem[99]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[109][5] I1=fifo.mem[110][5] I2=fifo.mem[7]_SB_LUT4_I0_I2[2] I3=fifo.mem[78]_SB_LUT4_I1_I3[1] O=fifo.mem[28]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[109][3] I1=fifo.mem[102][3] I2=fifo.mem[71]_SB_LUT4_I1_I2[2] I3=fifo.mem[78]_SB_LUT4_I1_I3[1] O=fifo.mem[98]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[109][4] I3=fifo.mem[78]_SB_LUT4_I1_I3[1] O=fifo.mem[20]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[10]_SB_DFFE_Q_E Q=fifo.mem[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[10]_SB_DFFE_Q_E Q=fifo.mem[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[10]_SB_DFFE_Q_E Q=fifo.mem[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[10]_SB_DFFE_Q_E Q=fifo.mem[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[10]_SB_DFFE_Q_E Q=fifo.mem[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[10]_SB_DFFE_Q_E Q=fifo.mem[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[10]_SB_DFFE_Q_E Q=fifo.mem[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[10]_SB_DFFE_Q_E Q=fifo.mem[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[90]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[10]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[10][4] I1=fifo.mem[13][4] I2=fifo.mem[5]_SB_LUT4_I0_I3[2] I3=fifo.mem[5]_SB_LUT4_I0_I3[3] O=fifo.mem[9]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[10][2] I1=fifo.mem[79][2] I2=fifo.mem[74]_SB_LUT4_I2_I3[3] I3=fifo.mem[5]_SB_LUT4_I0_I3[2] O=fifo.mem[35]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[10][1] I1=fifo.mem[56][1] I2=fifo.mem[43]_SB_LUT4_I1_I3[2] I3=fifo.mem[5]_SB_LUT4_I0_I3[2] O=fifo.mem[95]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[123][6] I1=fifo.mem[10][6] I2=fifo.mem[49]_SB_LUT4_I1_I3[3] I3=fifo.mem[5]_SB_LUT4_I0_I3[2] O=fifo.mem[43]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[110]_SB_DFFE_Q_E Q=fifo.mem[110][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[110]_SB_DFFE_Q_E Q=fifo.mem[110][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[110]_SB_DFFE_Q_E Q=fifo.mem[110][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[110]_SB_DFFE_Q_E Q=fifo.mem[110][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[110]_SB_DFFE_Q_E Q=fifo.mem[110][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[110]_SB_DFFE_Q_E Q=fifo.mem[110][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[110]_SB_DFFE_Q_E Q=fifo.mem[110][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[110]_SB_DFFE_Q_E Q=fifo.mem[110][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[110]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[110][0] I1=fifo.mem[7]_SB_LUT4_I0_I2[2] I2=fifo.mem[8]_SB_LUT4_I0_1_O[2] I3=fifo.mem[8]_SB_LUT4_I0_1_O[3] O=fifo.mem[29]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[111]_SB_DFFE_Q_E Q=fifo.mem[111][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[111]_SB_DFFE_Q_E Q=fifo.mem[111][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[111]_SB_DFFE_Q_E Q=fifo.mem[111][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[111]_SB_DFFE_Q_E Q=fifo.mem[111][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[111]_SB_DFFE_Q_E Q=fifo.mem[111][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[111]_SB_DFFE_Q_E Q=fifo.mem[111][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[111]_SB_DFFE_Q_E Q=fifo.mem[111][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[111]_SB_DFFE_Q_E Q=fifo.mem[111][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[111]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[111][6] I1=fifo.mem[110][6] I2=fifo.mem[7]_SB_LUT4_I0_I2[2] I3=fifo.mem[44]_SB_LUT4_I1_I3[3] O=fifo.mem[55]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[111][3] I1=fifo.mem[119][3] I2=fifo.mem[93]_SB_LUT4_I1_I2[2] I3=fifo.mem[44]_SB_LUT4_I1_I3[3] O=fifo.mem[84]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[112]_SB_DFFE_Q_E Q=fifo.mem[112][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[112]_SB_DFFE_Q_E Q=fifo.mem[112][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[112]_SB_DFFE_Q_E Q=fifo.mem[112][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[112]_SB_DFFE_Q_E Q=fifo.mem[112][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[112]_SB_DFFE_Q_E Q=fifo.mem[112][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[112]_SB_DFFE_Q_E Q=fifo.mem[112][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[112]_SB_DFFE_Q_E Q=fifo.mem[112][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[112]_SB_DFFE_Q_E Q=fifo.mem[112][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[124]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I2=fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[112]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[112][6] I1=fifo.mem[108][6] I2=fifo.mem[98]_SB_LUT4_I1_I2[2] I3=fifo.mem[13]_SB_LUT4_I1_I2[2] O=fifo.mem[112]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[112][3] I1=fifo.mem[98]_SB_LUT4_I1_I2[2] I2=fifo.mem[98]_SB_LUT4_I0_3_O[2] I3=fifo.mem[98]_SB_LUT4_I0_3_O[3] O=fifo.mem[27]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[112][2] I1=fifo.mem[126][2] I2=fifo.mem[98]_SB_LUT4_I1_I2[2] I3=fifo.mem[90]_SB_LUT4_I1_I2[2] O=fifo.mem[96]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[112][7] I3=fifo.mem[98]_SB_LUT4_I1_I2[2] O=fifo.mem[5]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[113]_SB_DFFE_Q_E Q=fifo.mem[113][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[113]_SB_DFFE_Q_E Q=fifo.mem[113][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[113]_SB_DFFE_Q_E Q=fifo.mem[113][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[113]_SB_DFFE_Q_E Q=fifo.mem[113][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[113]_SB_DFFE_Q_E Q=fifo.mem[113][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[113]_SB_DFFE_Q_E Q=fifo.mem[113][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[113]_SB_DFFE_Q_E Q=fifo.mem[113][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[113]_SB_DFFE_Q_E Q=fifo.mem[113][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[124]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[113]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[113][7] I1=fifo.mem[121][7] I2=fifo.mem[52]_SB_LUT4_I1_I3[2] I3=fifo.mem[51]_SB_LUT4_I0_I2[3] O=fifo.mem[98]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[113][4] I1=fifo.mem[122][4] I2=fifo.mem[51]_SB_LUT4_I0_I2[2] I3=fifo.mem[51]_SB_LUT4_I0_I2[3] O=fifo.mem[99]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[113][3] I1=fifo.mem[110][3] I2=fifo.mem[7]_SB_LUT4_I0_I2[2] I3=fifo.mem[51]_SB_LUT4_I0_I2[3] O=fifo.mem[49]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[113][2] I1=fifo.mem[103][2] I2=fifo.mem[19]_SB_LUT4_I1_I2[3] I3=fifo.mem[51]_SB_LUT4_I0_I2[3] O=fifo.mem[58]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[113][1] I1=fifo.mem[102][1] I2=fifo.mem[71]_SB_LUT4_I1_I2[2] I3=fifo.mem[51]_SB_LUT4_I0_I2[3] O=fifo.mem[86]_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[114]_SB_DFFE_Q_E Q=fifo.mem[114][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[114]_SB_DFFE_Q_E Q=fifo.mem[114][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[114]_SB_DFFE_Q_E Q=fifo.mem[114][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[114]_SB_DFFE_Q_E Q=fifo.mem[114][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[114]_SB_DFFE_Q_E Q=fifo.mem[114][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[114]_SB_DFFE_Q_E Q=fifo.mem[114][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[114]_SB_DFFE_Q_E Q=fifo.mem[114][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[114]_SB_DFFE_Q_E Q=fifo.mem[114][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[124]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I2=fifo.mem[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[114]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[114][6] I1=fifo.mem[107][6] I2=fifo.mem[49]_SB_LUT4_I1_I3[2] I3=fifo.mem[6]_SB_LUT4_I0_I2[3] O=fifo.mem[18]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[114][2] I1=fifo.mem[123][2] I2=fifo.mem[49]_SB_LUT4_I1_I3[3] I3=fifo.mem[6]_SB_LUT4_I0_I2[3] O=fifo.mem[15]_SB_LUT4_I0_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[114][1] I1=fifo.mem[6]_SB_LUT4_I0_I2[3] I2=fifo.mem[27]_SB_LUT4_I1_O[2] I3=fifo.mem[27]_SB_LUT4_I1_O[3] O=fifo.mem[79]_SB_LUT4_I0_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[114][0] I1=fifo.mem[6]_SB_LUT4_I0_I2[3] I2=fifo.mem[123]_SB_LUT4_I0_O[2] I3=fifo.mem[123]_SB_LUT4_I0_O[3] O=fifo.mem[114]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[115]_SB_DFFE_Q_E Q=fifo.mem[115][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[115]_SB_DFFE_Q_E Q=fifo.mem[115][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[115]_SB_DFFE_Q_E Q=fifo.mem[115][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[115]_SB_DFFE_Q_E Q=fifo.mem[115][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[115]_SB_DFFE_Q_E Q=fifo.mem[115][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[115]_SB_DFFE_Q_E Q=fifo.mem[115][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[115]_SB_DFFE_Q_E Q=fifo.mem[115][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[115]_SB_DFFE_Q_E Q=fifo.mem[115][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[115]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[115][5] I1=fifo.mem[114][5] I2=fifo.mem[52]_SB_LUT4_I1_I3[3] I3=fifo.mem[6]_SB_LUT4_I0_I2[3] O=fifo.mem[99]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[115][4] I1=fifo.mem[121][4] I2=fifo.mem[52]_SB_LUT4_I1_I3[2] I3=fifo.mem[52]_SB_LUT4_I1_I3[3] O=fifo.mem[118]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[115][6] I3=fifo.mem[52]_SB_LUT4_I1_I3[3] O=fifo.mem[56]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[115][3] I3=fifo.mem[52]_SB_LUT4_I1_I3[3] O=fifo.mem[80]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[115][1] I3=fifo.mem[52]_SB_LUT4_I1_I3[3] O=fifo.mem[97]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[116]_SB_DFFE_Q_E Q=fifo.mem[116][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[116]_SB_DFFE_Q_E Q=fifo.mem[116][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[116]_SB_DFFE_Q_E Q=fifo.mem[116][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[116]_SB_DFFE_Q_E Q=fifo.mem[116][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[116]_SB_DFFE_Q_E Q=fifo.mem[116][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[116]_SB_DFFE_Q_E Q=fifo.mem[116][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[116]_SB_DFFE_Q_E Q=fifo.mem[116][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[116]_SB_DFFE_Q_E Q=fifo.mem[116][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[116]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[116][4] I1=fifo.mem[120][4] I2=fifo.mem[116]_SB_LUT4_I0_I2[2] I3=fifo.mem[116]_SB_LUT4_I0_I2[3] O=fifo.mem[116]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[116][3] I1=fifo.mem[116]_SB_LUT4_I0_I2[3] I2=fifo.mem[27]_SB_LUT4_I0_1_O[2] I3=fifo.mem[27]_SB_LUT4_I0_1_O[3] O=fifo.mem[59]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[84]_SB_LUT4_I0_I1_SB_LUT4_O_I3[1] O=fifo.mem[116]_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[116]_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[116]_SB_LUT4_I0_O[0] I1=fifo.mem[116]_SB_LUT4_I0_O[1] I2=fifo.mem[116]_SB_LUT4_I0_O[2] I3=fifo.mem[116]_SB_LUT4_I0_O[3] O=fifo.mem[9]_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[117]_SB_DFFE_Q_E Q=fifo.mem[117][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[117]_SB_DFFE_Q_E Q=fifo.mem[117][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[117]_SB_DFFE_Q_E Q=fifo.mem[117][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[117]_SB_DFFE_Q_E Q=fifo.mem[117][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[117]_SB_DFFE_Q_E Q=fifo.mem[117][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[117]_SB_DFFE_Q_E Q=fifo.mem[117][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[117]_SB_DFFE_Q_E Q=fifo.mem[117][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[117]_SB_DFFE_Q_E Q=fifo.mem[117][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[117]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[117][6] I1=fifo.mem[99]_SB_LUT4_I0_1_O[1] I2=fifo.mem[18]_SB_LUT4_I1_O[2] I3=fifo.mem[18]_SB_LUT4_I1_O[3] O=fifo.mem[3]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[117][4] I1=fifo.mem[99]_SB_LUT4_I0_1_O[1] I2=fifo.mem[99]_SB_LUT4_I0_1_O[2] I3=fifo.mem[99]_SB_LUT4_I0_1_O[3] O=fifo.mem[117]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[117]_SB_LUT4_I0_1_O[0] I1=fifo.mem[117]_SB_LUT4_I0_1_O[1] I2=fifo.mem[117]_SB_LUT4_I0_1_O[2] I3=fifo.mem[117]_SB_LUT4_I0_1_O[3] O=fifo.mem[0]_SB_LUT4_I0_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[71]_SB_LUT4_I1_O[0] I1=fifo.mem[71]_SB_LUT4_I1_O[1] I2=fifo.mem[71]_SB_LUT4_I1_O[2] I3=fifo.mem[71]_SB_LUT4_I1_O[3] O=fifo.mem[117]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[93]_SB_LUT4_I0_2_O[0] I1=fifo.mem[93]_SB_LUT4_I0_2_O[1] I2=fifo.mem[93]_SB_LUT4_I0_2_O[2] I3=fifo.mem[93]_SB_LUT4_I0_2_O[3] O=fifo.mem[117]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[98]_SB_LUT4_I1_O[0] I1=fifo.mem[98]_SB_LUT4_I1_O[1] I2=fifo.mem[98]_SB_LUT4_I1_O[2] I3=fifo.mem[98]_SB_LUT4_I1_O[3] O=fifo.mem[117]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[117][2] I3=fifo.mem[99]_SB_LUT4_I0_1_O[1] O=fifo.mem[1]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[118]_SB_DFFE_Q_E Q=fifo.mem[118][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[118]_SB_DFFE_Q_E Q=fifo.mem[118][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[118]_SB_DFFE_Q_E Q=fifo.mem[118][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[118]_SB_DFFE_Q_E Q=fifo.mem[118][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[118]_SB_DFFE_Q_E Q=fifo.mem[118][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[118]_SB_DFFE_Q_E Q=fifo.mem[118][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[118]_SB_DFFE_Q_E Q=fifo.mem[118][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[118]_SB_DFFE_Q_E Q=fifo.mem[118][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[118]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[118][6] I1=fifo.mem[55]_SB_LUT4_I1_I2[3] I2=fifo.mem[17]_SB_LUT4_I0_O[2] I3=fifo.mem[17]_SB_LUT4_I0_O[3] O=fifo.mem[74]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[118][5] I1=fifo.mem[119][5] I2=fifo.mem[93]_SB_LUT4_I1_I2[2] I3=fifo.mem[55]_SB_LUT4_I1_I2[3] O=fifo.mem[28]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[118][4] I1=fifo.mem[106][4] I2=fifo.mem[55]_SB_LUT4_I1_I2[2] I3=fifo.mem[55]_SB_LUT4_I1_I2[3] O=fifo.mem[118]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[118]_SB_LUT4_I0_2_O[0] I1=fifo.mem[118]_SB_LUT4_I0_2_O[1] I2=fifo.mem[118]_SB_LUT4_I0_2_O[2] I3=fifo.mem[118]_SB_LUT4_I0_2_O[3] O=fifo.mem[37]_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[118][3] I1=fifo.mem[127][3] I2=fifo.mem[55]_SB_LUT4_I1_I2[3] I3=fifo.mem[104]_SB_LUT4_I0_I2[3] O=fifo.mem[118]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[119]_SB_DFFE_Q_E Q=fifo.mem[119][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[119]_SB_DFFE_Q_E Q=fifo.mem[119][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[119]_SB_DFFE_Q_E Q=fifo.mem[119][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[119]_SB_DFFE_Q_E Q=fifo.mem[119][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[119]_SB_DFFE_Q_E Q=fifo.mem[119][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[119]_SB_DFFE_Q_E Q=fifo.mem[119][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[119]_SB_DFFE_Q_E Q=fifo.mem[119][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[119]_SB_DFFE_Q_E Q=fifo.mem[119][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[119]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[11]_SB_DFFE_Q_E Q=fifo.mem[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[11]_SB_DFFE_Q_E Q=fifo.mem[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[11]_SB_DFFE_Q_E Q=fifo.mem[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[11]_SB_DFFE_Q_E Q=fifo.mem[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[11]_SB_DFFE_Q_E Q=fifo.mem[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[11]_SB_DFFE_Q_E Q=fifo.mem[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[11]_SB_DFFE_Q_E Q=fifo.mem[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[11]_SB_DFFE_Q_E Q=fifo.mem[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[43]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[11]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[11][7] I1=fifo.mem[19][7] I2=fifo.mem[1]_SB_LUT4_I1_I2[3] I3=fifo.mem[7]_SB_LUT4_I1_I3[3] O=fifo.mem[1]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[11][5] I1=fifo.mem[32][5] I2=fifo.mem[50]_SB_LUT4_I1_I2[2] I3=fifo.mem[7]_SB_LUT4_I1_I3[3] O=fifo.mem[18]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[11][2] I1=fifo.mem[69][2] I2=fifo.mem[31]_SB_LUT4_I0_I3[2] I3=fifo.mem[7]_SB_LUT4_I1_I3[3] O=fifo.mem[44]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[11][0] I1=fifo.mem[73][0] I2=fifo.mem[46]_SB_LUT4_I1_I3[2] I3=fifo.mem[7]_SB_LUT4_I1_I3[3] O=fifo.mem[74]_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[114][3] I1=fifo.mem[11][3] I2=fifo.mem[6]_SB_LUT4_I0_I2[3] I3=fifo.mem[7]_SB_LUT4_I1_I3[3] O=fifo.mem[11]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[11]_SB_LUT4_I1_O[0] I1=fifo.mem[11]_SB_LUT4_I1_O[1] I2=fifo.mem[11]_SB_LUT4_I1_O[2] I3=fifo.mem[11]_SB_LUT4_I1_O[3] O=fifo.mem[59]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[120]_SB_DFFE_Q_E Q=fifo.mem[120][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[120]_SB_DFFE_Q_E Q=fifo.mem[120][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[120]_SB_DFFE_Q_E Q=fifo.mem[120][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[120]_SB_DFFE_Q_E Q=fifo.mem[120][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[120]_SB_DFFE_Q_E Q=fifo.mem[120][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[120]_SB_DFFE_Q_E Q=fifo.mem[120][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[120]_SB_DFFE_Q_E Q=fifo.mem[120][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[120]_SB_DFFE_Q_E Q=fifo.mem[120][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[120]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[120][7] I1=fifo.mem[103][7] I2=fifo.mem[19]_SB_LUT4_I1_I2[3] I3=fifo.mem[116]_SB_LUT4_I0_I2[2] O=fifo.mem[12]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[120][2] I1=fifo.mem[116]_SB_LUT4_I0_I2[2] I2=fifo.mem[1]_SB_LUT4_I0_3_O[2] I3=fifo.mem[1]_SB_LUT4_I0_3_O[3] O=fifo.mem[8]_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[120][1] I1=fifo.mem[105][1] I2=fifo.mem[116]_SB_LUT4_I0_I2[2] I3=fifo.mem[90]_SB_LUT4_I1_I2[3] O=fifo.mem[68]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[121]_SB_DFFE_Q_E Q=fifo.mem[121][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[121]_SB_DFFE_Q_E Q=fifo.mem[121][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[121]_SB_DFFE_Q_E Q=fifo.mem[121][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[121]_SB_DFFE_Q_E Q=fifo.mem[121][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[121]_SB_DFFE_Q_E Q=fifo.mem[121][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[121]_SB_DFFE_Q_E Q=fifo.mem[121][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[121]_SB_DFFE_Q_E Q=fifo.mem[121][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[121]_SB_DFFE_Q_E Q=fifo.mem[121][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[121]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[121][6] I1=fifo.mem[124][6] I2=fifo.mem[52]_SB_LUT4_I1_I3[2] I3=fifo.mem[57]_SB_LUT4_I2_I3[3] O=fifo.mem[43]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[121][5] I1=fifo.mem[111][5] I2=fifo.mem[52]_SB_LUT4_I1_I3[2] I3=fifo.mem[44]_SB_LUT4_I1_I3[3] O=fifo.mem[102]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[122]_SB_DFFE_Q_E Q=fifo.mem[122][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[122]_SB_DFFE_Q_E Q=fifo.mem[122][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[122]_SB_DFFE_Q_E Q=fifo.mem[122][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[122]_SB_DFFE_Q_E Q=fifo.mem[122][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[122]_SB_DFFE_Q_E Q=fifo.mem[122][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[122]_SB_DFFE_Q_E Q=fifo.mem[122][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[122]_SB_DFFE_Q_E Q=fifo.mem[122][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[122]_SB_DFFE_Q_E Q=fifo.mem[122][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[90]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[122]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[122][7] I1=fifo.mem[114][7] I2=fifo.mem[51]_SB_LUT4_I0_I2[2] I3=fifo.mem[6]_SB_LUT4_I0_I2[3] O=fifo.mem[4]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[122][6] I1=fifo.mem[102][6] I2=fifo.mem[51]_SB_LUT4_I0_I2[2] I3=fifo.mem[71]_SB_LUT4_I1_I2[2] O=fifo.mem[126]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[122][3] I1=fifo.mem[51]_SB_LUT4_I0_I2[2] I2=fifo.mem[99]_SB_LUT4_I2_O[2] I3=fifo.mem[99]_SB_LUT4_I2_O[3] O=fifo.mem[46]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[123]_SB_DFFE_Q_E Q=fifo.mem[123][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[123]_SB_DFFE_Q_E Q=fifo.mem[123][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[123]_SB_DFFE_Q_E Q=fifo.mem[123][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[123]_SB_DFFE_Q_E Q=fifo.mem[123][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[123]_SB_DFFE_Q_E Q=fifo.mem[123][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[123]_SB_DFFE_Q_E Q=fifo.mem[123][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[123]_SB_DFFE_Q_E Q=fifo.mem[123][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[123]_SB_DFFE_Q_E Q=fifo.mem[123][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[124]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[91]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=fifo.mem[123]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[123][0] I1=fifo.mem[125][0] I2=fifo.mem[49]_SB_LUT4_I1_I3[3] I3=fifo.mem[95]_SB_LUT4_I1_I3[3] O=fifo.mem[123]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[124]_SB_DFFE_Q_E Q=fifo.mem[124][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[124]_SB_DFFE_Q_E Q=fifo.mem[124][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[124]_SB_DFFE_Q_E Q=fifo.mem[124][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[124]_SB_DFFE_Q_E Q=fifo.mem[124][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[124]_SB_DFFE_Q_E Q=fifo.mem[124][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[124]_SB_DFFE_Q_E Q=fifo.mem[124][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[124]_SB_DFFE_Q_E Q=fifo.mem[124][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[124]_SB_DFFE_Q_E Q=fifo.mem[124][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[124]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[92]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[124]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] O=fifo.mem[124]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[124][7] I1=fifo.mem[125][7] I2=fifo.mem[95]_SB_LUT4_I1_I3[3] I3=fifo.mem[57]_SB_LUT4_I2_I3[3] O=fifo.mem[99]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[124][5] I1=fifo.mem[127][5] I2=fifo.mem[104]_SB_LUT4_I0_I2[3] I3=fifo.mem[57]_SB_LUT4_I2_I3[3] O=fifo.mem[37]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[124][3] I1=fifo.mem[120][3] I2=fifo.mem[116]_SB_LUT4_I0_I2[2] I3=fifo.mem[57]_SB_LUT4_I2_I3[3] O=fifo.mem[103]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[124][0] I1=fifo.mem[116][0] I2=fifo.mem[57]_SB_LUT4_I2_I3[3] I3=fifo.mem[116]_SB_LUT4_I0_I2[3] O=fifo.mem[114]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[125]_SB_DFFE_Q_E Q=fifo.mem[125][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[125]_SB_DFFE_Q_E Q=fifo.mem[125][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[125]_SB_DFFE_Q_E Q=fifo.mem[125][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[125]_SB_DFFE_Q_E Q=fifo.mem[125][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[125]_SB_DFFE_Q_E Q=fifo.mem[125][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[125]_SB_DFFE_Q_E Q=fifo.mem[125][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[125]_SB_DFFE_Q_E Q=fifo.mem[125][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[125]_SB_DFFE_Q_E Q=fifo.mem[125][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[125]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[125][3] I1=fifo.mem[117][3] I2=fifo.mem[99]_SB_LUT4_I0_1_O[1] I3=fifo.mem[95]_SB_LUT4_I1_I3[3] O=fifo.mem[125]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[126]_SB_DFFE_Q_E Q=fifo.mem[126][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[126]_SB_DFFE_Q_E Q=fifo.mem[126][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[126]_SB_DFFE_Q_E Q=fifo.mem[126][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[126]_SB_DFFE_Q_E Q=fifo.mem[126][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[126]_SB_DFFE_Q_E Q=fifo.mem[126][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[126]_SB_DFFE_Q_E Q=fifo.mem[126][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[126]_SB_DFFE_Q_E Q=fifo.mem[126][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[126]_SB_DFFE_Q_E Q=fifo.mem[126][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[0] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[126]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[126][6] I1=fifo.mem[90]_SB_LUT4_I1_I2[2] I2=fifo.mem[89]_SB_LUT4_I1_O[2] I3=fifo.mem[89]_SB_LUT4_I1_O[3] O=fifo.mem[126]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[126][4] I1=fifo.mem[105][4] I2=fifo.mem[90]_SB_LUT4_I1_I2[2] I3=fifo.mem[90]_SB_LUT4_I1_I2[3] O=fifo.mem[98]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[126][3] I1=fifo.mem[100][3] I2=fifo.mem[95]_SB_LUT4_I1_I3[2] I3=fifo.mem[90]_SB_LUT4_I1_I2[2] O=fifo.mem[97]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[127]_SB_DFFE_Q_E Q=fifo.mem[127][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[127]_SB_DFFE_Q_E Q=fifo.mem[127][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[127]_SB_DFFE_Q_E Q=fifo.mem[127][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[127]_SB_DFFE_Q_E Q=fifo.mem[127][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[127]_SB_DFFE_Q_E Q=fifo.mem[127][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[127]_SB_DFFE_Q_E Q=fifo.mem[127][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[127]_SB_DFFE_Q_E Q=fifo.mem[127][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[127]_SB_DFFE_Q_E Q=fifo.mem[127][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[1] I3=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[127]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[124]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[127][7] I1=fifo.mem[115][7] I2=fifo.mem[52]_SB_LUT4_I1_I3[3] I3=fifo.mem[104]_SB_LUT4_I0_I2[3] O=fifo.mem[80]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[127][6] I1=fifo.mem[104]_SB_LUT4_I0_I2[3] I2=fifo.mem[52]_SB_LUT4_I2_O[2] I3=fifo.mem[52]_SB_LUT4_I2_O[3] O=fifo.mem[56]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[127][4] I1=fifo.mem[104][4] I2=fifo.mem[104]_SB_LUT4_I0_I2[2] I3=fifo.mem[104]_SB_LUT4_I0_I2[3] O=fifo.mem[93]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[127][2] I1=fifo.mem[121][2] I2=fifo.mem[52]_SB_LUT4_I1_I3[2] I3=fifo.mem[104]_SB_LUT4_I0_I2[3] O=fifo.mem[58]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[127][0] I1=fifo.mem[117][0] I2=fifo.mem[99]_SB_LUT4_I0_1_O[1] I3=fifo.mem[104]_SB_LUT4_I0_I2[3] O=fifo.mem[51]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[12]_SB_DFFE_Q_E Q=fifo.mem[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[12]_SB_DFFE_Q_E Q=fifo.mem[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[12]_SB_DFFE_Q_E Q=fifo.mem[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[12]_SB_DFFE_Q_E Q=fifo.mem[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[12]_SB_DFFE_Q_E Q=fifo.mem[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[12]_SB_DFFE_Q_E Q=fifo.mem[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[12]_SB_DFFE_Q_E Q=fifo.mem[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[12]_SB_DFFE_Q_E Q=fifo.mem[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[44]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[12]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[12][7] I1=fifo.mem[59][7] I2=fifo.mem[91]_SB_LUT4_I0_I3[3] I3=fifo.mem[4]_SB_LUT4_I1_I2[3] O=fifo.mem[12]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[12][6] I1=fifo.mem[41][6] I2=fifo.mem[64]_SB_LUT4_I0_I2[3] I3=fifo.mem[4]_SB_LUT4_I1_I2[3] O=fifo.mem[77]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[12][4] I1=fifo.mem[16][4] I2=fifo.mem[4]_SB_LUT4_I1_I2[2] I3=fifo.mem[4]_SB_LUT4_I1_I2[3] O=fifo.mem[52]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[12][3] I1=fifo.mem[22][3] I2=fifo.mem[2]_SB_LUT4_I1_I2[2] I3=fifo.mem[4]_SB_LUT4_I1_I2[3] O=fifo.mem[4]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[13]_SB_DFFE_Q_E Q=fifo.mem[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[13]_SB_DFFE_Q_E Q=fifo.mem[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[13]_SB_DFFE_Q_E Q=fifo.mem[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[13]_SB_DFFE_Q_E Q=fifo.mem[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[13]_SB_DFFE_Q_E Q=fifo.mem[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[13]_SB_DFFE_Q_E Q=fifo.mem[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[13]_SB_DFFE_Q_E Q=fifo.mem[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[13]_SB_DFFE_Q_E Q=fifo.mem[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[13]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[13][6] I1=fifo.mem[5]_SB_LUT4_I0_I3[3] I2=fifo.mem[16]_SB_LUT4_I0_O[2] I3=fifo.mem[16]_SB_LUT4_I0_O[3] O=fifo.mem[1]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[13][3] I1=fifo.mem[10][3] I2=fifo.mem[5]_SB_LUT4_I0_I3[2] I3=fifo.mem[5]_SB_LUT4_I0_I3[3] O=fifo.mem[3]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[13][1] I1=fifo.mem[5]_SB_LUT4_I0_I3[3] I2=fifo.mem[4]_SB_LUT4_I1_2_O[2] I3=fifo.mem[4]_SB_LUT4_I1_2_O[3] O=fifo.mem[13]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[25]_SB_LUT4_I2_O[0] I1=fifo.mem[25]_SB_LUT4_I2_O[1] I2=fifo.mem[25]_SB_LUT4_I2_O[2] I3=fifo.mem[25]_SB_LUT4_I2_O[3] O=fifo.mem[13]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=fifo.mem[108][0] I1=fifo.mem[13][0] I2=fifo.mem[13]_SB_LUT4_I1_I2[2] I3=fifo.mem[5]_SB_LUT4_I0_I3[3] O=fifo.mem[13]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[13]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[13]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[14]_SB_DFFE_Q_E Q=fifo.mem[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[14]_SB_DFFE_Q_E Q=fifo.mem[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[14]_SB_DFFE_Q_E Q=fifo.mem[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[14]_SB_DFFE_Q_E Q=fifo.mem[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[14]_SB_DFFE_Q_E Q=fifo.mem[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[14]_SB_DFFE_Q_E Q=fifo.mem[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[14]_SB_DFFE_Q_E Q=fifo.mem[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[14]_SB_DFFE_Q_E Q=fifo.mem[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[14]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[14][7] I1=fifo.mem[25][7] I2=fifo.mem[25]_SB_LUT4_I2_I3[2] I3=fifo.mem[23]_SB_LUT4_I0_I3[3] O=fifo.mem[22]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[14][5] I1=fifo.mem[16][5] I2=fifo.mem[4]_SB_LUT4_I1_I2[2] I3=fifo.mem[23]_SB_LUT4_I0_I3[3] O=fifo.mem[8]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[14][4] I1=fifo.mem[15][4] I2=fifo.mem[23]_SB_LUT4_I0_I3[2] I3=fifo.mem[23]_SB_LUT4_I0_I3[3] O=fifo.mem[71]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[14][3] I1=fifo.mem[23]_SB_LUT4_I0_I3[3] I2=fifo.mem[85]_SB_LUT4_I0_O[2] I3=fifo.mem[85]_SB_LUT4_I0_O[3] O=fifo.mem[83]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[14][1] I1=fifo.mem[23]_SB_LUT4_I0_I3[3] I2=fifo.mem[45]_SB_LUT4_I2_O[2] I3=fifo.mem[45]_SB_LUT4_I2_O[3] O=fifo.mem[25]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[14][0] I1=fifo.mem[12][0] I2=fifo.mem[4]_SB_LUT4_I1_I2[3] I3=fifo.mem[23]_SB_LUT4_I0_I3[3] O=fifo.mem[14]_SB_LUT4_I0_5_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[15]_SB_DFFE_Q_E Q=fifo.mem[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[15]_SB_DFFE_Q_E Q=fifo.mem[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[15]_SB_DFFE_Q_E Q=fifo.mem[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[15]_SB_DFFE_Q_E Q=fifo.mem[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[15]_SB_DFFE_Q_E Q=fifo.mem[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[15]_SB_DFFE_Q_E Q=fifo.mem[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[15]_SB_DFFE_Q_E Q=fifo.mem[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[15]_SB_DFFE_Q_E Q=fifo.mem[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[15]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[15][7] I1=fifo.mem[57][7] I2=fifo.mem[57]_SB_LUT4_I2_I3[2] I3=fifo.mem[23]_SB_LUT4_I0_I3[2] O=fifo.mem[15]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[15][5] I1=fifo.mem[52][5] I2=fifo.mem[52]_SB_LUT4_I1_I2[2] I3=fifo.mem[23]_SB_LUT4_I0_I3[2] O=fifo.mem[5]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[15][3] I1=fifo.mem[23]_SB_LUT4_I0_I3[2] I2=fifo.mem[118]_SB_LUT4_I0_3_O[2] I3=fifo.mem[118]_SB_LUT4_I0_3_O[3] O=fifo.mem[15]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[15]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0] I1=fifo.mem[15]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1] I2=fifo.mem[15]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[2] I3=fifo.mem[15]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[3] O=fifo.mem[15]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[15][2] I1=fifo.mem[23]_SB_LUT4_I0_I3[2] I2=fifo.mem[8]_SB_LUT4_I1_1_O[2] I3=fifo.mem[8]_SB_LUT4_I1_1_O[3] O=fifo.mem[15]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[15][6] I3=fifo.mem[23]_SB_LUT4_I0_I3[2] O=fifo.mem[92]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[16]_SB_DFFE_Q_E Q=fifo.mem[16][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[16]_SB_DFFE_Q_E Q=fifo.mem[16][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[16]_SB_DFFE_Q_E Q=fifo.mem[16][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[16]_SB_DFFE_Q_E Q=fifo.mem[16][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[16]_SB_DFFE_Q_E Q=fifo.mem[16][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[16]_SB_DFFE_Q_E Q=fifo.mem[16][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[16]_SB_DFFE_Q_E Q=fifo.mem[16][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[16]_SB_DFFE_Q_E Q=fifo.mem[16][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[16]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[16][6] I1=fifo.mem[14][6] I2=fifo.mem[4]_SB_LUT4_I1_I2[2] I3=fifo.mem[23]_SB_LUT4_I0_I3[3] O=fifo.mem[16]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[16][1] I3=fifo.mem[4]_SB_LUT4_I1_I2[2] O=fifo.mem[16]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[16][0] I3=fifo.mem[4]_SB_LUT4_I1_I2[2] O=fifo.mem[57]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[17]_SB_DFFE_Q_E Q=fifo.mem[17][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[17]_SB_DFFE_Q_E Q=fifo.mem[17][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[17]_SB_DFFE_Q_E Q=fifo.mem[17][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[17]_SB_DFFE_Q_E Q=fifo.mem[17][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[17]_SB_DFFE_Q_E Q=fifo.mem[17][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[17]_SB_DFFE_Q_E Q=fifo.mem[17][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[17]_SB_DFFE_Q_E Q=fifo.mem[17][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[17]_SB_DFFE_Q_E Q=fifo.mem[17][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[17]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[17][6] I1=fifo.mem[6]_SB_LUT4_I0_I2[2] I2=fifo.mem[112]_SB_LUT4_I0_O[2] I3=fifo.mem[112]_SB_LUT4_I0_O[3] O=fifo.mem[17]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[17][0] I1=fifo.mem[22][0] I2=fifo.mem[2]_SB_LUT4_I1_I2[2] I3=fifo.mem[6]_SB_LUT4_I0_I2[2] O=fifo.mem[50]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[114][4] I1=fifo.mem[17][4] I2=fifo.mem[6]_SB_LUT4_I0_I2[2] I3=fifo.mem[6]_SB_LUT4_I0_I2[3] O=fifo.mem[19]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[18]_SB_DFFE_Q_E Q=fifo.mem[18][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[18]_SB_DFFE_Q_E Q=fifo.mem[18][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[18]_SB_DFFE_Q_E Q=fifo.mem[18][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[18]_SB_DFFE_Q_E Q=fifo.mem[18][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[18]_SB_DFFE_Q_E Q=fifo.mem[18][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[18]_SB_DFFE_Q_E Q=fifo.mem[18][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[18]_SB_DFFE_Q_E Q=fifo.mem[18][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[18]_SB_DFFE_Q_E Q=fifo.mem[18][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[18]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[18][5] I1=fifo.mem[19][5] I2=fifo.mem[44]_SB_LUT4_I1_I3[2] I3=fifo.mem[1]_SB_LUT4_I1_I2[3] O=fifo.mem[18]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[18][1] I1=fifo.mem[42][1] I2=fifo.mem[44]_SB_LUT4_I1_I3[2] I3=fifo.mem[44]_SB_LUT4_I1_I2[3] O=fifo.mem[16]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[18]_SB_LUT4_I0_O[0] I1=fifo.mem[18]_SB_LUT4_I0_O[1] I2=fifo.mem[18]_SB_LUT4_I0_O[2] I3=fifo.mem[18]_SB_LUT4_I0_O[3] O=fifo.mem[8]_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[125][6] I1=fifo.mem[18][6] I2=fifo.mem[44]_SB_LUT4_I1_I3[2] I3=fifo.mem[95]_SB_LUT4_I1_I3[3] O=fifo.mem[18]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[111][4] I1=fifo.mem[18][4] I2=fifo.mem[44]_SB_LUT4_I1_I3[2] I3=fifo.mem[44]_SB_LUT4_I1_I3[3] O=fifo.mem[98]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[19]_SB_DFFE_Q_E Q=fifo.mem[19][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[19]_SB_DFFE_Q_E Q=fifo.mem[19][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[19]_SB_DFFE_Q_E Q=fifo.mem[19][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[19]_SB_DFFE_Q_E Q=fifo.mem[19][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[19]_SB_DFFE_Q_E Q=fifo.mem[19][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[19]_SB_DFFE_Q_E Q=fifo.mem[19][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[19]_SB_DFFE_Q_E Q=fifo.mem[19][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[19]_SB_DFFE_Q_E Q=fifo.mem[19][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[19]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[19][4] I1=fifo.mem[39][4] I2=fifo.mem[1]_SB_LUT4_I1_I2[2] I3=fifo.mem[1]_SB_LUT4_I1_I2[3] O=fifo.mem[19]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[19][2] I1=fifo.mem[17][2] I2=fifo.mem[6]_SB_LUT4_I0_I2[2] I3=fifo.mem[1]_SB_LUT4_I1_I2[3] O=fifo.mem[52]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[19][1] I1=fifo.mem[121][1] I2=fifo.mem[52]_SB_LUT4_I1_I3[2] I3=fifo.mem[1]_SB_LUT4_I1_I2[3] O=fifo.mem[19]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[19]_SB_LUT4_I0_2_O[0] I1=fifo.mem[19]_SB_LUT4_I0_2_O[1] I2=fifo.mem[19]_SB_LUT4_I0_2_O[2] I3=fifo.mem[19]_SB_LUT4_I0_2_O[3] O=fifo.mem[79]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[19]_SB_LUT4_I0_O[0] I1=fifo.mem[19]_SB_LUT4_I0_O[1] I2=fifo.mem[19]_SB_LUT4_I0_O[2] I3=fifo.mem[19]_SB_LUT4_I0_O[3] O=fifo.mem[9]_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[103][0] I1=fifo.mem[19][0] I2=fifo.mem[19]_SB_LUT4_I1_I2[3] I3=fifo.mem[1]_SB_LUT4_I1_I2[3] O=fifo.mem[19]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[19]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=fifo.mem[19]_SB_LUT4_I1_O[0] I1=fifo.mem[19]_SB_LUT4_I1_O[1] I2=fifo.mem[19]_SB_LUT4_I1_O[2] I3=fifo.mem[19]_SB_LUT4_I1_O[3] O=fifo.mem[0]_SB_LUT4_I0_7_O_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[13]_SB_LUT4_I1_O[0] I1=fifo.mem[13]_SB_LUT4_I1_O[1] I2=fifo.mem[13]_SB_LUT4_I1_O[2] I3=fifo.mem[13]_SB_LUT4_I1_O[3] O=fifo.mem[19]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[1]_SB_DFFE_Q_E Q=fifo.mem[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[1]_SB_DFFE_Q_E Q=fifo.mem[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[1]_SB_DFFE_Q_E Q=fifo.mem[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[1]_SB_DFFE_Q_E Q=fifo.mem[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[1]_SB_DFFE_Q_E Q=fifo.mem[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[1]_SB_DFFE_Q_E Q=fifo.mem[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[1]_SB_DFFE_Q_E Q=fifo.mem[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[1]_SB_DFFE_Q_E Q=fifo.mem[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[1]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[1][7] I1=fifo.mem[3][7] I2=fifo.mem[8]_SB_LUT4_I1_I3[2] I3=fifo.mem[1]_SB_LUT4_I1_I3[3] O=fifo.mem[1]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[1][5] I1=fifo.mem[48][5] I2=fifo.mem[48]_SB_LUT4_I0_I2[1] I3=fifo.mem[1]_SB_LUT4_I1_I3[3] O=fifo.mem[5]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[1][4] I1=fifo.mem[31][4] I2=fifo.mem[1]_SB_LUT4_I1_I3[2] I3=fifo.mem[1]_SB_LUT4_I1_I3[3] O=fifo.mem[71]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[1][2] I1=fifo.mem[20][2] I2=fifo.mem[7]_SB_LUT4_I0_I2[3] I3=fifo.mem[1]_SB_LUT4_I1_I3[3] O=fifo.mem[1]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[1][1] I1=fifo.mem[30][1] I2=fifo.mem[2]_SB_LUT4_I1_I2[3] I3=fifo.mem[1]_SB_LUT4_I1_I3[3] O=fifo.mem[5]_SB_LUT4_I0_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[1]_SB_LUT4_I0_O[0] I1=fifo.mem[1]_SB_LUT4_I0_O[1] I2=fifo.mem[1]_SB_LUT4_I0_O[2] I3=fifo.mem[1]_SB_LUT4_I0_O[3] O=fifo.mem[1]_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[19][3] I1=fifo.mem[1][3] I2=fifo.mem[1]_SB_LUT4_I1_I2[3] I3=fifo.mem[1]_SB_LUT4_I1_I3[3] O=fifo.mem[4]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[31][0] I1=fifo.mem[1][0] I2=fifo.mem[1]_SB_LUT4_I1_I3[2] I3=fifo.mem[1]_SB_LUT4_I1_I3[3] O=fifo.mem[1]_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[1]_SB_LUT4_I1_1_O[0] I1=fifo.mem[1]_SB_LUT4_I1_1_O[1] I2=fifo.mem[1]_SB_LUT4_I1_1_O[2] I3=fifo.mem[1]_SB_LUT4_I1_1_O[3] O=fifo.mem[95]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[1]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[1]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[1][6] I3=fifo.mem[1]_SB_LUT4_I1_I3[3] O=fifo.mem[1]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[20]_SB_DFFE_Q_E Q=fifo.mem[20][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[20]_SB_DFFE_Q_E Q=fifo.mem[20][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[20]_SB_DFFE_Q_E Q=fifo.mem[20][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[20]_SB_DFFE_Q_E Q=fifo.mem[20][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[20]_SB_DFFE_Q_E Q=fifo.mem[20][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[20]_SB_DFFE_Q_E Q=fifo.mem[20][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[20]_SB_DFFE_Q_E Q=fifo.mem[20][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[20]_SB_DFFE_Q_E Q=fifo.mem[20][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[20]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[20][7] I1=fifo.mem[16][7] I2=fifo.mem[7]_SB_LUT4_I0_I2[3] I3=fifo.mem[4]_SB_LUT4_I1_I2[2] O=fifo.mem[22]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[20][5] I1=fifo.mem[12][5] I2=fifo.mem[7]_SB_LUT4_I0_I2[3] I3=fifo.mem[4]_SB_LUT4_I1_I2[3] O=fifo.mem[44]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[20][1] I1=fifo.mem[59][1] I2=fifo.mem[7]_SB_LUT4_I0_I2[3] I3=fifo.mem[91]_SB_LUT4_I0_I3[3] O=fifo.mem[6]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[110][4] I1=fifo.mem[20][4] I2=fifo.mem[7]_SB_LUT4_I0_I2[2] I3=fifo.mem[7]_SB_LUT4_I0_I2[3] O=fifo.mem[20]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=fifo.mem[20]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=fifo.mem[71]_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=fifo.mem[88]_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=fifo.mem[1]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=fifo.mem[52]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=fifo.mem[40]_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=fifo.mem[8]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=fifo.mem[9]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[20][3] I3=fifo.mem[7]_SB_LUT4_I0_I2[3] O=fifo.mem[20]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[21]_SB_DFFE_Q_E Q=fifo.mem[21][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[21]_SB_DFFE_Q_E Q=fifo.mem[21][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[21]_SB_DFFE_Q_E Q=fifo.mem[21][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[21]_SB_DFFE_Q_E Q=fifo.mem[21][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[21]_SB_DFFE_Q_E Q=fifo.mem[21][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[21]_SB_DFFE_Q_E Q=fifo.mem[21][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[21]_SB_DFFE_Q_E Q=fifo.mem[21][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[21]_SB_DFFE_Q_E Q=fifo.mem[21][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[21]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[21][7] I1=fifo.mem[27][7] I2=fifo.mem[27]_SB_LUT4_I1_I2[3] I3=fifo.mem[21]_SB_LUT4_I0_I3[2] O=fifo.mem[4]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[21][6] I1=fifo.mem[21]_SB_LUT4_I0_I3[2] I2=fifo.mem[1]_SB_LUT4_I2_O[2] I3=fifo.mem[1]_SB_LUT4_I2_O[3] O=fifo.mem[21]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[56]_SB_LUT4_I0_O[0] I1=fifo.mem[56]_SB_LUT4_I0_O[1] I2=fifo.mem[56]_SB_LUT4_I0_O[2] I3=fifo.mem[56]_SB_LUT4_I0_O[3] O=fifo.mem[21]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=fifo.mem[21][5] I1=fifo.mem[22][5] I2=fifo.mem[2]_SB_LUT4_I1_I2[2] I3=fifo.mem[21]_SB_LUT4_I0_I3[2] O=fifo.mem[4]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[21][3] I1=fifo.mem[17][3] I2=fifo.mem[6]_SB_LUT4_I0_I2[2] I3=fifo.mem[21]_SB_LUT4_I0_I3[2] O=fifo.mem[11]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[21][2] I1=fifo.mem[57][2] I2=fifo.mem[21]_SB_LUT4_I0_I3[2] I3=fifo.mem[57]_SB_LUT4_I2_I3[2] O=fifo.mem[96]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[21][1] I1=fifo.mem[11][1] I2=fifo.mem[21]_SB_LUT4_I0_I3[2] I3=fifo.mem[7]_SB_LUT4_I1_I3[3] O=fifo.mem[21]_SB_LUT4_I0_5_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[21][0] I1=fifo.mem[26][0] I2=fifo.mem[21]_SB_LUT4_I0_I3[2] I3=fifo.mem[21]_SB_LUT4_I0_I3[3] O=fifo.mem[13]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[3] O=fifo.mem[21]_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[22]_SB_DFFE_Q_E Q=fifo.mem[22][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[22]_SB_DFFE_Q_E Q=fifo.mem[22][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[22]_SB_DFFE_Q_E Q=fifo.mem[22][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[22]_SB_DFFE_Q_E Q=fifo.mem[22][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[22]_SB_DFFE_Q_E Q=fifo.mem[22][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[22]_SB_DFFE_Q_E Q=fifo.mem[22][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[22]_SB_DFFE_Q_E Q=fifo.mem[22][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[22]_SB_DFFE_Q_E Q=fifo.mem[22][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[22]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[22][7] I1=fifo.mem[23][7] I2=fifo.mem[2]_SB_LUT4_I1_I2[2] I3=fifo.mem[4]_SB_LUT4_I1_I3[2] O=fifo.mem[22]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[22][4] I1=fifo.mem[30][4] I2=fifo.mem[2]_SB_LUT4_I1_I2[2] I3=fifo.mem[2]_SB_LUT4_I1_I2[3] O=fifo.mem[9]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[22][1] I1=fifo.mem[116][1] I2=fifo.mem[2]_SB_LUT4_I1_I2[2] I3=fifo.mem[116]_SB_LUT4_I0_I2[3] O=fifo.mem[22]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[22]_SB_LUT4_I0_O[0] I1=fifo.mem[22]_SB_LUT4_I0_O[1] I2=fifo.mem[22]_SB_LUT4_I0_O[2] I3=fifo.mem[22]_SB_LUT4_I0_O[3] O=fifo.mem[1]_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[22][2] I3=fifo.mem[2]_SB_LUT4_I1_I2[2] O=fifo.mem[22]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[23]_SB_DFFE_Q_E Q=fifo.mem[23][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[23]_SB_DFFE_Q_E Q=fifo.mem[23][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[23]_SB_DFFE_Q_E Q=fifo.mem[23][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[23]_SB_DFFE_Q_E Q=fifo.mem[23][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[23]_SB_DFFE_Q_E Q=fifo.mem[23][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[23]_SB_DFFE_Q_E Q=fifo.mem[23][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[23]_SB_DFFE_Q_E Q=fifo.mem[23][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[23]_SB_DFFE_Q_E Q=fifo.mem[23][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[23]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[23][2] I1=fifo.mem[14][2] I2=fifo.mem[4]_SB_LUT4_I1_I3[2] I3=fifo.mem[23]_SB_LUT4_I0_I3[3] O=fifo.mem[46]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[23][1] I1=fifo.mem[123][1] I2=fifo.mem[4]_SB_LUT4_I1_I3[2] I3=fifo.mem[49]_SB_LUT4_I1_I3[3] O=fifo.mem[68]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[23]_SB_LUT4_I0_I3_SB_LUT4_O_I3[1] O=fifo.mem[23]_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[23]_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[24]_SB_DFFE_Q_E Q=fifo.mem[24][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[24]_SB_DFFE_Q_E Q=fifo.mem[24][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[24]_SB_DFFE_Q_E Q=fifo.mem[24][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[24]_SB_DFFE_Q_E Q=fifo.mem[24][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[24]_SB_DFFE_Q_E Q=fifo.mem[24][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[24]_SB_DFFE_Q_E Q=fifo.mem[24][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[24]_SB_DFFE_Q_E Q=fifo.mem[24][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[24]_SB_DFFE_Q_E Q=fifo.mem[24][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[24]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[24][6] I1=fifo.mem[32][6] I2=fifo.mem[50]_SB_LUT4_I1_I2[2] I3=fifo.mem[25]_SB_LUT4_I2_I3[3] O=fifo.mem[17]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[24][5] I1=fifo.mem[31][5] I2=fifo.mem[25]_SB_LUT4_I2_I3[3] I3=fifo.mem[1]_SB_LUT4_I1_I3[2] O=fifo.mem[4]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[24][4] I1=fifo.mem[25][4] I2=fifo.mem[25]_SB_LUT4_I2_I3[2] I3=fifo.mem[25]_SB_LUT4_I2_I3[3] O=fifo.mem[27]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[24][3] I1=fifo.mem[25]_SB_LUT4_I2_I3[3] I2=fifo.mem[20]_SB_LUT4_I2_O[2] I3=fifo.mem[20]_SB_LUT4_I2_O[3] O=fifo.mem[15]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=fifo.mem[24][1] I1=fifo.mem[25]_SB_LUT4_I2_I3[3] I2=fifo.mem[21]_SB_LUT4_I0_5_O[2] I3=fifo.mem[21]_SB_LUT4_I0_5_O[3] O=fifo.mem[4]_SB_LUT4_I1_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[24][0] I1=fifo.mem[23][0] I2=fifo.mem[25]_SB_LUT4_I2_I3[3] I3=fifo.mem[4]_SB_LUT4_I1_I3[2] O=fifo.mem[52]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[111][7] I1=fifo.mem[24][7] I2=fifo.mem[25]_SB_LUT4_I2_I3[3] I3=fifo.mem[44]_SB_LUT4_I1_I3[3] O=fifo.mem[1]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[106][2] I1=fifo.mem[24][2] I2=fifo.mem[25]_SB_LUT4_I2_I3[3] I3=fifo.mem[55]_SB_LUT4_I1_I2[2] O=fifo.mem[80]_SB_LUT4_I0_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[25]_SB_DFFE_Q_E Q=fifo.mem[25][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[25]_SB_DFFE_Q_E Q=fifo.mem[25][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[25]_SB_DFFE_Q_E Q=fifo.mem[25][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[25]_SB_DFFE_Q_E Q=fifo.mem[25][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[25]_SB_DFFE_Q_E Q=fifo.mem[25][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[25]_SB_DFFE_Q_E Q=fifo.mem[25][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[25]_SB_DFFE_Q_E Q=fifo.mem[25][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[25]_SB_DFFE_Q_E Q=fifo.mem[25][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[25]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[25][6] I1=fifo.mem[31][6] I2=fifo.mem[25]_SB_LUT4_I2_I3[2] I3=fifo.mem[1]_SB_LUT4_I1_I3[2] O=fifo.mem[43]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[25][5] I1=fifo.mem[126][5] I2=fifo.mem[25]_SB_LUT4_I2_I3[2] I3=fifo.mem[90]_SB_LUT4_I1_I2[2] O=fifo.mem[44]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[25][3] I1=fifo.mem[23][3] I2=fifo.mem[25]_SB_LUT4_I2_I3[2] I3=fifo.mem[4]_SB_LUT4_I1_I3[2] O=fifo.mem[11]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[25][1] I3=fifo.mem[25]_SB_LUT4_I2_I3[2] O=fifo.mem[25]_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[25]_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[25]_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[26]_SB_DFFE_Q_E Q=fifo.mem[26][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[26]_SB_DFFE_Q_E Q=fifo.mem[26][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[26]_SB_DFFE_Q_E Q=fifo.mem[26][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[26]_SB_DFFE_Q_E Q=fifo.mem[26][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[26]_SB_DFFE_Q_E Q=fifo.mem[26][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[26]_SB_DFFE_Q_E Q=fifo.mem[26][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[26]_SB_DFFE_Q_E Q=fifo.mem[26][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[26]_SB_DFFE_Q_E Q=fifo.mem[26][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[90]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[26]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[26][7] I1=fifo.mem[91][7] I2=fifo.mem[21]_SB_LUT4_I0_I3[3] I3=fifo.mem[91]_SB_LUT4_I0_I3[2] O=fifo.mem[28]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[26][6] I1=fifo.mem[45][6] I2=fifo.mem[45]_SB_LUT4_I2_I3[3] I3=fifo.mem[21]_SB_LUT4_I0_I3[3] O=fifo.mem[29]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[26][5] I1=fifo.mem[112][5] I2=fifo.mem[98]_SB_LUT4_I1_I2[2] I3=fifo.mem[21]_SB_LUT4_I0_I3[3] O=fifo.mem[102]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[26][4] I1=fifo.mem[21][4] I2=fifo.mem[21]_SB_LUT4_I0_I3[2] I3=fifo.mem[21]_SB_LUT4_I0_I3[3] O=fifo.mem[27]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[26][1] I1=fifo.mem[21]_SB_LUT4_I0_I3[3] I2=fifo.mem[97]_SB_LUT4_I0_1_O[2] I3=fifo.mem[97]_SB_LUT4_I0_1_O[3] O=fifo.mem[86]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[27]_SB_DFFE_Q_E Q=fifo.mem[27][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[27]_SB_DFFE_Q_E Q=fifo.mem[27][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[27]_SB_DFFE_Q_E Q=fifo.mem[27][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[27]_SB_DFFE_Q_E Q=fifo.mem[27][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[27]_SB_DFFE_Q_E Q=fifo.mem[27][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[27]_SB_DFFE_Q_E Q=fifo.mem[27][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[27]_SB_DFFE_Q_E Q=fifo.mem[27][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[27]_SB_DFFE_Q_E Q=fifo.mem[27][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[43]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[27]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[27][4] I1=fifo.mem[28][4] I2=fifo.mem[27]_SB_LUT4_I1_I2[2] I3=fifo.mem[27]_SB_LUT4_I1_I2[3] O=fifo.mem[27]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[27][3] I1=fifo.mem[106][3] I2=fifo.mem[27]_SB_LUT4_I1_I2[3] I3=fifo.mem[55]_SB_LUT4_I1_I2[2] O=fifo.mem[27]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[27][2] I1=fifo.mem[27]_SB_LUT4_I1_I2[3] I2=fifo.mem[85]_SB_LUT4_I0_1_O[2] I3=fifo.mem[85]_SB_LUT4_I0_1_O[3] O=fifo.mem[27]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[27]_SB_LUT4_I0_2_O[0] I1=fifo.mem[27]_SB_LUT4_I0_2_O[1] I2=fifo.mem[27]_SB_LUT4_I0_2_O[2] I3=fifo.mem[27]_SB_LUT4_I0_2_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[96]_SB_LUT4_I1_O[0] I1=fifo.mem[96]_SB_LUT4_I1_O[1] I2=fifo.mem[96]_SB_LUT4_I1_O[2] I3=fifo.mem[96]_SB_LUT4_I1_O[3] O=fifo.mem[27]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[27][0] I1=fifo.mem[27]_SB_LUT4_I1_I2[3] I2=fifo.mem[50]_SB_LUT4_I0_4_O[2] I3=fifo.mem[50]_SB_LUT4_I0_4_O[3] O=fifo.mem[27]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[27]_SB_LUT4_I0_O[0] I1=fifo.mem[27]_SB_LUT4_I0_O[1] I2=fifo.mem[27]_SB_LUT4_I0_O[2] I3=fifo.mem[27]_SB_LUT4_I0_O[3] O=fifo.mem[37]_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[110][1] I1=fifo.mem[27][1] I2=fifo.mem[27]_SB_LUT4_I1_I2[3] I3=fifo.mem[7]_SB_LUT4_I0_I2[2] O=fifo.mem[27]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[27]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[27]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[28]_SB_DFFE_Q_E Q=fifo.mem[28][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[28]_SB_DFFE_Q_E Q=fifo.mem[28][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[28]_SB_DFFE_Q_E Q=fifo.mem[28][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[28]_SB_DFFE_Q_E Q=fifo.mem[28][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[28]_SB_DFFE_Q_E Q=fifo.mem[28][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[28]_SB_DFFE_Q_E Q=fifo.mem[28][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[28]_SB_DFFE_Q_E Q=fifo.mem[28][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[28]_SB_DFFE_Q_E Q=fifo.mem[28][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[44]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[28]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[28][7] I1=fifo.mem[27]_SB_LUT4_I1_I2[2] I2=fifo.mem[5]_SB_LUT4_I0_O[2] I3=fifo.mem[5]_SB_LUT4_I0_O[3] O=fifo.mem[28]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[28][0] I1=fifo.mem[27]_SB_LUT4_I1_I2[2] I2=fifo.mem[14]_SB_LUT4_I0_5_O[2] I3=fifo.mem[14]_SB_LUT4_I0_5_O[3] O=fifo.mem[7]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[28]_SB_LUT4_I0_O[0] I1=fifo.mem[28]_SB_LUT4_I0_O[1] I2=fifo.mem[28]_SB_LUT4_I0_O[2] I3=fifo.mem[28]_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_2_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[15]_SB_LUT4_I0_O[0] I1=fifo.mem[15]_SB_LUT4_I0_O[1] I2=fifo.mem[15]_SB_LUT4_I0_O[2] I3=fifo.mem[15]_SB_LUT4_I0_O[3] O=fifo.mem[28]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[125][5] I1=fifo.mem[28][5] I2=fifo.mem[27]_SB_LUT4_I1_I2[2] I3=fifo.mem[95]_SB_LUT4_I1_I3[3] O=fifo.mem[28]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[29]_SB_DFFE_Q_E Q=fifo.mem[29][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[29]_SB_DFFE_Q_E Q=fifo.mem[29][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[29]_SB_DFFE_Q_E Q=fifo.mem[29][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[29]_SB_DFFE_Q_E Q=fifo.mem[29][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[29]_SB_DFFE_Q_E Q=fifo.mem[29][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[29]_SB_DFFE_Q_E Q=fifo.mem[29][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[29]_SB_DFFE_Q_E Q=fifo.mem[29][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[29]_SB_DFFE_Q_E Q=fifo.mem[29][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[29]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[29][7] I1=fifo.mem[18][7] I2=fifo.mem[29]_SB_LUT4_I1_I2[2] I3=fifo.mem[44]_SB_LUT4_I1_I3[2] O=fifo.mem[4]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[29][6] I1=fifo.mem[29]_SB_LUT4_I1_I2[2] I2=fifo.mem[55]_SB_LUT4_I2_O[2] I3=fifo.mem[55]_SB_LUT4_I2_O[3] O=fifo.mem[29]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[29][4] I1=fifo.mem[75][4] I2=fifo.mem[29]_SB_LUT4_I1_I2[2] I3=fifo.mem[29]_SB_LUT4_I1_I2[3] O=fifo.mem[78]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[29][2] I1=fifo.mem[13][2] I2=fifo.mem[29]_SB_LUT4_I1_I2[2] I3=fifo.mem[5]_SB_LUT4_I0_I3[3] O=fifo.mem[50]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[29][1] I1=fifo.mem[28][1] I2=fifo.mem[27]_SB_LUT4_I1_I2[2] I3=fifo.mem[29]_SB_LUT4_I1_I2[2] O=fifo.mem[9]_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=fifo.mem[29][0] I2=fifo.mem[29]_SB_LUT4_I1_I2[2] I3=fifo.mem[92]_SB_LUT4_I0_2_O[2] O=fifo.mem[29]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[29]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[29]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[2]_SB_DFFE_Q_E Q=fifo.mem[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[2]_SB_DFFE_Q_E Q=fifo.mem[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[2]_SB_DFFE_Q_E Q=fifo.mem[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[2]_SB_DFFE_Q_E Q=fifo.mem[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[2]_SB_DFFE_Q_E Q=fifo.mem[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[2]_SB_DFFE_Q_E Q=fifo.mem[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[2]_SB_DFFE_Q_E Q=fifo.mem[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[2]_SB_DFFE_Q_E Q=fifo.mem[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[2]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=fifo.mem[2][7] I1=fifo.mem[2]_SB_LUT4_I2_I3[2] I2=fifo.mem[6]_SB_LUT4_I1_O[2] I3=fifo.mem[6]_SB_LUT4_I1_O[3] O=fifo.mem[2]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[2][4] I1=fifo.mem[6][4] I2=fifo.mem[2]_SB_LUT4_I2_I3[2] I3=fifo.mem[2]_SB_LUT4_I2_I3[3] O=fifo.mem[19]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[2][2] I1=fifo.mem[28][2] I2=fifo.mem[27]_SB_LUT4_I1_I2[2] I3=fifo.mem[2]_SB_LUT4_I2_I3[2] O=fifo.mem[2]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[2]_SB_LUT4_I0_2_O[0] I1=fifo.mem[2]_SB_LUT4_I0_2_O[1] I2=fifo.mem[2]_SB_LUT4_I0_2_O[2] I3=fifo.mem[2]_SB_LUT4_I0_2_O[3] O=fifo.mem[93]_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[2]_SB_LUT4_I0_O[0] I1=fifo.mem[2]_SB_LUT4_I0_O[1] I2=fifo.mem[2]_SB_LUT4_I0_O[2] I3=fifo.mem[2]_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_2_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[45]_SB_LUT4_I1_O[0] I1=fifo.mem[45]_SB_LUT4_I1_O[1] I2=fifo.mem[45]_SB_LUT4_I1_O[2] I3=fifo.mem[45]_SB_LUT4_I1_O[3] O=fifo.mem[2]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[30][5] I1=fifo.mem[2][5] I2=fifo.mem[2]_SB_LUT4_I1_I2[3] I3=fifo.mem[2]_SB_LUT4_I2_I3[2] O=fifo.mem[5]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[53][3] I1=fifo.mem[2][3] I2=fifo.mem[53]_SB_LUT4_I0_I3[2] I3=fifo.mem[2]_SB_LUT4_I2_I3[2] O=fifo.mem[4]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[51][1] I1=fifo.mem[2][1] I2=fifo.mem[9]_SB_LUT4_I1_I2[2] I3=fifo.mem[2]_SB_LUT4_I2_I3[2] O=fifo.mem[2]_SB_LUT4_I1_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[2]_SB_LUT4_I1_2_O[0] I1=fifo.mem[2]_SB_LUT4_I1_2_O[1] I2=fifo.mem[2]_SB_LUT4_I1_2_O[2] I3=fifo.mem[2]_SB_LUT4_I1_2_O[3] O=fifo.mem[0]_SB_LUT4_I0_6_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=fifo.mem[2]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[23]_SB_LUT4_I0_I3_SB_LUT4_O_I3[1] O=fifo.mem[2]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[2][0] I3=fifo.mem[2]_SB_LUT4_I2_I3[2] O=fifo.mem[2]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=fifo.mem[2]_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[2]_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[30]_SB_DFFE_Q_E Q=fifo.mem[30][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[30]_SB_DFFE_Q_E Q=fifo.mem[30][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[30]_SB_DFFE_Q_E Q=fifo.mem[30][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[30]_SB_DFFE_Q_E Q=fifo.mem[30][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[30]_SB_DFFE_Q_E Q=fifo.mem[30][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[30]_SB_DFFE_Q_E Q=fifo.mem[30][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[30]_SB_DFFE_Q_E Q=fifo.mem[30][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[30]_SB_DFFE_Q_E Q=fifo.mem[30][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[30]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[30][7] I1=fifo.mem[17][7] I2=fifo.mem[6]_SB_LUT4_I0_I2[2] I3=fifo.mem[2]_SB_LUT4_I1_I2[3] O=fifo.mem[22]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[30][6] I1=fifo.mem[2]_SB_LUT4_I1_I2[3] I2=fifo.mem[3]_SB_LUT4_I0_O[2] I3=fifo.mem[3]_SB_LUT4_I0_O[3] O=fifo.mem[30]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[30]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0] I1=fifo.mem[30]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1] I2=fifo.mem[30]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[2] I3=fifo.mem[30]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3] O=fifo.mem[30]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[30][2] I1=fifo.mem[26][2] I2=fifo.mem[2]_SB_LUT4_I1_I2[3] I3=fifo.mem[21]_SB_LUT4_I0_I3[3] O=fifo.mem[27]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[30][0] I1=fifo.mem[10][0] I2=fifo.mem[2]_SB_LUT4_I1_I2[3] I3=fifo.mem[5]_SB_LUT4_I0_I3[2] O=fifo.mem[52]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[31]_SB_DFFE_Q_E Q=fifo.mem[31][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[31]_SB_DFFE_Q_E Q=fifo.mem[31][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[31]_SB_DFFE_Q_E Q=fifo.mem[31][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[31]_SB_DFFE_Q_E Q=fifo.mem[31][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[31]_SB_DFFE_Q_E Q=fifo.mem[31][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[31]_SB_DFFE_Q_E Q=fifo.mem[31][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[31]_SB_DFFE_Q_E Q=fifo.mem[31][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[31]_SB_DFFE_Q_E Q=fifo.mem[31][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] O=fifo.mem[31]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[31][3] I1=fifo.mem[70][3] I2=fifo.mem[1]_SB_LUT4_I1_I3[2] I3=fifo.mem[31]_SB_LUT4_I0_I3[3] O=fifo.mem[31]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[31][2] I1=fifo.mem[122][2] I2=fifo.mem[51]_SB_LUT4_I0_I2[2] I3=fifo.mem[1]_SB_LUT4_I1_I3[2] O=fifo.mem[46]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[31][1] I1=fifo.mem[17][1] I2=fifo.mem[6]_SB_LUT4_I0_I2[2] I3=fifo.mem[1]_SB_LUT4_I1_I3[2] O=fifo.mem[19]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=fifo.mem[31]_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=fifo.mem[31]_SB_LUT4_I0_O[0] I1=fifo.mem[31]_SB_LUT4_I0_O[1] I2=fifo.mem[31]_SB_LUT4_I0_O[2] I3=fifo.mem[31]_SB_LUT4_I0_O[3] O=fifo.mem[15]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[32]_SB_DFFE_Q_E Q=fifo.mem[32][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[32]_SB_DFFE_Q_E Q=fifo.mem[32][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[32]_SB_DFFE_Q_E Q=fifo.mem[32][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[32]_SB_DFFE_Q_E Q=fifo.mem[32][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[32]_SB_DFFE_Q_E Q=fifo.mem[32][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[32]_SB_DFFE_Q_E Q=fifo.mem[32][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[32]_SB_DFFE_Q_E Q=fifo.mem[32][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[32]_SB_DFFE_Q_E Q=fifo.mem[32][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[32]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[32][7] I3=fifo.mem[50]_SB_LUT4_I1_I2[2] O=fifo.mem[6]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[32][3] I3=fifo.mem[50]_SB_LUT4_I1_I2[2] O=fifo.mem[20]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[32][2] I3=fifo.mem[50]_SB_LUT4_I1_I2[2] O=fifo.mem[85]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[32][1] I3=fifo.mem[50]_SB_LUT4_I1_I2[2] O=fifo.mem[21]_SB_LUT4_I0_5_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[32][0] I3=fifo.mem[50]_SB_LUT4_I1_I2[2] O=fifo.mem[14]_SB_LUT4_I0_5_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[33]_SB_DFFE_Q_E Q=fifo.mem[33][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[33]_SB_DFFE_Q_E Q=fifo.mem[33][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[33]_SB_DFFE_Q_E Q=fifo.mem[33][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[33]_SB_DFFE_Q_E Q=fifo.mem[33][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[33]_SB_DFFE_Q_E Q=fifo.mem[33][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[33]_SB_DFFE_Q_E Q=fifo.mem[33][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[33]_SB_DFFE_Q_E Q=fifo.mem[33][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[33]_SB_DFFE_Q_E Q=fifo.mem[33][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[33]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[33][7] I1=fifo.mem[37][7] I2=fifo.mem[19]_SB_LUT4_I1_I2[2] I3=fifo.mem[62]_SB_LUT4_I0_I2[3] O=fifo.mem[33]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[33][5] I1=fifo.mem[39][5] I2=fifo.mem[62]_SB_LUT4_I0_I2[3] I3=fifo.mem[1]_SB_LUT4_I1_I2[2] O=fifo.mem[34]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[33][2] I1=fifo.mem[99][2] I2=fifo.mem[62]_SB_LUT4_I0_I2[3] I3=fifo.mem[20]_SB_LUT4_I1_O[1] O=fifo.mem[35]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[33][1] I1=fifo.mem[87][1] I2=fifo.mem[62]_SB_LUT4_I0_I2[3] I3=fifo.mem[46]_SB_LUT4_I0_I3[2] O=fifo.mem[95]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[33]_SB_LUT4_I0_O[0] I1=fifo.mem[33]_SB_LUT4_I0_O[1] I2=fifo.mem[33]_SB_LUT4_I0_O[2] I3=fifo.mem[33]_SB_LUT4_I0_O[3] O=fifo.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[34]_SB_DFFE_Q_E Q=fifo.mem[34][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[34]_SB_DFFE_Q_E Q=fifo.mem[34][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[34]_SB_DFFE_Q_E Q=fifo.mem[34][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[34]_SB_DFFE_Q_E Q=fifo.mem[34][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[34]_SB_DFFE_Q_E Q=fifo.mem[34][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[34]_SB_DFFE_Q_E Q=fifo.mem[34][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[34]_SB_DFFE_Q_E Q=fifo.mem[34][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[34]_SB_DFFE_Q_E Q=fifo.mem[34][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[34]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[34][5] I1=fifo.mem[54][5] I2=fifo.mem[57]_SB_LUT4_I0_I2[3] I3=fifo.mem[34]_SB_LUT4_I0_I3[3] O=fifo.mem[34]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[34][4] I1=fifo.mem[66][4] I2=fifo.mem[34]_SB_LUT4_I0_I3[2] I3=fifo.mem[34]_SB_LUT4_I0_I3[3] O=fifo.mem[89]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[34][2] I1=fifo.mem[88][2] I2=fifo.mem[34]_SB_LUT4_I0_I3[3] I3=fifo.mem[88]_SB_LUT4_I2_I3[3] O=fifo.mem[34]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[34]_SB_LUT4_I0_2_O[0] I1=fifo.mem[34]_SB_LUT4_I0_2_O[1] I2=fifo.mem[34]_SB_LUT4_I0_2_O[2] I3=fifo.mem[34]_SB_LUT4_I0_2_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[34][1] I1=fifo.mem[75][1] I2=fifo.mem[34]_SB_LUT4_I0_I3[3] I3=fifo.mem[29]_SB_LUT4_I1_I2[3] O=fifo.mem[2]_SB_LUT4_I1_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[34][0] I1=fifo.mem[55][0] I2=fifo.mem[34]_SB_LUT4_I0_I3[3] I3=fifo.mem[64]_SB_LUT4_I0_I2[2] O=fifo.mem[34]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[34]_SB_LUT4_I0_4_O[0] I1=fifo.mem[34]_SB_LUT4_I0_4_O[1] I2=fifo.mem[34]_SB_LUT4_I0_4_O[2] I3=fifo.mem[34]_SB_LUT4_I0_4_O[3] O=fifo.mem[95]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[34]_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[34]_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[35]_SB_DFFE_Q_E Q=fifo.mem[35][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[35]_SB_DFFE_Q_E Q=fifo.mem[35][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[35]_SB_DFFE_Q_E Q=fifo.mem[35][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[35]_SB_DFFE_Q_E Q=fifo.mem[35][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[35]_SB_DFFE_Q_E Q=fifo.mem[35][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[35]_SB_DFFE_Q_E Q=fifo.mem[35][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[35]_SB_DFFE_Q_E Q=fifo.mem[35][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[35]_SB_DFFE_Q_E Q=fifo.mem[35][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[35]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[35][5] I1=fifo.mem[40]_SB_LUT4_I0_I3[2] I2=fifo.mem[84]_SB_LUT4_I0_O[2] I3=fifo.mem[84]_SB_LUT4_I0_O[3] O=fifo.mem[35]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[35][3] I1=fifo.mem[40]_SB_LUT4_I0_I3[2] I2=fifo.mem[74]_SB_LUT4_I0_2_O[2] I3=fifo.mem[74]_SB_LUT4_I0_2_O[3] O=fifo.mem[0]_SB_LUT4_I0_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[35][2] I1=fifo.mem[48][2] I2=fifo.mem[48]_SB_LUT4_I0_I2[1] I3=fifo.mem[40]_SB_LUT4_I0_I3[2] O=fifo.mem[35]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[35]_SB_LUT4_I0_2_O[0] I1=fifo.mem[35]_SB_LUT4_I0_2_O[1] I2=fifo.mem[35]_SB_LUT4_I0_2_O[2] I3=fifo.mem[35]_SB_LUT4_I0_2_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[35][1] I1=fifo.mem[15][1] I2=fifo.mem[40]_SB_LUT4_I0_I3[2] I3=fifo.mem[23]_SB_LUT4_I0_I3[2] O=fifo.mem[5]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[35][0] I1=fifo.mem[37][0] I2=fifo.mem[19]_SB_LUT4_I1_I2[2] I3=fifo.mem[40]_SB_LUT4_I0_I3[2] O=fifo.mem[34]_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[28]_SB_LUT4_I1_O[0] I1=fifo.mem[28]_SB_LUT4_I1_O[1] I2=fifo.mem[28]_SB_LUT4_I1_O[2] I3=fifo.mem[28]_SB_LUT4_I1_O[3] O=fifo.mem[35]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[102]_SB_LUT4_I0_O[0] I1=fifo.mem[102]_SB_LUT4_I0_O[1] I2=fifo.mem[102]_SB_LUT4_I0_O[2] I3=fifo.mem[102]_SB_LUT4_I0_O[3] O=fifo.mem[35]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[34]_SB_LUT4_I0_O[0] I1=fifo.mem[34]_SB_LUT4_I0_O[1] I2=fifo.mem[34]_SB_LUT4_I0_O[2] I3=fifo.mem[34]_SB_LUT4_I0_O[3] O=fifo.mem[35]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[36]_SB_DFFE_Q_E Q=fifo.mem[36][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[36]_SB_DFFE_Q_E Q=fifo.mem[36][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[36]_SB_DFFE_Q_E Q=fifo.mem[36][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[36]_SB_DFFE_Q_E Q=fifo.mem[36][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[36]_SB_DFFE_Q_E Q=fifo.mem[36][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[36]_SB_DFFE_Q_E Q=fifo.mem[36][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[36]_SB_DFFE_Q_E Q=fifo.mem[36][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[36]_SB_DFFE_Q_E Q=fifo.mem[36][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[36]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[36][7] I1=fifo.mem[96]_SB_LUT4_I1_I3[3] I2=fifo.mem[61]_SB_LUT4_I0_O[2] I3=fifo.mem[61]_SB_LUT4_I0_O[3] O=fifo.mem[36]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[36][6] I1=fifo.mem[34][6] I2=fifo.mem[96]_SB_LUT4_I1_I3[3] I3=fifo.mem[34]_SB_LUT4_I0_I3[3] O=fifo.mem[63]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[36][4] I1=fifo.mem[96][4] I2=fifo.mem[96]_SB_LUT4_I1_I3[2] I3=fifo.mem[96]_SB_LUT4_I1_I3[3] O=fifo.mem[37]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[36][1] I1=fifo.mem[109][1] I2=fifo.mem[96]_SB_LUT4_I1_I3[3] I3=fifo.mem[78]_SB_LUT4_I1_I3[1] O=fifo.mem[6]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[36][0] I1=fifo.mem[54][0] I2=fifo.mem[57]_SB_LUT4_I0_I2[3] I3=fifo.mem[96]_SB_LUT4_I1_I3[3] O=fifo.mem[34]_SB_LUT4_I0_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[37]_SB_DFFE_Q_E Q=fifo.mem[37][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[37]_SB_DFFE_Q_E Q=fifo.mem[37][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[37]_SB_DFFE_Q_E Q=fifo.mem[37][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[37]_SB_DFFE_Q_E Q=fifo.mem[37][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[37]_SB_DFFE_Q_E Q=fifo.mem[37][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[37]_SB_DFFE_Q_E Q=fifo.mem[37][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[37]_SB_DFFE_Q_E Q=fifo.mem[37][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[37]_SB_DFFE_Q_E Q=fifo.mem[37][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[37]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[37][6] I1=fifo.mem[39][6] I2=fifo.mem[19]_SB_LUT4_I1_I2[2] I3=fifo.mem[1]_SB_LUT4_I1_I2[2] O=fifo.mem[37]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[37][5] I1=fifo.mem[113][5] I2=fifo.mem[19]_SB_LUT4_I1_I2[2] I3=fifo.mem[51]_SB_LUT4_I0_I2[3] O=fifo.mem[37]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[37]_SB_LUT4_I0_1_O[0] I1=fifo.mem[37]_SB_LUT4_I0_1_O[1] I2=fifo.mem[37]_SB_LUT4_I0_1_O[2] I3=fifo.mem[37]_SB_LUT4_I0_1_O[3] O=fifo.mem[6]_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[37][3] I1=fifo.mem[36][3] I2=fifo.mem[96]_SB_LUT4_I1_I3[3] I3=fifo.mem[19]_SB_LUT4_I1_I2[2] O=fifo.mem[38]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[103][4] I1=fifo.mem[37][4] I2=fifo.mem[19]_SB_LUT4_I1_I2[2] I3=fifo.mem[19]_SB_LUT4_I1_I2[3] O=fifo.mem[37]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[37]_SB_LUT4_I1_O[0] I1=fifo.mem[37]_SB_LUT4_I1_O[1] I2=fifo.mem[37]_SB_LUT4_I1_O[2] I3=fifo.mem[37]_SB_LUT4_I1_O[3] O=fifo.mem[37]_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[38]_SB_DFFE_Q_E Q=fifo.mem[38][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[38]_SB_DFFE_Q_E Q=fifo.mem[38][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[38]_SB_DFFE_Q_E Q=fifo.mem[38][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[38]_SB_DFFE_Q_E Q=fifo.mem[38][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[38]_SB_DFFE_Q_E Q=fifo.mem[38][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[38]_SB_DFFE_Q_E Q=fifo.mem[38][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[38]_SB_DFFE_Q_E Q=fifo.mem[38][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[38]_SB_DFFE_Q_E Q=fifo.mem[38][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[38]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[38][7] I1=fifo.mem[64][7] I2=fifo.mem[62]_SB_LUT4_I0_I2[2] I3=fifo.mem[64]_SB_LUT4_I0_I3[1] O=fifo.mem[33]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[38][5] I1=fifo.mem[41][5] I2=fifo.mem[62]_SB_LUT4_I0_I2[2] I3=fifo.mem[64]_SB_LUT4_I0_I2[3] O=fifo.mem[37]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[38][4] I1=fifo.mem[33][4] I2=fifo.mem[62]_SB_LUT4_I0_I2[2] I3=fifo.mem[62]_SB_LUT4_I0_I2[3] O=fifo.mem[37]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[38][3] I1=fifo.mem[33][3] I2=fifo.mem[62]_SB_LUT4_I0_I2[2] I3=fifo.mem[62]_SB_LUT4_I0_I2[3] O=fifo.mem[38]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[38][2] I1=fifo.mem[78][2] I2=fifo.mem[62]_SB_LUT4_I0_I2[2] I3=fifo.mem[78]_SB_LUT4_I1_I2[3] O=fifo.mem[34]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[38][1] I1=fifo.mem[39][1] I2=fifo.mem[62]_SB_LUT4_I0_I2[2] I3=fifo.mem[1]_SB_LUT4_I1_I2[2] O=fifo.mem[63]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[38][0] I1=fifo.mem[121][0] I2=fifo.mem[52]_SB_LUT4_I1_I3[2] I3=fifo.mem[62]_SB_LUT4_I0_I2[2] O=fifo.mem[47]_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[39]_SB_DFFE_Q_E Q=fifo.mem[39][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[39]_SB_DFFE_Q_E Q=fifo.mem[39][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[39]_SB_DFFE_Q_E Q=fifo.mem[39][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[39]_SB_DFFE_Q_E Q=fifo.mem[39][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[39]_SB_DFFE_Q_E Q=fifo.mem[39][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[39]_SB_DFFE_Q_E Q=fifo.mem[39][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[39]_SB_DFFE_Q_E Q=fifo.mem[39][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[39]_SB_DFFE_Q_E Q=fifo.mem[39][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[39]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[39][7] I1=fifo.mem[70][7] I2=fifo.mem[1]_SB_LUT4_I1_I2[2] I3=fifo.mem[31]_SB_LUT4_I0_I3[3] O=fifo.mem[15]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[39][3] I1=fifo.mem[101][3] I2=fifo.mem[46]_SB_LUT4_I1_I2[2] I3=fifo.mem[1]_SB_LUT4_I1_I2[2] O=fifo.mem[84]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[39][2] I1=fifo.mem[12][2] I2=fifo.mem[1]_SB_LUT4_I1_I2[2] I3=fifo.mem[4]_SB_LUT4_I1_I2[3] O=fifo.mem[52]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[39][0] I1=fifo.mem[66][0] I2=fifo.mem[34]_SB_LUT4_I0_I3[2] I3=fifo.mem[1]_SB_LUT4_I1_I2[2] O=fifo.mem[34]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[3]_SB_DFFE_Q_E Q=fifo.mem[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[3]_SB_DFFE_Q_E Q=fifo.mem[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[3]_SB_DFFE_Q_E Q=fifo.mem[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[3]_SB_DFFE_Q_E Q=fifo.mem[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[3]_SB_DFFE_Q_E Q=fifo.mem[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[3]_SB_DFFE_Q_E Q=fifo.mem[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[3]_SB_DFFE_Q_E Q=fifo.mem[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[3]_SB_DFFE_Q_E Q=fifo.mem[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[3]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[3][6] I1=fifo.mem[8]_SB_LUT4_I1_I3[2] I2=fifo.mem[8]_SB_LUT4_I0_O[2] I3=fifo.mem[8]_SB_LUT4_I0_O[3] O=fifo.mem[3]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[3][5] I1=fifo.mem[13][5] I2=fifo.mem[8]_SB_LUT4_I1_I3[2] I3=fifo.mem[5]_SB_LUT4_I0_I3[3] O=fifo.mem[18]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[3][4] I1=fifo.mem[8][4] I2=fifo.mem[8]_SB_LUT4_I1_I3[2] I3=fifo.mem[8]_SB_LUT4_I1_I3[3] O=fifo.mem[19]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[3][3] I1=fifo.mem[8][3] I2=fifo.mem[8]_SB_LUT4_I1_I3[2] I3=fifo.mem[8]_SB_LUT4_I1_I3[3] O=fifo.mem[3]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[3]_SB_LUT4_I0_3_O[0] I1=fifo.mem[3]_SB_LUT4_I0_3_O[1] I2=fifo.mem[3]_SB_LUT4_I0_3_O[2] I3=fifo.mem[3]_SB_LUT4_I0_3_O[3] O=fifo.mem[59]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[3][2] I1=fifo.mem[118][2] I2=fifo.mem[55]_SB_LUT4_I1_I2[3] I3=fifo.mem[8]_SB_LUT4_I1_I3[2] O=fifo.mem[44]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[3][1] I1=fifo.mem[118][1] I2=fifo.mem[55]_SB_LUT4_I1_I2[3] I3=fifo.mem[8]_SB_LUT4_I1_I3[2] O=fifo.mem[68]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[3][0] I1=fifo.mem[112][0] I2=fifo.mem[98]_SB_LUT4_I1_I2[2] I3=fifo.mem[8]_SB_LUT4_I1_I3[2] O=fifo.mem[6]_SB_LUT4_I0_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[40]_SB_DFFE_Q_E Q=fifo.mem[40][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[40]_SB_DFFE_Q_E Q=fifo.mem[40][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[40]_SB_DFFE_Q_E Q=fifo.mem[40][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[40]_SB_DFFE_Q_E Q=fifo.mem[40][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[40]_SB_DFFE_Q_E Q=fifo.mem[40][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[40]_SB_DFFE_Q_E Q=fifo.mem[40][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[40]_SB_DFFE_Q_E Q=fifo.mem[40][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[40]_SB_DFFE_Q_E Q=fifo.mem[40][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[40]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[40][5] I1=fifo.mem[47][5] I2=fifo.mem[79]_SB_LUT4_I0_2_O[1] I3=fifo.mem[40]_SB_LUT4_I0_I3[3] O=fifo.mem[6]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[40][4] I1=fifo.mem[35][4] I2=fifo.mem[40]_SB_LUT4_I0_I3[2] I3=fifo.mem[40]_SB_LUT4_I0_I3[3] O=fifo.mem[37]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[40][3] I1=fifo.mem[86][3] I2=fifo.mem[40]_SB_LUT4_I0_I3[3] I3=fifo.mem[53]_SB_LUT4_I0_I3[3] O=fifo.mem[40]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[40][2] I1=fifo.mem[83][2] I2=fifo.mem[88]_SB_LUT4_I2_I3[2] I3=fifo.mem[40]_SB_LUT4_I0_I3[3] O=fifo.mem[35]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[40][1] I1=fifo.mem[83][1] I2=fifo.mem[88]_SB_LUT4_I2_I3[2] I3=fifo.mem[40]_SB_LUT4_I0_I3[3] O=fifo.mem[5]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[40][0] I1=fifo.mem[126][0] I2=fifo.mem[40]_SB_LUT4_I0_I3[3] I3=fifo.mem[90]_SB_LUT4_I1_I2[2] O=fifo.mem[1]_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[40]_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[41]_SB_DFFE_Q_E Q=fifo.mem[41][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[41]_SB_DFFE_Q_E Q=fifo.mem[41][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[41]_SB_DFFE_Q_E Q=fifo.mem[41][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[41]_SB_DFFE_Q_E Q=fifo.mem[41][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[41]_SB_DFFE_Q_E Q=fifo.mem[41][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[41]_SB_DFFE_Q_E Q=fifo.mem[41][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[41]_SB_DFFE_Q_E Q=fifo.mem[41][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[41]_SB_DFFE_Q_E Q=fifo.mem[41][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[41]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[41][7] I1=fifo.mem[46][7] I2=fifo.mem[46]_SB_LUT4_I1_I3[3] I3=fifo.mem[64]_SB_LUT4_I0_I2[3] O=fifo.mem[55]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[41][2] I1=fifo.mem[95][2] I2=fifo.mem[95]_SB_LUT4_I1_I2[3] I3=fifo.mem[64]_SB_LUT4_I0_I2[3] O=fifo.mem[2]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[41][1] I1=fifo.mem[64]_SB_LUT4_I0_I2[3] I2=fifo.mem[77]_SB_LUT4_I0_3_O[2] I3=fifo.mem[77]_SB_LUT4_I0_3_O[3] O=fifo.mem[9]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[42]_SB_DFFE_Q_E Q=fifo.mem[42][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[42]_SB_DFFE_Q_E Q=fifo.mem[42][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[42]_SB_DFFE_Q_E Q=fifo.mem[42][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[42]_SB_DFFE_Q_E Q=fifo.mem[42][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[42]_SB_DFFE_Q_E Q=fifo.mem[42][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[42]_SB_DFFE_Q_E Q=fifo.mem[42][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[42]_SB_DFFE_Q_E Q=fifo.mem[42][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[42]_SB_DFFE_Q_E Q=fifo.mem[42][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[90]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[42]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[42][7] I1=fifo.mem[44][7] I2=fifo.mem[44]_SB_LUT4_I1_I2[2] I3=fifo.mem[44]_SB_LUT4_I1_I2[3] O=fifo.mem[55]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[42][6] I1=fifo.mem[44][6] I2=fifo.mem[44]_SB_LUT4_I1_I2[2] I3=fifo.mem[44]_SB_LUT4_I1_I2[3] O=fifo.mem[29]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[42][4] I1=fifo.mem[84][4] I2=fifo.mem[84]_SB_LUT4_I0_I1[2] I3=fifo.mem[44]_SB_LUT4_I1_I2[3] O=fifo.mem[47]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[42][3] I1=fifo.mem[91][3] I2=fifo.mem[91]_SB_LUT4_I0_I3[2] I3=fifo.mem[44]_SB_LUT4_I1_I2[3] O=fifo.mem[42]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[42]_SB_LUT4_I0_3_O[0] I1=fifo.mem[42]_SB_LUT4_I0_3_O[1] I2=fifo.mem[42]_SB_LUT4_I0_3_O[2] I3=fifo.mem[42]_SB_LUT4_I0_3_O[3] O=fifo.mem[59]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[42][2] I1=fifo.mem[45][2] I2=fifo.mem[45]_SB_LUT4_I2_I3[3] I3=fifo.mem[44]_SB_LUT4_I1_I2[3] O=fifo.mem[46]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[42][0] I1=fifo.mem[98][0] I2=fifo.mem[44]_SB_LUT4_I1_I2[3] I3=fifo.mem[98]_SB_LUT4_I1_I2[3] O=fifo.mem[123]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[43]_SB_DFFE_Q_E Q=fifo.mem[43][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[43]_SB_DFFE_Q_E Q=fifo.mem[43][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[43]_SB_DFFE_Q_E Q=fifo.mem[43][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[43]_SB_DFFE_Q_E Q=fifo.mem[43][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[43]_SB_DFFE_Q_E Q=fifo.mem[43][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[43]_SB_DFFE_Q_E Q=fifo.mem[43][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[43]_SB_DFFE_Q_E Q=fifo.mem[43][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[43]_SB_DFFE_Q_E Q=fifo.mem[43][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[43]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[43]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=rstn_btn I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I2=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I2[3] O=fifo.mem[43]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[43][7] I1=fifo.mem[82][7] I2=fifo.mem[46]_SB_LUT4_I0_I3[3] I3=fifo.mem[43]_SB_LUT4_I1_I3[3] O=fifo.mem[45]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[43][5] I1=fifo.mem[90][5] I2=fifo.mem[90]_SB_LUT4_I1_I3[3] I3=fifo.mem[43]_SB_LUT4_I1_I3[3] O=fifo.mem[6]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[43][3] I1=fifo.mem[94][3] I2=fifo.mem[63]_SB_LUT4_I1_I2[2] I3=fifo.mem[43]_SB_LUT4_I1_I3[3] O=fifo.mem[42]_SB_LUT4_I0_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[43][1] I1=fifo.mem[44][1] I2=fifo.mem[44]_SB_LUT4_I1_I2[2] I3=fifo.mem[43]_SB_LUT4_I1_I3[3] O=fifo.mem[25]_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[43][0] I1=fifo.mem[41][0] I2=fifo.mem[43]_SB_LUT4_I1_I3[3] I3=fifo.mem[64]_SB_LUT4_I0_I2[3] O=fifo.mem[43]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[119][6] I1=fifo.mem[43][6] I2=fifo.mem[93]_SB_LUT4_I1_I2[2] I3=fifo.mem[43]_SB_LUT4_I1_I3[3] O=fifo.mem[43]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[43]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[43]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=fifo.mem[43]_SB_LUT4_I1_O[0] I1=fifo.mem[43]_SB_LUT4_I1_O[1] I2=fifo.mem[43]_SB_LUT4_I1_O[2] I3=fifo.mem[43]_SB_LUT4_I1_O[3] O=fifo.mem[30]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[44]_SB_DFFE_Q_E Q=fifo.mem[44][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[44]_SB_DFFE_Q_E Q=fifo.mem[44][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[44]_SB_DFFE_Q_E Q=fifo.mem[44][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[44]_SB_DFFE_Q_E Q=fifo.mem[44][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[44]_SB_DFFE_Q_E Q=fifo.mem[44][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[44]_SB_DFFE_Q_E Q=fifo.mem[44][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[44]_SB_DFFE_Q_E Q=fifo.mem[44][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[44]_SB_DFFE_Q_E Q=fifo.mem[44][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[44]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[44]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=rstn_btn I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I3=fifo.mem[108]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] O=fifo.mem[44]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[44][5] I1=fifo.mem[42][5] I2=fifo.mem[44]_SB_LUT4_I1_I2[2] I3=fifo.mem[44]_SB_LUT4_I1_I2[3] O=fifo.mem[44]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[44][4] I1=fifo.mem[44]_SB_LUT4_I1_I2[2] I2=fifo.mem[48]_SB_LUT4_I2_O[2] I3=fifo.mem[48]_SB_LUT4_I2_O[3] O=fifo.mem[44]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[44]_SB_LUT4_I0_1_O[0] I1=fifo.mem[44]_SB_LUT4_I0_1_O[1] I2=fifo.mem[44]_SB_LUT4_I0_1_O[2] I3=fifo.mem[44]_SB_LUT4_I0_1_O[3] O=fifo.mem[44]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[37]_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=fifo.mem[37]_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=fifo.mem[37]_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=fifo.mem[37]_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=fifo.mem[44]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[9]_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=fifo.mem[9]_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=fifo.mem[9]_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=fifo.mem[9]_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=fifo.mem[44]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[78]_SB_LUT4_I0_2_O[0] I1=fifo.mem[78]_SB_LUT4_I0_2_O[1] I2=fifo.mem[78]_SB_LUT4_I0_2_O[2] I3=fifo.mem[78]_SB_LUT4_I0_2_O[3] O=fifo.mem[44]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[44][3] I1=fifo.mem[54][3] I2=fifo.mem[44]_SB_LUT4_I1_I2[2] I3=fifo.mem[57]_SB_LUT4_I0_I2[3] O=fifo.mem[44]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[44]_SB_LUT4_I0_2_O[0] I1=fifo.mem[44]_SB_LUT4_I0_2_O[1] I2=fifo.mem[44]_SB_LUT4_I0_2_O[2] I3=fifo.mem[44]_SB_LUT4_I0_2_O[3] O=fifo.mem[15]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[44]_SB_LUT4_I0_O[0] I1=fifo.mem[44]_SB_LUT4_I0_O[1] I2=fifo.mem[44]_SB_LUT4_I0_O[2] I3=fifo.mem[44]_SB_LUT4_I0_O[3] O=fifo.mem[8]_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[111][2] I1=fifo.mem[44][2] I2=fifo.mem[44]_SB_LUT4_I1_I2[2] I3=fifo.mem[44]_SB_LUT4_I1_I3[3] O=fifo.mem[44]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[3] O=fifo.mem[44]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[44]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[44]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[45]_SB_DFFE_Q_E Q=fifo.mem[45][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[45]_SB_DFFE_Q_E Q=fifo.mem[45][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[45]_SB_DFFE_Q_E Q=fifo.mem[45][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[45]_SB_DFFE_Q_E Q=fifo.mem[45][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[45]_SB_DFFE_Q_E Q=fifo.mem[45][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[45]_SB_DFFE_Q_E Q=fifo.mem[45][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[45]_SB_DFFE_Q_E Q=fifo.mem[45][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[45]_SB_DFFE_Q_E Q=fifo.mem[45][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[45]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[45][5] I1=fifo.mem[36][5] I2=fifo.mem[96]_SB_LUT4_I1_I3[3] I3=fifo.mem[45]_SB_LUT4_I2_I3[3] O=fifo.mem[46]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[45][4] I1=fifo.mem[77][4] I2=fifo.mem[45]_SB_LUT4_I2_I3[2] I3=fifo.mem[45]_SB_LUT4_I2_I3[3] O=fifo.mem[44]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[45][3] I1=fifo.mem[41][3] I2=fifo.mem[45]_SB_LUT4_I2_I3[3] I3=fifo.mem[64]_SB_LUT4_I0_I2[3] O=fifo.mem[42]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[45][0] I1=fifo.mem[111][0] I2=fifo.mem[45]_SB_LUT4_I2_I3[3] I3=fifo.mem[44]_SB_LUT4_I1_I3[3] O=fifo.mem[51]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[117][7] I1=fifo.mem[45][7] I2=fifo.mem[45]_SB_LUT4_I2_I3[3] I3=fifo.mem[99]_SB_LUT4_I0_1_O[1] O=fifo.mem[45]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[45][1] I3=fifo.mem[45]_SB_LUT4_I2_I3[3] O=fifo.mem[45]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[45]_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[45]_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[46]_SB_DFFE_Q_E Q=fifo.mem[46][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[46]_SB_DFFE_Q_E Q=fifo.mem[46][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[46]_SB_DFFE_Q_E Q=fifo.mem[46][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[46]_SB_DFFE_Q_E Q=fifo.mem[46][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[46]_SB_DFFE_Q_E Q=fifo.mem[46][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[46]_SB_DFFE_Q_E Q=fifo.mem[46][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[46]_SB_DFFE_Q_E Q=fifo.mem[46][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[46]_SB_DFFE_Q_E Q=fifo.mem[46][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[46]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[46][5] I1=fifo.mem[82][5] I2=fifo.mem[46]_SB_LUT4_I1_I3[3] I3=fifo.mem[46]_SB_LUT4_I0_I3[3] O=fifo.mem[46]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[46][4] I1=fifo.mem[73][4] I2=fifo.mem[46]_SB_LUT4_I1_I3[2] I3=fifo.mem[46]_SB_LUT4_I1_I3[3] O=fifo.mem[76]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[46][3] I1=fifo.mem[47][3] I2=fifo.mem[79]_SB_LUT4_I0_2_O[1] I3=fifo.mem[46]_SB_LUT4_I1_I3[3] O=fifo.mem[46]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[46][0] I1=fifo.mem[102][0] I2=fifo.mem[46]_SB_LUT4_I1_I3[3] I3=fifo.mem[71]_SB_LUT4_I1_I2[2] O=fifo.mem[1]_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[46]_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[46]_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=fifo.mem[46]_SB_LUT4_I0_O[0] I1=fifo.mem[46]_SB_LUT4_I0_O[1] I2=fifo.mem[46]_SB_LUT4_I0_O[2] I3=fifo.mem[46]_SB_LUT4_I0_O[3] O=fifo.mem[6]_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[101][2] I1=fifo.mem[46][2] I2=fifo.mem[46]_SB_LUT4_I1_I2[2] I3=fifo.mem[46]_SB_LUT4_I1_I3[3] O=fifo.mem[46]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[46]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[46]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[23]_SB_LUT4_I0_I3_SB_LUT4_O_I3[1] O=fifo.mem[46]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=fifo.mem[46]_SB_LUT4_I1_O[0] I1=fifo.mem[46]_SB_LUT4_I1_O[1] I2=fifo.mem[46]_SB_LUT4_I1_O[2] I3=fifo.mem[46]_SB_LUT4_I1_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[47]_SB_DFFE_Q_E Q=fifo.mem[47][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[47]_SB_DFFE_Q_E Q=fifo.mem[47][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[47]_SB_DFFE_Q_E Q=fifo.mem[47][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[47]_SB_DFFE_Q_E Q=fifo.mem[47][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[47]_SB_DFFE_Q_E Q=fifo.mem[47][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[47]_SB_DFFE_Q_E Q=fifo.mem[47][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[47]_SB_DFFE_Q_E Q=fifo.mem[47][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[47]_SB_DFFE_Q_E Q=fifo.mem[47][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] O=fifo.mem[47]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[47][7] I1=fifo.mem[48][7] I2=fifo.mem[48]_SB_LUT4_I0_I2[1] I3=fifo.mem[79]_SB_LUT4_I0_2_O[1] O=fifo.mem[2]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[47][6] I1=fifo.mem[50][6] I2=fifo.mem[50]_SB_LUT4_I1_I2[3] I3=fifo.mem[79]_SB_LUT4_I0_2_O[1] O=fifo.mem[77]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[47][4] I1=fifo.mem[79]_SB_LUT4_I0_2_O[1] I2=fifo.mem[79]_SB_LUT4_I0_2_O[2] I3=fifo.mem[79]_SB_LUT4_I0_2_O[3] O=fifo.mem[47]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[47]_SB_LUT4_I0_2_O[0] I1=fifo.mem[47]_SB_LUT4_I0_2_O[1] I2=fifo.mem[47]_SB_LUT4_I0_2_O[2] I3=fifo.mem[47]_SB_LUT4_I0_2_O[3] O=fifo.mem[44]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[76]_SB_LUT4_I0_O[0] I1=fifo.mem[76]_SB_LUT4_I0_O[1] I2=fifo.mem[76]_SB_LUT4_I0_O[2] I3=fifo.mem[76]_SB_LUT4_I0_O[3] O=fifo.mem[47]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[47][1] I1=fifo.mem[104][1] I2=fifo.mem[104]_SB_LUT4_I0_I2[2] I3=fifo.mem[79]_SB_LUT4_I0_2_O[1] O=fifo.mem[90]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[47][0] I1=fifo.mem[84][0] I2=fifo.mem[84]_SB_LUT4_I0_I1[2] I3=fifo.mem[79]_SB_LUT4_I0_2_O[1] O=fifo.mem[47]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[47]_SB_LUT4_I0_4_O[0] I1=fifo.mem[47]_SB_LUT4_I0_4_O[1] I2=fifo.mem[47]_SB_LUT4_I0_4_O[2] I3=fifo.mem[47]_SB_LUT4_I0_4_O[3] O=fifo.mem[0]_SB_LUT4_I0_7_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[48]_SB_DFFE_Q_E Q=fifo.mem[48][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[48]_SB_DFFE_Q_E Q=fifo.mem[48][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[48]_SB_DFFE_Q_E Q=fifo.mem[48][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[48]_SB_DFFE_Q_E Q=fifo.mem[48][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[48]_SB_DFFE_Q_E Q=fifo.mem[48][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[48]_SB_DFFE_Q_E Q=fifo.mem[48][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[48]_SB_DFFE_Q_E Q=fifo.mem[48][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[48]_SB_DFFE_Q_E Q=fifo.mem[48][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[48]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[48][3] I1=fifo.mem[51][3] I2=fifo.mem[48]_SB_LUT4_I0_I2[1] I3=fifo.mem[9]_SB_LUT4_I1_I2[2] O=fifo.mem[31]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[48][1] I1=fifo.mem[92][1] I2=fifo.mem[48]_SB_LUT4_I0_I2[1] I3=fifo.mem[95]_SB_LUT4_I1_I2[2] O=fifo.mem[9]_SB_LUT4_I0_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[48][0] I1=fifo.mem[61][0] I2=fifo.mem[57]_SB_LUT4_I0_I2[2] I3=fifo.mem[48]_SB_LUT4_I0_I2[1] O=fifo.mem[74]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[3] O=fifo.mem[48]_SB_LUT4_I0_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[48][4] I3=fifo.mem[48]_SB_LUT4_I0_I2[1] O=fifo.mem[48]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[49]_SB_DFFE_Q_E Q=fifo.mem[49][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[49]_SB_DFFE_Q_E Q=fifo.mem[49][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[49]_SB_DFFE_Q_E Q=fifo.mem[49][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[49]_SB_DFFE_Q_E Q=fifo.mem[49][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[49]_SB_DFFE_Q_E Q=fifo.mem[49][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[49]_SB_DFFE_Q_E Q=fifo.mem[49][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[49]_SB_DFFE_Q_E Q=fifo.mem[49][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[49]_SB_DFFE_Q_E Q=fifo.mem[49][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[49]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[49][7] I1=fifo.mem[53][7] I2=fifo.mem[53]_SB_LUT4_I0_I3[2] I3=fifo.mem[52]_SB_LUT4_I1_I2[3] O=fifo.mem[86]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[49][6] I1=fifo.mem[52]_SB_LUT4_I1_I2[3] I2=fifo.mem[93]_SB_LUT4_I0_O[2] I3=fifo.mem[93]_SB_LUT4_I0_O[3] O=fifo.mem[30]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[123][3] I1=fifo.mem[49][3] I2=fifo.mem[52]_SB_LUT4_I1_I2[3] I3=fifo.mem[49]_SB_LUT4_I1_I3[3] O=fifo.mem[49]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[104][2] I1=fifo.mem[49][2] I2=fifo.mem[104]_SB_LUT4_I0_I2[2] I3=fifo.mem[52]_SB_LUT4_I1_I2[3] O=fifo.mem[7]_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[49]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[49]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[49]_SB_LUT4_I1_O[0] I1=fifo.mem[49]_SB_LUT4_I1_O[1] I2=fifo.mem[49]_SB_LUT4_I1_O[2] I3=fifo.mem[49]_SB_LUT4_I1_O[3] O=fifo.mem[59]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[4]_SB_DFFE_Q_E Q=fifo.mem[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[4]_SB_DFFE_Q_E Q=fifo.mem[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[4]_SB_DFFE_Q_E Q=fifo.mem[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[4]_SB_DFFE_Q_E Q=fifo.mem[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[4]_SB_DFFE_Q_E Q=fifo.mem[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[4]_SB_DFFE_Q_E Q=fifo.mem[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[4]_SB_DFFE_Q_E Q=fifo.mem[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[4]_SB_DFFE_Q_E Q=fifo.mem[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[4]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[4][7] I1=fifo.mem[8][7] I2=fifo.mem[4]_SB_LUT4_I1_I3[3] I3=fifo.mem[8]_SB_LUT4_I1_I3[3] O=fifo.mem[4]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[4][6] I1=fifo.mem[2][6] I2=fifo.mem[4]_SB_LUT4_I1_I3[3] I3=fifo.mem[2]_SB_LUT4_I2_I3[2] O=fifo.mem[77]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[4][5] I1=fifo.mem[10][5] I2=fifo.mem[4]_SB_LUT4_I1_I3[3] I3=fifo.mem[5]_SB_LUT4_I0_I3[2] O=fifo.mem[4]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[4][4] I1=fifo.mem[23][4] I2=fifo.mem[4]_SB_LUT4_I1_I3[2] I3=fifo.mem[4]_SB_LUT4_I1_I3[3] O=fifo.mem[98]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[4][0] I1=fifo.mem[4]_SB_LUT4_I1_I3[3] I2=fifo.mem[7]_SB_LUT4_I0_4_O[2] I3=fifo.mem[7]_SB_LUT4_I0_4_O[3] O=fifo.mem[4]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[4]_SB_LUT4_I0_O[0] I1=fifo.mem[4]_SB_LUT4_I0_O[1] I2=fifo.mem[4]_SB_LUT4_I0_O[2] I3=fifo.mem[4]_SB_LUT4_I0_O[3] O=fifo.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[16][3] I1=fifo.mem[4][3] I2=fifo.mem[4]_SB_LUT4_I1_I2[2] I3=fifo.mem[4]_SB_LUT4_I1_I3[3] O=fifo.mem[4]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[18][2] I1=fifo.mem[4][2] I2=fifo.mem[44]_SB_LUT4_I1_I3[2] I3=fifo.mem[4]_SB_LUT4_I1_I3[3] O=fifo.mem[52]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[12][1] I1=fifo.mem[4][1] I2=fifo.mem[4]_SB_LUT4_I1_I3[3] I3=fifo.mem[4]_SB_LUT4_I1_I2[3] O=fifo.mem[4]_SB_LUT4_I1_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[3] O=fifo.mem[4]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[4]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[4]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[84]_SB_LUT4_I0_I1_SB_LUT4_O_I3[1] O=fifo.mem[4]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[4]_SB_LUT4_I1_O[0] I1=fifo.mem[4]_SB_LUT4_I1_O[1] I2=fifo.mem[4]_SB_LUT4_I1_O[2] I3=fifo.mem[4]_SB_LUT4_I1_O[3] O=fifo.mem[15]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[50]_SB_DFFE_Q_E Q=fifo.mem[50][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[50]_SB_DFFE_Q_E Q=fifo.mem[50][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[50]_SB_DFFE_Q_E Q=fifo.mem[50][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[50]_SB_DFFE_Q_E Q=fifo.mem[50][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[50]_SB_DFFE_Q_E Q=fifo.mem[50][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[50]_SB_DFFE_Q_E Q=fifo.mem[50][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[50]_SB_DFFE_Q_E Q=fifo.mem[50][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[50]_SB_DFFE_Q_E Q=fifo.mem[50][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[50]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[50][7] I1=fifo.mem[85][7] I2=fifo.mem[50]_SB_LUT4_I1_I2[3] I3=fifo.mem[85]_SB_LUT4_I0_I1[2] O=fifo.mem[54]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[50][5] I1=fifo.mem[49][5] I2=fifo.mem[50]_SB_LUT4_I1_I2[3] I3=fifo.mem[52]_SB_LUT4_I1_I2[3] O=fifo.mem[8]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[50][4] I1=fifo.mem[32][4] I2=fifo.mem[50]_SB_LUT4_I1_I2[2] I3=fifo.mem[50]_SB_LUT4_I1_I2[3] O=fifo.mem[9]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[50][1] I1=fifo.mem[52][1] I2=fifo.mem[50]_SB_LUT4_I1_I2[3] I3=fifo.mem[52]_SB_LUT4_I1_I2[2] O=fifo.mem[2]_SB_LUT4_I1_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[50][0] I1=fifo.mem[25][0] I2=fifo.mem[25]_SB_LUT4_I2_I3[2] I3=fifo.mem[50]_SB_LUT4_I1_I2[3] O=fifo.mem[50]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[119][2] I1=fifo.mem[50][2] I2=fifo.mem[50]_SB_LUT4_I1_I2[3] I3=fifo.mem[93]_SB_LUT4_I1_I2[2] O=fifo.mem[50]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[50]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[3] O=fifo.mem[50]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=fifo.mem[50]_SB_LUT4_I1_O[0] I1=fifo.mem[50]_SB_LUT4_I1_O[1] I2=fifo.mem[50]_SB_LUT4_I1_O[2] I3=fifo.mem[50]_SB_LUT4_I1_O[3] O=fifo.mem[93]_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[51]_SB_DFFE_Q_E Q=fifo.mem[51][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[51]_SB_DFFE_Q_E Q=fifo.mem[51][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[51]_SB_DFFE_Q_E Q=fifo.mem[51][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[51]_SB_DFFE_Q_E Q=fifo.mem[51][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[51]_SB_DFFE_Q_E Q=fifo.mem[51][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[51]_SB_DFFE_Q_E Q=fifo.mem[51][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[51]_SB_DFFE_Q_E Q=fifo.mem[51][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[51]_SB_DFFE_Q_E Q=fifo.mem[51][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[51]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[51][0] I1=fifo.mem[113][0] I2=fifo.mem[51]_SB_LUT4_I0_I2[3] I3=fifo.mem[9]_SB_LUT4_I1_I2[2] O=fifo.mem[51]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[3] O=fifo.mem[51]_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[51]_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[51]_SB_LUT4_I0_O[0] I1=fifo.mem[51]_SB_LUT4_I0_O[1] I2=fifo.mem[51]_SB_LUT4_I0_O[2] I3=fifo.mem[51]_SB_LUT4_I0_O[3] O=fifo.mem[95]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[103][6] I1=fifo.mem[51][6] I2=fifo.mem[19]_SB_LUT4_I1_I2[3] I3=fifo.mem[9]_SB_LUT4_I1_I2[2] O=fifo.mem[51]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[52]_SB_DFFE_Q_E Q=fifo.mem[52][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[52]_SB_DFFE_Q_E Q=fifo.mem[52][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[52]_SB_DFFE_Q_E Q=fifo.mem[52][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[52]_SB_DFFE_Q_E Q=fifo.mem[52][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[52]_SB_DFFE_Q_E Q=fifo.mem[52][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[52]_SB_DFFE_Q_E Q=fifo.mem[52][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[52]_SB_DFFE_Q_E Q=fifo.mem[52][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[52]_SB_DFFE_Q_E Q=fifo.mem[52][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[52]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[52][4] I1=fifo.mem[49][4] I2=fifo.mem[52]_SB_LUT4_I1_I2[2] I3=fifo.mem[52]_SB_LUT4_I1_I2[3] O=fifo.mem[52]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[52][0] I1=fifo.mem[20][0] I2=fifo.mem[52]_SB_LUT4_I1_I2[2] I3=fifo.mem[7]_SB_LUT4_I0_I2[3] O=fifo.mem[52]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[52]_SB_LUT4_I0_1_O[0] I1=fifo.mem[52]_SB_LUT4_I0_1_O[1] I2=fifo.mem[52]_SB_LUT4_I0_1_O[2] I3=fifo.mem[52]_SB_LUT4_I0_1_O[3] O=fifo.mem[0]_SB_LUT4_I0_7_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[52]_SB_LUT4_I0_O[0] I1=fifo.mem[52]_SB_LUT4_I0_O[1] I2=fifo.mem[52]_SB_LUT4_I0_O[2] I3=fifo.mem[52]_SB_LUT4_I0_O[3] O=fifo.mem[37]_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[115][2] I1=fifo.mem[52][2] I2=fifo.mem[52]_SB_LUT4_I1_I2[2] I3=fifo.mem[52]_SB_LUT4_I1_I3[3] O=fifo.mem[52]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[84]_SB_LUT4_I0_I1_SB_LUT4_O_I3[1] O=fifo.mem[52]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[52]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[52]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[52][6] I3=fifo.mem[52]_SB_LUT4_I1_I2[2] O=fifo.mem[52]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[53]_SB_DFFE_Q_E Q=fifo.mem[53][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[53]_SB_DFFE_Q_E Q=fifo.mem[53][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[53]_SB_DFFE_Q_E Q=fifo.mem[53][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[53]_SB_DFFE_Q_E Q=fifo.mem[53][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[53]_SB_DFFE_Q_E Q=fifo.mem[53][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[53]_SB_DFFE_Q_E Q=fifo.mem[53][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[53]_SB_DFFE_Q_E Q=fifo.mem[53][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[53]_SB_DFFE_Q_E Q=fifo.mem[53][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[53]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[53][6] I1=fifo.mem[28][6] I2=fifo.mem[27]_SB_LUT4_I1_I2[2] I3=fifo.mem[53]_SB_LUT4_I0_I3[2] O=fifo.mem[7]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[53][4] I1=fifo.mem[86][4] I2=fifo.mem[53]_SB_LUT4_I0_I3[2] I3=fifo.mem[53]_SB_LUT4_I0_I3[3] O=fifo.mem[78]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[53][0] I1=fifo.mem[49][0] I2=fifo.mem[53]_SB_LUT4_I0_I3[2] I3=fifo.mem[52]_SB_LUT4_I1_I2[3] O=fifo.mem[6]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=fifo.mem[53]_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[54]_SB_DFFE_Q_E Q=fifo.mem[54][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[54]_SB_DFFE_Q_E Q=fifo.mem[54][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[54]_SB_DFFE_Q_E Q=fifo.mem[54][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[54]_SB_DFFE_Q_E Q=fifo.mem[54][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[54]_SB_DFFE_Q_E Q=fifo.mem[54][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[54]_SB_DFFE_Q_E Q=fifo.mem[54][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[54]_SB_DFFE_Q_E Q=fifo.mem[54][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[54]_SB_DFFE_Q_E Q=fifo.mem[54][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[54]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[54][7] I1=fifo.mem[52][7] I2=fifo.mem[52]_SB_LUT4_I1_I2[2] I3=fifo.mem[57]_SB_LUT4_I0_I2[3] O=fifo.mem[54]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[54][4] I1=fifo.mem[61][4] I2=fifo.mem[57]_SB_LUT4_I0_I2[2] I3=fifo.mem[57]_SB_LUT4_I0_I2[3] O=fifo.mem[76]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[54][2] I1=fifo.mem[43][2] I2=fifo.mem[57]_SB_LUT4_I0_I2[3] I3=fifo.mem[43]_SB_LUT4_I1_I3[3] O=fifo.mem[34]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[54][1] I1=fifo.mem[62][1] I2=fifo.mem[57]_SB_LUT4_I0_I2[3] I3=fifo.mem[76]_SB_LUT4_I0_I2[3] O=fifo.mem[54]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[54]_SB_LUT4_I0_O[0] I1=fifo.mem[54]_SB_LUT4_I0_O[1] I2=fifo.mem[54]_SB_LUT4_I0_O[2] I3=fifo.mem[54]_SB_LUT4_I0_O[3] O=fifo.mem[1]_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[55]_SB_DFFE_Q_E Q=fifo.mem[55][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[55]_SB_DFFE_Q_E Q=fifo.mem[55][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[55]_SB_DFFE_Q_E Q=fifo.mem[55][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[55]_SB_DFFE_Q_E Q=fifo.mem[55][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[55]_SB_DFFE_Q_E Q=fifo.mem[55][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[55]_SB_DFFE_Q_E Q=fifo.mem[55][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[55]_SB_DFFE_Q_E Q=fifo.mem[55][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[55]_SB_DFFE_Q_E Q=fifo.mem[55][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[55]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[55][5] I1=fifo.mem[81][5] I2=fifo.mem[64]_SB_LUT4_I0_I2[2] I3=fifo.mem[85]_SB_LUT4_I0_I1[3] O=fifo.mem[55]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[55][4] I1=fifo.mem[41][4] I2=fifo.mem[64]_SB_LUT4_I0_I2[2] I3=fifo.mem[64]_SB_LUT4_I0_I2[3] O=fifo.mem[47]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[55][2] I1=fifo.mem[92][2] I2=fifo.mem[95]_SB_LUT4_I1_I2[2] I3=fifo.mem[64]_SB_LUT4_I0_I2[2] O=fifo.mem[96]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[55][1] I1=fifo.mem[74][1] I2=fifo.mem[74]_SB_LUT4_I2_I3[2] I3=fifo.mem[64]_SB_LUT4_I0_I2[2] O=fifo.mem[84]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[106][7] I1=fifo.mem[55][7] I2=fifo.mem[55]_SB_LUT4_I1_I2[2] I3=fifo.mem[64]_SB_LUT4_I0_I2[2] O=fifo.mem[55]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[3] O=fifo.mem[55]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=fifo.mem[55]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[55]_SB_LUT4_I1_O[0] I1=fifo.mem[55]_SB_LUT4_I1_O[1] I2=fifo.mem[55]_SB_LUT4_I1_O[2] I3=fifo.mem[55]_SB_LUT4_I1_O[3] O=fifo.mem[1]_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[55][6] I3=fifo.mem[64]_SB_LUT4_I0_I2[2] O=fifo.mem[55]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[56]_SB_DFFE_Q_E Q=fifo.mem[56][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[56]_SB_DFFE_Q_E Q=fifo.mem[56][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[56]_SB_DFFE_Q_E Q=fifo.mem[56][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[56]_SB_DFFE_Q_E Q=fifo.mem[56][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[56]_SB_DFFE_Q_E Q=fifo.mem[56][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[56]_SB_DFFE_Q_E Q=fifo.mem[56][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[56]_SB_DFFE_Q_E Q=fifo.mem[56][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[56]_SB_DFFE_Q_E Q=fifo.mem[56][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[56]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[56][6] I1=fifo.mem[43]_SB_LUT4_I1_I3[2] I2=fifo.mem[51]_SB_LUT4_I1_O[2] I3=fifo.mem[51]_SB_LUT4_I1_O[3] O=fifo.mem[56]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[56][5] I1=fifo.mem[53][5] I2=fifo.mem[43]_SB_LUT4_I1_I3[2] I3=fifo.mem[53]_SB_LUT4_I0_I3[2] O=fifo.mem[34]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[56][4] I1=fifo.mem[43][4] I2=fifo.mem[43]_SB_LUT4_I1_I3[2] I3=fifo.mem[43]_SB_LUT4_I1_I3[3] O=fifo.mem[78]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[56][3] I1=fifo.mem[18][3] I2=fifo.mem[44]_SB_LUT4_I1_I3[2] I3=fifo.mem[43]_SB_LUT4_I1_I3[2] O=fifo.mem[49]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[56][2] I1=fifo.mem[76][2] I2=fifo.mem[76]_SB_LUT4_I0_I2[2] I3=fifo.mem[43]_SB_LUT4_I1_I3[2] O=fifo.mem[75]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[57]_SB_DFFE_Q_E Q=fifo.mem[57][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[57]_SB_DFFE_Q_E Q=fifo.mem[57][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[57]_SB_DFFE_Q_E Q=fifo.mem[57][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[57]_SB_DFFE_Q_E Q=fifo.mem[57][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[57]_SB_DFFE_Q_E Q=fifo.mem[57][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[57]_SB_DFFE_Q_E Q=fifo.mem[57][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[57]_SB_DFFE_Q_E Q=fifo.mem[57][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[57]_SB_DFFE_Q_E Q=fifo.mem[57][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[57]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[57][5] I1=fifo.mem[61][5] I2=fifo.mem[57]_SB_LUT4_I0_I2[2] I3=fifo.mem[57]_SB_LUT4_I2_I3[2] O=fifo.mem[75]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[57][4] I1=fifo.mem[124][4] I2=fifo.mem[57]_SB_LUT4_I2_I3[2] I3=fifo.mem[57]_SB_LUT4_I2_I3[3] O=fifo.mem[116]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[57][1] I1=fifo.mem[58][1] I2=fifo.mem[90]_SB_LUT4_I1_I3[2] I3=fifo.mem[57]_SB_LUT4_I2_I3[2] O=fifo.mem[6]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[57]_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=fifo.mem[57]_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[57][0] I3=fifo.mem[57]_SB_LUT4_I2_I3[2] O=fifo.mem[57]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[57]_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[57]_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[58]_SB_DFFE_Q_E Q=fifo.mem[58][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[58]_SB_DFFE_Q_E Q=fifo.mem[58][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[58]_SB_DFFE_Q_E Q=fifo.mem[58][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[58]_SB_DFFE_Q_E Q=fifo.mem[58][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[58]_SB_DFFE_Q_E Q=fifo.mem[58][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[58]_SB_DFFE_Q_E Q=fifo.mem[58][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[58]_SB_DFFE_Q_E Q=fifo.mem[58][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[58]_SB_DFFE_Q_E Q=fifo.mem[58][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[90]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[58]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[58][7] I1=fifo.mem[92][7] I2=fifo.mem[90]_SB_LUT4_I1_I3[2] I3=fifo.mem[95]_SB_LUT4_I1_I2[2] O=fifo.mem[12]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[58][6] I1=fifo.mem[64][6] I2=fifo.mem[90]_SB_LUT4_I1_I3[2] I3=fifo.mem[64]_SB_LUT4_I0_I3[1] O=fifo.mem[37]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[58][5] I1=fifo.mem[95][5] I2=fifo.mem[90]_SB_LUT4_I1_I3[2] I3=fifo.mem[95]_SB_LUT4_I1_I2[3] O=fifo.mem[37]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[58][3] I1=fifo.mem[29][3] I2=fifo.mem[90]_SB_LUT4_I1_I3[2] I3=fifo.mem[29]_SB_LUT4_I1_I2[2] O=fifo.mem[42]_SB_LUT4_I0_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[58][2] I1=fifo.mem[108][2] I2=fifo.mem[90]_SB_LUT4_I1_I3[2] I3=fifo.mem[13]_SB_LUT4_I1_I2[2] O=fifo.mem[58]_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[58]_SB_LUT4_I0_4_O[0] I1=fifo.mem[58]_SB_LUT4_I0_4_O[1] I2=fifo.mem[58]_SB_LUT4_I0_4_O[2] I3=fifo.mem[58]_SB_LUT4_I0_4_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[58][0] I1=fifo.mem[76][0] I2=fifo.mem[76]_SB_LUT4_I0_I2[2] I3=fifo.mem[90]_SB_LUT4_I1_I3[2] O=fifo.mem[8]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[59]_SB_DFFE_Q_E Q=fifo.mem[59][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[59]_SB_DFFE_Q_E Q=fifo.mem[59][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[59]_SB_DFFE_Q_E Q=fifo.mem[59][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[59]_SB_DFFE_Q_E Q=fifo.mem[59][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[59]_SB_DFFE_Q_E Q=fifo.mem[59][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[59]_SB_DFFE_Q_E Q=fifo.mem[59][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[59]_SB_DFFE_Q_E Q=fifo.mem[59][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[59]_SB_DFFE_Q_E Q=fifo.mem[59][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] I3=fifo.mem[91]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=fifo.mem[59]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=fifo.mem[59][5] I1=fifo.mem[91]_SB_LUT4_I0_I3[3] I2=fifo.mem[91]_SB_LUT4_I0_O[2] I3=fifo.mem[91]_SB_LUT4_I0_O[3] O=fifo.mem[59]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[59][3] I1=fifo.mem[91]_SB_LUT4_I0_I3[3] I2=fifo.mem[46]_SB_LUT4_I0_2_O[2] I3=fifo.mem[46]_SB_LUT4_I0_2_O[3] O=fifo.mem[59]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[59]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0] I1=fifo.mem[59]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1] I2=fifo.mem[59]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[2] I3=fifo.mem[59]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3] O=fifo.mem[59]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[59][0] I1=fifo.mem[63][0] I2=fifo.mem[63]_SB_LUT4_I1_I2[3] I3=fifo.mem[91]_SB_LUT4_I0_I3[3] O=fifo.mem[79]_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[59]_SB_LUT4_I0_O[0] I1=fifo.mem[59]_SB_LUT4_I0_O[1] I2=fifo.mem[59]_SB_LUT4_I0_O[2] I3=fifo.mem[59]_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_1_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[86]_SB_LUT4_I0_2_O[0] I1=fifo.mem[86]_SB_LUT4_I0_2_O[1] I2=fifo.mem[86]_SB_LUT4_I0_2_O[2] I3=fifo.mem[86]_SB_LUT4_I0_2_O[3] O=fifo.mem[59]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[5]_SB_DFFE_Q_E Q=fifo.mem[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[5]_SB_DFFE_Q_E Q=fifo.mem[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[5]_SB_DFFE_Q_E Q=fifo.mem[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[5]_SB_DFFE_Q_E Q=fifo.mem[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[5]_SB_DFFE_Q_E Q=fifo.mem[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[5]_SB_DFFE_Q_E Q=fifo.mem[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[5]_SB_DFFE_Q_E Q=fifo.mem[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[5]_SB_DFFE_Q_E Q=fifo.mem[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[5]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[5][7] I1=fifo.mem[10][7] I2=fifo.mem[5]_SB_LUT4_I1_I3[3] I3=fifo.mem[5]_SB_LUT4_I0_I3[2] O=fifo.mem[5]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[5][6] I1=fifo.mem[19][6] I2=fifo.mem[1]_SB_LUT4_I1_I2[3] I3=fifo.mem[5]_SB_LUT4_I1_I3[3] O=fifo.mem[5]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[5][4] I1=fifo.mem[68][4] I2=fifo.mem[5]_SB_LUT4_I1_I3[2] I3=fifo.mem[5]_SB_LUT4_I1_I3[3] O=fifo.mem[52]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[5][2] I1=fifo.mem[37][2] I2=fifo.mem[19]_SB_LUT4_I1_I2[2] I3=fifo.mem[5]_SB_LUT4_I1_I3[3] O=fifo.mem[44]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[5][1] I1=fifo.mem[37][1] I2=fifo.mem[19]_SB_LUT4_I1_I2[2] I3=fifo.mem[5]_SB_LUT4_I1_I3[3] O=fifo.mem[5]_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[5]_SB_LUT4_I0_4_O[0] I1=fifo.mem[5]_SB_LUT4_I0_4_O[1] I2=fifo.mem[5]_SB_LUT4_I0_4_O[2] I3=fifo.mem[5]_SB_LUT4_I0_4_O[3] O=fifo.mem[79]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[5][0] I1=fifo.mem[18][0] I2=fifo.mem[44]_SB_LUT4_I1_I3[2] I3=fifo.mem[5]_SB_LUT4_I1_I3[3] O=fifo.mem[6]_SB_LUT4_I0_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[3] O=fifo.mem[5]_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[5]_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[51][5] I1=fifo.mem[5][5] I2=fifo.mem[9]_SB_LUT4_I1_I2[2] I3=fifo.mem[5]_SB_LUT4_I1_I3[3] O=fifo.mem[5]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[66][3] I1=fifo.mem[5][3] I2=fifo.mem[34]_SB_LUT4_I0_I3[2] I3=fifo.mem[5]_SB_LUT4_I1_I3[3] O=fifo.mem[31]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[84]_SB_LUT4_I0_I1_SB_LUT4_O_I3[1] O=fifo.mem[5]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=fifo.mem[5]_SB_LUT4_I1_O[0] I1=fifo.mem[5]_SB_LUT4_I1_O[1] I2=fifo.mem[5]_SB_LUT4_I1_O[2] I3=fifo.mem[5]_SB_LUT4_I1_O[3] O=fifo.mem[6]_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[60]_SB_DFFE_Q_E Q=fifo.mem[60][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[60]_SB_DFFE_Q_E Q=fifo.mem[60][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[60]_SB_DFFE_Q_E Q=fifo.mem[60][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[60]_SB_DFFE_Q_E Q=fifo.mem[60][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[60]_SB_DFFE_Q_E Q=fifo.mem[60][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[60]_SB_DFFE_Q_E Q=fifo.mem[60][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[60]_SB_DFFE_Q_E Q=fifo.mem[60][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[60]_SB_DFFE_Q_E Q=fifo.mem[60][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] I3=fifo.mem[92]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[60]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFER C=clk_12mhz D=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[6] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O Q=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[5] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O Q=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[4] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O Q=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[3] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O Q=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[2] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O Q=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[1] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O Q=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I3 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_1_I3 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_2_I3 CO=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_1_I3 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2]
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_2_I3 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_3_I3 CO=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_2_I3 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2]
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_3_I3 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 CO=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_3_I3 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2]
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_1_I3 CO=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I3 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2]
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_I3 O=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I3 CO=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_I3 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2]
.attr src "../rtl/char_fifo.v:31.25-31.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=fifo.mem[60][7] I1=fifo.mem[8]_SB_LUT4_I1_I2[2] I2=fifo.mem[36]_SB_LUT4_I0_O[2] I3=fifo.mem[36]_SB_LUT4_I0_O[3] O=fifo.mem[60]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[60][6] I1=fifo.mem[27][6] I2=fifo.mem[27]_SB_LUT4_I1_I2[3] I3=fifo.mem[8]_SB_LUT4_I1_I2[2] O=fifo.mem[16]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[60][2] I1=fifo.mem[89][2] I2=fifo.mem[8]_SB_LUT4_I1_I2[2] I3=fifo.mem[8]_SB_LUT4_I1_I2[3] O=fifo.mem[93]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[60][0] I1=fifo.mem[8]_SB_LUT4_I1_I2[2] I2=fifo.mem[29]_SB_LUT4_I1_O[2] I3=fifo.mem[29]_SB_LUT4_I1_O[3] O=fifo.mem[4]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[99]_SB_LUT4_I1_O[0] I1=fifo.mem[99]_SB_LUT4_I1_O[1] I2=fifo.mem[99]_SB_LUT4_I1_O[2] I3=fifo.mem[99]_SB_LUT4_I1_O[3] O=fifo.mem[60]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[80]_SB_LUT4_I0_O[0] I1=fifo.mem[80]_SB_LUT4_I0_O[1] I2=fifo.mem[80]_SB_LUT4_I0_O[2] I3=fifo.mem[80]_SB_LUT4_I0_O[3] O=fifo.mem[60]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[12]_SB_LUT4_I0_O[0] I1=fifo.mem[12]_SB_LUT4_I0_O[1] I2=fifo.mem[12]_SB_LUT4_I0_O[2] I3=fifo.mem[12]_SB_LUT4_I0_O[3] O=fifo.mem[60]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60][3] I3=fifo.mem[8]_SB_LUT4_I1_I2[2] O=fifo.mem[64]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60][1] I3=fifo.mem[8]_SB_LUT4_I1_I2[2] O=fifo.mem[22]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[61]_SB_DFFE_Q_E Q=fifo.mem[61][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[61]_SB_DFFE_Q_E Q=fifo.mem[61][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[61]_SB_DFFE_Q_E Q=fifo.mem[61][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[61]_SB_DFFE_Q_E Q=fifo.mem[61][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[61]_SB_DFFE_Q_E Q=fifo.mem[61][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[61]_SB_DFFE_Q_E Q=fifo.mem[61][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[61]_SB_DFFE_Q_E Q=fifo.mem[61][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[61]_SB_DFFE_Q_E Q=fifo.mem[61][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[61]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[61][7] I1=fifo.mem[35][7] I2=fifo.mem[57]_SB_LUT4_I0_I2[2] I3=fifo.mem[40]_SB_LUT4_I0_I3[2] O=fifo.mem[61]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[61][6] I1=fifo.mem[22][6] I2=fifo.mem[2]_SB_LUT4_I1_I2[2] I3=fifo.mem[57]_SB_LUT4_I0_I2[2] O=fifo.mem[82]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[61][3] I1=fifo.mem[52][3] I2=fifo.mem[57]_SB_LUT4_I0_I2[2] I3=fifo.mem[52]_SB_LUT4_I1_I2[2] O=fifo.mem[49]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[62]_SB_DFFE_Q_E Q=fifo.mem[62][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[62]_SB_DFFE_Q_E Q=fifo.mem[62][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[62]_SB_DFFE_Q_E Q=fifo.mem[62][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[62]_SB_DFFE_Q_E Q=fifo.mem[62][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[62]_SB_DFFE_Q_E Q=fifo.mem[62][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[62]_SB_DFFE_Q_E Q=fifo.mem[62][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[62]_SB_DFFE_Q_E Q=fifo.mem[62][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[62]_SB_DFFE_Q_E Q=fifo.mem[62][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[62]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[62][6] I1=fifo.mem[33][6] I2=fifo.mem[62]_SB_LUT4_I0_I2[3] I3=fifo.mem[76]_SB_LUT4_I0_I2[3] O=fifo.mem[62]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[62][5] I1=fifo.mem[94][5] I2=fifo.mem[63]_SB_LUT4_I1_I2[2] I3=fifo.mem[76]_SB_LUT4_I0_I2[3] O=fifo.mem[75]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[62][3] I1=fifo.mem[26][3] I2=fifo.mem[21]_SB_LUT4_I0_I3[3] I3=fifo.mem[76]_SB_LUT4_I0_I2[3] O=fifo.mem[3]_SB_LUT4_I0_3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[62][2] I1=fifo.mem[109][2] I2=fifo.mem[76]_SB_LUT4_I0_I2[3] I3=fifo.mem[78]_SB_LUT4_I1_I3[1] O=fifo.mem[15]_SB_LUT4_I0_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[62][0] I1=fifo.mem[70][0] I2=fifo.mem[31]_SB_LUT4_I0_I3[3] I3=fifo.mem[76]_SB_LUT4_I0_I2[3] O=fifo.mem[78]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=fifo.mem[62]_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[62]_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[86]_SB_LUT4_I0_1_O[0] I3=fifo.mem[86]_SB_LUT4_I0_1_O[1] O=fifo.mem[62]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[37]_SB_LUT4_I0_O[0] I1=fifo.mem[37]_SB_LUT4_I0_O[1] I2=fifo.mem[37]_SB_LUT4_I0_O[2] I3=fifo.mem[37]_SB_LUT4_I0_O[3] O=fifo.mem[62]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[63]_SB_DFFE_Q_E Q=fifo.mem[63][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[63]_SB_DFFE_Q_E Q=fifo.mem[63][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[63]_SB_DFFE_Q_E Q=fifo.mem[63][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[63]_SB_DFFE_Q_E Q=fifo.mem[63][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[63]_SB_DFFE_Q_E Q=fifo.mem[63][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[63]_SB_DFFE_Q_E Q=fifo.mem[63][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[63]_SB_DFFE_Q_E Q=fifo.mem[63][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[63]_SB_DFFE_Q_E Q=fifo.mem[63][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] O=fifo.mem[63]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[63][7] I1=fifo.mem[76][7] I2=fifo.mem[76]_SB_LUT4_I0_I2[2] I3=fifo.mem[63]_SB_LUT4_I1_I2[3] O=fifo.mem[33]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[63][6] I1=fifo.mem[84][6] I2=fifo.mem[84]_SB_LUT4_I0_I1[2] I3=fifo.mem[63]_SB_LUT4_I1_I2[3] O=fifo.mem[63]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[63]_SB_LUT4_I0_1_O[0] I1=fifo.mem[63]_SB_LUT4_I0_1_O[1] I2=fifo.mem[63]_SB_LUT4_I0_1_O[2] I3=fifo.mem[63]_SB_LUT4_I0_1_O[3] O=fifo.mem[30]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[63][5] I1=fifo.mem[27][5] I2=fifo.mem[27]_SB_LUT4_I1_I2[3] I3=fifo.mem[63]_SB_LUT4_I1_I2[3] O=fifo.mem[44]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[63][2] I1=fifo.mem[94][2] I2=fifo.mem[63]_SB_LUT4_I1_I2[2] I3=fifo.mem[63]_SB_LUT4_I1_I2[3] O=fifo.mem[22]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[124][1] I1=fifo.mem[63][1] I2=fifo.mem[63]_SB_LUT4_I1_I2[3] I3=fifo.mem[57]_SB_LUT4_I2_I3[3] O=fifo.mem[63]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[23]_SB_LUT4_I0_I3_SB_LUT4_O_I3[1] O=fifo.mem[63]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[64]_SB_DFFE_Q_E Q=fifo.mem[64][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[64]_SB_DFFE_Q_E Q=fifo.mem[64][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[64]_SB_DFFE_Q_E Q=fifo.mem[64][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[64]_SB_DFFE_Q_E Q=fifo.mem[64][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[64]_SB_DFFE_Q_E Q=fifo.mem[64][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[64]_SB_DFFE_Q_E Q=fifo.mem[64][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[64]_SB_DFFE_Q_E Q=fifo.mem[64][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[64]_SB_DFFE_Q_E Q=fifo.mem[64][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[64]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[64][3] I1=fifo.mem[55][3] I2=fifo.mem[64]_SB_LUT4_I0_I2[2] I3=fifo.mem[64]_SB_LUT4_I0_I3[1] O=fifo.mem[64]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[64]_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[64]_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[3] O=fifo.mem[64]_SB_LUT4_I0_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[64][5] I3=fifo.mem[64]_SB_LUT4_I0_I3[1] O=fifo.mem[91]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[64][4] I3=fifo.mem[64]_SB_LUT4_I0_I3[1] O=fifo.mem[79]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[64][0] I3=fifo.mem[64]_SB_LUT4_I0_I3[1] O=fifo.mem[79]_SB_LUT4_I0_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[65]_SB_DFFE_Q_E Q=fifo.mem[65][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[65]_SB_DFFE_Q_E Q=fifo.mem[65][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[65]_SB_DFFE_Q_E Q=fifo.mem[65][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[65]_SB_DFFE_Q_E Q=fifo.mem[65][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[65]_SB_DFFE_Q_E Q=fifo.mem[65][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[65]_SB_DFFE_Q_E Q=fifo.mem[65][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[65]_SB_DFFE_Q_E Q=fifo.mem[65][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[65]_SB_DFFE_Q_E Q=fifo.mem[65][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[65]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[65][7] I1=fifo.mem[40][7] I2=fifo.mem[40]_SB_LUT4_I0_I3[3] I3=fifo.mem[71]_SB_LUT4_I0_I2[3] O=fifo.mem[12]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[65][5] I1=fifo.mem[69][5] I2=fifo.mem[71]_SB_LUT4_I0_I2[3] I3=fifo.mem[31]_SB_LUT4_I0_I3[2] O=fifo.mem[86]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[65][2] I1=fifo.mem[91][2] I2=fifo.mem[71]_SB_LUT4_I0_I2[3] I3=fifo.mem[91]_SB_LUT4_I0_I3[2] O=fifo.mem[7]_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[65][1] I1=fifo.mem[106][1] I2=fifo.mem[55]_SB_LUT4_I1_I2[2] I3=fifo.mem[71]_SB_LUT4_I0_I2[3] O=fifo.mem[99]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[65][0] I1=fifo.mem[72][0] I2=fifo.mem[71]_SB_LUT4_I0_I2[3] I3=fifo.mem[46]_SB_LUT4_I1_I2[3] O=fifo.mem[80]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[66]_SB_DFFE_Q_E Q=fifo.mem[66][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[66]_SB_DFFE_Q_E Q=fifo.mem[66][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[66]_SB_DFFE_Q_E Q=fifo.mem[66][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[66]_SB_DFFE_Q_E Q=fifo.mem[66][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[66]_SB_DFFE_Q_E Q=fifo.mem[66][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[66]_SB_DFFE_Q_E Q=fifo.mem[66][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[66]_SB_DFFE_Q_E Q=fifo.mem[66][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[66]_SB_DFFE_Q_E Q=fifo.mem[66][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[66]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[66][6] I1=fifo.mem[59][6] I2=fifo.mem[34]_SB_LUT4_I0_I3[2] I3=fifo.mem[91]_SB_LUT4_I0_I3[3] O=fifo.mem[37]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[66][1] I1=fifo.mem[64][1] I2=fifo.mem[34]_SB_LUT4_I0_I3[2] I3=fifo.mem[64]_SB_LUT4_I0_I3[1] O=fifo.mem[90]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[67]_SB_DFFE_Q_E Q=fifo.mem[67][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[67]_SB_DFFE_Q_E Q=fifo.mem[67][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[67]_SB_DFFE_Q_E Q=fifo.mem[67][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[67]_SB_DFFE_Q_E Q=fifo.mem[67][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[67]_SB_DFFE_Q_E Q=fifo.mem[67][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[67]_SB_DFFE_Q_E Q=fifo.mem[67][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[67]_SB_DFFE_Q_E Q=fifo.mem[67][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[67]_SB_DFFE_Q_E Q=fifo.mem[67][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[67]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[67][7] I1=fifo.mem[34][7] I2=fifo.mem[71]_SB_LUT4_I0_I2[2] I3=fifo.mem[34]_SB_LUT4_I0_I3[3] O=fifo.mem[15]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[67][4] I1=fifo.mem[65][4] I2=fifo.mem[71]_SB_LUT4_I0_I2[2] I3=fifo.mem[71]_SB_LUT4_I0_I2[3] O=fifo.mem[93]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[67][3] I1=fifo.mem[28][3] I2=fifo.mem[27]_SB_LUT4_I1_I2[2] I3=fifo.mem[71]_SB_LUT4_I0_I2[2] O=fifo.mem[69]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[67][2] I1=fifo.mem[66][2] I2=fifo.mem[71]_SB_LUT4_I0_I2[2] I3=fifo.mem[34]_SB_LUT4_I0_I3[2] O=fifo.mem[7]_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[67][1] I1=fifo.mem[72][1] I2=fifo.mem[71]_SB_LUT4_I0_I2[2] I3=fifo.mem[46]_SB_LUT4_I1_I2[3] O=fifo.mem[96]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[67][0] I1=fifo.mem[33][0] I2=fifo.mem[62]_SB_LUT4_I0_I2[3] I3=fifo.mem[71]_SB_LUT4_I0_I2[2] O=fifo.mem[47]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[68]_SB_DFFE_Q_E Q=fifo.mem[68][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[68]_SB_DFFE_Q_E Q=fifo.mem[68][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[68]_SB_DFFE_Q_E Q=fifo.mem[68][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[68]_SB_DFFE_Q_E Q=fifo.mem[68][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[68]_SB_DFFE_Q_E Q=fifo.mem[68][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[68]_SB_DFFE_Q_E Q=fifo.mem[68][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[68]_SB_DFFE_Q_E Q=fifo.mem[68][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[68]_SB_DFFE_Q_E Q=fifo.mem[68][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[68]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[68][7] I1=fifo.mem[71][7] I2=fifo.mem[5]_SB_LUT4_I1_I3[2] I3=fifo.mem[71]_SB_LUT4_I1_I2[3] O=fifo.mem[28]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[68][6] I1=fifo.mem[67][6] I2=fifo.mem[5]_SB_LUT4_I1_I3[2] I3=fifo.mem[71]_SB_LUT4_I0_I2[2] O=fifo.mem[37]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[68][3] I1=fifo.mem[65][3] I2=fifo.mem[5]_SB_LUT4_I1_I3[2] I3=fifo.mem[71]_SB_LUT4_I0_I2[3] O=fifo.mem[44]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[68][2] I1=fifo.mem[5]_SB_LUT4_I1_I3[2] I2=fifo.mem[22]_SB_LUT4_I2_O[2] I3=fifo.mem[22]_SB_LUT4_I2_O[3] O=fifo.mem[15]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[117][1] I1=fifo.mem[68][1] I2=fifo.mem[5]_SB_LUT4_I1_I3[2] I3=fifo.mem[99]_SB_LUT4_I0_1_O[1] O=fifo.mem[68]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[68]_SB_LUT4_I1_O[0] I1=fifo.mem[68]_SB_LUT4_I1_O[1] I2=fifo.mem[68]_SB_LUT4_I1_O[2] I3=fifo.mem[68]_SB_LUT4_I1_O[3] O=fifo.mem[0]_SB_LUT4_I0_6_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[69]_SB_DFFE_Q_E Q=fifo.mem[69][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[69]_SB_DFFE_Q_E Q=fifo.mem[69][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[69]_SB_DFFE_Q_E Q=fifo.mem[69][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[69]_SB_DFFE_Q_E Q=fifo.mem[69][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[69]_SB_DFFE_Q_E Q=fifo.mem[69][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[69]_SB_DFFE_Q_E Q=fifo.mem[69][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[69]_SB_DFFE_Q_E Q=fifo.mem[69][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[69]_SB_DFFE_Q_E Q=fifo.mem[69][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[69]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[69][7] I1=fifo.mem[66][7] I2=fifo.mem[34]_SB_LUT4_I0_I3[2] I3=fifo.mem[31]_SB_LUT4_I0_I3[2] O=fifo.mem[33]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[69][3] I1=fifo.mem[57][3] I2=fifo.mem[31]_SB_LUT4_I0_I3[2] I3=fifo.mem[57]_SB_LUT4_I2_I3[2] O=fifo.mem[69]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[69][1] I1=fifo.mem[70][1] I2=fifo.mem[31]_SB_LUT4_I0_I3[2] I3=fifo.mem[31]_SB_LUT4_I0_I3[3] O=fifo.mem[96]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[6]_SB_DFFE_Q_E Q=fifo.mem[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[6]_SB_DFFE_Q_E Q=fifo.mem[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[6]_SB_DFFE_Q_E Q=fifo.mem[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[6]_SB_DFFE_Q_E Q=fifo.mem[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[6]_SB_DFFE_Q_E Q=fifo.mem[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[6]_SB_DFFE_Q_E Q=fifo.mem[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[6]_SB_DFFE_Q_E Q=fifo.mem[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[6]_SB_DFFE_Q_E Q=fifo.mem[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[6]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_LUT4 I0=fifo.mem[6][5] I1=fifo.mem[17][5] I2=fifo.mem[6]_SB_LUT4_I0_I2[2] I3=fifo.mem[2]_SB_LUT4_I2_I3[3] O=fifo.mem[6]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[6][2] I1=fifo.mem[125][2] I2=fifo.mem[95]_SB_LUT4_I1_I3[3] I3=fifo.mem[2]_SB_LUT4_I2_I3[3] O=fifo.mem[2]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[6][1] I1=fifo.mem[94][1] I2=fifo.mem[63]_SB_LUT4_I1_I2[2] I3=fifo.mem[2]_SB_LUT4_I2_I3[3] O=fifo.mem[6]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[6]_SB_LUT4_I0_2_O[0] I1=fifo.mem[6]_SB_LUT4_I0_2_O[1] I2=fifo.mem[6]_SB_LUT4_I0_2_O[2] I3=fifo.mem[6]_SB_LUT4_I0_2_O[3] O=fifo.mem[79]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[6][0] I1=fifo.mem[68][0] I2=fifo.mem[5]_SB_LUT4_I1_I3[2] I3=fifo.mem[2]_SB_LUT4_I2_I3[3] O=fifo.mem[6]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[6]_SB_LUT4_I0_3_O[0] I1=fifo.mem[6]_SB_LUT4_I0_3_O[1] I2=fifo.mem[6]_SB_LUT4_I0_3_O[2] I3=fifo.mem[6]_SB_LUT4_I0_3_O[3] O=fifo.mem[95]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[6]_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[6]_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[6]_SB_LUT4_I0_O[0] I1=fifo.mem[6]_SB_LUT4_I0_O[1] I2=fifo.mem[6]_SB_LUT4_I0_O[2] I3=fifo.mem[6]_SB_LUT4_I0_O[3] O=fifo.mem[6]_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[31][7] I1=fifo.mem[6][7] I2=fifo.mem[1]_SB_LUT4_I1_I3[2] I3=fifo.mem[2]_SB_LUT4_I2_I3[3] O=fifo.mem[6]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[99][6] I1=fifo.mem[6][6] I2=fifo.mem[20]_SB_LUT4_I1_O[1] I3=fifo.mem[2]_SB_LUT4_I2_I3[3] O=fifo.mem[104]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[70]_SB_DFFE_Q_E Q=fifo.mem[70][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[70]_SB_DFFE_Q_E Q=fifo.mem[70][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[70]_SB_DFFE_Q_E Q=fifo.mem[70][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[70]_SB_DFFE_Q_E Q=fifo.mem[70][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[70]_SB_DFFE_Q_E Q=fifo.mem[70][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[70]_SB_DFFE_Q_E Q=fifo.mem[70][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[70]_SB_DFFE_Q_E Q=fifo.mem[70][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[70]_SB_DFFE_Q_E Q=fifo.mem[70][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[70]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[70][5] I1=fifo.mem[77][5] I2=fifo.mem[45]_SB_LUT4_I2_I3[2] I3=fifo.mem[31]_SB_LUT4_I0_I3[3] O=fifo.mem[46]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[70][4] I1=fifo.mem[69][4] I2=fifo.mem[31]_SB_LUT4_I0_I3[2] I3=fifo.mem[31]_SB_LUT4_I0_I3[3] O=fifo.mem[71]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[71]_SB_DFFE_Q_E Q=fifo.mem[71][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[71]_SB_DFFE_Q_E Q=fifo.mem[71][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[71]_SB_DFFE_Q_E Q=fifo.mem[71][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[71]_SB_DFFE_Q_E Q=fifo.mem[71][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[71]_SB_DFFE_Q_E Q=fifo.mem[71][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[71]_SB_DFFE_Q_E Q=fifo.mem[71][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[71]_SB_DFFE_Q_E Q=fifo.mem[71][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[71]_SB_DFFE_Q_E Q=fifo.mem[71][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[71]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[71][6] I1=fifo.mem[65][6] I2=fifo.mem[71]_SB_LUT4_I0_I2[3] I3=fifo.mem[71]_SB_LUT4_I1_I2[3] O=fifo.mem[62]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[71][3] I1=fifo.mem[71]_SB_LUT4_I1_I2[3] I2=fifo.mem[69]_SB_LUT4_I0_1_O[2] I3=fifo.mem[69]_SB_LUT4_I0_1_O[3] O=fifo.mem[15]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[71]_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=fifo.mem[102][4] I1=fifo.mem[71][4] I2=fifo.mem[71]_SB_LUT4_I1_I2[2] I3=fifo.mem[71]_SB_LUT4_I1_I2[3] O=fifo.mem[71]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[71]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=fifo.mem[71]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[72]_SB_DFFE_Q_E Q=fifo.mem[72][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[72]_SB_DFFE_Q_E Q=fifo.mem[72][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[72]_SB_DFFE_Q_E Q=fifo.mem[72][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[72]_SB_DFFE_Q_E Q=fifo.mem[72][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[72]_SB_DFFE_Q_E Q=fifo.mem[72][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[72]_SB_DFFE_Q_E Q=fifo.mem[72][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[72]_SB_DFFE_Q_E Q=fifo.mem[72][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[72]_SB_DFFE_Q_E Q=fifo.mem[72][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[72]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[72][7] I1=fifo.mem[62][7] I2=fifo.mem[46]_SB_LUT4_I1_I2[3] I3=fifo.mem[76]_SB_LUT4_I0_I2[3] O=fifo.mem[15]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[72][6] I1=fifo.mem[46][6] I2=fifo.mem[46]_SB_LUT4_I1_I3[3] I3=fifo.mem[46]_SB_LUT4_I1_I2[3] O=fifo.mem[63]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[72][4] I1=fifo.mem[101][4] I2=fifo.mem[46]_SB_LUT4_I1_I2[2] I3=fifo.mem[46]_SB_LUT4_I1_I2[3] O=fifo.mem[89]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[72][3] I1=fifo.mem[46]_SB_LUT4_I1_I2[3] I2=fifo.mem[64]_SB_LUT4_I0_O[2] I3=fifo.mem[64]_SB_LUT4_I0_O[3] O=fifo.mem[59]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[72][2] I1=fifo.mem[51][2] I2=fifo.mem[46]_SB_LUT4_I1_I2[3] I3=fifo.mem[9]_SB_LUT4_I1_I2[2] O=fifo.mem[27]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[73]_SB_DFFE_Q_E Q=fifo.mem[73][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[73]_SB_DFFE_Q_E Q=fifo.mem[73][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[73]_SB_DFFE_Q_E Q=fifo.mem[73][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[73]_SB_DFFE_Q_E Q=fifo.mem[73][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[73]_SB_DFFE_Q_E Q=fifo.mem[73][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[73]_SB_DFFE_Q_E Q=fifo.mem[73][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[73]_SB_DFFE_Q_E Q=fifo.mem[73][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[73]_SB_DFFE_Q_E Q=fifo.mem[73][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[73]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[73][7] I1=fifo.mem[74][7] I2=fifo.mem[46]_SB_LUT4_I1_I3[2] I3=fifo.mem[74]_SB_LUT4_I2_I3[2] O=fifo.mem[2]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[73][6] I1=fifo.mem[75][6] I2=fifo.mem[46]_SB_LUT4_I1_I3[2] I3=fifo.mem[29]_SB_LUT4_I1_I2[3] O=fifo.mem[52]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[73][3] I1=fifo.mem[46]_SB_LUT4_I1_I3[2] I2=fifo.mem[103]_SB_LUT4_I0_1_O[2] I3=fifo.mem[103]_SB_LUT4_I0_1_O[3] O=fifo.mem[74]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[73][2] I1=fifo.mem[70][2] I2=fifo.mem[46]_SB_LUT4_I1_I3[2] I3=fifo.mem[31]_SB_LUT4_I0_I3[3] O=fifo.mem[2]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[73][1] I1=fifo.mem[61][1] I2=fifo.mem[46]_SB_LUT4_I1_I3[2] I3=fifo.mem[57]_SB_LUT4_I0_I2[2] O=fifo.mem[54]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[74]_SB_DFFE_Q_E Q=fifo.mem[74][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[74]_SB_DFFE_Q_E Q=fifo.mem[74][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[74]_SB_DFFE_Q_E Q=fifo.mem[74][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[74]_SB_DFFE_Q_E Q=fifo.mem[74][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[74]_SB_DFFE_Q_E Q=fifo.mem[74][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[74]_SB_DFFE_Q_E Q=fifo.mem[74][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[74]_SB_DFFE_Q_E Q=fifo.mem[74][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[74]_SB_DFFE_Q_E Q=fifo.mem[74][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[90]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[74]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[74][6] I1=fifo.mem[79][6] I2=fifo.mem[74]_SB_LUT4_I2_I3[2] I3=fifo.mem[74]_SB_LUT4_I2_I3[3] O=fifo.mem[74]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[74][5] I1=fifo.mem[73][5] I2=fifo.mem[46]_SB_LUT4_I1_I3[2] I3=fifo.mem[74]_SB_LUT4_I2_I3[2] O=fifo.mem[59]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[74][3] I1=fifo.mem[74]_SB_LUT4_I2_I3[2] I2=fifo.mem[125]_SB_LUT4_I0_O[2] I3=fifo.mem[125]_SB_LUT4_I0_O[3] O=fifo.mem[74]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[74][2] I1=fifo.mem[61][2] I2=fifo.mem[74]_SB_LUT4_I2_I3[2] I3=fifo.mem[57]_SB_LUT4_I0_I2[2] O=fifo.mem[80]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[7]_SB_LUT4_I0_O[0] I3=fifo.mem[7]_SB_LUT4_I0_O[1] O=fifo.mem[74]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[74][0] I3=fifo.mem[74]_SB_LUT4_I2_I3[2] O=fifo.mem[74]_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[3] O=fifo.mem[74]_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[75]_SB_DFFE_Q_E Q=fifo.mem[75][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[75]_SB_DFFE_Q_E Q=fifo.mem[75][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[75]_SB_DFFE_Q_E Q=fifo.mem[75][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[75]_SB_DFFE_Q_E Q=fifo.mem[75][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[75]_SB_DFFE_Q_E Q=fifo.mem[75][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[75]_SB_DFFE_Q_E Q=fifo.mem[75][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[75]_SB_DFFE_Q_E Q=fifo.mem[75][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[75]_SB_DFFE_Q_E Q=fifo.mem[75][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I3=fifo.mem[91]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=fifo.mem[75]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[75][5] I1=fifo.mem[97][5] I2=fifo.mem[29]_SB_LUT4_I1_I2[3] I3=fifo.mem[13]_SB_LUT4_I1_I2[3] O=fifo.mem[75]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[75][3] I1=fifo.mem[79][3] I2=fifo.mem[74]_SB_LUT4_I2_I3[3] I3=fifo.mem[29]_SB_LUT4_I1_I2[3] O=fifo.mem[85]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[75][2] I1=fifo.mem[84][2] I2=fifo.mem[84]_SB_LUT4_I0_I1[2] I3=fifo.mem[29]_SB_LUT4_I1_I2[3] O=fifo.mem[75]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[75]_SB_LUT4_I0_2_O[0] I1=fifo.mem[75]_SB_LUT4_I0_2_O[1] I2=fifo.mem[75]_SB_LUT4_I0_2_O[2] I3=fifo.mem[75]_SB_LUT4_I0_2_O[3] O=fifo.mem[93]_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[75][0] I1=fifo.mem[71][0] I2=fifo.mem[29]_SB_LUT4_I1_I2[3] I3=fifo.mem[71]_SB_LUT4_I1_I2[3] O=fifo.mem[78]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[75]_SB_LUT4_I0_O[0] I1=fifo.mem[75]_SB_LUT4_I0_O[1] I2=fifo.mem[75]_SB_LUT4_I0_O[2] I3=fifo.mem[75]_SB_LUT4_I0_O[3] O=fifo.mem[8]_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[76]_SB_DFFE_Q_E Q=fifo.mem[76][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[76]_SB_DFFE_Q_E Q=fifo.mem[76][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[76]_SB_DFFE_Q_E Q=fifo.mem[76][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[76]_SB_DFFE_Q_E Q=fifo.mem[76][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[76]_SB_DFFE_Q_E Q=fifo.mem[76][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[76]_SB_DFFE_Q_E Q=fifo.mem[76][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[76]_SB_DFFE_Q_E Q=fifo.mem[76][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[76]_SB_DFFE_Q_E Q=fifo.mem[76][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I3=fifo.mem[92]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[76]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[76][4] I1=fifo.mem[62][4] I2=fifo.mem[76]_SB_LUT4_I0_I2[2] I3=fifo.mem[76]_SB_LUT4_I0_I2[3] O=fifo.mem[76]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[76][1] I1=fifo.mem[76]_SB_LUT4_I0_I2[2] I2=fifo.mem[54]_SB_LUT4_I0_3_O[2] I3=fifo.mem[54]_SB_LUT4_I0_3_O[3] O=fifo.mem[76]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[23]_SB_LUT4_I0_I3_SB_LUT4_O_I3[1] O=fifo.mem[76]_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[76]_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=fifo.mem[100][5] I1=fifo.mem[76][5] I2=fifo.mem[95]_SB_LUT4_I1_I3[2] I3=fifo.mem[76]_SB_LUT4_I0_I2[2] O=fifo.mem[6]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[104][3] I1=fifo.mem[76][3] I2=fifo.mem[104]_SB_LUT4_I0_I2[2] I3=fifo.mem[76]_SB_LUT4_I0_I2[2] O=fifo.mem[40]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[76][6] I3=fifo.mem[76]_SB_LUT4_I0_I2[2] O=fifo.mem[76]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[77]_SB_DFFE_Q_E Q=fifo.mem[77][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[77]_SB_DFFE_Q_E Q=fifo.mem[77][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[77]_SB_DFFE_Q_E Q=fifo.mem[77][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[77]_SB_DFFE_Q_E Q=fifo.mem[77][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[77]_SB_DFFE_Q_E Q=fifo.mem[77][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[77]_SB_DFFE_Q_E Q=fifo.mem[77][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[77]_SB_DFFE_Q_E Q=fifo.mem[77][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[77]_SB_DFFE_Q_E Q=fifo.mem[77][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[77]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[77][6] I1=fifo.mem[48][6] I2=fifo.mem[48]_SB_LUT4_I0_I2[1] I3=fifo.mem[45]_SB_LUT4_I2_I3[2] O=fifo.mem[77]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[77][3] I1=fifo.mem[78][3] I2=fifo.mem[45]_SB_LUT4_I2_I3[2] I3=fifo.mem[78]_SB_LUT4_I1_I2[3] O=fifo.mem[31]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[77][2] I1=fifo.mem[16][2] I2=fifo.mem[45]_SB_LUT4_I2_I3[2] I3=fifo.mem[4]_SB_LUT4_I1_I2[2] O=fifo.mem[75]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[77][1] I1=fifo.mem[127][1] I2=fifo.mem[45]_SB_LUT4_I2_I3[2] I3=fifo.mem[104]_SB_LUT4_I0_I2[3] O=fifo.mem[77]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[77]_SB_LUT4_I0_O[0] I1=fifo.mem[77]_SB_LUT4_I0_O[1] I2=fifo.mem[77]_SB_LUT4_I0_O[2] I3=fifo.mem[77]_SB_LUT4_I0_O[3] O=fifo.mem[30]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[118][7] I1=fifo.mem[77][7] I2=fifo.mem[45]_SB_LUT4_I2_I3[2] I3=fifo.mem[55]_SB_LUT4_I1_I2[3] O=fifo.mem[80]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[120][0] I1=fifo.mem[77][0] I2=fifo.mem[116]_SB_LUT4_I0_I2[2] I3=fifo.mem[45]_SB_LUT4_I2_I3[2] O=fifo.mem[51]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[78]_SB_DFFE_Q_E Q=fifo.mem[78][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[78]_SB_DFFE_Q_E Q=fifo.mem[78][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[78]_SB_DFFE_Q_E Q=fifo.mem[78][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[78]_SB_DFFE_Q_E Q=fifo.mem[78][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[78]_SB_DFFE_Q_E Q=fifo.mem[78][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[78]_SB_DFFE_Q_E Q=fifo.mem[78][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[78]_SB_DFFE_Q_E Q=fifo.mem[78][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[78]_SB_DFFE_Q_E Q=fifo.mem[78][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[78]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[78][6] I1=fifo.mem[78]_SB_LUT4_I1_I2[3] I2=fifo.mem[76]_SB_LUT4_I2_O[2] I3=fifo.mem[76]_SB_LUT4_I2_O[3] O=fifo.mem[78]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[78][5] I1=fifo.mem[72][5] I2=fifo.mem[46]_SB_LUT4_I1_I2[3] I3=fifo.mem[78]_SB_LUT4_I1_I2[3] O=fifo.mem[84]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[78][4] I1=fifo.mem[80][4] I2=fifo.mem[78]_SB_LUT4_I1_I2[2] I3=fifo.mem[78]_SB_LUT4_I1_I2[3] O=fifo.mem[78]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[78][1] I1=fifo.mem[46][1] I2=fifo.mem[46]_SB_LUT4_I1_I3[3] I3=fifo.mem[78]_SB_LUT4_I1_I2[3] O=fifo.mem[77]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[5]_SB_LUT4_I0_1_O[0] I3=fifo.mem[5]_SB_LUT4_I0_1_O[1] O=fifo.mem[78]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.mem[29]_SB_LUT4_I0_1_O[0] I2=fifo.mem[29]_SB_LUT4_I0_1_O[1] I3=fifo.mem[29]_SB_LUT4_I0_1_O[2] O=fifo.mem[78]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[62]_SB_LUT4_I0_O[0] I1=fifo.mem[62]_SB_LUT4_I0_O[1] I2=fifo.mem[62]_SB_LUT4_I0_O[2] I3=fifo.mem[62]_SB_LUT4_I0_O[3] O=fifo.mem[78]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[109][0] I1=fifo.mem[78][0] I2=fifo.mem[78]_SB_LUT4_I1_I2[3] I3=fifo.mem[78]_SB_LUT4_I1_I3[1] O=fifo.mem[78]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[3] O=fifo.mem[78]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[23]_SB_LUT4_I0_I3_SB_LUT4_O_I3[1] O=fifo.mem[78]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[78]_SB_LUT4_I1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[79]_SB_DFFE_Q_E Q=fifo.mem[79][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[79]_SB_DFFE_Q_E Q=fifo.mem[79][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[79]_SB_DFFE_Q_E Q=fifo.mem[79][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[79]_SB_DFFE_Q_E Q=fifo.mem[79][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[79]_SB_DFFE_Q_E Q=fifo.mem[79][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[79]_SB_DFFE_Q_E Q=fifo.mem[79][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[79]_SB_DFFE_Q_E Q=fifo.mem[79][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[79]_SB_DFFE_Q_E Q=fifo.mem[79][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[79]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[79][7] I1=fifo.mem[102][7] I2=fifo.mem[71]_SB_LUT4_I1_I2[2] I3=fifo.mem[74]_SB_LUT4_I2_I3[3] O=fifo.mem[99]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[79][5] I1=fifo.mem[123][5] I2=fifo.mem[74]_SB_LUT4_I2_I3[3] I3=fifo.mem[49]_SB_LUT4_I1_I3[3] O=fifo.mem[75]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[79][4] I1=fifo.mem[74][4] I2=fifo.mem[74]_SB_LUT4_I2_I3[2] I3=fifo.mem[74]_SB_LUT4_I2_I3[3] O=fifo.mem[79]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[3] O=fifo.mem[79]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[3] O=fifo.mem[63]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[3] O=fifo.mem[74]_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[3] O=fifo.mem[95]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[3] O=fifo.mem[44]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[3] O=fifo.mem[104]_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[3] O=fifo.mem[1]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[3] O=fifo.mem[23]_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[79][1] I1=fifo.mem[74]_SB_LUT4_I2_I3[3] I2=fifo.mem[84]_SB_LUT4_I0_2_O[2] I3=fifo.mem[84]_SB_LUT4_I0_2_O[3] O=fifo.mem[79]_SB_LUT4_I0_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[9]_SB_LUT4_I0_4_O[0] I1=fifo.mem[9]_SB_LUT4_I0_4_O[1] I2=fifo.mem[9]_SB_LUT4_I0_4_O[2] I3=fifo.mem[9]_SB_LUT4_I0_4_O[3] O=fifo.mem[79]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[79]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I0[0] I1=fifo.mem[79]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I0[1] I2=fifo.mem[79]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I0[2] I3=fifo.mem[79]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I0[3] O=fifo.mem[79]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[79][0] I1=fifo.mem[74]_SB_LUT4_I2_I3[3] I2=fifo.mem[43]_SB_LUT4_I0_4_O[2] I3=fifo.mem[43]_SB_LUT4_I0_4_O[3] O=fifo.mem[79]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[79]_SB_LUT4_I0_4_O[0] I1=fifo.mem[79]_SB_LUT4_I0_4_O[1] I2=fifo.mem[79]_SB_LUT4_I0_4_O[2] I3=fifo.mem[79]_SB_LUT4_I0_4_O[3] O=fifo.mem[0]_SB_LUT4_I0_7_O_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=fifo.mem[78]_SB_LUT4_I1_O[0] I1=fifo.mem[78]_SB_LUT4_I1_O[1] I2=fifo.mem[78]_SB_LUT4_I1_O[2] I3=fifo.mem[78]_SB_LUT4_I1_O[3] O=fifo.mem[79]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[7]_SB_DFFE_Q_E Q=fifo.mem[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[7]_SB_DFFE_Q_E Q=fifo.mem[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[7]_SB_DFFE_Q_E Q=fifo.mem[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[7]_SB_DFFE_Q_E Q=fifo.mem[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[7]_SB_DFFE_Q_E Q=fifo.mem[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[7]_SB_DFFE_Q_E Q=fifo.mem[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[7]_SB_DFFE_Q_E Q=fifo.mem[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[7]_SB_DFFE_Q_E Q=fifo.mem[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[7]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[2] I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[2] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=fifo.mem[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=fifo.mem[7][6] I1=fifo.mem[20][6] I2=fifo.mem[7]_SB_LUT4_I0_I2[3] I3=fifo.mem[7]_SB_LUT4_I1_I3[2] O=fifo.mem[7]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[7][4] I1=fifo.mem[11][4] I2=fifo.mem[7]_SB_LUT4_I1_I3[2] I3=fifo.mem[7]_SB_LUT4_I1_I3[3] O=fifo.mem[27]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[7][3] I1=fifo.mem[6][3] I2=fifo.mem[7]_SB_LUT4_I1_I3[2] I3=fifo.mem[2]_SB_LUT4_I2_I3[3] O=fifo.mem[11]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[7][1] I1=fifo.mem[7]_SB_LUT4_I1_I3[2] I2=fifo.mem[16]_SB_LUT4_I2_O[2] I3=fifo.mem[16]_SB_LUT4_I2_O[3] O=fifo.mem[25]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[7][0] I1=fifo.mem[15][0] I2=fifo.mem[23]_SB_LUT4_I0_I3[2] I3=fifo.mem[7]_SB_LUT4_I1_I3[2] O=fifo.mem[7]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[84]_SB_LUT4_I0_I1_SB_LUT4_O_I3[1] O=fifo.mem[7]_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[23]_SB_LUT4_I0_I3_SB_LUT4_O_I3[1] O=fifo.mem[7]_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=fifo.mem[23][5] I1=fifo.mem[7][5] I2=fifo.mem[4]_SB_LUT4_I1_I3[2] I3=fifo.mem[7]_SB_LUT4_I1_I3[2] O=fifo.mem[8]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[97][2] I1=fifo.mem[7][2] I2=fifo.mem[13]_SB_LUT4_I1_I2[3] I3=fifo.mem[7]_SB_LUT4_I1_I3[2] O=fifo.mem[7]_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[7]_SB_LUT4_I1_1_O[0] I1=fifo.mem[7]_SB_LUT4_I1_1_O[1] I2=fifo.mem[7]_SB_LUT4_I1_1_O[2] I3=fifo.mem[7]_SB_LUT4_I1_1_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[7]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[7]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[80]_SB_DFFE_Q_E Q=fifo.mem[80][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[80]_SB_DFFE_Q_E Q=fifo.mem[80][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[80]_SB_DFFE_Q_E Q=fifo.mem[80][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[80]_SB_DFFE_Q_E Q=fifo.mem[80][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[80]_SB_DFFE_Q_E Q=fifo.mem[80][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[80]_SB_DFFE_Q_E Q=fifo.mem[80][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[80]_SB_DFFE_Q_E Q=fifo.mem[80][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[80]_SB_DFFE_Q_E Q=fifo.mem[80][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[80]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[80][7] I1=fifo.mem[108][7] I2=fifo.mem[78]_SB_LUT4_I1_I2[2] I3=fifo.mem[13]_SB_LUT4_I1_I2[2] O=fifo.mem[80]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[80][6] I1=fifo.mem[85][6] I2=fifo.mem[78]_SB_LUT4_I1_I2[2] I3=fifo.mem[85]_SB_LUT4_I0_I1[2] O=fifo.mem[74]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[80][5] I1=fifo.mem[71][5] I2=fifo.mem[78]_SB_LUT4_I1_I2[2] I3=fifo.mem[71]_SB_LUT4_I1_I2[3] O=fifo.mem[34]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[80][3] I1=fifo.mem[121][3] I2=fifo.mem[52]_SB_LUT4_I1_I3[2] I3=fifo.mem[78]_SB_LUT4_I1_I2[2] O=fifo.mem[80]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[80][2] I1=fifo.mem[59][2] I2=fifo.mem[78]_SB_LUT4_I1_I2[2] I3=fifo.mem[91]_SB_LUT4_I0_I3[3] O=fifo.mem[80]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[80]_SB_LUT4_I0_4_O[0] I1=fifo.mem[80]_SB_LUT4_I0_4_O[1] I2=fifo.mem[80]_SB_LUT4_I0_4_O[2] I3=fifo.mem[80]_SB_LUT4_I0_4_O[3] O=fifo.mem[0]_SB_LUT4_I0_5_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[80][1] I1=fifo.mem[98][1] I2=fifo.mem[78]_SB_LUT4_I1_I2[2] I3=fifo.mem[98]_SB_LUT4_I1_I2[3] O=fifo.mem[19]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[80][0] I3=fifo.mem[78]_SB_LUT4_I1_I2[2] O=fifo.mem[80]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[81]_SB_DFFE_Q_E Q=fifo.mem[81][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[81]_SB_DFFE_Q_E Q=fifo.mem[81][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[81]_SB_DFFE_Q_E Q=fifo.mem[81][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[81]_SB_DFFE_Q_E Q=fifo.mem[81][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[81]_SB_DFFE_Q_E Q=fifo.mem[81][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[81]_SB_DFFE_Q_E Q=fifo.mem[81][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[81]_SB_DFFE_Q_E Q=fifo.mem[81][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[81]_SB_DFFE_Q_E Q=fifo.mem[81][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[81]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[81][7] I1=fifo.mem[13][7] I2=fifo.mem[85]_SB_LUT4_I0_I1[3] I3=fifo.mem[5]_SB_LUT4_I0_I3[3] O=fifo.mem[54]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[81][6] I1=fifo.mem[40][6] I2=fifo.mem[40]_SB_LUT4_I0_I3[3] I3=fifo.mem[85]_SB_LUT4_I0_I1[3] O=fifo.mem[86]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[81][4] I1=fifo.mem[85][4] I2=fifo.mem[85]_SB_LUT4_I0_I1[2] I3=fifo.mem[85]_SB_LUT4_I0_I1[3] O=fifo.mem[44]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[81][3] I1=fifo.mem[85]_SB_LUT4_I0_I1[3] I2=fifo.mem[40]_SB_LUT4_I0_2_O[2] I3=fifo.mem[40]_SB_LUT4_I0_2_O[3] O=fifo.mem[88]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[82]_SB_DFFE_Q_E Q=fifo.mem[82][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[82]_SB_DFFE_Q_E Q=fifo.mem[82][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[82]_SB_DFFE_Q_E Q=fifo.mem[82][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[82]_SB_DFFE_Q_E Q=fifo.mem[82][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[82]_SB_DFFE_Q_E Q=fifo.mem[82][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[82]_SB_DFFE_Q_E Q=fifo.mem[82][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[82]_SB_DFFE_Q_E Q=fifo.mem[82][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[82]_SB_DFFE_Q_E Q=fifo.mem[82][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[82]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[82][6] I1=fifo.mem[69][6] I2=fifo.mem[46]_SB_LUT4_I0_I3[3] I3=fifo.mem[31]_SB_LUT4_I0_I3[2] O=fifo.mem[82]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[82][4] I1=fifo.mem[87][4] I2=fifo.mem[46]_SB_LUT4_I0_I3[2] I3=fifo.mem[46]_SB_LUT4_I0_I3[3] O=fifo.mem[76]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[82][3] I1=fifo.mem[46]_SB_LUT4_I0_I3[3] I2=fifo.mem[97]_SB_LUT4_I0_O[2] I3=fifo.mem[97]_SB_LUT4_I0_O[3] O=fifo.mem[125]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[82][2] I1=fifo.mem[81][2] I2=fifo.mem[46]_SB_LUT4_I0_I3[3] I3=fifo.mem[85]_SB_LUT4_I0_I1[3] O=fifo.mem[75]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[82][1] I1=fifo.mem[101][1] I2=fifo.mem[46]_SB_LUT4_I1_I2[2] I3=fifo.mem[46]_SB_LUT4_I0_I3[3] O=fifo.mem[76]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[82]_SB_LUT4_I0_O[0] I1=fifo.mem[82]_SB_LUT4_I0_O[1] I2=fifo.mem[82]_SB_LUT4_I0_O[2] I3=fifo.mem[82]_SB_LUT4_I0_O[3] O=fifo.mem[30]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[83]_SB_DFFE_Q_E Q=fifo.mem[83][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[83]_SB_DFFE_Q_E Q=fifo.mem[83][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[83]_SB_DFFE_Q_E Q=fifo.mem[83][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[83]_SB_DFFE_Q_E Q=fifo.mem[83][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[83]_SB_DFFE_Q_E Q=fifo.mem[83][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[83]_SB_DFFE_Q_E Q=fifo.mem[83][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[83]_SB_DFFE_Q_E Q=fifo.mem[83][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[83]_SB_DFFE_Q_E Q=fifo.mem[83][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[83]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[83][7] I1=fifo.mem[84][7] I2=fifo.mem[88]_SB_LUT4_I2_I3[2] I3=fifo.mem[84]_SB_LUT4_I0_I1[2] O=fifo.mem[86]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[83][6] I1=fifo.mem[70][6] I2=fifo.mem[88]_SB_LUT4_I2_I3[2] I3=fifo.mem[31]_SB_LUT4_I0_I3[3] O=fifo.mem[82]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[83][4] I1=fifo.mem[88][4] I2=fifo.mem[88]_SB_LUT4_I2_I3[2] I3=fifo.mem[88]_SB_LUT4_I2_I3[3] O=fifo.mem[48]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[83][3] I1=fifo.mem[88]_SB_LUT4_I2_I3[2] I2=fifo.mem[88]_SB_LUT4_I2_O[2] I3=fifo.mem[88]_SB_LUT4_I2_O[3] O=fifo.mem[83]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[83][0] I1=fifo.mem[56][0] I2=fifo.mem[43]_SB_LUT4_I1_I3[2] I3=fifo.mem[88]_SB_LUT4_I2_I3[2] O=fifo.mem[52]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[83][5] I3=fifo.mem[88]_SB_LUT4_I2_I3[2] O=fifo.mem[55]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[84]_SB_DFFE_Q_E Q=fifo.mem[84][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[84]_SB_DFFE_Q_E Q=fifo.mem[84][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[84]_SB_DFFE_Q_E Q=fifo.mem[84][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[84]_SB_DFFE_Q_E Q=fifo.mem[84][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[84]_SB_DFFE_Q_E Q=fifo.mem[84][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[84]_SB_DFFE_Q_E Q=fifo.mem[84][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[84]_SB_DFFE_Q_E Q=fifo.mem[84][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[84]_SB_DFFE_Q_E Q=fifo.mem[84][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[84]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[84][5] I1=fifo.mem[84]_SB_LUT4_I0_I1[2] I2=fifo.mem[55]_SB_LUT4_I0_O[2] I3=fifo.mem[55]_SB_LUT4_I0_O[3] O=fifo.mem[84]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[84][3] I1=fifo.mem[50][3] I2=fifo.mem[50]_SB_LUT4_I1_I2[3] I3=fifo.mem[84]_SB_LUT4_I0_I1[2] O=fifo.mem[84]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[84]_SB_LUT4_I0_1_O[0] I1=fifo.mem[84]_SB_LUT4_I0_1_O[1] I2=fifo.mem[84]_SB_LUT4_I0_1_O[2] I3=fifo.mem[84]_SB_LUT4_I0_1_O[3] O=fifo.mem[15]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[84][1] I1=fifo.mem[84]_SB_LUT4_I0_I1[2] I2=fifo.mem[63]_SB_LUT4_I1_O[2] I3=fifo.mem[63]_SB_LUT4_I1_O[3] O=fifo.mem[84]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[84]_SB_LUT4_I0_I1_SB_LUT4_O_I3[1] O=fifo.mem[84]_SB_LUT4_I0_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[84]_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000100
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[85]_SB_DFFE_Q_E Q=fifo.mem[85][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[85]_SB_DFFE_Q_E Q=fifo.mem[85][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[85]_SB_DFFE_Q_E Q=fifo.mem[85][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[85]_SB_DFFE_Q_E Q=fifo.mem[85][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[85]_SB_DFFE_Q_E Q=fifo.mem[85][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[85]_SB_DFFE_Q_E Q=fifo.mem[85][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[85]_SB_DFFE_Q_E Q=fifo.mem[85][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[85]_SB_DFFE_Q_E Q=fifo.mem[85][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[85]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[85][3] I1=fifo.mem[85]_SB_LUT4_I0_I1[2] I2=fifo.mem[38]_SB_LUT4_I0_3_O[2] I3=fifo.mem[38]_SB_LUT4_I0_3_O[3] O=fifo.mem[85]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[85][2] I1=fifo.mem[71][2] I2=fifo.mem[85]_SB_LUT4_I0_I1[2] I3=fifo.mem[71]_SB_LUT4_I1_I2[3] O=fifo.mem[85]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[85][1] I1=fifo.mem[81][1] I2=fifo.mem[85]_SB_LUT4_I0_I1[2] I3=fifo.mem[85]_SB_LUT4_I0_I1[3] O=fifo.mem[96]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[85][0] I1=fifo.mem[81][0] I2=fifo.mem[85]_SB_LUT4_I0_I1[2] I3=fifo.mem[85]_SB_LUT4_I0_I1[3] O=fifo.mem[13]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[85]_SB_LUT4_I0_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[86]_SB_DFFE_Q_E Q=fifo.mem[86][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[86]_SB_DFFE_Q_E Q=fifo.mem[86][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[86]_SB_DFFE_Q_E Q=fifo.mem[86][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[86]_SB_DFFE_Q_E Q=fifo.mem[86][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[86]_SB_DFFE_Q_E Q=fifo.mem[86][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[86]_SB_DFFE_Q_E Q=fifo.mem[86][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[86]_SB_DFFE_Q_E Q=fifo.mem[86][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[86]_SB_DFFE_Q_E Q=fifo.mem[86][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[86]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[86][7] I1=fifo.mem[51][7] I2=fifo.mem[53]_SB_LUT4_I0_I3[3] I3=fifo.mem[9]_SB_LUT4_I1_I2[2] O=fifo.mem[86]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[86][6] I1=fifo.mem[35][6] I2=fifo.mem[40]_SB_LUT4_I0_I3[2] I3=fifo.mem[53]_SB_LUT4_I0_I3[3] O=fifo.mem[86]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[86][5] I1=fifo.mem[67][5] I2=fifo.mem[71]_SB_LUT4_I0_I2[2] I3=fifo.mem[53]_SB_LUT4_I0_I3[3] O=fifo.mem[86]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[86][2] I1=fifo.mem[47][2] I2=fifo.mem[79]_SB_LUT4_I0_2_O[1] I3=fifo.mem[53]_SB_LUT4_I0_I3[3] O=fifo.mem[50]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[86][1] I1=fifo.mem[53]_SB_LUT4_I0_I3[3] I2=fifo.mem[76]_SB_LUT4_I0_1_O[2] I3=fifo.mem[76]_SB_LUT4_I0_1_O[3] O=fifo.mem[86]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[86][0] I1=fifo.mem[82][0] I2=fifo.mem[53]_SB_LUT4_I0_I3[3] I3=fifo.mem[46]_SB_LUT4_I0_I3[3] O=fifo.mem[1]_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[86]_SB_LUT4_I0_O[0] I1=fifo.mem[86]_SB_LUT4_I0_O[1] I2=fifo.mem[86]_SB_LUT4_I0_O[2] I3=fifo.mem[86]_SB_LUT4_I0_O[3] O=fifo.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[87]_SB_DFFE_Q_E Q=fifo.mem[87][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[87]_SB_DFFE_Q_E Q=fifo.mem[87][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[87]_SB_DFFE_Q_E Q=fifo.mem[87][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[87]_SB_DFFE_Q_E Q=fifo.mem[87][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[87]_SB_DFFE_Q_E Q=fifo.mem[87][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[87]_SB_DFFE_Q_E Q=fifo.mem[87][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[87]_SB_DFFE_Q_E Q=fifo.mem[87][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[87]_SB_DFFE_Q_E Q=fifo.mem[87][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[87]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[87][7] I1=fifo.mem[56][7] I2=fifo.mem[43]_SB_LUT4_I1_I3[2] I3=fifo.mem[46]_SB_LUT4_I0_I3[2] O=fifo.mem[45]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[87][6] I1=fifo.mem[38][6] I2=fifo.mem[62]_SB_LUT4_I0_I2[2] I3=fifo.mem[46]_SB_LUT4_I0_I3[2] O=fifo.mem[63]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[87][5] I1=fifo.mem[66][5] I2=fifo.mem[34]_SB_LUT4_I0_I3[2] I3=fifo.mem[46]_SB_LUT4_I0_I3[2] O=fifo.mem[46]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[87][3] I1=fifo.mem[34][3] I2=fifo.mem[34]_SB_LUT4_I0_I3[3] I3=fifo.mem[46]_SB_LUT4_I0_I3[2] O=fifo.mem[84]_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[87][2] I1=fifo.mem[64][2] I2=fifo.mem[46]_SB_LUT4_I0_I3[2] I3=fifo.mem[64]_SB_LUT4_I0_I3[1] O=fifo.mem[58]_SB_LUT4_I0_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[87][0] I1=fifo.mem[46]_SB_LUT4_I0_I3[2] I2=fifo.mem[80]_SB_LUT4_I2_O[2] I3=fifo.mem[80]_SB_LUT4_I2_O[3] O=fifo.mem[19]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[88]_SB_DFFE_Q_E Q=fifo.mem[88][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[88]_SB_DFFE_Q_E Q=fifo.mem[88][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[88]_SB_DFFE_Q_E Q=fifo.mem[88][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[88]_SB_DFFE_Q_E Q=fifo.mem[88][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[88]_SB_DFFE_Q_E Q=fifo.mem[88][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[88]_SB_DFFE_Q_E Q=fifo.mem[88][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[88]_SB_DFFE_Q_E Q=fifo.mem[88][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[88]_SB_DFFE_Q_E Q=fifo.mem[88][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[88]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[88][7] I1=fifo.mem[78][7] I2=fifo.mem[88]_SB_LUT4_I2_I3[3] I3=fifo.mem[78]_SB_LUT4_I1_I2[3] O=fifo.mem[98]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[88][6] I1=fifo.mem[57][6] I2=fifo.mem[88]_SB_LUT4_I2_I3[3] I3=fifo.mem[57]_SB_LUT4_I2_I3[2] O=fifo.mem[82]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[88][5] I1=fifo.mem[68][5] I2=fifo.mem[5]_SB_LUT4_I1_I3[2] I3=fifo.mem[88]_SB_LUT4_I2_I3[3] O=fifo.mem[86]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[88][1] I1=fifo.mem[71][1] I2=fifo.mem[88]_SB_LUT4_I2_I3[3] I3=fifo.mem[71]_SB_LUT4_I1_I2[3] O=fifo.mem[2]_SB_LUT4_I1_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[88][0] I1=fifo.mem[115][0] I2=fifo.mem[88]_SB_LUT4_I2_I3[3] I3=fifo.mem[52]_SB_LUT4_I1_I3[3] O=fifo.mem[13]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[88][3] I3=fifo.mem[88]_SB_LUT4_I2_I3[3] O=fifo.mem[88]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[88]_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[89]_SB_DFFE_Q_E Q=fifo.mem[89][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[89]_SB_DFFE_Q_E Q=fifo.mem[89][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[89]_SB_DFFE_Q_E Q=fifo.mem[89][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[89]_SB_DFFE_Q_E Q=fifo.mem[89][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[89]_SB_DFFE_Q_E Q=fifo.mem[89][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[89]_SB_DFFE_Q_E Q=fifo.mem[89][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[89]_SB_DFFE_Q_E Q=fifo.mem[89][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[89]_SB_DFFE_Q_E Q=fifo.mem[89][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[89]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[89][4] I1=fifo.mem[60][4] I2=fifo.mem[8]_SB_LUT4_I1_I2[2] I3=fifo.mem[8]_SB_LUT4_I1_I2[3] O=fifo.mem[89]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[89][3] I1=fifo.mem[93][3] I2=fifo.mem[93]_SB_LUT4_I1_I2[3] I3=fifo.mem[8]_SB_LUT4_I1_I2[3] O=fifo.mem[44]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[89][1] I1=fifo.mem[112][1] I2=fifo.mem[98]_SB_LUT4_I1_I2[2] I3=fifo.mem[8]_SB_LUT4_I1_I2[3] O=fifo.mem[90]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[89][0] I1=fifo.mem[94][0] I2=fifo.mem[63]_SB_LUT4_I1_I2[2] I3=fifo.mem[8]_SB_LUT4_I1_I2[3] O=fifo.mem[43]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[89]_SB_LUT4_I0_O[0] I1=fifo.mem[89]_SB_LUT4_I0_O[1] I2=fifo.mem[89]_SB_LUT4_I0_O[2] I3=fifo.mem[89]_SB_LUT4_I0_O[3] O=fifo.mem[9]_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[109][6] I1=fifo.mem[89][6] I2=fifo.mem[8]_SB_LUT4_I1_I2[3] I3=fifo.mem[78]_SB_LUT4_I1_I3[1] O=fifo.mem[89]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[89][7] I3=fifo.mem[8]_SB_LUT4_I1_I2[3] O=fifo.mem[61]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[8]_SB_DFFE_Q_E Q=fifo.mem[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[8]_SB_DFFE_Q_E Q=fifo.mem[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[8]_SB_DFFE_Q_E Q=fifo.mem[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[8]_SB_DFFE_Q_E Q=fifo.mem[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[8]_SB_DFFE_Q_E Q=fifo.mem[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[8]_SB_DFFE_Q_E Q=fifo.mem[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[8]_SB_DFFE_Q_E Q=fifo.mem[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[8]_SB_DFFE_Q_E Q=fifo.mem[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[8]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[8][6] I1=fifo.mem[8]_SB_LUT4_I1_I3[3] I2=fifo.mem[92]_SB_LUT4_I0_O[2] I3=fifo.mem[92]_SB_LUT4_I0_O[3] O=fifo.mem[8]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[8][0] I1=fifo.mem[8]_SB_LUT4_I1_I3[3] I2=fifo.mem[2]_SB_LUT4_I2_O[2] I3=fifo.mem[2]_SB_LUT4_I2_O[3] O=fifo.mem[8]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[89][5] I1=fifo.mem[8][5] I2=fifo.mem[8]_SB_LUT4_I1_I2[3] I3=fifo.mem[8]_SB_LUT4_I1_I3[3] O=fifo.mem[8]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[25][2] I1=fifo.mem[8][2] I2=fifo.mem[25]_SB_LUT4_I2_I3[2] I3=fifo.mem[8]_SB_LUT4_I1_I3[3] O=fifo.mem[8]_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[49][1] I1=fifo.mem[8][1] I2=fifo.mem[52]_SB_LUT4_I1_I2[3] I3=fifo.mem[8]_SB_LUT4_I1_I3[3] O=fifo.mem[45]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[8]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[8]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[8]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=fifo.mem[8]_SB_LUT4_I1_O[0] I1=fifo.mem[8]_SB_LUT4_I1_O[1] I2=fifo.mem[8]_SB_LUT4_I1_O[2] I3=fifo.mem[8]_SB_LUT4_I1_O[3] O=fifo.mem[8]_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[90]_SB_DFFE_Q_E Q=fifo.mem[90][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[90]_SB_DFFE_Q_E Q=fifo.mem[90][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[90]_SB_DFFE_Q_E Q=fifo.mem[90][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[90]_SB_DFFE_Q_E Q=fifo.mem[90][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[90]_SB_DFFE_Q_E Q=fifo.mem[90][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[90]_SB_DFFE_Q_E Q=fifo.mem[90][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[90]_SB_DFFE_Q_E Q=fifo.mem[90][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[90]_SB_DFFE_Q_E Q=fifo.mem[90][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[90]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[90]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[90][7] I1=fifo.mem[96][7] I2=fifo.mem[96]_SB_LUT4_I1_I3[2] I3=fifo.mem[90]_SB_LUT4_I1_I3[3] O=fifo.mem[36]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[90][6] I1=fifo.mem[95][6] I2=fifo.mem[90]_SB_LUT4_I1_I3[3] I3=fifo.mem[95]_SB_LUT4_I1_I2[3] O=fifo.mem[76]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[90][4] I1=fifo.mem[58][4] I2=fifo.mem[90]_SB_LUT4_I1_I3[2] I3=fifo.mem[90]_SB_LUT4_I1_I3[3] O=fifo.mem[116]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[90][2] I1=fifo.mem[53][2] I2=fifo.mem[53]_SB_LUT4_I0_I3[2] I3=fifo.mem[90]_SB_LUT4_I1_I3[3] O=fifo.mem[34]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[90][0] I1=fifo.mem[118][0] I2=fifo.mem[55]_SB_LUT4_I1_I2[3] I3=fifo.mem[90]_SB_LUT4_I1_I3[3] O=fifo.mem[90]_SB_LUT4_I0_4_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[126][1] I1=fifo.mem[90][1] I2=fifo.mem[90]_SB_LUT4_I1_I2[2] I3=fifo.mem[90]_SB_LUT4_I1_I3[3] O=fifo.mem[90]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[90]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[23]_SB_LUT4_I0_I3_SB_LUT4_O_I3[1] O=fifo.mem[90]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[3] O=fifo.mem[90]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[3] O=fifo.mem[90]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=fifo.mem[90]_SB_LUT4_I1_O[0] I1=fifo.mem[90]_SB_LUT4_I1_O[1] I2=fifo.mem[90]_SB_LUT4_I1_O[2] I3=fifo.mem[90]_SB_LUT4_I1_O[3] O=fifo.mem[0]_SB_LUT4_I0_6_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[91]_SB_DFFE_Q_E Q=fifo.mem[91][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[91]_SB_DFFE_Q_E Q=fifo.mem[91][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[91]_SB_DFFE_Q_E Q=fifo.mem[91][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[91]_SB_DFFE_Q_E Q=fifo.mem[91][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[91]_SB_DFFE_Q_E Q=fifo.mem[91][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[91]_SB_DFFE_Q_E Q=fifo.mem[91][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[91]_SB_DFFE_Q_E Q=fifo.mem[91][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[91]_SB_DFFE_Q_E Q=fifo.mem[91][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I3=fifo.mem[91]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=fifo.mem[91]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[43]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O O=fifo.mem[91]_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[91][5] I1=fifo.mem[92][5] I2=fifo.mem[95]_SB_LUT4_I1_I2[2] I3=fifo.mem[91]_SB_LUT4_I0_I3[2] O=fifo.mem[91]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[91][4] I1=fifo.mem[59][4] I2=fifo.mem[91]_SB_LUT4_I0_I3[2] I3=fifo.mem[91]_SB_LUT4_I0_I3[3] O=fifo.mem[116]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[91][1] I1=fifo.mem[93][1] I2=fifo.mem[93]_SB_LUT4_I1_I2[3] I3=fifo.mem[91]_SB_LUT4_I0_I3[2] O=fifo.mem[95]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[91][0] I1=fifo.mem[91]_SB_LUT4_I0_I3[2] I2=fifo.mem[57]_SB_LUT4_I2_O[2] I3=fifo.mem[57]_SB_LUT4_I2_O[3] O=fifo.mem[95]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[91]_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[91]_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[92]_SB_DFFE_Q_E Q=fifo.mem[92][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[92]_SB_DFFE_Q_E Q=fifo.mem[92][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[92]_SB_DFFE_Q_E Q=fifo.mem[92][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[92]_SB_DFFE_Q_E Q=fifo.mem[92][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[92]_SB_DFFE_Q_E Q=fifo.mem[92][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[92]_SB_DFFE_Q_E Q=fifo.mem[92][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[92]_SB_DFFE_Q_E Q=fifo.mem[92][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[92]_SB_DFFE_Q_E Q=fifo.mem[92][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I3=fifo.mem[92]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] O=fifo.mem[92]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[44]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O O=fifo.mem[92]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[92][6] I1=fifo.mem[11][6] I2=fifo.mem[95]_SB_LUT4_I1_I2[2] I3=fifo.mem[7]_SB_LUT4_I1_I3[3] O=fifo.mem[92]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[92][4] I1=fifo.mem[95][4] I2=fifo.mem[95]_SB_LUT4_I1_I2[2] I3=fifo.mem[95]_SB_LUT4_I1_I2[3] O=fifo.mem[52]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[92][0] I1=fifo.mem[96][0] I2=fifo.mem[95]_SB_LUT4_I1_I2[2] I3=fifo.mem[96]_SB_LUT4_I1_I3[2] O=fifo.mem[92]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[93]_SB_DFFE_Q_E Q=fifo.mem[93][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[93]_SB_DFFE_Q_E Q=fifo.mem[93][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[93]_SB_DFFE_Q_E Q=fifo.mem[93][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[93]_SB_DFFE_Q_E Q=fifo.mem[93][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[93]_SB_DFFE_Q_E Q=fifo.mem[93][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[93]_SB_DFFE_Q_E Q=fifo.mem[93][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[93]_SB_DFFE_Q_E Q=fifo.mem[93][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[93]_SB_DFFE_Q_E Q=fifo.mem[93][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[93]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[93][6] I1=fifo.mem[54][6] I2=fifo.mem[57]_SB_LUT4_I0_I2[3] I3=fifo.mem[93]_SB_LUT4_I1_I2[3] O=fifo.mem[93]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[93][5] I1=fifo.mem[60][5] I2=fifo.mem[8]_SB_LUT4_I1_I2[2] I3=fifo.mem[93]_SB_LUT4_I1_I2[3] O=fifo.mem[59]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[93][4] I1=fifo.mem[119][4] I2=fifo.mem[93]_SB_LUT4_I1_I2[2] I3=fifo.mem[93]_SB_LUT4_I1_I2[3] O=fifo.mem[93]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[93][0] I1=fifo.mem[69][0] I2=fifo.mem[31]_SB_LUT4_I0_I3[2] I3=fifo.mem[93]_SB_LUT4_I1_I2[3] O=fifo.mem[90]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[124][2] I1=fifo.mem[93][2] I2=fifo.mem[93]_SB_LUT4_I1_I2[3] I3=fifo.mem[57]_SB_LUT4_I2_I3[3] O=fifo.mem[93]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[93]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[93]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=fifo.mem[93]_SB_LUT4_I1_O[0] I1=fifo.mem[93]_SB_LUT4_I1_O[1] I2=fifo.mem[93]_SB_LUT4_I1_O[2] I3=fifo.mem[93]_SB_LUT4_I1_O[3] O=fifo.mem[93]_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[94]_SB_DFFE_Q_E Q=fifo.mem[94][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[94]_SB_DFFE_Q_E Q=fifo.mem[94][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[94]_SB_DFFE_Q_E Q=fifo.mem[94][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[94]_SB_DFFE_Q_E Q=fifo.mem[94][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[94]_SB_DFFE_Q_E Q=fifo.mem[94][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[94]_SB_DFFE_Q_E Q=fifo.mem[94][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[94]_SB_DFFE_Q_E Q=fifo.mem[94][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[94]_SB_DFFE_Q_E Q=fifo.mem[94][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[94]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[94][7] I1=fifo.mem[93][7] I2=fifo.mem[93]_SB_LUT4_I1_I2[3] I3=fifo.mem[63]_SB_LUT4_I1_I2[2] O=fifo.mem[86]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[94][4] I1=fifo.mem[63][4] I2=fifo.mem[63]_SB_LUT4_I1_I2[2] I3=fifo.mem[63]_SB_LUT4_I1_I2[3] O=fifo.mem[89]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[94][6] I3=fifo.mem[63]_SB_LUT4_I1_I2[2] O=fifo.mem[51]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[95]_SB_DFFE_Q_E Q=fifo.mem[95][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[95]_SB_DFFE_Q_E Q=fifo.mem[95][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[95]_SB_DFFE_Q_E Q=fifo.mem[95][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[95]_SB_DFFE_Q_E Q=fifo.mem[95][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[95]_SB_DFFE_Q_E Q=fifo.mem[95][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[95]_SB_DFFE_Q_E Q=fifo.mem[95][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[95]_SB_DFFE_Q_E Q=fifo.mem[95][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[95]_SB_DFFE_Q_E Q=fifo.mem[95][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=fifo.mem[95]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[95][7] I1=fifo.mem[75][7] I2=fifo.mem[95]_SB_LUT4_I1_I2[3] I3=fifo.mem[29]_SB_LUT4_I1_I2[3] O=fifo.mem[54]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[95][3] I1=fifo.mem[90][3] I2=fifo.mem[90]_SB_LUT4_I1_I3[3] I3=fifo.mem[95]_SB_LUT4_I1_I2[3] O=fifo.mem[99]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[95][0] I1=fifo.mem[95]_SB_LUT4_I1_I2[3] I2=fifo.mem[90]_SB_LUT4_I0_4_O[2] I3=fifo.mem[90]_SB_LUT4_I0_4_O[3] O=fifo.mem[95]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=fifo.mem[95]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[0] I1=fifo.mem[95]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[1] I2=fifo.mem[95]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[2] I3=fifo.mem[95]_SB_LUT4_I0_2_O_SB_LUT4_O_I0[3] O=fifo.mem[95]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[125][1] I1=fifo.mem[95][1] I2=fifo.mem[95]_SB_LUT4_I1_I2[3] I3=fifo.mem[95]_SB_LUT4_I1_I3[3] O=fifo.mem[95]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[95]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[84]_SB_LUT4_I0_I1_SB_LUT4_O_I3[1] O=fifo.mem[95]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[95]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[95]_SB_LUT4_I1_O[0] I1=fifo.mem[95]_SB_LUT4_I1_O[1] I2=fifo.mem[95]_SB_LUT4_I1_O[2] I3=fifo.mem[95]_SB_LUT4_I1_O[3] O=fifo.mem[0]_SB_LUT4_I0_6_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[96]_SB_DFFE_Q_E Q=fifo.mem[96][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[96]_SB_DFFE_Q_E Q=fifo.mem[96][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[96]_SB_DFFE_Q_E Q=fifo.mem[96][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[96]_SB_DFFE_Q_E Q=fifo.mem[96][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[96]_SB_DFFE_Q_E Q=fifo.mem[96][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[96]_SB_DFFE_Q_E Q=fifo.mem[96][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[96]_SB_DFFE_Q_E Q=fifo.mem[96][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[96]_SB_DFFE_Q_E Q=fifo.mem[96][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[96]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[96][6] I1=fifo.mem[91][6] I2=fifo.mem[96]_SB_LUT4_I1_I3[2] I3=fifo.mem[91]_SB_LUT4_I0_I3[2] O=fifo.mem[8]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[96][3] I1=fifo.mem[92][3] I2=fifo.mem[95]_SB_LUT4_I1_I2[2] I3=fifo.mem[96]_SB_LUT4_I1_I3[2] O=fifo.mem[44]_SB_LUT4_I0_2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[96][1] I1=fifo.mem[53][1] I2=fifo.mem[96]_SB_LUT4_I1_I3[2] I3=fifo.mem[53]_SB_LUT4_I0_I3[2] O=fifo.mem[96]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[96]_SB_LUT4_I0_2_O[0] I1=fifo.mem[96]_SB_LUT4_I0_2_O[1] I2=fifo.mem[96]_SB_LUT4_I0_2_O[2] I3=fifo.mem[96]_SB_LUT4_I0_2_O[3] O=fifo.mem[79]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[110][2] I1=fifo.mem[96][2] I2=fifo.mem[7]_SB_LUT4_I0_I2[2] I3=fifo.mem[96]_SB_LUT4_I1_I3[2] O=fifo.mem[96]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[84]_SB_LUT4_I0_I1_SB_LUT4_O_I3[1] O=fifo.mem[96]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[3] O=fifo.mem[96]_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[96][5] I3=fifo.mem[96]_SB_LUT4_I1_I3[2] O=fifo.mem[96]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[97]_SB_DFFE_Q_E Q=fifo.mem[97][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[97]_SB_DFFE_Q_E Q=fifo.mem[97][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[97]_SB_DFFE_Q_E Q=fifo.mem[97][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[97]_SB_DFFE_Q_E Q=fifo.mem[97][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[97]_SB_DFFE_Q_E Q=fifo.mem[97][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[97]_SB_DFFE_Q_E Q=fifo.mem[97][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[97]_SB_DFFE_Q_E Q=fifo.mem[97][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[97]_SB_DFFE_Q_E Q=fifo.mem[97][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[97]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[97][3] I1=fifo.mem[108][3] I2=fifo.mem[13]_SB_LUT4_I1_I2[2] I3=fifo.mem[13]_SB_LUT4_I1_I2[3] O=fifo.mem[97]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[97][1] I1=fifo.mem[111][1] I2=fifo.mem[44]_SB_LUT4_I1_I3[3] I3=fifo.mem[13]_SB_LUT4_I1_I2[3] O=fifo.mem[97]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[97][0] I1=fifo.mem[99][0] I2=fifo.mem[20]_SB_LUT4_I1_O[1] I3=fifo.mem[13]_SB_LUT4_I1_I2[3] O=fifo.mem[78]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[119][7] I1=fifo.mem[97][7] I2=fifo.mem[93]_SB_LUT4_I1_I2[2] I3=fifo.mem[13]_SB_LUT4_I1_I2[3] O=fifo.mem[80]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[116][6] I1=fifo.mem[97][6] I2=fifo.mem[116]_SB_LUT4_I0_I2[3] I3=fifo.mem[13]_SB_LUT4_I1_I2[3] O=fifo.mem[112]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[108][4] I1=fifo.mem[97][4] I2=fifo.mem[13]_SB_LUT4_I1_I2[2] I3=fifo.mem[13]_SB_LUT4_I1_I2[3] O=fifo.mem[93]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[98]_SB_DFFE_Q_E Q=fifo.mem[98][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[98]_SB_DFFE_Q_E Q=fifo.mem[98][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[98]_SB_DFFE_Q_E Q=fifo.mem[98][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[98]_SB_DFFE_Q_E Q=fifo.mem[98][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[98]_SB_DFFE_Q_E Q=fifo.mem[98][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[98]_SB_DFFE_Q_E Q=fifo.mem[98][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[98]_SB_DFFE_Q_E Q=fifo.mem[98][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[98]_SB_DFFE_Q_E Q=fifo.mem[98][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[98]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[98][7] I1=fifo.mem[123][7] I2=fifo.mem[98]_SB_LUT4_I1_I2[3] I3=fifo.mem[49]_SB_LUT4_I1_I3[3] O=fifo.mem[98]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[98][6] I1=fifo.mem[113][6] I2=fifo.mem[51]_SB_LUT4_I0_I2[3] I3=fifo.mem[98]_SB_LUT4_I1_I2[3] O=fifo.mem[56]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[98][5] I1=fifo.mem[85][5] I2=fifo.mem[85]_SB_LUT4_I0_I1[2] I3=fifo.mem[98]_SB_LUT4_I1_I2[3] O=fifo.mem[86]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[98][3] I1=fifo.mem[30][3] I2=fifo.mem[2]_SB_LUT4_I1_I2[3] I3=fifo.mem[98]_SB_LUT4_I1_I2[3] O=fifo.mem[98]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[98]_SB_LUT4_I0_O[0] I1=fifo.mem[98]_SB_LUT4_I0_O[1] I2=fifo.mem[98]_SB_LUT4_I0_O[2] I3=fifo.mem[98]_SB_LUT4_I0_O[3] O=fifo.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[112][4] I1=fifo.mem[98][4] I2=fifo.mem[98]_SB_LUT4_I1_I2[2] I3=fifo.mem[98]_SB_LUT4_I1_I2[3] O=fifo.mem[98]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[116][2] I1=fifo.mem[98][2] I2=fifo.mem[98]_SB_LUT4_I1_I2[3] I3=fifo.mem[116]_SB_LUT4_I0_I2[3] O=fifo.mem[93]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] O=fifo.mem[98]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[3] O=fifo.mem[98]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[99]_SB_DFFE_Q_E Q=fifo.mem[99][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[99]_SB_DFFE_Q_E Q=fifo.mem[99][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[99]_SB_DFFE_Q_E Q=fifo.mem[99][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[99]_SB_DFFE_Q_E Q=fifo.mem[99][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[99]_SB_DFFE_Q_E Q=fifo.mem[99][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[99]_SB_DFFE_Q_E Q=fifo.mem[99][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[99]_SB_DFFE_Q_E Q=fifo.mem[99][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[99]_SB_DFFE_Q_E Q=fifo.mem[99][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_4_O[1] O=fifo.mem[99]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.mem[99][5] I1=fifo.mem[108][5] I2=fifo.mem[13]_SB_LUT4_I1_I2[2] I3=fifo.mem[20]_SB_LUT4_I1_O[1] O=fifo.mem[99]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[99][4] I1=fifo.mem[20]_SB_LUT4_I1_O[1] I2=fifo.mem[20]_SB_LUT4_I1_O[2] I3=fifo.mem[20]_SB_LUT4_I1_O[3] O=fifo.mem[99]_SB_LUT4_I0_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[3] O=fifo.mem[99]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[3] O=fifo.mem[46]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[3] O=fifo.mem[85]_SB_LUT4_I0_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[3] O=fifo.mem[21]_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[3] O=fifo.mem[31]_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[3] O=fifo.mem[19]_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[3] O=fifo.mem[5]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[3] O=fifo.mem[53]_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=fifo.mem[99][1] I1=fifo.mem[100][1] I2=fifo.mem[95]_SB_LUT4_I1_I3[2] I3=fifo.mem[20]_SB_LUT4_I1_O[1] O=fifo.mem[99]_SB_LUT4_I0_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[99]_SB_LUT4_I0_O[0] I1=fifo.mem[99]_SB_LUT4_I0_O[1] I2=fifo.mem[99]_SB_LUT4_I0_O[2] I3=fifo.mem[99]_SB_LUT4_I0_O[3] O=fifo.mem[0]_SB_LUT4_I0_1_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[4]_SB_LUT4_I0_2_O[0] I1=fifo.mem[4]_SB_LUT4_I0_2_O[1] I2=fifo.mem[4]_SB_LUT4_I0_2_O[2] I3=fifo.mem[4]_SB_LUT4_I0_2_O[3] O=fifo.mem[99]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo.mem[105][7] I1=fifo.mem[99][7] I2=fifo.mem[90]_SB_LUT4_I1_I2[3] I3=fifo.mem[20]_SB_LUT4_I1_O[1] O=fifo.mem[99]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[99][3] I3=fifo.mem[20]_SB_LUT4_I1_O[1] O=fifo.mem[99]_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q E=fifo.mem[9]_SB_DFFE_Q_E Q=fifo.mem[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q E=fifo.mem[9]_SB_DFFE_Q_E Q=fifo.mem[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q E=fifo.mem[9]_SB_DFFE_Q_E Q=fifo.mem[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q E=fifo.mem[9]_SB_DFFE_Q_E Q=fifo.mem[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q E=fifo.mem[9]_SB_DFFE_Q_E Q=fifo.mem[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q E=fifo.mem[9]_SB_DFFE_Q_E Q=fifo.mem[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q E=fifo.mem[9]_SB_DFFE_Q_E Q=fifo.mem[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q E=fifo.mem[9]_SB_DFFE_Q_E Q=fifo.mem[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rstn_btn I2=fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] I3=fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1] O=fifo.mem[9]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.mem[9][7] I1=fifo.mem[7][7] I2=fifo.mem[7]_SB_LUT4_I1_I3[2] I3=fifo.mem[9]_SB_LUT4_I1_I2[3] O=fifo.mem[1]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[9][6] I1=fifo.mem[23][6] I2=fifo.mem[4]_SB_LUT4_I1_I3[2] I3=fifo.mem[9]_SB_LUT4_I1_I2[3] O=fifo.mem[5]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[9][5] I1=fifo.mem[29][5] I2=fifo.mem[29]_SB_LUT4_I1_I2[2] I3=fifo.mem[9]_SB_LUT4_I1_I2[3] O=fifo.mem[18]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[9][2] I1=fifo.mem[36][2] I2=fifo.mem[96]_SB_LUT4_I1_I3[3] I3=fifo.mem[9]_SB_LUT4_I1_I2[3] O=fifo.mem[50]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100111111
.gate SB_LUT4 I0=fifo.mem[9][1] I1=fifo.mem[9]_SB_LUT4_I1_I2[3] I2=fifo.mem[22]_SB_LUT4_I0_2_O[2] I3=fifo.mem[22]_SB_LUT4_I0_2_O[3] O=fifo.mem[9]_SB_LUT4_I0_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=fifo.mem[51][4] I1=fifo.mem[9][4] I2=fifo.mem[9]_SB_LUT4_I1_I2[2] I3=fifo.mem[9]_SB_LUT4_I1_I2[3] O=fifo.mem[9]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[63][3] I1=fifo.mem[9][3] I2=fifo.mem[63]_SB_LUT4_I1_I2[3] I3=fifo.mem[9]_SB_LUT4_I1_I2[3] O=fifo.mem[3]_SB_LUT4_I0_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=fifo.mem[44][0] I1=fifo.mem[9][0] I2=fifo.mem[44]_SB_LUT4_I1_I2[2] I3=fifo.mem[9]_SB_LUT4_I1_I2[3] O=fifo.mem[2]_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001001101011111
.gate SB_LUT4 I0=$false I1=$false I2=fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=fifo.mem[9]_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_CARRY CI=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2]
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_2_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1]
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=fifo.mem[9]_SB_LUT4_I1_O[0] I1=fifo.mem[9]_SB_LUT4_I1_O[1] I2=fifo.mem[9]_SB_LUT4_I1_O[2] I3=fifo.mem[9]_SB_LUT4_I1_O[3] O=fifo.mem[9]_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data_SB_DFFER_Q_D[7] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=fifo.rd_data[7] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data_SB_DFFER_Q_D[6] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=fifo.rd_data[6] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data_SB_DFFER_Q_D[5] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=fifo.rd_data[5] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data_SB_DFFER_Q_D[4] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=fifo.rd_data[4] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data_SB_DFFER_Q_D[3] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=fifo.rd_data[3] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data_SB_DFFER_Q_D[2] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=fifo.rd_data[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data_SB_DFFER_Q_D[1] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=fifo.rd_data[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data_SB_DFFER_Q_D[0] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=fifo.rd_data[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_7_O[0] I1=fifo.mem[0]_SB_LUT4_I0_7_O[1] I2=fifo.mem[0]_SB_LUT4_I0_7_O[2] I3=fifo.mem[0]_SB_LUT4_I0_7_O[3] O=fifo.rd_data_SB_DFFER_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_6_O[0] I1=fifo.mem[0]_SB_LUT4_I0_6_O[1] I2=fifo.mem[0]_SB_LUT4_I0_6_O[2] I3=fifo.mem[0]_SB_LUT4_I0_6_O[3] O=fifo.rd_data_SB_DFFER_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_5_O[0] I1=fifo.mem[0]_SB_LUT4_I0_5_O[1] I2=fifo.mem[0]_SB_LUT4_I0_5_O[2] I3=fifo.mem[0]_SB_LUT4_I0_5_O[3] O=fifo.rd_data_SB_DFFER_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_4_O[0] I1=fifo.mem[0]_SB_LUT4_I0_4_O[1] I2=fifo.mem[0]_SB_LUT4_I0_4_O[2] I3=fifo.mem[0]_SB_LUT4_I0_4_O[3] O=fifo.rd_data_SB_DFFER_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=fifo.mem[0]_SB_LUT4_I0_3_O[0] I1=fifo.mem[0]_SB_LUT4_I0_3_O[1] I2=fifo.mem[0]_SB_LUT4_I0_3_O[2] I3=fifo.mem[0]_SB_LUT4_I0_3_O[3] O=fifo.rd_data_SB_DFFER_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111111111111
.gate SB_DFFER C=clk_12mhz D=pars.lcd_is_data E=lcd.lat_is_data_SB_DFFER_Q_E Q=lcd.lat_is_data R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=pars.lcd_data[4] E=lcd.lat_is_data_SB_DFFER_Q_E Q=lcd_db_SB_DFFER_Q_D_SB_LUT4_O_1_I1[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=pars.lcd_data[1] E=lcd.lat_is_data_SB_DFFER_Q_E Q=lcd_db_SB_DFFER_Q_D_SB_LUT4_O_1_I1[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=pars.lcd_data[0] E=lcd.lat_is_data_SB_DFFER_Q_E Q=lcd_db_SB_DFFER_Q_D_SB_LUT4_O_1_I1[3] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[0] I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] O=lcd.lat_is_data_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_DFFR C=clk_12mhz D=pars.lcd_data_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] O=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=lcd.lat_is_data I1=lcd.lat_is_data_SB_LUT4_I0_I1[1] I2=lcd.lat_is_data_SB_LUT4_I0_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_I1[3] O=lcd.lat_is_data_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFER C=clk_12mhz D=pars.lcd_data[6] E=lcd.lat_is_data_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_I1[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_D_SB_LUT4_O_1_I1[0] I1=lcd.lat_is_data_SB_LUT4_I0_I2[1] I2=lcd_db_SB_DFFER_Q_D_SB_LUT4_O_1_I1[2] I3=lcd_db_SB_DFFER_Q_D_SB_LUT4_O_1_I1[3] O=lcd.lat_is_data_SB_LUT4_I0_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFER C=clk_12mhz D=pars.lcd_data[7] E=lcd.lat_is_data_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_I2[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=pars.lcd_data[3] E=lcd.lat_is_data_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_I2[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=pars.lcd_data[5] E=lcd.lat_is_data_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_O[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=pars.lcd_data[2] E=lcd.lat_is_data_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_O[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O[0] I2=lcd_db_SB_DFFER_Q_D_SB_LUT4_O_1_I1[2] I3=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[2] O=lcd_db_SB_DFFER_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O[0] I2=lcd.lat_is_data_SB_LUT4_I0_O[1] I3=lcd.lat_is_data_SB_LUT4_I0_O[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O[1] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O[1] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010101111
.gate SB_LUT4 I0=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000100000000
.gate SB_DFFES C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_D E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[0] S=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[0] I3=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3[1] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100010111011
.gate SB_DFFR C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_DFFR_Q_D Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3[1] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_DFFR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3[1] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[6] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[5] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[4] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[3] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[2] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[1] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_6_D[0] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O Q=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_6_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_2_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_3_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_2_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_3_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0]
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_4_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_3_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_4_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_4_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D_SB_LUT4_O_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1]
.attr src "../rtl/char_fifo.v:37.25-37.33|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[2] I3=fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100000
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[7] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[6] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[5] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[4] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] I2=$true I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFR_D_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101010101010
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_E_D[0] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O Q=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_E_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=rstn_btn I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I1=$true
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I1=$true
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101110111000
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001111110000
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I2=$true I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CI_1_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I1=$true
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2] I2=$true I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=$true
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=$true I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2] I1=$true
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_4_I1[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_4_I1[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=$true I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_4_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_4_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CI_1_CO O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2 I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CI_CO I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] I1=$true
.attr src "../rtl/char_fifo.v:38.26-38.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CI_1_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q_D[0] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_DFFER_Q_E Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2 R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:24.5-41.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_DFFER_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/char_fifo.v:32.26-32.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_D[1] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_D[0] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[3] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101110110000
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[3] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3[0] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010100010
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I2[3] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[4] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I2[3] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_24_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO_I1[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[3] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO_I1[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_I2 I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3[0] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_I2 R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[26] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[11] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I2[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[8] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[10] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[17] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[16] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[18] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I2[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[13] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_25_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_25_I2[3]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[14] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[20] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[9] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I2[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I2[2] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO_I1[2] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I2[2] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_I2 I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_28_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[15] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I2[2] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I2[2] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_25_I2[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[21] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_I1[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_22_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_22_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[7] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I2[2] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_I1[2] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I2[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_22_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_I1[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO_I1[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_24_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_24_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_25_I2[3] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_25_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[12] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_25_I2[3] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_25_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I2[0]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[19] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I2[2] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I2[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I2[1]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[2] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_I2 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_28_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_28_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_I2 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[1] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_28_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[24] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[22] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[23] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[25] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[28] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[29] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[30] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[31] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I2[2] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I2[2] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I3 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[5] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I2[3]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[27] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I2[2] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I2[2]
.attr src "../rtl/parser.v:115.40-115.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_O_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[0] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1 R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1 I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000110011
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1 CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.attr src "../rtl/parser.v:113.41-113.52|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_I1[2] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1 I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011000011
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O[6] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_I1[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data[6] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010001100
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_I2 O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111110110011
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110000
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data[7] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFES C=clk_12mhz D=fifo.rd_data[5] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0] S=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I2[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data[4] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO_I1[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data[3] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data[2] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_28_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000110010000000
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data[1] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=fifo.rd_data[0] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O Q=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.rd_data[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3[0] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3[1] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010001000100
.gate SB_LUT4 I0=fifo.rd_data[3] I1=fifo.rd_data[2] I2=fifo.rd_data[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=fifo.rd_data[0] I1=fifo.rd_data[3] I2=fifo.rd_data[2] I3=fifo.rd_data[1] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=fifo.rd_data[6] I1=fifo.rd_data[7] I2=fifo.rd_data[4] I3=fifo.rd_data[5] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I1[0] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010000
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I2[2] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[1] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I2[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2[2] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2] O=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_I1[1] I2=lcd.lat_is_data_SB_LUT4_I0_O[1] I3=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[2] O=lcd_db_SB_DFFER_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_D[3] E=lcd_db_SB_DFFER_Q_E Q=lcd_db[3] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_D[2] E=lcd_db_SB_DFFER_Q_E Q=lcd_db[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_D[1] E=lcd_db_SB_DFFER_Q_E Q=lcd_db[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_D[0] E=lcd_db_SB_DFFER_Q_E Q=lcd_db[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=lcd.lat_is_data_SB_LUT4_I0_I2[0] I2=lcd.lat_is_data_SB_LUT4_I0_I2[1] I3=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[2] O=lcd_db_SB_DFFER_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=lcd_db_SB_DFFER_Q_D_SB_LUT4_O_1_I1[0] I2=lcd_db_SB_DFFER_Q_D_SB_LUT4_O_1_I1[3] I3=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[2] O=lcd_db_SB_DFFER_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=lcd_e_SB_DFFER_Q_D[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3[1] O=lcd_db_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I0[0] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I2=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3[1] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011001100000
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[16] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[15] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[14] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[13] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[12] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[11] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[10] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000110011
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[9] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[8] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[7] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[6] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] I1=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[1] I2=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[2] I3=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[3] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011001000
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3[0] I2=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I3[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[18] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2[2] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[3] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I2[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I2[2] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I2[2] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I2[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111100
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000100
.gate SB_LUT4 I0=$false I1=$false I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I3 CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[17] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3] O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000011110000
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[5] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[4] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd_e_SB_DFFER_Q_D[1] E=lcd_e_SB_DFFER_Q_E Q=lcd_e R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_e_SB_DFFER_Q_D[1] O=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2] I3=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3] O=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101010101010
.gate SB_LUT4 I0=$false I1=$false I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] O=lcd_e_SB_DFFER_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3[2] O=lcd_e_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101011100000000
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I1[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3[2] O=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[0] I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] O=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFER C=clk_12mhz D=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_D[2] E=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O Q=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_D[1] E=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O Q=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_D[0] E=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O Q=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] O=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000001100
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] O=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110000
.gate SB_LUT4 I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] O=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 O=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3[1] I3=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[3] O=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 CO=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2] I3=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO O=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] E=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_CARRY CI=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 I0=$false I1=lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.attr src "../rtl/lcd_ctrl.v:69.39-69.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data E=lcd_rs_SB_DFFER_Q_E[10] Q=lcd_rs R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/lcd_ctrl.v:36.5-104.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=lcd_e_SB_DFFER_Q_D[1] O=lcd_rs_SB_DFFER_Q_E[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[7] E=pars.lcd_data_SB_DFFER_Q_E Q=pars.lcd_data[7] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[6] E=pars.lcd_data_SB_DFFER_Q_E Q=pars.lcd_data[6] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[5] E=pars.lcd_data_SB_DFFER_Q_E Q=pars.lcd_data[5] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[4] E=pars.lcd_data_SB_DFFER_Q_E Q=pars.lcd_data[4] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3] E=pars.lcd_data_SB_DFFER_Q_E Q=pars.lcd_data[3] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2] E=pars.lcd_data_SB_DFFER_Q_E Q=pars.lcd_data[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1] E=pars.lcd_data_SB_DFFER_Q_E Q=pars.lcd_data[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0] E=pars.lcd_data_SB_DFFER_Q_E Q=pars.lcd_data[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[3] O=pars.lcd_data_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011100010001000
.gate SB_DFFER C=clk_12mhz D=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] E=pars.lcd_data_SB_DFFER_Q_E Q=pars.lcd_is_data R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/parser.v:46.5-123.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rstn_btn O=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFER C=clk_12mhz D=uart.shift[7] E=uart.dout_SB_DFFER_Q_E Q=uart.dout[7] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift[6] E=uart.dout_SB_DFFER_Q_E Q=uart.dout[6] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift[5] E=uart.dout_SB_DFFER_Q_E Q=uart.dout[5] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift[4] E=uart.dout_SB_DFFER_Q_E Q=uart.dout[4] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift[3] E=uart.dout_SB_DFFER_Q_E Q=uart.dout[3] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift[2] E=uart.dout_SB_DFFER_Q_E Q=uart.dout[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift[1] E=uart.dout_SB_DFFER_Q_E Q=uart.dout[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift[0] E=uart.dout_SB_DFFER_Q_E Q=uart.dout[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFR C=clk_12mhz D=uart.dout_SB_DFFER_Q_E Q=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q[0] I1=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] I2=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[1] I3=lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[2] O=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101010101010
.gate SB_DFFER C=clk_12mhz D=uart.dout[7] E=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O Q=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_Q R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/top.v:36.5-43.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.dout[6] E=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O Q=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/top.v:36.5-43.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.dout[5] E=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O Q=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_2_Q R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/top.v:36.5-43.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.dout[4] E=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O Q=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_3_Q R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/top.v:36.5-43.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.dout[3] E=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O Q=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_4_Q R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/top.v:36.5-43.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.dout[2] E=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O Q=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_5_Q R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/top.v:36.5-43.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.dout[1] E=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O Q=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_6_Q R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/top.v:36.5-43.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.dout[0] E=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O Q=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFER_E_7_Q R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/top.v:36.5-43.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFR C=clk_12mhz D=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O Q=uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFR_D_Q[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/top.v:36.5-43.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3] O=uart.dout_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk_12mhz D=uart_rx_pin Q=uart.rx_d
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:30.5-30.38|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[7] E=uart.shift_SB_DFFER_Q_E Q=uart.shift[7] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[6] E=uart.shift_SB_DFFER_Q_E Q=uart.shift[6] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[5] E=uart.shift_SB_DFFER_Q_E Q=uart.shift[5] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[4] E=uart.shift_SB_DFFER_Q_E Q=uart.shift[4] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3] E=uart.shift_SB_DFFER_Q_E Q=uart.shift[3] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2] E=uart.shift_SB_DFFER_Q_E Q=uart.shift[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1] E=uart.shift_SB_DFFER_Q_E Q=uart.shift[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0] E=uart.shift_SB_DFFER_Q_E Q=uart.shift[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3] O=uart.shift_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000110000
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[1] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFS C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFS_Q_D[0] Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1] S=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFS_Q_D_SB_LUT4_O_I2[0] I3=uart.dout_SB_DFFER_Q_E O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFS_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=uart.rx_d I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFS_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=uart.rx_d I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0[0] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010100010
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3 CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[2]
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[1]
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[0]
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011100000
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1] I3=uart.rx_d O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uart.rx_d I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000011101100
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100000011
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001110110000
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000011101100
.gate SB_LUT4 I0=uart.rx_d I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100000011
.gate SB_LUT4 I0=uart.rx_d I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111110000000
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3 I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011110011
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3 CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[7] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[6] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[5] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=uart.rx_d I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111110000000
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011100000
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111111000
.gate SB_DFFR C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0[0] Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFS_Q_D[3] Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFS_Q_D[2] Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2 R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFS_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000010101010
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100000001
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:60.37-60.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3 R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=uart.rx_d I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$false I1=uart.shift[7] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2[1] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=uart.shift[3] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001010101010
.gate SB_LUT4 I0=$false I1=uart.rx_d I2=uart.shift[6] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=uart.rx_d I2=uart.shift[5] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=uart.rx_d I1=uart.shift[4] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I3[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:69.40-69.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=uart.rx_d I2=uart.shift[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_4_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_4_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=uart.rx_d I2=uart.shift[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_5_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_5_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=uart.rx_d I2=uart.shift[0] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_6_I3 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_CARRY_CO_CI CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_6_I3 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr src "../rtl/uart_rx.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3 CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_CARRY_CO_CI I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr src "../rtl/uart_rx.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1 I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2 I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1 R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1 I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:69.40-69.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3 CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2
.attr src "../rtl/uart_rx.v:69.40-69.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2 I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:69.40-69.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "../rtl/uart_rx.v:69.40-69.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_CARRY_CO_CI O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=uart.rx_d I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "../rtl/uart_rx.v:0.0-0.0|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3 O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[0] I1=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[1] I2=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[2] I3=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2] O=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000000
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[4] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[10] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[9] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=clk_12mhz D=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[8] E=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O Q=uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] R=rstn_btn_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../rtl/uart_rx.v:32.5-84.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_28_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_28_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_I2 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_28_I2[3]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
1 1
.names fifo.mem[52][4] fifo.mem[52]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[49][4] fifo.mem[52]_SB_LUT4_I1_I2[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I2[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_4_I1[2]
1 1
.names uart.shift[3] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3[1]
1 1
.names fifo.mem[83][3] fifo.mem[88]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[88]_SB_LUT4_I2_I3[2] fifo.mem[88]_SB_LUT4_I2_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names fifo.mem[68][2] fifo.mem[22]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[5]_SB_LUT4_I1_I3[2] fifo.mem[22]_SB_LUT4_I2_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
1 1
.names fifo.mem[28][7] fifo.mem[5]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[27]_SB_LUT4_I1_I2[2] fifo.mem[5]_SB_LUT4_I0_O[1]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_CARRY_CO_CI uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
1 1
.names fifo.mem[10][4] fifo.mem[5]_SB_LUT4_I0_I3[0]
1 1
.names fifo.mem[13][4] fifo.mem[5]_SB_LUT4_I0_I3[1]
1 1
.names fifo.mem[126][6] fifo.mem[89]_SB_LUT4_I1_O[0]
1 1
.names fifo.mem[90]_SB_LUT4_I1_I2[2] fifo.mem[89]_SB_LUT4_I1_O[1]
1 1
.names fifo.mem[101][6] fifo.mem[126]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[46]_SB_LUT4_I1_I2[2] fifo.mem[126]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[78][4] fifo.mem[78]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[80][4] fifo.mem[78]_SB_LUT4_I1_I2[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
1 1
.names fifo.mem[120][2] fifo.mem[1]_SB_LUT4_I0_3_O[0]
1 1
.names fifo.mem[116]_SB_LUT4_I0_I2[2] fifo.mem[1]_SB_LUT4_I0_3_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[2]
1 1
.names fifo.mem[100][6] fifo.mem[104]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[95]_SB_LUT4_I1_I3[2] fifo.mem[104]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[29][6] fifo.mem[55]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[29]_SB_LUT4_I1_I2[2] fifo.mem[55]_SB_LUT4_I2_O[1]
1 1
.names fifo.mem[49][6] fifo.mem[93]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[52]_SB_LUT4_I1_I2[3] fifo.mem[93]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[15][2] fifo.mem[8]_SB_LUT4_I1_1_O[0]
1 1
.names fifo.mem[23]_SB_LUT4_I0_I3[2] fifo.mem[8]_SB_LUT4_I1_1_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
1 1
.names fifo.mem[29][4] fifo.mem[29]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[75][4] fifo.mem[29]_SB_LUT4_I1_I2[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
1 1
.names fifo.mem[51][4] fifo.mem[9]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[9][4] fifo.mem[9]_SB_LUT4_I1_I2[1]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
1 1
.names fifo.mem[35][3] fifo.mem[74]_SB_LUT4_I0_2_O[0]
1 1
.names fifo.mem[40]_SB_LUT4_I0_I3[2] fifo.mem[74]_SB_LUT4_I0_2_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3_SB_LUT4_O_I2[3]
1 1
.names fifo.mem[17][6] fifo.mem[112]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[6]_SB_LUT4_I0_I2[2] fifo.mem[112]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[118][6] fifo.mem[17]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[55]_SB_LUT4_I1_I2[3] fifo.mem[17]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[56][4] fifo.mem[43]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[43][4] fifo.mem[43]_SB_LUT4_I1_I3[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[0] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names fifo.mem[60][7] fifo.mem[36]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[8]_SB_LUT4_I1_I2[2] fifo.mem[36]_SB_LUT4_I0_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[7]_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
1 1
.names fifo.mem[78][6] fifo.mem[76]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[78]_SB_LUT4_I1_I2[3] fifo.mem[76]_SB_LUT4_I2_O[1]
1 1
.names fifo.mem[81][3] fifo.mem[40]_SB_LUT4_I0_2_O[0]
1 1
.names fifo.mem[85]_SB_LUT4_I0_I1[3] fifo.mem[40]_SB_LUT4_I0_2_O[1]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names fifo.mem[22][4] fifo.mem[2]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[30][4] fifo.mem[2]_SB_LUT4_I1_I2[1]
1 1
.names fifo.mem[56][6] fifo.mem[51]_SB_LUT4_I1_O[0]
1 1
.names fifo.mem[43]_SB_LUT4_I1_I3[2] fifo.mem[51]_SB_LUT4_I1_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_4_I3_SB_LUT4_O_I2[3]
1 1
.names fifo.mem[2][7] fifo.mem[6]_SB_LUT4_I1_O[0]
1 1
.names fifo.mem[2]_SB_LUT4_I2_I3[2] fifo.mem[6]_SB_LUT4_I1_O[1]
1 1
.names fifo.mem[116][3] fifo.mem[27]_SB_LUT4_I0_1_O[0]
1 1
.names fifo.mem[116]_SB_LUT4_I0_I2[3] fifo.mem[27]_SB_LUT4_I0_1_O[1]
1 1
.names fifo.mem[127][6] fifo.mem[52]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[104]_SB_LUT4_I0_I2[3] fifo.mem[52]_SB_LUT4_I2_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[3]
1 1
.names fifo.mem[53][4] fifo.mem[53]_SB_LUT4_I0_I3[0]
1 1
.names fifo.mem[86][4] fifo.mem[53]_SB_LUT4_I0_I3[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3 uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2[3]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3_SB_LUT4_O_I2[3]
1 1
.names fifo.mem[73][3] fifo.mem[103]_SB_LUT4_I0_1_O[0]
1 1
.names fifo.mem[46]_SB_LUT4_I1_I3[2] fifo.mem[103]_SB_LUT4_I0_1_O[1]
1 1
.names $false lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[0]
1 1
.names $false lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[3]
1 1
.names fifo.mem[13][6] fifo.mem[16]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[5]_SB_LUT4_I0_I3[3] fifo.mem[16]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[21][6] fifo.mem[1]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[21]_SB_LUT4_I0_I3[2] fifo.mem[1]_SB_LUT4_I2_O[1]
1 1
.names fifo.mem[0][6] fifo.mem[21]_SB_LUT4_I0_1_O[0]
1 1
.names fifo.mem[0]_SB_LUT4_I0_I1[1] fifo.mem[21]_SB_LUT4_I0_1_O[1]
1 1
.names fifo.mem[50][4] fifo.mem[50]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[32][4] fifo.mem[50]_SB_LUT4_I1_I2[1]
1 1
.names fifo.mem[44][4] fifo.mem[48]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[44]_SB_LUT4_I1_I2[2] fifo.mem[48]_SB_LUT4_I2_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names fifo.mem[112][3] fifo.mem[98]_SB_LUT4_I0_3_O[0]
1 1
.names fifo.mem[98]_SB_LUT4_I1_I2[2] fifo.mem[98]_SB_LUT4_I0_3_O[1]
1 1
.names fifo.mem[48][4] fifo.mem[48]_SB_LUT4_I0_I2[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I2[3]
1 1
.names fifo.mem[27][2] fifo.mem[85]_SB_LUT4_I0_1_O[0]
1 1
.names fifo.mem[27]_SB_LUT4_I1_I2[3] fifo.mem[85]_SB_LUT4_I0_1_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_3_I1[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
1 1
.names fifo.mem[83][4] fifo.mem[88]_SB_LUT4_I2_I3[0]
1 1
.names fifo.mem[88][4] fifo.mem[88]_SB_LUT4_I2_I3[1]
1 1
.names fifo.mem[103][3] fifo.mem[80]_SB_LUT4_I0_3_O[0]
1 1
.names fifo.mem[19]_SB_LUT4_I1_I2[3] fifo.mem[80]_SB_LUT4_I0_3_O[1]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names fifo.mem[34][4] fifo.mem[34]_SB_LUT4_I0_I3[0]
1 1
.names fifo.mem[66][4] fifo.mem[34]_SB_LUT4_I0_I3[1]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
1 1
.names fifo.mem[45][4] fifo.mem[45]_SB_LUT4_I2_I3[0]
1 1
.names fifo.mem[77][4] fifo.mem[45]_SB_LUT4_I2_I3[1]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[0]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[1]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_1_I3 fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[3]
1 1
.names fifo.mem[87][0] fifo.mem[80]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[46]_SB_LUT4_I0_I3[2] fifo.mem[80]_SB_LUT4_I2_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I2[3]
1 1
.names fifo.mem[81][4] fifo.mem[85]_SB_LUT4_I0_I1[0]
1 1
.names fifo.mem[85][4] fifo.mem[85]_SB_LUT4_I0_I1[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
1 1
.names fifo.mem[84][5] fifo.mem[55]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[84]_SB_LUT4_I0_I1[2] fifo.mem[55]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[35][5] fifo.mem[84]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[40]_SB_LUT4_I0_I3[2] fifo.mem[84]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[0][5] fifo.mem[0]_SB_LUT4_I0_1_I2[0]
1 1
.names fifo.mem[0]_SB_LUT4_I0_I1[1] fifo.mem[0]_SB_LUT4_I0_1_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
1 1
.names fifo.mem[89][4] fifo.mem[8]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[60][4] fifo.mem[8]_SB_LUT4_I1_I2[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I3[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I2[3]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[0]
1 1
.names $true lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[3]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_E_2_Q uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
1 1
.names uart.shift[5] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I2[3]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2[3]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I3[0]
1 1
.names uart.shift[4] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I3[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_3_I3[2]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO_I1[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_3_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
1 1
.names fifo.mem[76][4] fifo.mem[76]_SB_LUT4_I0_I2[0]
1 1
.names fifo.mem[62][4] fifo.mem[76]_SB_LUT4_I0_I2[1]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3_SB_LUT4_O_I2[3]
1 1
.names lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3 uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_5_I3[0]
1 1
.names uart.shift[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_5_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_27_I2[3]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
1 1
.names $false uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
1 1
.names fifo.mem[42][6] fifo.mem[44]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[44][6] fifo.mem[44]_SB_LUT4_I1_I2[1]
1 1
.names fifo.mem[72][4] fifo.mem[46]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[101][4] fifo.mem[46]_SB_LUT4_I1_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[95]_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_28_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I0[1]
1 1
.names lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I0[2]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I0[3]
1 1
.names fifo.mem[46][4] fifo.mem[46]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[73][4] fifo.mem[46]_SB_LUT4_I1_I3[1]
1 1
.names fifo.mem[24][3] fifo.mem[20]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[25]_SB_LUT4_I2_I3[3] fifo.mem[20]_SB_LUT4_I2_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] fifo.mem[124]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names fifo.mem[0][7] fifo.mem[0]_SB_LUT4_I0_2_I2[0]
1 1
.names fifo.mem[0]_SB_LUT4_I0_I1[1] fifo.mem[0]_SB_LUT4_I0_2_I2[1]
1 1
.names fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[1] fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_E_Q[0] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I2[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I2[3]
1 1
.names fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_5_Q[3]
1 1
.names fifo.mem[59][3] fifo.mem[46]_SB_LUT4_I0_2_O[0]
1 1
.names fifo.mem[91]_SB_LUT4_I0_I3[3] fifo.mem[46]_SB_LUT4_I0_2_O[1]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[0]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[1]
1 1
.names fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[3]
1 1
.names fifo.mem[54][4] fifo.mem[57]_SB_LUT4_I0_I2[0]
1 1
.names fifo.mem[61][4] fifo.mem[57]_SB_LUT4_I0_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I2[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_I1[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I2[2]
1 1
.names rstn_btn fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] fifo.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
1 1
.names fifo.mem[94][4] fifo.mem[63]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[63][4] fifo.mem[63]_SB_LUT4_I1_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_25_I2[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_18_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_25_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_25_I2[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_I1[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_I1[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_22_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_I1[3]
1 1
.names fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] fifo.mem[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names fifo.mem[82][4] fifo.mem[46]_SB_LUT4_I0_I3[0]
1 1
.names fifo.mem[87][4] fifo.mem[46]_SB_LUT4_I0_I3[1]
1 1
.names fifo.mem[122][3] fifo.mem[99]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[51]_SB_LUT4_I0_I2[2] fifo.mem[99]_SB_LUT4_I2_O[1]
1 1
.names fifo.mem[105][5] fifo.mem[96]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[90]_SB_LUT4_I1_I2[3] fifo.mem[96]_SB_LUT4_I2_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I2[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I2[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_16_I2[3]
1 1
.names fifo.mem[127]_SB_DFFE_Q_E_SB_LUT4_O_I3[1] fifo.mem[90]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I2[3]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] fifo.mem[44]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[0]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[1]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I3 fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[3]
1 1
.names fifo.mem[47][4] fifo.mem[79]_SB_LUT4_I0_2_O[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_8_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I2[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_6_I2[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I2[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I2[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I2[3]
1 1
.names fifo.mem[79][4] fifo.mem[74]_SB_LUT4_I2_I3[0]
1 1
.names fifo.mem[74][4] fifo.mem[74]_SB_LUT4_I2_I3[1]
1 1
.names fifo.mem[0][4] fifo.mem[0]_SB_LUT4_I0_I1[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_23_I2[3]
1 1
.names fifo.mem[64][4] fifo.mem[64]_SB_LUT4_I0_I3[0]
1 1
.names fifo.mem[59][5] fifo.mem[91]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[91]_SB_LUT4_I0_I3[3] fifo.mem[91]_SB_LUT4_I0_O[1]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I2[3] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3[3]
1 1
.names fifo.mem[103][4] fifo.mem[19]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[37][4] fifo.mem[19]_SB_LUT4_I1_I2[1]
1 1
.names fifo.mem[55][4] fifo.mem[64]_SB_LUT4_I0_I2[0]
1 1
.names fifo.mem[41][4] fifo.mem[64]_SB_LUT4_I0_I2[1]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_O_I2[3]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I2[3]
1 1
.names fifo.mem[42][4] fifo.mem[84]_SB_LUT4_I0_I1[0]
1 1
.names fifo.mem[84][4] fifo.mem[84]_SB_LUT4_I0_I1[1]
1 1
.names fifo.mem[44]_SB_LUT4_I1_I2[3] fifo.mem[84]_SB_LUT4_I0_I1[3]
1 1
.names rstn_btn fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] fifo.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
1 1
.names fifo.mem[38][4] fifo.mem[62]_SB_LUT4_I0_I2[0]
1 1
.names fifo.mem[33][4] fifo.mem[62]_SB_LUT4_I0_I2[1]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_17_I2[3]
1 1
.names fifo.mem[117][4] fifo.mem[99]_SB_LUT4_I0_1_O[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_19_I2[3]
1 1
.names fifo.mem[91][0] fifo.mem[57]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[91]_SB_LUT4_I0_I3[2] fifo.mem[57]_SB_LUT4_I2_O[1]
1 1
.names fifo.mem[99][4] fifo.mem[20]_SB_LUT4_I1_O[0]
1 1
.names $false lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names fifo.mem[36][4] fifo.mem[96]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[96][4] fifo.mem[96]_SB_LUT4_I1_I3[1]
1 1
.names fifo.mem[110][4] fifo.mem[7]_SB_LUT4_I0_I2[0]
1 1
.names fifo.mem[20][4] fifo.mem[7]_SB_LUT4_I0_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[3] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_O_SB_DFFER_E_Q[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_21_I2[3]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
1 1
.names fifo.mem[109][4] fifo.mem[78]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[40][4] fifo.mem[40]_SB_LUT4_I0_I3[0]
1 1
.names fifo.mem[35][4] fifo.mem[40]_SB_LUT4_I0_I3[1]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3_SB_LUT4_O_I2[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_7_I2[3]
1 1
.names fifo.mem[113][4] fifo.mem[51]_SB_LUT4_I0_I2[0]
1 1
.names fifo.mem[122][4] fifo.mem[51]_SB_LUT4_I0_I2[1]
1 1
.names fifo.mem[27][0] fifo.mem[50]_SB_LUT4_I0_4_O[0]
1 1
.names fifo.mem[27]_SB_LUT4_I1_I2[3] fifo.mem[50]_SB_LUT4_I0_4_O[1]
1 1
.names fifo.mem[90][4] fifo.mem[90]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[58][4] fifo.mem[90]_SB_LUT4_I1_I3[1]
1 1
.names fifo.mem[74][3] fifo.mem[125]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[74]_SB_LUT4_I2_I3[2] fifo.mem[125]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[72][3] fifo.mem[64]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[46]_SB_LUT4_I1_I2[3] fifo.mem[64]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[26][1] fifo.mem[97]_SB_LUT4_I0_1_O[0]
1 1
.names fifo.mem[21]_SB_LUT4_I0_I3[3] fifo.mem[97]_SB_LUT4_I0_1_O[1]
1 1
.names fifo.mem[117][6] fifo.mem[18]_SB_LUT4_I1_O[0]
1 1
.names fifo.mem[99]_SB_LUT4_I0_1_O[1] fifo.mem[18]_SB_LUT4_I1_O[1]
1 1
.names fifo.mem[111][4] fifo.mem[44]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[18][4] fifo.mem[44]_SB_LUT4_I1_I3[1]
1 1
.names fifo.mem[14][3] fifo.mem[85]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[23]_SB_LUT4_I0_I3[3] fifo.mem[85]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[118][4] fifo.mem[55]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[106][4] fifo.mem[55]_SB_LUT4_I1_I2[1]
1 1
.names fifo.mem[76][1] fifo.mem[54]_SB_LUT4_I0_3_O[0]
1 1
.names fifo.mem[76]_SB_LUT4_I0_I2[2] fifo.mem[54]_SB_LUT4_I0_3_O[1]
1 1
.names fifo.mem[86][1] fifo.mem[76]_SB_LUT4_I0_1_O[0]
1 1
.names fifo.mem[53]_SB_LUT4_I0_I3[3] fifo.mem[76]_SB_LUT4_I0_1_O[1]
1 1
.names fifo.mem[91][4] fifo.mem[91]_SB_LUT4_I0_I3[0]
1 1
.names fifo.mem[59][4] fifo.mem[91]_SB_LUT4_I0_I3[1]
1 1
.names fifo.mem[4][4] fifo.mem[4]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[23][4] fifo.mem[4]_SB_LUT4_I1_I3[1]
1 1
.names fifo.mem[95][0] fifo.mem[90]_SB_LUT4_I0_4_O[0]
1 1
.names fifo.mem[95]_SB_LUT4_I1_I2[3] fifo.mem[90]_SB_LUT4_I0_4_O[1]
1 1
.names fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] fifo.mem[84]_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
1 1
.names fifo.mem[8][6] fifo.mem[92]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[8]_SB_LUT4_I1_I3[3] fifo.mem[92]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[3][6] fifo.mem[8]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[8]_SB_LUT4_I1_I3[2] fifo.mem[8]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[107][4] fifo.mem[49]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[123][4] fifo.mem[49]_SB_LUT4_I1_I3[1]
1 1
.names fifo.mem[24][1] fifo.mem[21]_SB_LUT4_I0_5_O[0]
1 1
.names fifo.mem[25]_SB_LUT4_I2_I3[3] fifo.mem[21]_SB_LUT4_I0_5_O[1]
1 1
.names fifo.mem[30][6] fifo.mem[3]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[2]_SB_LUT4_I1_I2[3] fifo.mem[3]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[13][1] fifo.mem[4]_SB_LUT4_I1_2_O[0]
1 1
.names fifo.mem[5]_SB_LUT4_I0_I3[3] fifo.mem[4]_SB_LUT4_I1_2_O[1]
1 1
.names fifo.mem[126][4] fifo.mem[90]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[105][4] fifo.mem[90]_SB_LUT4_I1_I2[1]
1 1
.names fifo.mem[124]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] fifo.mem[92]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names fifo.mem[82][3] fifo.mem[97]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[46]_SB_LUT4_I0_I3[3] fifo.mem[97]_SB_LUT4_I0_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[9]_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
1 1
.names fifo.mem[116][4] fifo.mem[116]_SB_LUT4_I0_I2[0]
1 1
.names fifo.mem[120][4] fifo.mem[116]_SB_LUT4_I0_I2[1]
1 1
.names fifo.mem[115][4] fifo.mem[52]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[121][4] fifo.mem[52]_SB_LUT4_I1_I3[1]
1 1
.names fifo.mem[112][4] fifo.mem[98]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[98][4] fifo.mem[98]_SB_LUT4_I1_I2[1]
1 1
.names fifo.mem[7][1] fifo.mem[16]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[7]_SB_LUT4_I1_I3[2] fifo.mem[16]_SB_LUT4_I2_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[64]_SB_LUT4_I0_I3_SB_LUT4_O_I3[2]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_I3 fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_26_I2[3]
1 1
.names fifo.mem[14][1] fifo.mem[45]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[23]_SB_LUT4_I0_I3[3] fifo.mem[45]_SB_LUT4_I2_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[44]_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_I2 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I2[3] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[3]
1 1
.names fifo.mem[0][1] fifo.mem[13]_SB_LUT4_I0_2_O[0]
1 1
.names fifo.mem[0]_SB_LUT4_I0_I1[1] fifo.mem[13]_SB_LUT4_I0_2_O[2]
1 1
.names fifo.mem[100][4] fifo.mem[95]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[125][4] fifo.mem[95]_SB_LUT4_I1_I3[1]
1 1
.names fifo.mem[71][3] fifo.mem[69]_SB_LUT4_I0_1_O[0]
1 1
.names fifo.mem[71]_SB_LUT4_I1_I2[3] fifo.mem[69]_SB_LUT4_I0_1_O[1]
1 1
.names fifo.mem[14][4] fifo.mem[23]_SB_LUT4_I0_I3[0]
1 1
.names fifo.mem[15][4] fifo.mem[23]_SB_LUT4_I0_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_29_I2[3]
1 1
.names fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0] fifo.mem[23]_SB_LUT4_I0_I3_SB_LUT4_O_I3[0]
1 1
.names fifo.mem[57][4] fifo.mem[57]_SB_LUT4_I2_I3[0]
1 1
.names fifo.mem[124][4] fifo.mem[57]_SB_LUT4_I2_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q[2]
1 1
.names fifo.mem[9][1] fifo.mem[22]_SB_LUT4_I0_2_O[0]
1 1
.names fifo.mem[9]_SB_LUT4_I1_I2[3] fifo.mem[22]_SB_LUT4_I0_2_O[1]
1 1
.names fifo.mem[101][0] fifo.mem[27]_SB_LUT4_I0_3_O[0]
1 1
.names fifo.mem[46]_SB_LUT4_I1_I2[2] fifo.mem[27]_SB_LUT4_I0_3_O[1]
1 1
.names fifo.mem[28][0] fifo.mem[14]_SB_LUT4_I0_5_O[0]
1 1
.names fifo.mem[27]_SB_LUT4_I1_I2[2] fifo.mem[14]_SB_LUT4_I0_5_O[1]
1 1
.names fifo.mem[1][4] fifo.mem[1]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[31][4] fifo.mem[1]_SB_LUT4_I1_I3[1]
1 1
.names fifo.mem[27][4] fifo.mem[27]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[28][4] fifo.mem[27]_SB_LUT4_I1_I2[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0[2]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0[3]
1 1
.names fifo.mem[41][1] fifo.mem[77]_SB_LUT4_I0_3_O[0]
1 1
.names fifo.mem[64]_SB_LUT4_I0_I2[3] fifo.mem[77]_SB_LUT4_I0_3_O[1]
1 1
.names fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[3] fifo.mem[0]_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_e_SB_DFFER_Q_D[0]
1 1
.names lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3] lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3[2] lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I1[2]
1 1
.names lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[2] lcd.lat_is_data_SB_LUT4_I0_I2[2]
1 1
.names uart.dout_SB_DFFER_Q_E uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFS_Q_D_SB_LUT4_O_I2[1]
1 1
.names fifo.mem[4][0] fifo.mem[7]_SB_LUT4_I0_4_O[0]
1 1
.names fifo.mem[4]_SB_LUT4_I1_I3[3] fifo.mem[7]_SB_LUT4_I0_4_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[2]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_4_I3[0]
1 1
.names uart.shift[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_4_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[1] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
1 1
.names fifo.mem[84][1] fifo.mem[63]_SB_LUT4_I1_O[0]
1 1
.names fifo.mem[84]_SB_LUT4_I0_I1[2] fifo.mem[63]_SB_LUT4_I1_O[1]
1 1
.names fifo.mem[70][4] fifo.mem[31]_SB_LUT4_I0_I3[0]
1 1
.names fifo.mem[69][4] fifo.mem[31]_SB_LUT4_I0_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_O_I3_SB_LUT4_I2_O lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I1_1_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[99]_SB_LUT4_I0_1_O_SB_LUT4_O_I3[2]
1 1
.names rstn_btn fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[79][1] fifo.mem[84]_SB_LUT4_I0_2_O[0]
1 1
.names fifo.mem[74]_SB_LUT4_I2_I3[3] fifo.mem[84]_SB_LUT4_I0_2_O[1]
1 1
.names fifo.mem[26][4] fifo.mem[21]_SB_LUT4_I0_I3[0]
1 1
.names fifo.mem[21][4] fifo.mem[21]_SB_LUT4_I0_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[1] uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[2] uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q[3]
1 1
.names fifo.mem[85][3] fifo.mem[38]_SB_LUT4_I0_3_O[0]
1 1
.names fifo.mem[85]_SB_LUT4_I0_I1[2] fifo.mem[38]_SB_LUT4_I0_3_O[1]
1 1
.names fifo.mem[3][4] fifo.mem[8]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[8][4] fifo.mem[8]_SB_LUT4_I1_I3[1]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
1 1
.names rstn_btn fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[0]
1 1
.names fifo.mem[102][4] fifo.mem[71]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[71][4] fifo.mem[71]_SB_LUT4_I1_I2[1]
1 1
.names fifo.mem[114][0] fifo.mem[123]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[6]_SB_LUT4_I0_I2[3] fifo.mem[123]_SB_LUT4_I0_O[1]
1 1
.names fifo.mem[108][1] fifo.mem[99]_SB_LUT4_I0_2_O[0]
1 1
.names fifo.mem[13]_SB_LUT4_I1_I2[2] fifo.mem[99]_SB_LUT4_I0_2_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[2]_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[0]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[1]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
1 1
.names fifo.mem[114][1] fifo.mem[27]_SB_LUT4_I1_O[0]
1 1
.names fifo.mem[6]_SB_LUT4_I0_I2[3] fifo.mem[27]_SB_LUT4_I1_O[1]
1 1
.names fifo.mem[29][0] fifo.mem[92]_SB_LUT4_I0_2_O[0]
1 1
.names fifo.mem[29]_SB_LUT4_I1_I2[2] fifo.mem[92]_SB_LUT4_I0_2_O[1]
1 1
.names fifo.mem[24][4] fifo.mem[25]_SB_LUT4_I2_I3[0]
1 1
.names fifo.mem[25][4] fifo.mem[25]_SB_LUT4_I2_I3[1]
1 1
.names rstn_btn fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_4_Q[2] fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I1 fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I2[3]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[2] fifo.mem[43]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names fifo.mem[105][0] fifo.mem[114]_SB_LUT4_I0_3_O[0]
1 1
.names fifo.mem[90]_SB_LUT4_I1_I2[3] fifo.mem[114]_SB_LUT4_I0_3_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO_I1[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_24_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
1 1
.names fifo.mem[43]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_1_O[0]
1 1
.names fifo.mem[93][4] fifo.mem[93]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[119][4] fifo.mem[93]_SB_LUT4_I1_I2[1]
1 1
.names fifo.mem[79][0] fifo.mem[43]_SB_LUT4_I0_4_O[0]
1 1
.names fifo.mem[74]_SB_LUT4_I2_I3[3] fifo.mem[43]_SB_LUT4_I0_4_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[1]_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
1 1
.names fifo.mem[7][4] fifo.mem[7]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[11][4] fifo.mem[7]_SB_LUT4_I1_I3[1]
1 1
.names fifo.mem[107]_SB_DFFE_Q_E_SB_LUT4_O_I2[3] fifo.mem[108]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names rstn_btn fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] fifo.mem[8]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_20_I2[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[78]_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
1 1
.names rstn_btn fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_2_O[2] fifo.mem[0]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
1 1
.names fifo.mem[2][4] fifo.mem[2]_SB_LUT4_I2_I3[0]
1 1
.names fifo.mem[6][4] fifo.mem[2]_SB_LUT4_I2_I3[1]
1 1
.names fifo.mem[67][4] fifo.mem[71]_SB_LUT4_I0_I2[0]
1 1
.names fifo.mem[65][4] fifo.mem[71]_SB_LUT4_I0_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1[1] uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFR_D_Q[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[1] uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFR_D_Q[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I2[2] uart.dout_SB_DFFER_Q_E_SB_DFFR_D_Q_SB_LUT4_I0_O_SB_DFFR_D_Q[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
1 1
.names fifo.mem[0][3] fifo.mem[83]_SB_LUT4_I0_3_O[0]
1 1
.names fifo.mem[0]_SB_LUT4_I0_I1[1] fifo.mem[83]_SB_LUT4_I0_3_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[20]_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
1 1
.names fifo.mem[5][4] fifo.mem[5]_SB_LUT4_I1_I3[0]
1 1
.names fifo.mem[68][4] fifo.mem[5]_SB_LUT4_I1_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
1 1
.names fifo.mem[8][0] fifo.mem[2]_SB_LUT4_I2_O[0]
1 1
.names fifo.mem[8]_SB_LUT4_I1_I3[3] fifo.mem[2]_SB_LUT4_I2_O[1]
1 1
.names fifo.mem[127][4] fifo.mem[104]_SB_LUT4_I0_I2[0]
1 1
.names fifo.mem[104][4] fifo.mem[104]_SB_LUT4_I0_I2[1]
1 1
.names fifo.mem[114][4] fifo.mem[6]_SB_LUT4_I0_I2[0]
1 1
.names fifo.mem[17][4] fifo.mem[6]_SB_LUT4_I0_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[79]_SB_LUT4_I0_2_O_SB_LUT4_O_I3[2]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names lcd_e_SB_DFFER_Q_D_SB_LUT4_I3_O[2] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
1 1
.names lcd_e_SB_DFFER_Q_D[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[8]_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
1 1
.names fifo.mem[110][0] fifo.mem[8]_SB_LUT4_I0_1_O[0]
1 1
.names fifo.mem[7]_SB_LUT4_I0_I2[2] fifo.mem[8]_SB_LUT4_I0_1_O[1]
1 1
.names fifo.mem[92][4] fifo.mem[95]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[95][4] fifo.mem[95]_SB_LUT4_I1_I2[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFR_D_Q[2] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2[0]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3[3] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2[2]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[0]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3_SB_LUT4_O_I2[2] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3_SB_LUT4_O_I2[2] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3_SB_LUT4_O_I2[3]
1 1
.names fifo.mem[108][4] fifo.mem[13]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[97][4] fifo.mem[13]_SB_LUT4_I1_I2[1]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
1 1
.names $false lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
1 1
.names lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[0] fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[1] fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_Q[2] fifo.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_I2[1] lcd_db_SB_DFFER_Q_D_SB_LUT4_O_1_I1[1]
1 1
.names lcd.lat_is_data lcd.lat_is_data_SB_LUT4_I0_I1[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_I2[0] lcd.lat_is_data_SB_LUT4_I0_I1[2]
1 1
.names fifo.mem[60][0] fifo.mem[29]_SB_LUT4_I1_O[0]
1 1
.names fifo.mem[8]_SB_LUT4_I1_I2[2] fifo.mem[29]_SB_LUT4_I1_O[1]
1 1
.names lcd.lat_is_data_SB_DFFER_Q_E_SB_LUT4_O_I0[1] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O[0]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[0]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[1]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_2_I3 fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_2_Q[3]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_15_I3[1]
1 1
.names fifo.mem[15][3] fifo.mem[118]_SB_LUT4_I0_3_O[0]
1 1
.names fifo.mem[23]_SB_LUT4_I0_I3[2] fifo.mem[118]_SB_LUT4_I0_3_O[1]
1 1
.names uart.rx_d uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
1 1
.names uart.shift[6] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_3_I3[1]
1 1
.names fifo.mem[12][4] fifo.mem[4]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[16][4] fifo.mem[4]_SB_LUT4_I1_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_1_Q lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_O_SB_DFFER_E_Q_SB_LUT4_I2_O[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I2[0]
1 1
.names $false lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I2[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3 lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I2[3]
1 1
.names fifo.mem[0][2] fifo.mem[0]_SB_LUT4_I0_5_I1[0]
1 1
.names fifo.mem[0]_SB_LUT4_I0_I1[1] fifo.mem[0]_SB_LUT4_I0_5_I1[3]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0] fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3] fifo.mem[9]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_14_I3[1]
1 1
.names fifo.mem[36][7] fifo.mem[61]_SB_LUT4_I0_O[0]
1 1
.names fifo.mem[96]_SB_LUT4_I1_I3[3] fifo.mem[61]_SB_LUT4_I0_O[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_13_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_12_I3[1]
1 1
.names fifo.mem[19][4] fifo.mem[1]_SB_LUT4_I1_I2[0]
1 1
.names fifo.mem[39][4] fifo.mem[1]_SB_LUT4_I1_I2[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_11_I3[1]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0[2] fifo.mem[91]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_Q[2] fifo.mem[91]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_1_Q[2] fifo.mem[91]_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_10_I3[1]
1 1
.names fifo.mem[0][0] fifo.mem[4]_SB_LUT4_I0_4_O[0]
1 1
.names fifo.mem[0]_SB_LUT4_I0_I1[1] fifo.mem[4]_SB_LUT4_I0_4_O[1]
1 1
.names uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_I0[0] uart.shift_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFS_Q_D[1]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[0] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I3[0]
1 1
.names lcd_e_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_E_Q[1] lcd_db_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_9_I3[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[1]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[2]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[3]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[4]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[5]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[6]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[7]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[8]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[9]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[10]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[11]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[12]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[13]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[14]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[15]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[16]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[17]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[18]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[19]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[20]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[21]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[22]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[23]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[24]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[25]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[26]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[27]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[28]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[29]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[31] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I3_O[30]
1 1
.names fifo.wptr[1] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_E_D[1]
1 1
.names fifo.wptr[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_E_D[2]
1 1
.names fifo.wptr[3] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_E_D[3]
1 1
.names fifo.wptr[4] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_E_D[4]
1 1
.names fifo.wptr[5] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_E_D[5]
1 1
.names fifo.wptr[6] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_E_D[6]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_E_D[0] fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D[0]
1 1
.names fifo.rptr[1] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_6_D[1]
1 1
.names fifo.rptr[2] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_6_D[2]
1 1
.names fifo.rptr[3] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_6_D[3]
1 1
.names fifo.rptr[4] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_6_D[4]
1 1
.names fifo.rptr[5] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_6_D[5]
1 1
.names fifo.rptr[6] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_6_D[6]
1 1
.names lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_6_D[0] lcd.lat_is_data_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_DFFES_E_Q_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_DFFER_E_D[0]
1 1
.names lcd_rs_SB_DFFER_Q_E[2] lcd_rs_SB_DFFER_Q_E[0]
1 1
.names $false lcd_rs_SB_DFFER_Q_E[1]
1 1
.names $false lcd_rs_SB_DFFER_Q_E[3]
1 1
.names $false lcd_rs_SB_DFFER_Q_E[4]
1 1
.names lcd_rs_SB_DFFER_Q_E[7] lcd_rs_SB_DFFER_Q_E[6]
1 1
.names $false lcd_rs_SB_DFFER_Q_E[8]
1 1
.names $false lcd_rs_SB_DFFER_Q_E[9]
1 1
.names $false lcd_rs_SB_DFFER_Q_E[11]
1 1
.names $false lcd_rs_SB_DFFER_Q_E[13]
1 1
.names $false lcd_rs_SB_DFFER_Q_E[14]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[0]
1 1
.names $false fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[1]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_3_I3 fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_DFFER_D_3_Q[3]
1 1
.names fifo.mem[60]_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_3_O[1] fifo.mem[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names clk_12mhz dbuf.clk
1 1
.names rstn_btn dbuf.rstn
1 1
.names clk_12mhz fifo.clk
1 1
.names rstn_btn fifo.rstn
1 1
.names fifo.rd_data[0] fifo_rdata[0]
1 1
.names fifo.rd_data[1] fifo_rdata[1]
1 1
.names fifo.rd_data[2] fifo_rdata[2]
1 1
.names fifo.rd_data[3] fifo_rdata[3]
1 1
.names fifo.rd_data[4] fifo_rdata[4]
1 1
.names fifo.rd_data[5] fifo_rdata[5]
1 1
.names fifo.rd_data[6] fifo_rdata[6]
1 1
.names fifo.rd_data[7] fifo_rdata[7]
1 1
.names clk_12mhz lcd.clk
1 1
.names lcd_db[0] lcd.db[0]
1 1
.names lcd_db[1] lcd.db[1]
1 1
.names lcd_db[2] lcd.db[2]
1 1
.names lcd_db[3] lcd.db[3]
1 1
.names lcd_e lcd.e
1 1
.names pars.lcd_data[0] lcd.in_data[0]
1 1
.names pars.lcd_data[1] lcd.in_data[1]
1 1
.names pars.lcd_data[2] lcd.in_data[2]
1 1
.names pars.lcd_data[3] lcd.in_data[3]
1 1
.names pars.lcd_data[4] lcd.in_data[4]
1 1
.names pars.lcd_data[5] lcd.in_data[5]
1 1
.names pars.lcd_data[6] lcd.in_data[6]
1 1
.names pars.lcd_data[7] lcd.in_data[7]
1 1
.names pars.lcd_is_data lcd.in_is_data
1 1
.names lcd_rs lcd.rs
1 1
.names rstn_btn lcd.rstn
1 1
.names $false lcd.rw
1 1
.names pars.lcd_data[0] lcd_data[0]
1 1
.names pars.lcd_data[1] lcd_data[1]
1 1
.names pars.lcd_data[2] lcd_data[2]
1 1
.names pars.lcd_data[3] lcd_data[3]
1 1
.names pars.lcd_data[4] lcd_data[4]
1 1
.names pars.lcd_data[5] lcd_data[5]
1 1
.names pars.lcd_data[6] lcd_data[6]
1 1
.names pars.lcd_data[7] lcd_data[7]
1 1
.names pars.lcd_is_data lcd_is_data
1 1
.names $false lcd_rw
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[1]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[2]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[3]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[4]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[5]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[6]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[7]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[8]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[9]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[10]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[11]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[12]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[13]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[14]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[15]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[16]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[17]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[18]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[19]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[20]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[21]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[22]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[23]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[24]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[25]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[26]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[27]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[28]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[29]
1 1
.names pars.ROW_IDX[31] pars.ROW_IDX[30]
1 1
.names clk_12mhz pars.clk
1 1
.names fifo.rd_data[0] pars.fifo_dout[0]
1 1
.names fifo.rd_data[1] pars.fifo_dout[1]
1 1
.names fifo.rd_data[2] pars.fifo_dout[2]
1 1
.names fifo.rd_data[3] pars.fifo_dout[3]
1 1
.names fifo.rd_data[4] pars.fifo_dout[4]
1 1
.names fifo.rd_data[5] pars.fifo_dout[5]
1 1
.names fifo.rd_data[6] pars.fifo_dout[6]
1 1
.names fifo.rd_data[7] pars.fifo_dout[7]
1 1
.names $false pars.pstate[2]
1 1
.names rstn_btn pars.rstn
1 1
.names rstn_btn rstn
1 1
.names uart.dout[0] rx_byte[0]
1 1
.names uart.dout[1] rx_byte[1]
1 1
.names uart.dout[2] rx_byte[2]
1 1
.names uart.dout[3] rx_byte[3]
1 1
.names uart.dout[4] rx_byte[4]
1 1
.names uart.dout[5] rx_byte[5]
1 1
.names uart.dout[6] rx_byte[6]
1 1
.names uart.dout[7] rx_byte[7]
1 1
.names clk_12mhz uart.clk
1 1
.names rstn_btn uart.rstn
1 1
.names uart_rx_pin uart.rx
1 1
.end
