
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.029410                       # Number of seconds simulated
sim_ticks                                 29410218000                       # Number of ticks simulated
final_tick                                29410218000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63968                       # Simulator instruction rate (inst/s)
host_op_rate                                   121085                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43675333                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679860                       # Number of bytes of host memory used
host_seconds                                   673.38                       # Real time elapsed on the host
sim_insts                                    43074787                       # Number of instructions simulated
sim_ops                                      81536281                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           60544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1579520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1640064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        60544                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          60544                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              946                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            24680                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                25626                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2058604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           53706504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               55765109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2058604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2058604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2058604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          53706504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              55765109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       946.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     24680.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                55148                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        25626                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                      25626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 1640064                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1640064                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1745                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1769                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1600                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1495                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1465                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1546                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1552                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1612                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1608                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1566                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1584                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1602                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1594                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1594                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1647                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1647                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    29410134000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  25626                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    25224                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      318                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       67                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4420                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     370.765611                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    337.515618                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    132.256002                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           234      5.29%      5.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          257      5.81%     11.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1213     27.44%     38.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1981     44.82%     83.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          684     15.48%     98.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      0.29%     99.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      0.32%     99.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      0.09%     99.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           20      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4420                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        60544                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1579520                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2058604.257880713558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 53706504.317649058998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          946                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        24680                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     35361250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    818746750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37379.76                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33174.50                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     373620500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                854108000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   128130000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14579.74                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33329.74                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         55.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      55.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.44                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.44                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     21201                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.73                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1147667.76                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.73                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  15715140                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   8349000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 91277760                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1198548000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             376226790                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              27418080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       5802508800                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        603332640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3424968720                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             11548344930                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             392.664377                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           28513754000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      17928500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      507000000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   14217777250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1570841250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      371494750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  12725176250                       # Time in different power states
system.mem_ctrl_1.actEnergy                  15879360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   8424900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 91691880                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1216372560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             383155140                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              28017120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       5881067340                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        617266560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3370340280                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             11612215140                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             394.836078                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           28496954000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      18244500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      514540000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   13992462500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1607553750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      380227250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  12897190000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                11441252                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11441252                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            630057                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7627234                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1981909                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             161976                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         7627234                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            6403150                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1224084                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       351057                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    17005569                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7489992                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         21372                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           427                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9104368                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           517                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     29410218000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         58820437                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             570242                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       53358097                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11441252                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8385059                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      57574159                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1262702                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3772                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   9103910                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   697                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           58779796                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.738184                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.572625                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3956805      6.73%      6.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7475853     12.72%     19.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 47347138     80.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             58779796                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.194512                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.907135                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2350752                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3618018                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  51221194                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                958481                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 631351                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               96965646                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2015474                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 631351                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4478873                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  980309                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2639                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  49971357                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2715267                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               94888909                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                911187                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   123                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 277305                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   9737                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1939597                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            35637                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            97129309                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             231378183                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        146135051                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            190284                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              84638613                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12490696                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 53                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             57                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1544576                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18581543                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7912284                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3288589                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            80562                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   92995628                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 307                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  88391122                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            559785                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        11459653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     15336419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            272                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      58779796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.503767                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.759338                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9598978     16.33%     16.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9970514     16.96%     33.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            39210304     66.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        58779796                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     5      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    260      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   4957      0.08%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   4009      0.07%      0.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4417      0.07%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  918      0.02%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4652781     77.15%     77.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1363580     22.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             19911      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63404034     71.73%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1412      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2409      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 4504      0.01%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12868      0.01%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15105      0.02%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               17488      0.02%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1664      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17315951     19.59%     91.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7535997      8.53%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           13838      0.02%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          45915      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               88391122                       # Type of FU issued
system.cpu.iq.rate                           1.502728                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6030927                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.068230                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          241899767                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         104258732                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     86208975                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              252985                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             197987                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       108440                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               94268830                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  133308                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          5544383                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2668300                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        23878                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1132                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       795661                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            49                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 631351                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  535100                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 21241                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            92995935                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            422956                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18581543                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7912284                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                125                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4206                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12010                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1132                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         215351                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       474267                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               689618                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              86918063                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17005492                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1473059                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     24495461                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  9427478                       # Number of branches executed
system.cpu.iew.exec_stores                    7489969                       # Number of stores executed
system.cpu.iew.exec_rate                     1.477685                       # Inst execution rate
system.cpu.iew.wb_sent                       86657178                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      86317415                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  65210433                       # num instructions producing a value
system.cpu.iew.wb_consumers                  96484639                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.467473                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.675863                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        10529469                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            630306                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     57739190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.412148                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.850930                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13909345     24.09%     24.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6123409     10.61%     34.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     37706436     65.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     57739190                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             43074787                       # Number of instructions committed
system.cpu.commit.committedOps               81536281                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       23029866                       # Number of memory references committed
system.cpu.commit.loads                      15913243                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    9079688                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      66349                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  81474926                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1471405                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14182      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         58441489     71.68%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1394      0.00%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1504      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            4168      0.01%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11647      0.01%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13884      0.02%     71.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          17265      0.02%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           861      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        15901824     19.50%     91.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7115784      8.73%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        11419      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          839      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81536281                       # Class of committed instruction
system.cpu.commit.bw_lim_events              37706436                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    112098504                       # The number of ROB reads
system.cpu.rob.rob_writes                   185172430                       # The number of ROB writes
system.cpu.timesIdled                             481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    43074787                       # Number of Instructions Simulated
system.cpu.committedOps                      81536281                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.365542                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.365542                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.732310                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.732310                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                132684670                       # number of integer regfile reads
system.cpu.int_regfile_writes                69643481                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    160121                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    63959                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  33614619                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19706617                       # number of cc regfile writes
system.cpu.misc_regfile_reads                44968932                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.960678                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18485430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            121851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            151.705197                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.960678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         148572411                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        148572411                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     11285315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11285315                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7078238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7078238                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     18363553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18363553                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18363553                       # number of overall hits
system.cpu.dcache.overall_hits::total        18363553                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       154361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        154361                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        38406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        38406                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       192767                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         192767                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       192767                       # number of overall misses
system.cpu.dcache.overall_misses::total        192767                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1918942000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1918942000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2230376000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2230376000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4149318000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4149318000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4149318000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4149318000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11439676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11439676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7116644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7116644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     18556320                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18556320                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     18556320                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18556320                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013493                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005397                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005397                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010388                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010388                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010388                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010388                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12431.520915                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12431.520915                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58073.634328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58073.634328                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21525.043187                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21525.043187                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21525.043187                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21525.043187                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          707                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.068182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       120673                       # number of writebacks
system.cpu.dcache.writebacks::total            120673                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        70514                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        70514                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          376                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          376                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        70890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70890                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70890                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        83847                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        83847                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38030                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38030                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       121877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       121877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       121877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       121877                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    988696000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    988696000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2187702000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2187702000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3176398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3176398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3176398000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3176398000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006568                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006568                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11791.668157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11791.668157                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57525.690245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57525.690245                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26062.325131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26062.325131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26062.325131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26062.325131                       # average overall mshr miss latency
system.cpu.dcache.replacements                 121723                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           737.592379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9103645                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               958                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9502.760960                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   737.592379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.720305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.720305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          845                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          704                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.825195                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36416598                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36416598                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9102687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9102687                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9102687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9102687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9102687                       # number of overall hits
system.cpu.icache.overall_hits::total         9102687                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1223                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1223                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1223                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1223                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1223                       # number of overall misses
system.cpu.icache.overall_misses::total          1223                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     98810000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98810000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     98810000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98810000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     98810000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98810000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9103910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9103910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9103910                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9103910                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9103910                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9103910                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000134                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000134                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000134                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000134                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000134                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80793.131643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80793.131643                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80793.131643                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80793.131643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80793.131643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80793.131643                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          310                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   103.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          264                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          264                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          264                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          264                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          264                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          264                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          959                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          959                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          959                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          959                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          959                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          959                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     82582500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     82582500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     82582500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     82582500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     82582500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     82582500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000105                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000105                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000105                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86113.138686                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86113.138686                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86113.138686                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86113.138686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86113.138686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86113.138686                       # average overall mshr miss latency
system.cpu.icache.replacements                    111                       # number of replacements
system.l2bus.snoop_filter.tot_requests         244670                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       121859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          580                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              760                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               84805                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        137468                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2097                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                26                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              38004                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             38004                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          84806                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2023                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       365451                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  367474                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        60992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     15521536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 15582528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             17736                       # Total snoops (count)
system.l2bus.snoopTraffic                     1075200                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             140567                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.009540                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.097206                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   139226     99.05%     99.05% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1341      0.95%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               140567                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            363681000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2396996                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           304627500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7156.531692                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 243477                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                25923                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.392316                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.071095                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   231.625527                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6924.835070                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000009                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.028275                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.845317                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.873600                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6475                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          588                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1973747                       # Number of tag accesses
system.l2cache.tags.data_accesses             1973747                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks       120673                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       120673                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        13476                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            13476                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        83415                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        83421                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               6                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           96891                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               96897                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              6                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          96891                       # number of overall hits
system.l2cache.overall_hits::total              96897                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data        24528                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          24528                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          948                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          432                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1380                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           948                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         24960                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             25908                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          948                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        24960                       # number of overall misses
system.l2cache.overall_misses::total            25908                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1993278500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1993278500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     81037000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     24628500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    105665500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     81037000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2017907000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2098944000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     81037000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2017907000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2098944000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks       120673                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       120673                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        38004                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        38004                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          954                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        83847                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        84801                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          954                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       121851                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          122805                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          954                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       121851                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         122805                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.645406                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.645406                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.993711                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.005152                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.016273                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.993711                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.204840                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.210969                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.993711                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.204840                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.210969                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 81265.431344                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81265.431344                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85482.067511                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 57010.416667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 76569.202899                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85482.067511                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 80845.633013                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 81015.284854                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85482.067511                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 80845.633013                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 81015.284854                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          16795                       # number of writebacks
system.l2cache.writebacks::total                16795                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data        24528                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        24528                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          948                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          432                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1380                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          948                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        24960                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        25908                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          948                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        24960                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        25908                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1944222500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1944222500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     79143000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     23764500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    102907500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     79143000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1967987000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2047130000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     79143000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1967987000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2047130000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645406                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645406                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.993711                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005152                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.016273                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.993711                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.204840                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.210969                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.993711                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.204840                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.210969                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 79265.431344                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 79265.431344                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83484.177215                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55010.416667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74570.652174                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83484.177215                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 78845.633013                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 79015.362050                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83484.177215                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 78845.633013                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 79015.362050                       # average overall mshr miss latency
system.l2cache.replacements                     17731                       # number of replacements
system.l3bus.snoop_filter.tot_requests          42883                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        16979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1379                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         16795                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               181                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              24528                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             24528                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1379                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        68790                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      2732928                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              25907                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    25907    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                25907                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             55031500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            64767500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            13369.866429                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  42702                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                25626                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.666354                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   803.239833                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 12566.626596                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.012256                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.191752                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.204008                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        25626                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          751                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         7436                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        17252                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.391022                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               708858                       # Number of tag accesses
system.l3cache.tags.data_accesses              708858                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks        16795                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        16795                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data          270                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total          271                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst               1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data             280                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                 281                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst              1                       # number of overall hits
system.l3cache.overall_hits::.cpu.data            280                       # number of overall hits
system.l3cache.overall_hits::total                281                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data        24518                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          24518                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          946                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          162                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1108                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           946                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         24680                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             25626                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          946                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        24680                       # number of overall misses
system.l3cache.overall_misses::total            25626                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data   1723250500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   1723250500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     70567500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     13912000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     84479500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     70567500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   1737162500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   1807730000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     70567500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   1737162500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   1807730000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks        16795                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        16795                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data        24528                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        24528                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          947                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          432                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1379                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          947                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        24960                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           25907                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          947                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        24960                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          25907                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.999592                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.999592                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.998944                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.375000                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.803481                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.998944                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.988782                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.989154                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.998944                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.988782                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.989154                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 70285.117057                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 70285.117057                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74595.665962                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 85876.543210                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 76245.036101                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74595.665962                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 70387.459481                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70542.808086                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74595.665962                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 70387.459481                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70542.808086                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data        24518                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        24518                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          946                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          162                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1108                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          946                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        24680                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        25626                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          946                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        24680                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        25626                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data   1674214500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   1674214500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     68675500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     13588000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     82263500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     68675500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   1687802500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   1756478000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     68675500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   1687802500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   1756478000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999592                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.999592                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.998944                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.803481                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.998944                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.988782                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.989154                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.998944                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.988782                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.989154                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68285.117057                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 68285.117057                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72595.665962                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83876.543210                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74245.036101                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72595.665962                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 68387.459481                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68542.808086                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72595.665962                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 68387.459481                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68542.808086                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests         25626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  29410218000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1108                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24518                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1108                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port        51252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        51252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      1640064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      1640064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1640064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25626                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25626    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25626                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12813000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           69525000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
