// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lenet_predict_softmax (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_we0,
        input_r_d0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        grp_fu_413_p_din0,
        grp_fu_413_p_din1,
        grp_fu_413_p_opcode,
        grp_fu_413_p_dout0,
        grp_fu_413_p_ce,
        grp_fu_405_p_din0,
        grp_fu_405_p_din1,
        grp_fu_405_p_opcode,
        grp_fu_405_p_dout0,
        grp_fu_405_p_ce
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] input_r_address0;
output   input_r_ce0;
output   input_r_we0;
output  [31:0] input_r_d0;
input  [31:0] input_r_q0;
output  [3:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [31:0] grp_fu_413_p_din0;
output  [31:0] grp_fu_413_p_din1;
output  [4:0] grp_fu_413_p_opcode;
input  [0:0] grp_fu_413_p_dout0;
output   grp_fu_413_p_ce;
output  [31:0] grp_fu_405_p_din0;
output  [31:0] grp_fu_405_p_din1;
output  [1:0] grp_fu_405_p_opcode;
input  [31:0] grp_fu_405_p_dout0;
output   grp_fu_405_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] input_r_address0;
reg input_r_ce0;
reg input_r_we0;
reg[31:0] input_r_d0;
reg input_r_ce1;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_start;
wire    grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_done;
wire    grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_idle;
wire    grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_ready;
wire   [3:0] grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_input_r_address0;
wire    grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_input_r_ce0;
wire   [31:0] grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_max_val_out;
wire    grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_max_val_out_ap_vld;
wire   [31:0] grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_din0;
wire   [31:0] grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_din1;
wire   [4:0] grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_opcode;
wire    grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_ce;
wire    grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_start;
wire    grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_done;
wire    grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_idle;
wire    grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_ready;
wire   [3:0] grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_address0;
wire    grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_ce0;
wire    grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_we0;
wire   [31:0] grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_d0;
wire   [31:0] grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_sum_exp_out;
wire    grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_sum_exp_out_ap_vld;
wire   [31:0] grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_din0;
wire   [31:0] grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_din1;
wire   [1:0] grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_opcode;
wire    grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_ce;
wire    grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_start;
wire    grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_done;
wire    grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_idle;
wire    grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_ready;
wire   [3:0] grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_address0;
wire    grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_ce0;
wire    grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_we0;
wire   [31:0] grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_d0;
wire   [3:0] grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_address1;
wire    grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_ce1;
reg    grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_fu_66_ce;
reg    grp_fu_70_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_start_reg = 1'b0;
#0 grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_start_reg = 1'b0;
#0 grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_start_reg = 1'b0;
end

lenet_predict_softmax_Pipeline_VITIS_LOOP_68_1 grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_start),
    .ap_done(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_done),
    .ap_idle(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_idle),
    .ap_ready(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_ready),
    .input_r_address0(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_input_r_address0),
    .input_r_ce0(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_input_r_ce0),
    .input_r_q0(input_r_q0),
    .max_val_out(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_max_val_out),
    .max_val_out_ap_vld(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_max_val_out_ap_vld),
    .grp_fu_66_p_din0(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_din0),
    .grp_fu_66_p_din1(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_din1),
    .grp_fu_66_p_opcode(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_opcode),
    .grp_fu_66_p_dout0(grp_fu_413_p_dout0),
    .grp_fu_66_p_ce(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_ce)
);

lenet_predict_softmax_Pipeline_VITIS_LOOP_75_2 grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_start),
    .ap_done(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_done),
    .ap_idle(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_idle),
    .ap_ready(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_ready),
    .input_r_address0(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_address0),
    .input_r_ce0(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_ce0),
    .input_r_we0(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_we0),
    .input_r_d0(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_d0),
    .input_r_q0(input_r_q0),
    .max_val_reload(grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_max_val_out),
    .sum_exp_out(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_sum_exp_out),
    .sum_exp_out_ap_vld(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_sum_exp_out_ap_vld),
    .grp_fu_70_p_din0(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_din0),
    .grp_fu_70_p_din1(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_din1),
    .grp_fu_70_p_opcode(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_opcode),
    .grp_fu_70_p_dout0(grp_fu_405_p_dout0),
    .grp_fu_70_p_ce(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_ce)
);

lenet_predict_softmax_Pipeline_VITIS_LOOP_80_3 grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_start),
    .ap_done(grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_done),
    .ap_idle(grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_idle),
    .ap_ready(grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_ready),
    .input_r_address0(grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_address0),
    .input_r_ce0(grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_ce0),
    .input_r_we0(grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_we0),
    .input_r_d0(grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_d0),
    .input_r_address1(grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_address1),
    .input_r_ce1(grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_ce1),
    .input_r_q1(input_r_q1),
    .sum_exp_reload(grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_sum_exp_out)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_start_reg <= 1'b1;
        end else if ((grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_ready == 1'b1)) begin
            grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_start_reg <= 1'b1;
        end else if ((grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_ready == 1'b1)) begin
            grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_start_reg <= 1'b1;
        end else if ((grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_ready == 1'b1)) begin
            grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_66_ce = grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_ce;
    end else begin
        grp_fu_66_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_70_ce = grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_ce;
    end else begin
        grp_fu_70_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_address0 = grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_address0 = grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_address0 = grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_input_r_address0;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_ce0 = grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_ce0 = grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_ce0 = grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_input_r_ce0;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_ce1 = grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_ce1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_d0 = grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_d0 = grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_d0;
    end else begin
        input_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_we0 = grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_we0 = grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_input_r_we0;
    end else begin
        input_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign grp_fu_405_p_ce = grp_fu_70_ce;

assign grp_fu_405_p_din0 = grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_din0;

assign grp_fu_405_p_din1 = grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_din1;

assign grp_fu_405_p_opcode = grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_grp_fu_70_p_opcode;

assign grp_fu_413_p_ce = grp_fu_66_ce;

assign grp_fu_413_p_din0 = grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_din0;

assign grp_fu_413_p_din1 = grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_din1;

assign grp_fu_413_p_opcode = grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_grp_fu_66_p_opcode;

assign grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_start = grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18_ap_start_reg;

assign grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_start = grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25_ap_start_reg;

assign grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_start = grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_ap_start_reg;

assign input_r_address1 = grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33_input_r_address1;

endmodule //lenet_predict_softmax
