Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 0aa383c384bf43e6a098abb072c731ab --debug typical --relax -L xil_defaultlib -L secureip --snapshot combo_lock_tb_behav xil_defaultlib.combo_lock_tb -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.combination_lock [combination_lock_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_seg_display [seven_seg_display_default]
Compiling architecture behavioral of entity xil_defaultlib.lock [lock_default]
Compiling architecture behavioral of entity xil_defaultlib.combo_lock_tb
Built simulation snapshot combo_lock_tb_behav
