
SS_v0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005458  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002008  08005518  08005518  00015518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007520  08007520  00017520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007524  08007524  00017524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  08007528  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000073c  20000008  08007530  00020008  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000744  08007530  00020744  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  9 .debug_info   0008cb63  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004fc7  00000000  00000000  000acb93  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0002e061  00000000  00000000  000b1b5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00002a30  00000000  00000000  000dfbc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002860  00000000  00000000  000e25f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000cc4f  00000000  00000000  000e4e50  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00012e95  00000000  00000000  000f1a9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00104934  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00008424  00000000  00000000  001049b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000014d  00000000  00000000  0010cdd4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000008 	.word	0x20000008
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005500 	.word	0x08005500

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000000c 	.word	0x2000000c
 8000104:	08005500 	.word	0x08005500

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003f4:	b510      	push	{r4, lr}
 80003f6:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 80003f8:	f000 ffc0 	bl	800137c <HAL_RCC_GetHCLKFreq>
 80003fc:	21fa      	movs	r1, #250	; 0xfa
 80003fe:	0089      	lsls	r1, r1, #2
 8000400:	f7ff fe82 	bl	8000108 <__udivsi3>
 8000404:	f000 fad0 	bl	80009a8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000408:	2200      	movs	r2, #0
 800040a:	0021      	movs	r1, r4
 800040c:	2001      	movs	r0, #1
 800040e:	4240      	negs	r0, r0
 8000410:	f000 fa8e 	bl	8000930 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000414:	2000      	movs	r0, #0
 8000416:	bd10      	pop	{r4, pc}

08000418 <HAL_Init>:
{
 8000418:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800041a:	4a06      	ldr	r2, [pc, #24]	; (8000434 <HAL_Init+0x1c>)
 800041c:	6813      	ldr	r3, [r2, #0]
 800041e:	2110      	movs	r1, #16
 8000420:	430b      	orrs	r3, r1
 8000422:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000424:	2000      	movs	r0, #0
 8000426:	f7ff ffe5 	bl	80003f4 <HAL_InitTick>
  HAL_MspInit();
 800042a:	f003 fae9 	bl	8003a00 <HAL_MspInit>
}
 800042e:	2000      	movs	r0, #0
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)
 8000434:	40022000 	.word	0x40022000

08000438 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000438:	4a02      	ldr	r2, [pc, #8]	; (8000444 <HAL_IncTick+0xc>)
 800043a:	6813      	ldr	r3, [r2, #0]
 800043c:	3301      	adds	r3, #1
 800043e:	6013      	str	r3, [r2, #0]
}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	2000019c 	.word	0x2000019c

08000448 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000448:	4b01      	ldr	r3, [pc, #4]	; (8000450 <HAL_GetTick+0x8>)
 800044a:	6818      	ldr	r0, [r3, #0]
}
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	2000019c 	.word	0x2000019c

08000454 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000454:	b530      	push	{r4, r5, lr}
 8000456:	b083      	sub	sp, #12
 8000458:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800045a:	f7ff fff5 	bl	8000448 <HAL_GetTick>
 800045e:	0005      	movs	r5, r0
  uint32_t wait = Delay;
 8000460:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000462:	1c63      	adds	r3, r4, #1
 8000464:	d000      	beq.n	8000468 <HAL_Delay+0x14>
  {
     wait++;
 8000466:	3401      	adds	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000468:	f7ff ffee 	bl	8000448 <HAL_GetTick>
 800046c:	1b40      	subs	r0, r0, r5
 800046e:	42a0      	cmp	r0, r4
 8000470:	d3fa      	bcc.n	8000468 <HAL_Delay+0x14>
  {
  }
}
 8000472:	b003      	add	sp, #12
 8000474:	bd30      	pop	{r4, r5, pc}
	...

08000478 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	b083      	sub	sp, #12
 800047c:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 800047e:	2300      	movs	r3, #0
 8000480:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000482:	6802      	ldr	r2, [r0, #0]
 8000484:	6891      	ldr	r1, [r2, #8]
 8000486:	3303      	adds	r3, #3
 8000488:	400b      	ands	r3, r1
 800048a:	2b01      	cmp	r3, #1
 800048c:	d011      	beq.n	80004b2 <ADC_Enable+0x3a>
 800048e:	2300      	movs	r3, #0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d142      	bne.n	800051a <ADC_Enable+0xa2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000494:	6891      	ldr	r1, [r2, #8]
 8000496:	4b22      	ldr	r3, [pc, #136]	; (8000520 <ADC_Enable+0xa8>)
 8000498:	4219      	tst	r1, r3
 800049a:	d116      	bne.n	80004ca <ADC_Enable+0x52>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800049c:	6893      	ldr	r3, [r2, #8]
 800049e:	2101      	movs	r1, #1
 80004a0:	430b      	orrs	r3, r1
 80004a2:	6093      	str	r3, [r2, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80004a4:	4b1f      	ldr	r3, [pc, #124]	; (8000524 <ADC_Enable+0xac>)
 80004a6:	6818      	ldr	r0, [r3, #0]
 80004a8:	491f      	ldr	r1, [pc, #124]	; (8000528 <ADC_Enable+0xb0>)
 80004aa:	f7ff fe2d 	bl	8000108 <__udivsi3>
 80004ae:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 80004b0:	e018      	b.n	80004e4 <ADC_Enable+0x6c>
  if (ADC_IS_ENABLE(hadc) == RESET)
 80004b2:	6813      	ldr	r3, [r2, #0]
 80004b4:	07db      	lsls	r3, r3, #31
 80004b6:	d404      	bmi.n	80004c2 <ADC_Enable+0x4a>
 80004b8:	68d3      	ldr	r3, [r2, #12]
 80004ba:	041b      	lsls	r3, r3, #16
 80004bc:	d403      	bmi.n	80004c6 <ADC_Enable+0x4e>
 80004be:	2300      	movs	r3, #0
 80004c0:	e7e6      	b.n	8000490 <ADC_Enable+0x18>
 80004c2:	2301      	movs	r3, #1
 80004c4:	e7e4      	b.n	8000490 <ADC_Enable+0x18>
 80004c6:	2301      	movs	r3, #1
 80004c8:	e7e2      	b.n	8000490 <ADC_Enable+0x18>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80004cc:	2210      	movs	r2, #16
 80004ce:	4313      	orrs	r3, r2
 80004d0:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004d2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80004d4:	3a0f      	subs	r2, #15
 80004d6:	4313      	orrs	r3, r2
 80004d8:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 80004da:	2001      	movs	r0, #1
 80004dc:	e01e      	b.n	800051c <ADC_Enable+0xa4>
    {
      wait_loop_index--;
 80004de:	9b01      	ldr	r3, [sp, #4]
 80004e0:	3b01      	subs	r3, #1
 80004e2:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80004e4:	9b01      	ldr	r3, [sp, #4]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d1f9      	bne.n	80004de <ADC_Enable+0x66>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80004ea:	f7ff ffad 	bl	8000448 <HAL_GetTick>
 80004ee:	0005      	movs	r5, r0
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80004f0:	6823      	ldr	r3, [r4, #0]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	07db      	lsls	r3, r3, #31
 80004f6:	d40e      	bmi.n	8000516 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80004f8:	f7ff ffa6 	bl	8000448 <HAL_GetTick>
 80004fc:	1b40      	subs	r0, r0, r5
 80004fe:	2802      	cmp	r0, #2
 8000500:	d9f6      	bls.n	80004f0 <ADC_Enable+0x78>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000502:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000504:	2210      	movs	r2, #16
 8000506:	4313      	orrs	r3, r2
 8000508:	6463      	str	r3, [r4, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800050a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800050c:	3a0f      	subs	r2, #15
 800050e:	4313      	orrs	r3, r2
 8000510:	64a3      	str	r3, [r4, #72]	; 0x48
      
        return HAL_ERROR;
 8000512:	2001      	movs	r0, #1
 8000514:	e002      	b.n	800051c <ADC_Enable+0xa4>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000516:	2000      	movs	r0, #0
 8000518:	e000      	b.n	800051c <ADC_Enable+0xa4>
 800051a:	2000      	movs	r0, #0
}
 800051c:	b003      	add	sp, #12
 800051e:	bd30      	pop	{r4, r5, pc}
 8000520:	80000017 	.word	0x80000017
 8000524:	20000004 	.word	0x20000004
 8000528:	000f4240 	.word	0x000f4240

0800052c <HAL_ADC_Init>:
{
 800052c:	b570      	push	{r4, r5, r6, lr}
 800052e:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8000530:	d100      	bne.n	8000534 <HAL_ADC_Init+0x8>
 8000532:	e0b9      	b.n	80006a8 <HAL_ADC_Init+0x17c>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000534:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000536:	2b00      	cmp	r3, #0
 8000538:	d100      	bne.n	800053c <HAL_ADC_Init+0x10>
 800053a:	e080      	b.n	800063e <HAL_ADC_Init+0x112>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800053c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800053e:	06db      	lsls	r3, r3, #27
 8000540:	d500      	bpl.n	8000544 <HAL_ADC_Init+0x18>
 8000542:	e0ab      	b.n	800069c <HAL_ADC_Init+0x170>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000544:	6822      	ldr	r2, [r4, #0]
 8000546:	6893      	ldr	r3, [r2, #8]
 8000548:	2104      	movs	r1, #4
 800054a:	400b      	ands	r3, r1
      (tmp_hal_status == HAL_OK)                                &&
 800054c:	d000      	beq.n	8000550 <HAL_ADC_Init+0x24>
 800054e:	e0a5      	b.n	800069c <HAL_ADC_Init+0x170>
    ADC_STATE_CLR_SET(hadc->State,
 8000550:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000552:	4856      	ldr	r0, [pc, #344]	; (80006ac <HAL_ADC_Init+0x180>)
 8000554:	4001      	ands	r1, r0
 8000556:	3006      	adds	r0, #6
 8000558:	30ff      	adds	r0, #255	; 0xff
 800055a:	4301      	orrs	r1, r0
 800055c:	6461      	str	r1, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 800055e:	6890      	ldr	r0, [r2, #8]
 8000560:	2103      	movs	r1, #3
 8000562:	4001      	ands	r1, r0
 8000564:	2901      	cmp	r1, #1
 8000566:	d070      	beq.n	800064a <HAL_ADC_Init+0x11e>
 8000568:	2100      	movs	r1, #0
 800056a:	2900      	cmp	r1, #0
 800056c:	d10c      	bne.n	8000588 <HAL_ADC_Init+0x5c>
      MODIFY_REG(hadc->Instance->CFGR1,
 800056e:	68d1      	ldr	r1, [r2, #12]
 8000570:	2018      	movs	r0, #24
 8000572:	4381      	bics	r1, r0
 8000574:	68a0      	ldr	r0, [r4, #8]
 8000576:	4301      	orrs	r1, r0
 8000578:	60d1      	str	r1, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800057a:	6821      	ldr	r1, [r4, #0]
 800057c:	690a      	ldr	r2, [r1, #16]
 800057e:	0092      	lsls	r2, r2, #2
 8000580:	0892      	lsrs	r2, r2, #2
 8000582:	6860      	ldr	r0, [r4, #4]
 8000584:	4302      	orrs	r2, r0
 8000586:	610a      	str	r2, [r1, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000588:	6821      	ldr	r1, [r4, #0]
 800058a:	68ca      	ldr	r2, [r1, #12]
 800058c:	4848      	ldr	r0, [pc, #288]	; (80006b0 <HAL_ADC_Init+0x184>)
 800058e:	4002      	ands	r2, r0
 8000590:	60ca      	str	r2, [r1, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000592:	69a2      	ldr	r2, [r4, #24]
 8000594:	0392      	lsls	r2, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8000596:	69e1      	ldr	r1, [r4, #28]
 8000598:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 800059a:	430a      	orrs	r2, r1
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 800059c:	6a20      	ldr	r0, [r4, #32]
 800059e:	0341      	lsls	r1, r0, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80005a0:	430a      	orrs	r2, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80005a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80005a4:	2901      	cmp	r1, #1
 80005a6:	d05c      	beq.n	8000662 <HAL_ADC_Init+0x136>
 80005a8:	2180      	movs	r1, #128	; 0x80
 80005aa:	0149      	lsls	r1, r1, #5
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80005ac:	430a      	orrs	r2, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80005ae:	68e1      	ldr	r1, [r4, #12]
 80005b0:	430a      	orrs	r2, r1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80005b2:	6921      	ldr	r1, [r4, #16]
 80005b4:	2902      	cmp	r1, #2
 80005b6:	d056      	beq.n	8000666 <HAL_ADC_Init+0x13a>
                 hadc->Init.DataAlign                                   |
 80005b8:	4313      	orrs	r3, r2
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 80005ba:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80005bc:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80005be:	4313      	orrs	r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80005c0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80005c2:	2a01      	cmp	r2, #1
 80005c4:	d051      	beq.n	800066a <HAL_ADC_Init+0x13e>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80005c6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80005c8:	21c2      	movs	r1, #194	; 0xc2
 80005ca:	31ff      	adds	r1, #255	; 0xff
 80005cc:	428a      	cmp	r2, r1
 80005ce:	d002      	beq.n	80005d6 <HAL_ADC_Init+0xaa>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80005d0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80005d2:	430a      	orrs	r2, r1
 80005d4:	4313      	orrs	r3, r2
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80005d6:	6821      	ldr	r1, [r4, #0]
 80005d8:	68ca      	ldr	r2, [r1, #12]
 80005da:	431a      	orrs	r2, r3
 80005dc:	60ca      	str	r2, [r1, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80005de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80005e0:	2180      	movs	r1, #128	; 0x80
 80005e2:	0549      	lsls	r1, r1, #21
 80005e4:	428a      	cmp	r2, r1
 80005e6:	d00d      	beq.n	8000604 <HAL_ADC_Init+0xd8>
 80005e8:	2a01      	cmp	r2, #1
 80005ea:	d00b      	beq.n	8000604 <HAL_ADC_Init+0xd8>
 80005ec:	2a02      	cmp	r2, #2
 80005ee:	d009      	beq.n	8000604 <HAL_ADC_Init+0xd8>
 80005f0:	2a03      	cmp	r2, #3
 80005f2:	d007      	beq.n	8000604 <HAL_ADC_Init+0xd8>
 80005f4:	2a04      	cmp	r2, #4
 80005f6:	d005      	beq.n	8000604 <HAL_ADC_Init+0xd8>
 80005f8:	2a05      	cmp	r2, #5
 80005fa:	d003      	beq.n	8000604 <HAL_ADC_Init+0xd8>
 80005fc:	2a06      	cmp	r2, #6
 80005fe:	d001      	beq.n	8000604 <HAL_ADC_Init+0xd8>
 8000600:	2a07      	cmp	r2, #7
 8000602:	d10a      	bne.n	800061a <HAL_ADC_Init+0xee>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000604:	6820      	ldr	r0, [r4, #0]
 8000606:	6941      	ldr	r1, [r0, #20]
 8000608:	2207      	movs	r2, #7
 800060a:	4391      	bics	r1, r2
 800060c:	6141      	str	r1, [r0, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800060e:	6820      	ldr	r0, [r4, #0]
 8000610:	6941      	ldr	r1, [r0, #20]
 8000612:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000614:	402a      	ands	r2, r5
 8000616:	430a      	orrs	r2, r1
 8000618:	6142      	str	r2, [r0, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800061a:	6822      	ldr	r2, [r4, #0]
 800061c:	68d2      	ldr	r2, [r2, #12]
 800061e:	4925      	ldr	r1, [pc, #148]	; (80006b4 <HAL_ADC_Init+0x188>)
 8000620:	400a      	ands	r2, r1
 8000622:	4293      	cmp	r3, r2
 8000624:	d030      	beq.n	8000688 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 8000626:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000628:	2212      	movs	r2, #18
 800062a:	4393      	bics	r3, r2
 800062c:	3a02      	subs	r2, #2
 800062e:	4313      	orrs	r3, r2
 8000630:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000632:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000634:	3a0f      	subs	r2, #15
 8000636:	4313      	orrs	r3, r2
 8000638:	64a3      	str	r3, [r4, #72]	; 0x48
      tmp_hal_status = HAL_ERROR;
 800063a:	2001      	movs	r0, #1
 800063c:	e033      	b.n	80006a6 <HAL_ADC_Init+0x17a>
    ADC_CLEAR_ERRORCODE(hadc);
 800063e:	6483      	str	r3, [r0, #72]	; 0x48
    hadc->Lock = HAL_UNLOCKED;
 8000640:	2240      	movs	r2, #64	; 0x40
 8000642:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8000644:	f003 f9f4 	bl	8003a30 <HAL_ADC_MspInit>
 8000648:	e778      	b.n	800053c <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 800064a:	6811      	ldr	r1, [r2, #0]
 800064c:	07c9      	lsls	r1, r1, #31
 800064e:	d404      	bmi.n	800065a <HAL_ADC_Init+0x12e>
 8000650:	68d1      	ldr	r1, [r2, #12]
 8000652:	0409      	lsls	r1, r1, #16
 8000654:	d403      	bmi.n	800065e <HAL_ADC_Init+0x132>
 8000656:	2100      	movs	r1, #0
 8000658:	e787      	b.n	800056a <HAL_ADC_Init+0x3e>
 800065a:	2101      	movs	r1, #1
 800065c:	e785      	b.n	800056a <HAL_ADC_Init+0x3e>
 800065e:	2101      	movs	r1, #1
 8000660:	e783      	b.n	800056a <HAL_ADC_Init+0x3e>
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000662:	0019      	movs	r1, r3
 8000664:	e7a2      	b.n	80005ac <HAL_ADC_Init+0x80>
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000666:	2304      	movs	r3, #4
 8000668:	e7a6      	b.n	80005b8 <HAL_ADC_Init+0x8c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800066a:	2800      	cmp	r0, #0
 800066c:	d103      	bne.n	8000676 <HAL_ADC_Init+0x14a>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800066e:	2280      	movs	r2, #128	; 0x80
 8000670:	0252      	lsls	r2, r2, #9
 8000672:	4313      	orrs	r3, r2
 8000674:	e7a7      	b.n	80005c6 <HAL_ADC_Init+0x9a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000676:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000678:	2120      	movs	r1, #32
 800067a:	430a      	orrs	r2, r1
 800067c:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800067e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000680:	391f      	subs	r1, #31
 8000682:	430a      	orrs	r2, r1
 8000684:	64a2      	str	r2, [r4, #72]	; 0x48
 8000686:	e79e      	b.n	80005c6 <HAL_ADC_Init+0x9a>
      ADC_CLEAR_ERRORCODE(hadc);
 8000688:	2300      	movs	r3, #0
 800068a:	64a3      	str	r3, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 800068c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800068e:	2203      	movs	r2, #3
 8000690:	4393      	bics	r3, r2
 8000692:	3a02      	subs	r2, #2
 8000694:	4313      	orrs	r3, r2
 8000696:	6463      	str	r3, [r4, #68]	; 0x44
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000698:	2000      	movs	r0, #0
 800069a:	e004      	b.n	80006a6 <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800069c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800069e:	2210      	movs	r2, #16
 80006a0:	4313      	orrs	r3, r2
 80006a2:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 80006a4:	2001      	movs	r0, #1
}
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80006a8:	2001      	movs	r0, #1
 80006aa:	e7fc      	b.n	80006a6 <HAL_ADC_Init+0x17a>
 80006ac:	fffffefd 	.word	0xfffffefd
 80006b0:	fffe0219 	.word	0xfffe0219
 80006b4:	833fffe7 	.word	0x833fffe7

080006b8 <HAL_ADC_Start_DMA>:
{
 80006b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006ba:	0004      	movs	r4, r0
 80006bc:	000e      	movs	r6, r1
 80006be:	0017      	movs	r7, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80006c0:	6803      	ldr	r3, [r0, #0]
 80006c2:	689b      	ldr	r3, [r3, #8]
 80006c4:	075b      	lsls	r3, r3, #29
 80006c6:	d502      	bpl.n	80006ce <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_BUSY;
 80006c8:	2502      	movs	r5, #2
}
 80006ca:	0028      	movs	r0, r5
 80006cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 80006ce:	2340      	movs	r3, #64	; 0x40
 80006d0:	5cc3      	ldrb	r3, [r0, r3]
 80006d2:	2b01      	cmp	r3, #1
 80006d4:	d03a      	beq.n	800074c <HAL_ADC_Start_DMA+0x94>
 80006d6:	2201      	movs	r2, #1
 80006d8:	2340      	movs	r3, #64	; 0x40
 80006da:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80006dc:	69c3      	ldr	r3, [r0, #28]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d032      	beq.n	8000748 <HAL_ADC_Start_DMA+0x90>
      tmp_hal_status = ADC_Enable(hadc);
 80006e2:	f7ff fec9 	bl	8000478 <ADC_Enable>
 80006e6:	0005      	movs	r5, r0
    if (tmp_hal_status == HAL_OK)
 80006e8:	2d00      	cmp	r5, #0
 80006ea:	d1ee      	bne.n	80006ca <HAL_ADC_Start_DMA+0x12>
      ADC_STATE_CLR_SET(hadc->State,
 80006ec:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80006ee:	4a18      	ldr	r2, [pc, #96]	; (8000750 <HAL_ADC_Start_DMA+0x98>)
 80006f0:	401a      	ands	r2, r3
 80006f2:	2380      	movs	r3, #128	; 0x80
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	4313      	orrs	r3, r2
 80006f8:	6463      	str	r3, [r4, #68]	; 0x44
      ADC_CLEAR_ERRORCODE(hadc);
 80006fa:	2300      	movs	r3, #0
 80006fc:	64a3      	str	r3, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 80006fe:	2240      	movs	r2, #64	; 0x40
 8000700:	54a3      	strb	r3, [r4, r2]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000702:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000704:	4a13      	ldr	r2, [pc, #76]	; (8000754 <HAL_ADC_Start_DMA+0x9c>)
 8000706:	629a      	str	r2, [r3, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000708:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800070a:	4a13      	ldr	r2, [pc, #76]	; (8000758 <HAL_ADC_Start_DMA+0xa0>)
 800070c:	62da      	str	r2, [r3, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800070e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000710:	4a12      	ldr	r2, [pc, #72]	; (800075c <HAL_ADC_Start_DMA+0xa4>)
 8000712:	631a      	str	r2, [r3, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000714:	6823      	ldr	r3, [r4, #0]
 8000716:	221c      	movs	r2, #28
 8000718:	601a      	str	r2, [r3, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800071a:	6822      	ldr	r2, [r4, #0]
 800071c:	6853      	ldr	r3, [r2, #4]
 800071e:	2110      	movs	r1, #16
 8000720:	430b      	orrs	r3, r1
 8000722:	6053      	str	r3, [r2, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8000724:	6822      	ldr	r2, [r4, #0]
 8000726:	68d3      	ldr	r3, [r2, #12]
 8000728:	390f      	subs	r1, #15
 800072a:	430b      	orrs	r3, r1
 800072c:	60d3      	str	r3, [r2, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800072e:	6821      	ldr	r1, [r4, #0]
 8000730:	3140      	adds	r1, #64	; 0x40
 8000732:	003b      	movs	r3, r7
 8000734:	0032      	movs	r2, r6
 8000736:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8000738:	f000 f9a8 	bl	8000a8c <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800073c:	6822      	ldr	r2, [r4, #0]
 800073e:	6893      	ldr	r3, [r2, #8]
 8000740:	2104      	movs	r1, #4
 8000742:	430b      	orrs	r3, r1
 8000744:	6093      	str	r3, [r2, #8]
 8000746:	e7c0      	b.n	80006ca <HAL_ADC_Start_DMA+0x12>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000748:	2500      	movs	r5, #0
 800074a:	e7cd      	b.n	80006e8 <HAL_ADC_Start_DMA+0x30>
    __HAL_LOCK(hadc);
 800074c:	2502      	movs	r5, #2
 800074e:	e7bc      	b.n	80006ca <HAL_ADC_Start_DMA+0x12>
 8000750:	fffff0fe 	.word	0xfffff0fe
 8000754:	08000765 	.word	0x08000765
 8000758:	080007d7 	.word	0x080007d7
 800075c:	080007e3 	.word	0x080007e3

08000760 <HAL_ADC_ConvCpltCallback>:
}
 8000760:	4770      	bx	lr
	...

08000764 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000764:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000766:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000768:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800076a:	2150      	movs	r1, #80	; 0x50
 800076c:	4211      	tst	r1, r2
 800076e:	d12b      	bne.n	80007c8 <ADC_DMAConvCplt+0x64>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000770:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000772:	2280      	movs	r2, #128	; 0x80
 8000774:	0092      	lsls	r2, r2, #2
 8000776:	430a      	orrs	r2, r1
 8000778:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	68d0      	ldr	r0, [r2, #12]
 800077e:	21c0      	movs	r1, #192	; 0xc0
 8000780:	0109      	lsls	r1, r1, #4
 8000782:	4208      	tst	r0, r1
 8000784:	d113      	bne.n	80007ae <ADC_DMAConvCplt+0x4a>
 8000786:	6a19      	ldr	r1, [r3, #32]
 8000788:	2900      	cmp	r1, #0
 800078a:	d110      	bne.n	80007ae <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800078c:	6811      	ldr	r1, [r2, #0]
 800078e:	0709      	lsls	r1, r1, #28
 8000790:	d50d      	bpl.n	80007ae <ADC_DMAConvCplt+0x4a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000792:	6891      	ldr	r1, [r2, #8]
 8000794:	0749      	lsls	r1, r1, #29
 8000796:	d40e      	bmi.n	80007b6 <ADC_DMAConvCplt+0x52>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000798:	6851      	ldr	r1, [r2, #4]
 800079a:	200c      	movs	r0, #12
 800079c:	4381      	bics	r1, r0
 800079e:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80007a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007a2:	490b      	ldr	r1, [pc, #44]	; (80007d0 <ADC_DMAConvCplt+0x6c>)
 80007a4:	400a      	ands	r2, r1
 80007a6:	3104      	adds	r1, #4
 80007a8:	31ff      	adds	r1, #255	; 0xff
 80007aa:	430a      	orrs	r2, r1
 80007ac:	645a      	str	r2, [r3, #68]	; 0x44
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80007ae:	0018      	movs	r0, r3
 80007b0:	f7ff ffd6 	bl	8000760 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80007b4:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007b8:	2120      	movs	r1, #32
 80007ba:	430a      	orrs	r2, r1
 80007bc:	645a      	str	r2, [r3, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80007c0:	391f      	subs	r1, #31
 80007c2:	430a      	orrs	r2, r1
 80007c4:	649a      	str	r2, [r3, #72]	; 0x48
 80007c6:	e7f2      	b.n	80007ae <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80007c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007cc:	4798      	blx	r3
}
 80007ce:	e7f1      	b.n	80007b4 <ADC_DMAConvCplt+0x50>
 80007d0:	fffffefe 	.word	0xfffffefe

080007d4 <HAL_ADC_ConvHalfCpltCallback>:
}
 80007d4:	4770      	bx	lr

080007d6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80007d6:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80007d8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80007da:	f7ff fffb 	bl	80007d4 <HAL_ADC_ConvHalfCpltCallback>
}
 80007de:	bd10      	pop	{r4, pc}

080007e0 <HAL_ADC_ErrorCallback>:
}
 80007e0:	4770      	bx	lr

080007e2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80007e2:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80007e4:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80007e6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80007e8:	2240      	movs	r2, #64	; 0x40
 80007ea:	4313      	orrs	r3, r2
 80007ec:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80007ee:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80007f0:	3a3c      	subs	r2, #60	; 0x3c
 80007f2:	4313      	orrs	r3, r2
 80007f4:	6483      	str	r3, [r0, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80007f6:	f7ff fff3 	bl	80007e0 <HAL_ADC_ErrorCallback>
}
 80007fa:	bd10      	pop	{r4, pc}

080007fc <HAL_ADC_ConfigChannel>:
{
 80007fc:	b530      	push	{r4, r5, lr}
 80007fe:	b083      	sub	sp, #12
 8000800:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8000802:	2300      	movs	r3, #0
 8000804:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000806:	3340      	adds	r3, #64	; 0x40
 8000808:	5cc3      	ldrb	r3, [r0, r3]
 800080a:	2b01      	cmp	r3, #1
 800080c:	d100      	bne.n	8000810 <HAL_ADC_ConfigChannel+0x14>
 800080e:	e081      	b.n	8000914 <HAL_ADC_ConfigChannel+0x118>
 8000810:	2201      	movs	r2, #1
 8000812:	2340      	movs	r3, #64	; 0x40
 8000814:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000816:	6803      	ldr	r3, [r0, #0]
 8000818:	689a      	ldr	r2, [r3, #8]
 800081a:	0752      	lsls	r2, r2, #29
 800081c:	d470      	bmi.n	8000900 <HAL_ADC_ConfigChannel+0x104>
    if (sConfig->Rank != ADC_RANK_NONE)
 800081e:	4a3e      	ldr	r2, [pc, #248]	; (8000918 <HAL_ADC_ConfigChannel+0x11c>)
 8000820:	6848      	ldr	r0, [r1, #4]
 8000822:	4290      	cmp	r0, r2
 8000824:	d053      	beq.n	80008ce <HAL_ADC_ConfigChannel+0xd2>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000826:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000828:	2001      	movs	r0, #1
 800082a:	680d      	ldr	r5, [r1, #0]
 800082c:	40a8      	lsls	r0, r5
 800082e:	4302      	orrs	r2, r0
 8000830:	629a      	str	r2, [r3, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000832:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000834:	2280      	movs	r2, #128	; 0x80
 8000836:	0552      	lsls	r2, r2, #21
 8000838:	4293      	cmp	r3, r2
 800083a:	d01e      	beq.n	800087a <HAL_ADC_ConfigChannel+0x7e>
 800083c:	2b01      	cmp	r3, #1
 800083e:	d01c      	beq.n	800087a <HAL_ADC_ConfigChannel+0x7e>
 8000840:	2b02      	cmp	r3, #2
 8000842:	d01a      	beq.n	800087a <HAL_ADC_ConfigChannel+0x7e>
 8000844:	2b03      	cmp	r3, #3
 8000846:	d018      	beq.n	800087a <HAL_ADC_ConfigChannel+0x7e>
 8000848:	2b04      	cmp	r3, #4
 800084a:	d016      	beq.n	800087a <HAL_ADC_ConfigChannel+0x7e>
 800084c:	2b05      	cmp	r3, #5
 800084e:	d014      	beq.n	800087a <HAL_ADC_ConfigChannel+0x7e>
 8000850:	2b06      	cmp	r3, #6
 8000852:	d012      	beq.n	800087a <HAL_ADC_ConfigChannel+0x7e>
 8000854:	2b07      	cmp	r3, #7
 8000856:	d010      	beq.n	800087a <HAL_ADC_ConfigChannel+0x7e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000858:	6822      	ldr	r2, [r4, #0]
 800085a:	6950      	ldr	r0, [r2, #20]
 800085c:	2307      	movs	r3, #7
 800085e:	4003      	ands	r3, r0
 8000860:	6888      	ldr	r0, [r1, #8]
 8000862:	4298      	cmp	r0, r3
 8000864:	d009      	beq.n	800087a <HAL_ADC_ConfigChannel+0x7e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000866:	6950      	ldr	r0, [r2, #20]
 8000868:	2307      	movs	r3, #7
 800086a:	4398      	bics	r0, r3
 800086c:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800086e:	6820      	ldr	r0, [r4, #0]
 8000870:	6942      	ldr	r2, [r0, #20]
 8000872:	688d      	ldr	r5, [r1, #8]
 8000874:	402b      	ands	r3, r5
 8000876:	4313      	orrs	r3, r2
 8000878:	6143      	str	r3, [r0, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800087a:	680b      	ldr	r3, [r1, #0]
 800087c:	001a      	movs	r2, r3
 800087e:	3a10      	subs	r2, #16
 8000880:	2a01      	cmp	r2, #1
 8000882:	d901      	bls.n	8000888 <HAL_ADC_ConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000884:	2000      	movs	r0, #0
 8000886:	e040      	b.n	800090a <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000888:	4a24      	ldr	r2, [pc, #144]	; (800091c <HAL_ADC_ConfigChannel+0x120>)
 800088a:	6812      	ldr	r2, [r2, #0]
 800088c:	2b10      	cmp	r3, #16
 800088e:	d009      	beq.n	80008a4 <HAL_ADC_ConfigChannel+0xa8>
 8000890:	2380      	movs	r3, #128	; 0x80
 8000892:	03db      	lsls	r3, r3, #15
 8000894:	4313      	orrs	r3, r2
 8000896:	4a21      	ldr	r2, [pc, #132]	; (800091c <HAL_ADC_ConfigChannel+0x120>)
 8000898:	6013      	str	r3, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800089a:	680b      	ldr	r3, [r1, #0]
 800089c:	2b10      	cmp	r3, #16
 800089e:	d004      	beq.n	80008aa <HAL_ADC_ConfigChannel+0xae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008a0:	2000      	movs	r0, #0
 80008a2:	e032      	b.n	800090a <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80008a4:	2380      	movs	r3, #128	; 0x80
 80008a6:	041b      	lsls	r3, r3, #16
 80008a8:	e7f4      	b.n	8000894 <HAL_ADC_ConfigChannel+0x98>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80008aa:	4b1d      	ldr	r3, [pc, #116]	; (8000920 <HAL_ADC_ConfigChannel+0x124>)
 80008ac:	6818      	ldr	r0, [r3, #0]
 80008ae:	491d      	ldr	r1, [pc, #116]	; (8000924 <HAL_ADC_ConfigChannel+0x128>)
 80008b0:	f7ff fc2a 	bl	8000108 <__udivsi3>
 80008b4:	0083      	lsls	r3, r0, #2
 80008b6:	1818      	adds	r0, r3, r0
 80008b8:	0043      	lsls	r3, r0, #1
 80008ba:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80008bc:	e002      	b.n	80008c4 <HAL_ADC_ConfigChannel+0xc8>
            wait_loop_index--;
 80008be:	9b01      	ldr	r3, [sp, #4]
 80008c0:	3b01      	subs	r3, #1
 80008c2:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80008c4:	9b01      	ldr	r3, [sp, #4]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d1f9      	bne.n	80008be <HAL_ADC_ConfigChannel+0xc2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008ca:	2000      	movs	r0, #0
 80008cc:	e01d      	b.n	800090a <HAL_ADC_ConfigChannel+0x10e>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80008ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80008d0:	2001      	movs	r0, #1
 80008d2:	680d      	ldr	r5, [r1, #0]
 80008d4:	40a8      	lsls	r0, r5
 80008d6:	4382      	bics	r2, r0
 80008d8:	629a      	str	r2, [r3, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80008da:	680b      	ldr	r3, [r1, #0]
 80008dc:	001a      	movs	r2, r3
 80008de:	3a10      	subs	r2, #16
 80008e0:	2a01      	cmp	r2, #1
 80008e2:	d901      	bls.n	80008e8 <HAL_ADC_ConfigChannel+0xec>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008e4:	2000      	movs	r0, #0
 80008e6:	e010      	b.n	800090a <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80008e8:	4a0c      	ldr	r2, [pc, #48]	; (800091c <HAL_ADC_ConfigChannel+0x120>)
 80008ea:	6812      	ldr	r2, [r2, #0]
 80008ec:	2b10      	cmp	r3, #16
 80008ee:	d005      	beq.n	80008fc <HAL_ADC_ConfigChannel+0x100>
 80008f0:	4b0d      	ldr	r3, [pc, #52]	; (8000928 <HAL_ADC_ConfigChannel+0x12c>)
 80008f2:	4013      	ands	r3, r2
 80008f4:	4a09      	ldr	r2, [pc, #36]	; (800091c <HAL_ADC_ConfigChannel+0x120>)
 80008f6:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008f8:	2000      	movs	r0, #0
 80008fa:	e006      	b.n	800090a <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80008fc:	4b0b      	ldr	r3, [pc, #44]	; (800092c <HAL_ADC_ConfigChannel+0x130>)
 80008fe:	e7f8      	b.n	80008f2 <HAL_ADC_ConfigChannel+0xf6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000900:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000902:	2220      	movs	r2, #32
 8000904:	4313      	orrs	r3, r2
 8000906:	6443      	str	r3, [r0, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8000908:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800090a:	2200      	movs	r2, #0
 800090c:	2340      	movs	r3, #64	; 0x40
 800090e:	54e2      	strb	r2, [r4, r3]
}
 8000910:	b003      	add	sp, #12
 8000912:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 8000914:	2002      	movs	r0, #2
 8000916:	e7fb      	b.n	8000910 <HAL_ADC_ConfigChannel+0x114>
 8000918:	00001001 	.word	0x00001001
 800091c:	40012708 	.word	0x40012708
 8000920:	20000004 	.word	0x20000004
 8000924:	000f4240 	.word	0x000f4240
 8000928:	ffbfffff 	.word	0xffbfffff
 800092c:	ff7fffff 	.word	0xff7fffff

08000930 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000930:	b570      	push	{r4, r5, r6, lr}
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000932:	2800      	cmp	r0, #0
 8000934:	db11      	blt.n	800095a <HAL_NVIC_SetPriority+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000936:	0883      	lsrs	r3, r0, #2
 8000938:	4d14      	ldr	r5, [pc, #80]	; (800098c <HAL_NVIC_SetPriority+0x5c>)
 800093a:	33c0      	adds	r3, #192	; 0xc0
 800093c:	009b      	lsls	r3, r3, #2
 800093e:	595c      	ldr	r4, [r3, r5]
 8000940:	2203      	movs	r2, #3
 8000942:	4010      	ands	r0, r2
 8000944:	00c0      	lsls	r0, r0, #3
 8000946:	32fc      	adds	r2, #252	; 0xfc
 8000948:	0016      	movs	r6, r2
 800094a:	4086      	lsls	r6, r0
 800094c:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800094e:	0189      	lsls	r1, r1, #6
 8000950:	400a      	ands	r2, r1
 8000952:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000954:	4322      	orrs	r2, r4
 8000956:	515a      	str	r2, [r3, r5]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000958:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800095a:	b2c0      	uxtb	r0, r0
 800095c:	230f      	movs	r3, #15
 800095e:	4003      	ands	r3, r0
 8000960:	3b08      	subs	r3, #8
 8000962:	089b      	lsrs	r3, r3, #2
 8000964:	3306      	adds	r3, #6
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	4a09      	ldr	r2, [pc, #36]	; (8000990 <HAL_NVIC_SetPriority+0x60>)
 800096a:	4694      	mov	ip, r2
 800096c:	4463      	add	r3, ip
 800096e:	685d      	ldr	r5, [r3, #4]
 8000970:	2203      	movs	r2, #3
 8000972:	4010      	ands	r0, r2
 8000974:	00c0      	lsls	r0, r0, #3
 8000976:	24ff      	movs	r4, #255	; 0xff
 8000978:	0022      	movs	r2, r4
 800097a:	4082      	lsls	r2, r0
 800097c:	4395      	bics	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800097e:	0189      	lsls	r1, r1, #6
 8000980:	400c      	ands	r4, r1
 8000982:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000984:	432c      	orrs	r4, r5
 8000986:	605c      	str	r4, [r3, #4]
 8000988:	e7e6      	b.n	8000958 <HAL_NVIC_SetPriority+0x28>
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	e000e100 	.word	0xe000e100
 8000990:	e000ed00 	.word	0xe000ed00

08000994 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000994:	231f      	movs	r3, #31
 8000996:	4018      	ands	r0, r3
 8000998:	3b1e      	subs	r3, #30
 800099a:	4083      	lsls	r3, r0
 800099c:	4a01      	ldr	r2, [pc, #4]	; (80009a4 <HAL_NVIC_EnableIRQ+0x10>)
 800099e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80009a0:	4770      	bx	lr
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	e000e100 	.word	0xe000e100

080009a8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a8:	3801      	subs	r0, #1
 80009aa:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <HAL_SYSTICK_Config+0x2c>)
 80009ac:	4298      	cmp	r0, r3
 80009ae:	d80f      	bhi.n	80009d0 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b0:	4a09      	ldr	r2, [pc, #36]	; (80009d8 <HAL_SYSTICK_Config+0x30>)
 80009b2:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009b4:	4809      	ldr	r0, [pc, #36]	; (80009dc <HAL_SYSTICK_Config+0x34>)
 80009b6:	6a03      	ldr	r3, [r0, #32]
 80009b8:	021b      	lsls	r3, r3, #8
 80009ba:	0a1b      	lsrs	r3, r3, #8
 80009bc:	21c0      	movs	r1, #192	; 0xc0
 80009be:	0609      	lsls	r1, r1, #24
 80009c0:	430b      	orrs	r3, r1
 80009c2:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	2300      	movs	r3, #0
 80009c6:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009c8:	3307      	adds	r3, #7
 80009ca:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009cc:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80009ce:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80009d0:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 80009d2:	e7fc      	b.n	80009ce <HAL_SYSTICK_Config+0x26>
 80009d4:	00ffffff 	.word	0x00ffffff
 80009d8:	e000e010 	.word	0xe000e010
 80009dc:	e000ed00 	.word	0xe000ed00

080009e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80009e0:	b570      	push	{r4, r5, r6, lr}
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80009e2:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80009e4:	2401      	movs	r4, #1
 80009e6:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80009e8:	40b4      	lsls	r4, r6
 80009ea:	606c      	str	r4, [r5, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80009ec:	6804      	ldr	r4, [r0, #0]
 80009ee:	6063      	str	r3, [r4, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80009f0:	6843      	ldr	r3, [r0, #4]
 80009f2:	2b10      	cmp	r3, #16
 80009f4:	d004      	beq.n	8000a00 <DMA_SetConfig+0x20>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80009f6:	6803      	ldr	r3, [r0, #0]
 80009f8:	6099      	str	r1, [r3, #8]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80009fa:	6803      	ldr	r3, [r0, #0]
 80009fc:	60da      	str	r2, [r3, #12]
  }
}
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CPAR = DstAddress;
 8000a00:	6803      	ldr	r3, [r0, #0]
 8000a02:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000a04:	6803      	ldr	r3, [r0, #0]
 8000a06:	60d9      	str	r1, [r3, #12]
 8000a08:	e7f9      	b.n	80009fe <DMA_SetConfig+0x1e>
	...

08000a0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000a0c:	b510      	push	{r4, lr}
 8000a0e:	0004      	movs	r4, r0
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000a10:	6803      	ldr	r3, [r0, #0]
 8000a12:	4a06      	ldr	r2, [pc, #24]	; (8000a2c <DMA_CalcBaseAndBitshift+0x20>)
 8000a14:	4694      	mov	ip, r2
 8000a16:	4463      	add	r3, ip
 8000a18:	0018      	movs	r0, r3
 8000a1a:	2114      	movs	r1, #20
 8000a1c:	f7ff fb74 	bl	8000108 <__udivsi3>
 8000a20:	0080      	lsls	r0, r0, #2
 8000a22:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000a24:	4b02      	ldr	r3, [pc, #8]	; (8000a30 <DMA_CalcBaseAndBitshift+0x24>)
 8000a26:	63e3      	str	r3, [r4, #60]	; 0x3c
#endif
}
 8000a28:	bd10      	pop	{r4, pc}
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	bffdfff8 	.word	0xbffdfff8
 8000a30:	40020000 	.word	0x40020000

08000a34 <HAL_DMA_Init>:
{ 
 8000a34:	b570      	push	{r4, r5, r6, lr}
 8000a36:	1e04      	subs	r4, r0, #0
  if(NULL == hdma)
 8000a38:	d024      	beq.n	8000a84 <HAL_DMA_Init+0x50>
  hdma->State = HAL_DMA_STATE_BUSY;
 8000a3a:	2521      	movs	r5, #33	; 0x21
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	5543      	strb	r3, [r0, r5]
  tmp = hdma->Instance->CCR;
 8000a40:	6801      	ldr	r1, [r0, #0]
 8000a42:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000a44:	4a10      	ldr	r2, [pc, #64]	; (8000a88 <HAL_DMA_Init+0x54>)
 8000a46:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8000a48:	6843      	ldr	r3, [r0, #4]
 8000a4a:	6880      	ldr	r0, [r0, #8]
 8000a4c:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a4e:	68e0      	ldr	r0, [r4, #12]
 8000a50:	4303      	orrs	r3, r0
 8000a52:	6920      	ldr	r0, [r4, #16]
 8000a54:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a56:	6960      	ldr	r0, [r4, #20]
 8000a58:	4303      	orrs	r3, r0
 8000a5a:	69a0      	ldr	r0, [r4, #24]
 8000a5c:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a5e:	69e0      	ldr	r0, [r4, #28]
 8000a60:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8000a62:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 8000a64:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8000a66:	0020      	movs	r0, r4
 8000a68:	f7ff ffd0 	bl	8000a0c <DMA_CalcBaseAndBitshift>
  hdma->XferCpltCallback = NULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	62a3      	str	r3, [r4, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8000a70:	62e3      	str	r3, [r4, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8000a72:	6323      	str	r3, [r4, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8000a74:	6363      	str	r3, [r4, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a76:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8000a78:	2201      	movs	r2, #1
 8000a7a:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8000a7c:	321f      	adds	r2, #31
 8000a7e:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8000a80:	2000      	movs	r0, #0
}  
 8000a82:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000a84:	2001      	movs	r0, #1
 8000a86:	e7fc      	b.n	8000a82 <HAL_DMA_Init+0x4e>
 8000a88:	ffffc00f 	.word	0xffffc00f

08000a8c <HAL_DMA_Start_IT>:
{
 8000a8c:	b570      	push	{r4, r5, r6, lr}
 8000a8e:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8000a90:	2020      	movs	r0, #32
 8000a92:	5c20      	ldrb	r0, [r4, r0]
 8000a94:	2801      	cmp	r0, #1
 8000a96:	d032      	beq.n	8000afe <HAL_DMA_Start_IT+0x72>
 8000a98:	2501      	movs	r5, #1
 8000a9a:	2020      	movs	r0, #32
 8000a9c:	5425      	strb	r5, [r4, r0]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000a9e:	3001      	adds	r0, #1
 8000aa0:	5c20      	ldrb	r0, [r4, r0]
 8000aa2:	2801      	cmp	r0, #1
 8000aa4:	d004      	beq.n	8000ab0 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2320      	movs	r3, #32
 8000aaa:	54e2      	strb	r2, [r4, r3]
    status = HAL_BUSY;
 8000aac:	2002      	movs	r0, #2
} 
 8000aae:	bd70      	pop	{r4, r5, r6, pc}
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000ab0:	3501      	adds	r5, #1
 8000ab2:	3020      	adds	r0, #32
 8000ab4:	5425      	strb	r5, [r4, r0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ab6:	2000      	movs	r0, #0
 8000ab8:	63a0      	str	r0, [r4, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000aba:	6825      	ldr	r5, [r4, #0]
 8000abc:	6828      	ldr	r0, [r5, #0]
 8000abe:	2601      	movs	r6, #1
 8000ac0:	43b0      	bics	r0, r6
 8000ac2:	6028      	str	r0, [r5, #0]
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ac4:	0020      	movs	r0, r4
 8000ac6:	f7ff ff8b 	bl	80009e0 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 8000aca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d00b      	beq.n	8000ae8 <HAL_DMA_Start_IT+0x5c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ad0:	6822      	ldr	r2, [r4, #0]
 8000ad2:	6813      	ldr	r3, [r2, #0]
 8000ad4:	210e      	movs	r1, #14
 8000ad6:	430b      	orrs	r3, r1
 8000ad8:	6013      	str	r3, [r2, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000ada:	6822      	ldr	r2, [r4, #0]
 8000adc:	6813      	ldr	r3, [r2, #0]
 8000ade:	2101      	movs	r1, #1
 8000ae0:	430b      	orrs	r3, r1
 8000ae2:	6013      	str	r3, [r2, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	e7e2      	b.n	8000aae <HAL_DMA_Start_IT+0x22>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000ae8:	6822      	ldr	r2, [r4, #0]
 8000aea:	6813      	ldr	r3, [r2, #0]
 8000aec:	210a      	movs	r1, #10
 8000aee:	430b      	orrs	r3, r1
 8000af0:	6013      	str	r3, [r2, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000af2:	6822      	ldr	r2, [r4, #0]
 8000af4:	6813      	ldr	r3, [r2, #0]
 8000af6:	3906      	subs	r1, #6
 8000af8:	438b      	bics	r3, r1
 8000afa:	6013      	str	r3, [r2, #0]
 8000afc:	e7ed      	b.n	8000ada <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8000afe:	2002      	movs	r0, #2
 8000b00:	e7d5      	b.n	8000aae <HAL_DMA_Start_IT+0x22>

08000b02 <HAL_DMA_IRQHandler>:
{
 8000b02:	b570      	push	{r4, r5, r6, lr}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000b04:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000b06:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000b08:	6804      	ldr	r4, [r0, #0]
 8000b0a:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000b0c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000b0e:	2304      	movs	r3, #4
 8000b10:	408b      	lsls	r3, r1
 8000b12:	4213      	tst	r3, r2
 8000b14:	d012      	beq.n	8000b3c <HAL_DMA_IRQHandler+0x3a>
 8000b16:	076b      	lsls	r3, r5, #29
 8000b18:	d510      	bpl.n	8000b3c <HAL_DMA_IRQHandler+0x3a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000b1a:	6823      	ldr	r3, [r4, #0]
 8000b1c:	069b      	lsls	r3, r3, #26
 8000b1e:	d403      	bmi.n	8000b28 <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000b20:	6823      	ldr	r3, [r4, #0]
 8000b22:	2204      	movs	r2, #4
 8000b24:	4393      	bics	r3, r2
 8000b26:	6023      	str	r3, [r4, #0]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000b28:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8000b2a:	2304      	movs	r3, #4
 8000b2c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000b2e:	408b      	lsls	r3, r1
 8000b30:	6053      	str	r3, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000b32:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d000      	beq.n	8000b3a <HAL_DMA_IRQHandler+0x38>
  		hdma->XferHalfCpltCallback(hdma);
 8000b38:	4798      	blx	r3
}  
 8000b3a:	bd70      	pop	{r4, r5, r6, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	408b      	lsls	r3, r1
 8000b40:	4213      	tst	r3, r2
 8000b42:	d018      	beq.n	8000b76 <HAL_DMA_IRQHandler+0x74>
 8000b44:	07ab      	lsls	r3, r5, #30
 8000b46:	d516      	bpl.n	8000b76 <HAL_DMA_IRQHandler+0x74>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000b48:	6823      	ldr	r3, [r4, #0]
 8000b4a:	069b      	lsls	r3, r3, #26
 8000b4c:	d406      	bmi.n	8000b5c <HAL_DMA_IRQHandler+0x5a>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000b4e:	6823      	ldr	r3, [r4, #0]
 8000b50:	220a      	movs	r2, #10
 8000b52:	4393      	bics	r3, r2
 8000b54:	6023      	str	r3, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8000b56:	3a09      	subs	r2, #9
 8000b58:	2321      	movs	r3, #33	; 0x21
 8000b5a:	54c2      	strb	r2, [r0, r3]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000b5c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8000b5e:	2302      	movs	r3, #2
 8000b60:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000b62:	408b      	lsls	r3, r1
 8000b64:	6053      	str	r3, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8000b66:	2200      	movs	r2, #0
 8000b68:	2320      	movs	r3, #32
 8000b6a:	54c2      	strb	r2, [r0, r3]
  	if(hdma->XferCpltCallback != NULL)
 8000b6c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d0e3      	beq.n	8000b3a <HAL_DMA_IRQHandler+0x38>
  		hdma->XferCpltCallback(hdma);
 8000b72:	4798      	blx	r3
 8000b74:	e7e1      	b.n	8000b3a <HAL_DMA_IRQHandler+0x38>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000b76:	2308      	movs	r3, #8
 8000b78:	408b      	lsls	r3, r1
 8000b7a:	4213      	tst	r3, r2
 8000b7c:	d0dd      	beq.n	8000b3a <HAL_DMA_IRQHandler+0x38>
 8000b7e:	072b      	lsls	r3, r5, #28
 8000b80:	d5db      	bpl.n	8000b3a <HAL_DMA_IRQHandler+0x38>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b82:	6823      	ldr	r3, [r4, #0]
 8000b84:	220e      	movs	r2, #14
 8000b86:	4393      	bics	r3, r2
 8000b88:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b8a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	0019      	movs	r1, r3
 8000b90:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8000b92:	40a1      	lsls	r1, r4
 8000b94:	6051      	str	r1, [r2, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000b96:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8000b98:	2221      	movs	r2, #33	; 0x21
 8000b9a:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma); 
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	331f      	adds	r3, #31
 8000ba0:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferErrorCallback != NULL)
 8000ba2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d0c8      	beq.n	8000b3a <HAL_DMA_IRQHandler+0x38>
    	hdma->XferErrorCallback(hdma);
 8000ba8:	4798      	blx	r3
}  
 8000baa:	e7c6      	b.n	8000b3a <HAL_DMA_IRQHandler+0x38>

08000bac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bae:	46c6      	mov	lr, r8
 8000bb0:	b500      	push	{lr}
 8000bb2:	b082      	sub	sp, #8
  uint32_t position = 0x00U;
 8000bb4:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000bb6:	e07e      	b.n	8000cb6 <HAL_GPIO_Init+0x10a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8000bb8:	08df      	lsrs	r7, r3, #3
 8000bba:	3708      	adds	r7, #8
 8000bbc:	00bf      	lsls	r7, r7, #2
 8000bbe:	583e      	ldr	r6, [r7, r0]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000bc0:	2507      	movs	r5, #7
 8000bc2:	401d      	ands	r5, r3
 8000bc4:	00ad      	lsls	r5, r5, #2
 8000bc6:	240f      	movs	r4, #15
 8000bc8:	40ac      	lsls	r4, r5
 8000bca:	43a6      	bics	r6, r4
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000bcc:	690c      	ldr	r4, [r1, #16]
 8000bce:	40ac      	lsls	r4, r5
 8000bd0:	0025      	movs	r5, r4
 8000bd2:	4335      	orrs	r5, r6
        GPIOx->AFR[position >> 3U] = temp;
 8000bd4:	503d      	str	r5, [r7, r0]
 8000bd6:	e07e      	b.n	8000cd6 <HAL_GPIO_Init+0x12a>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000bd8:	6885      	ldr	r5, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000bda:	4664      	mov	r4, ip
 8000bdc:	4025      	ands	r5, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000bde:	68ce      	ldr	r6, [r1, #12]
 8000be0:	40be      	lsls	r6, r7
 8000be2:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000be4:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000be6:	6845      	ldr	r5, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000be8:	002c      	movs	r4, r5
 8000bea:	4645      	mov	r5, r8
 8000bec:	43ac      	bics	r4, r5
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000bee:	684d      	ldr	r5, [r1, #4]
 8000bf0:	092e      	lsrs	r6, r5, #4
 8000bf2:	2501      	movs	r5, #1
 8000bf4:	4035      	ands	r5, r6
 8000bf6:	409d      	lsls	r5, r3
 8000bf8:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000bfa:	6044      	str	r4, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000bfc:	68c4      	ldr	r4, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000bfe:	4665      	mov	r5, ip
 8000c00:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000c02:	688d      	ldr	r5, [r1, #8]
 8000c04:	40bd      	lsls	r5, r7
 8000c06:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000c08:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000c0a:	684c      	ldr	r4, [r1, #4]
 8000c0c:	00e4      	lsls	r4, r4, #3
 8000c0e:	d551      	bpl.n	8000cb4 <HAL_GPIO_Init+0x108>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c10:	4d43      	ldr	r5, [pc, #268]	; (8000d20 <HAL_GPIO_Init+0x174>)
 8000c12:	69ae      	ldr	r6, [r5, #24]
 8000c14:	2401      	movs	r4, #1
 8000c16:	4326      	orrs	r6, r4
 8000c18:	61ae      	str	r6, [r5, #24]
 8000c1a:	69ad      	ldr	r5, [r5, #24]
 8000c1c:	402c      	ands	r4, r5
 8000c1e:	9401      	str	r4, [sp, #4]
 8000c20:	9c01      	ldr	r4, [sp, #4]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8000c22:	089c      	lsrs	r4, r3, #2
 8000c24:	1ca5      	adds	r5, r4, #2
 8000c26:	00ad      	lsls	r5, r5, #2
 8000c28:	4e3e      	ldr	r6, [pc, #248]	; (8000d24 <HAL_GPIO_Init+0x178>)
 8000c2a:	59ae      	ldr	r6, [r5, r6]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000c2c:	2503      	movs	r5, #3
 8000c2e:	401d      	ands	r5, r3
 8000c30:	00ad      	lsls	r5, r5, #2
 8000c32:	270f      	movs	r7, #15
 8000c34:	40af      	lsls	r7, r5
 8000c36:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c38:	2790      	movs	r7, #144	; 0x90
 8000c3a:	05ff      	lsls	r7, r7, #23
 8000c3c:	42b8      	cmp	r0, r7
 8000c3e:	d065      	beq.n	8000d0c <HAL_GPIO_Init+0x160>
 8000c40:	4f39      	ldr	r7, [pc, #228]	; (8000d28 <HAL_GPIO_Init+0x17c>)
 8000c42:	42b8      	cmp	r0, r7
 8000c44:	d064      	beq.n	8000d10 <HAL_GPIO_Init+0x164>
 8000c46:	4f39      	ldr	r7, [pc, #228]	; (8000d2c <HAL_GPIO_Init+0x180>)
 8000c48:	42b8      	cmp	r0, r7
 8000c4a:	d063      	beq.n	8000d14 <HAL_GPIO_Init+0x168>
 8000c4c:	4f38      	ldr	r7, [pc, #224]	; (8000d30 <HAL_GPIO_Init+0x184>)
 8000c4e:	42b8      	cmp	r0, r7
 8000c50:	d05a      	beq.n	8000d08 <HAL_GPIO_Init+0x15c>
 8000c52:	2705      	movs	r7, #5
 8000c54:	40af      	lsls	r7, r5
 8000c56:	003d      	movs	r5, r7
 8000c58:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c5a:	3402      	adds	r4, #2
 8000c5c:	00a4      	lsls	r4, r4, #2
 8000c5e:	4e31      	ldr	r6, [pc, #196]	; (8000d24 <HAL_GPIO_Init+0x178>)
 8000c60:	51a5      	str	r5, [r4, r6]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c62:	4c34      	ldr	r4, [pc, #208]	; (8000d34 <HAL_GPIO_Init+0x188>)
 8000c64:	6825      	ldr	r5, [r4, #0]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000c66:	43d4      	mvns	r4, r2
 8000c68:	0026      	movs	r6, r4
 8000c6a:	402e      	ands	r6, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c6c:	684f      	ldr	r7, [r1, #4]
 8000c6e:	03ff      	lsls	r7, r7, #15
 8000c70:	d501      	bpl.n	8000c76 <HAL_GPIO_Init+0xca>
        {
          SET_BIT(temp, iocurrent); 
 8000c72:	4315      	orrs	r5, r2
 8000c74:	002e      	movs	r6, r5
        }
        EXTI->IMR = temp;
 8000c76:	4d2f      	ldr	r5, [pc, #188]	; (8000d34 <HAL_GPIO_Init+0x188>)
 8000c78:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8000c7a:	686d      	ldr	r5, [r5, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000c7c:	002e      	movs	r6, r5
 8000c7e:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c80:	684f      	ldr	r7, [r1, #4]
 8000c82:	03bf      	lsls	r7, r7, #14
 8000c84:	d501      	bpl.n	8000c8a <HAL_GPIO_Init+0xde>
        { 
          SET_BIT(temp, iocurrent); 
 8000c86:	4315      	orrs	r5, r2
 8000c88:	002e      	movs	r6, r5
        }
        EXTI->EMR = temp;
 8000c8a:	4d2a      	ldr	r5, [pc, #168]	; (8000d34 <HAL_GPIO_Init+0x188>)
 8000c8c:	606e      	str	r6, [r5, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c8e:	68ad      	ldr	r5, [r5, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000c90:	002e      	movs	r6, r5
 8000c92:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c94:	684f      	ldr	r7, [r1, #4]
 8000c96:	02ff      	lsls	r7, r7, #11
 8000c98:	d501      	bpl.n	8000c9e <HAL_GPIO_Init+0xf2>
        {
          SET_BIT(temp, iocurrent); 
 8000c9a:	4315      	orrs	r5, r2
 8000c9c:	002e      	movs	r6, r5
        }
        EXTI->RTSR = temp;
 8000c9e:	4d25      	ldr	r5, [pc, #148]	; (8000d34 <HAL_GPIO_Init+0x188>)
 8000ca0:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8000ca2:	68ed      	ldr	r5, [r5, #12]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000ca4:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ca6:	684e      	ldr	r6, [r1, #4]
 8000ca8:	02b6      	lsls	r6, r6, #10
 8000caa:	d501      	bpl.n	8000cb0 <HAL_GPIO_Init+0x104>
        {
          SET_BIT(temp, iocurrent); 
 8000cac:	432a      	orrs	r2, r5
 8000cae:	0014      	movs	r4, r2
        }
        EXTI->FTSR = temp;
 8000cb0:	4a20      	ldr	r2, [pc, #128]	; (8000d34 <HAL_GPIO_Init+0x188>)
 8000cb2:	60d4      	str	r4, [r2, #12]
      }
    }
    
    position++;
 8000cb4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000cb6:	680a      	ldr	r2, [r1, #0]
 8000cb8:	0014      	movs	r4, r2
 8000cba:	40dc      	lsrs	r4, r3
 8000cbc:	d02c      	beq.n	8000d18 <HAL_GPIO_Init+0x16c>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000cbe:	2401      	movs	r4, #1
 8000cc0:	409c      	lsls	r4, r3
 8000cc2:	46a0      	mov	r8, r4
 8000cc4:	4022      	ands	r2, r4
    if(iocurrent)
 8000cc6:	d0f5      	beq.n	8000cb4 <HAL_GPIO_Init+0x108>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000cc8:	684d      	ldr	r5, [r1, #4]
 8000cca:	2d02      	cmp	r5, #2
 8000ccc:	d100      	bne.n	8000cd0 <HAL_GPIO_Init+0x124>
 8000cce:	e773      	b.n	8000bb8 <HAL_GPIO_Init+0xc>
 8000cd0:	2d12      	cmp	r5, #18
 8000cd2:	d100      	bne.n	8000cd6 <HAL_GPIO_Init+0x12a>
 8000cd4:	e770      	b.n	8000bb8 <HAL_GPIO_Init+0xc>
      temp = GPIOx->MODER;
 8000cd6:	6806      	ldr	r6, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000cd8:	005f      	lsls	r7, r3, #1
 8000cda:	2503      	movs	r5, #3
 8000cdc:	002c      	movs	r4, r5
 8000cde:	40bc      	lsls	r4, r7
 8000ce0:	43e4      	mvns	r4, r4
 8000ce2:	46a4      	mov	ip, r4
 8000ce4:	4026      	ands	r6, r4
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ce6:	684c      	ldr	r4, [r1, #4]
 8000ce8:	4025      	ands	r5, r4
 8000cea:	40bd      	lsls	r5, r7
 8000cec:	4335      	orrs	r5, r6
      GPIOx->MODER = temp;
 8000cee:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cf0:	684d      	ldr	r5, [r1, #4]
 8000cf2:	1e6e      	subs	r6, r5, #1
 8000cf4:	2e01      	cmp	r6, #1
 8000cf6:	d800      	bhi.n	8000cfa <HAL_GPIO_Init+0x14e>
 8000cf8:	e76e      	b.n	8000bd8 <HAL_GPIO_Init+0x2c>
 8000cfa:	2d11      	cmp	r5, #17
 8000cfc:	d100      	bne.n	8000d00 <HAL_GPIO_Init+0x154>
 8000cfe:	e76b      	b.n	8000bd8 <HAL_GPIO_Init+0x2c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d00:	2d12      	cmp	r5, #18
 8000d02:	d000      	beq.n	8000d06 <HAL_GPIO_Init+0x15a>
 8000d04:	e77a      	b.n	8000bfc <HAL_GPIO_Init+0x50>
 8000d06:	e767      	b.n	8000bd8 <HAL_GPIO_Init+0x2c>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d08:	2703      	movs	r7, #3
 8000d0a:	e7a3      	b.n	8000c54 <HAL_GPIO_Init+0xa8>
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	e7a1      	b.n	8000c54 <HAL_GPIO_Init+0xa8>
 8000d10:	2701      	movs	r7, #1
 8000d12:	e79f      	b.n	8000c54 <HAL_GPIO_Init+0xa8>
 8000d14:	2702      	movs	r7, #2
 8000d16:	e79d      	b.n	8000c54 <HAL_GPIO_Init+0xa8>
  } 
}
 8000d18:	b002      	add	sp, #8
 8000d1a:	bc04      	pop	{r2}
 8000d1c:	4690      	mov	r8, r2
 8000d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d20:	40021000 	.word	0x40021000
 8000d24:	40010000 	.word	0x40010000
 8000d28:	48000400 	.word	0x48000400
 8000d2c:	48000800 	.word	0x48000800
 8000d30:	48000c00 	.word	0x48000c00
 8000d34:	40010400 	.word	0x40010400

08000d38 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d38:	6903      	ldr	r3, [r0, #16]
 8000d3a:	420b      	tst	r3, r1
 8000d3c:	d101      	bne.n	8000d42 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d3e:	2000      	movs	r0, #0
  }
  return bitstatus;
  }
 8000d40:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8000d42:	2001      	movs	r0, #1
 8000d44:	e7fc      	b.n	8000d40 <HAL_GPIO_ReadPin+0x8>

08000d46 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d46:	2a00      	cmp	r2, #0
 8000d48:	d101      	bne.n	8000d4e <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d4a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8000d4c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d4e:	6181      	str	r1, [r0, #24]
 8000d50:	e7fc      	b.n	8000d4c <HAL_GPIO_WritePin+0x6>
	...

08000d54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000d54:	b510      	push	{r4, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8000d56:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000d58:	695b      	ldr	r3, [r3, #20]
 8000d5a:	4218      	tst	r0, r3
 8000d5c:	d100      	bne.n	8000d60 <HAL_GPIO_EXTI_IRQHandler+0xc>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8000d5e:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000d60:	4b02      	ldr	r3, [pc, #8]	; (8000d6c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000d62:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000d64:	f002 fd78 	bl	8003858 <HAL_GPIO_EXTI_Callback>
}
 8000d68:	e7f9      	b.n	8000d5e <HAL_GPIO_EXTI_IRQHandler+0xa>
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	40010400 	.word	0x40010400

08000d70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d70:	b570      	push	{r4, r5, r6, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	0004      	movs	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d76:	6803      	ldr	r3, [r0, #0]
 8000d78:	07db      	lsls	r3, r3, #31
 8000d7a:	d536      	bpl.n	8000dea <HAL_RCC_OscConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d7c:	4bc1      	ldr	r3, [pc, #772]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000d7e:	685a      	ldr	r2, [r3, #4]
 8000d80:	230c      	movs	r3, #12
 8000d82:	4013      	ands	r3, r2
 8000d84:	2b04      	cmp	r3, #4
 8000d86:	d028      	beq.n	8000dda <HAL_RCC_OscConfig+0x6a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d88:	4bbe      	ldr	r3, [pc, #760]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000d8a:	685a      	ldr	r2, [r3, #4]
 8000d8c:	230c      	movs	r3, #12
 8000d8e:	4013      	ands	r3, r2
 8000d90:	2b08      	cmp	r3, #8
 8000d92:	d01e      	beq.n	8000dd2 <HAL_RCC_OscConfig+0x62>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d94:	6863      	ldr	r3, [r4, #4]
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d04b      	beq.n	8000e32 <HAL_RCC_OscConfig+0xc2>
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d150      	bne.n	8000e40 <HAL_RCC_OscConfig+0xd0>
 8000d9e:	4bb9      	ldr	r3, [pc, #740]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	49b9      	ldr	r1, [pc, #740]	; (8001088 <HAL_RCC_OscConfig+0x318>)
 8000da4:	400a      	ands	r2, r1
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	49b8      	ldr	r1, [pc, #736]	; (800108c <HAL_RCC_OscConfig+0x31c>)
 8000dac:	400a      	ands	r2, r1
 8000dae:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000db0:	6863      	ldr	r3, [r4, #4]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d05c      	beq.n	8000e70 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db6:	f7ff fb47 	bl	8000448 <HAL_GetTick>
 8000dba:	0005      	movs	r5, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dbc:	4bb1      	ldr	r3, [pc, #708]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	039b      	lsls	r3, r3, #14
 8000dc2:	d412      	bmi.n	8000dea <HAL_RCC_OscConfig+0x7a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dc4:	f7ff fb40 	bl	8000448 <HAL_GetTick>
 8000dc8:	1b40      	subs	r0, r0, r5
 8000dca:	2864      	cmp	r0, #100	; 0x64
 8000dcc:	d9f6      	bls.n	8000dbc <HAL_RCC_OscConfig+0x4c>
          {
            return HAL_TIMEOUT;
 8000dce:	2003      	movs	r0, #3
 8000dd0:	e1ea      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dd2:	4bac      	ldr	r3, [pc, #688]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	03db      	lsls	r3, r3, #15
 8000dd8:	d5dc      	bpl.n	8000d94 <HAL_RCC_OscConfig+0x24>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dda:	4baa      	ldr	r3, [pc, #680]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	039b      	lsls	r3, r3, #14
 8000de0:	d503      	bpl.n	8000dea <HAL_RCC_OscConfig+0x7a>
 8000de2:	6863      	ldr	r3, [r4, #4]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d100      	bne.n	8000dea <HAL_RCC_OscConfig+0x7a>
 8000de8:	e1db      	b.n	80011a2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dea:	6823      	ldr	r3, [r4, #0]
 8000dec:	079b      	lsls	r3, r3, #30
 8000dee:	d562      	bpl.n	8000eb6 <HAL_RCC_OscConfig+0x146>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000df0:	4ba4      	ldr	r3, [pc, #656]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	220c      	movs	r2, #12
 8000df6:	421a      	tst	r2, r3
 8000df8:	d04c      	beq.n	8000e94 <HAL_RCC_OscConfig+0x124>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000dfa:	4ba2      	ldr	r3, [pc, #648]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000dfc:	685a      	ldr	r2, [r3, #4]
 8000dfe:	230c      	movs	r3, #12
 8000e00:	4013      	ands	r3, r2
 8000e02:	2b08      	cmp	r3, #8
 8000e04:	d042      	beq.n	8000e8c <HAL_RCC_OscConfig+0x11c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e06:	68e3      	ldr	r3, [r4, #12]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d076      	beq.n	8000efa <HAL_RCC_OscConfig+0x18a>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e0c:	4a9d      	ldr	r2, [pc, #628]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000e0e:	6813      	ldr	r3, [r2, #0]
 8000e10:	2101      	movs	r1, #1
 8000e12:	430b      	orrs	r3, r1
 8000e14:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e16:	f7ff fb17 	bl	8000448 <HAL_GetTick>
 8000e1a:	0005      	movs	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e1c:	4b99      	ldr	r3, [pc, #612]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	079b      	lsls	r3, r3, #30
 8000e22:	d461      	bmi.n	8000ee8 <HAL_RCC_OscConfig+0x178>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e24:	f7ff fb10 	bl	8000448 <HAL_GetTick>
 8000e28:	1b40      	subs	r0, r0, r5
 8000e2a:	2802      	cmp	r0, #2
 8000e2c:	d9f6      	bls.n	8000e1c <HAL_RCC_OscConfig+0xac>
          {
            return HAL_TIMEOUT;
 8000e2e:	2003      	movs	r0, #3
 8000e30:	e1ba      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e32:	4a94      	ldr	r2, [pc, #592]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000e34:	6811      	ldr	r1, [r2, #0]
 8000e36:	2380      	movs	r3, #128	; 0x80
 8000e38:	025b      	lsls	r3, r3, #9
 8000e3a:	430b      	orrs	r3, r1
 8000e3c:	6013      	str	r3, [r2, #0]
 8000e3e:	e7b7      	b.n	8000db0 <HAL_RCC_OscConfig+0x40>
 8000e40:	2b05      	cmp	r3, #5
 8000e42:	d009      	beq.n	8000e58 <HAL_RCC_OscConfig+0xe8>
 8000e44:	4b8f      	ldr	r3, [pc, #572]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	498f      	ldr	r1, [pc, #572]	; (8001088 <HAL_RCC_OscConfig+0x318>)
 8000e4a:	400a      	ands	r2, r1
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	498e      	ldr	r1, [pc, #568]	; (800108c <HAL_RCC_OscConfig+0x31c>)
 8000e52:	400a      	ands	r2, r1
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	e7ab      	b.n	8000db0 <HAL_RCC_OscConfig+0x40>
 8000e58:	4b8a      	ldr	r3, [pc, #552]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000e5a:	6819      	ldr	r1, [r3, #0]
 8000e5c:	2280      	movs	r2, #128	; 0x80
 8000e5e:	02d2      	lsls	r2, r2, #11
 8000e60:	430a      	orrs	r2, r1
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	6819      	ldr	r1, [r3, #0]
 8000e66:	2280      	movs	r2, #128	; 0x80
 8000e68:	0252      	lsls	r2, r2, #9
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	e79f      	b.n	8000db0 <HAL_RCC_OscConfig+0x40>
        tickstart = HAL_GetTick();
 8000e70:	f7ff faea 	bl	8000448 <HAL_GetTick>
 8000e74:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e76:	4b83      	ldr	r3, [pc, #524]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	039b      	lsls	r3, r3, #14
 8000e7c:	d5b5      	bpl.n	8000dea <HAL_RCC_OscConfig+0x7a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e7e:	f7ff fae3 	bl	8000448 <HAL_GetTick>
 8000e82:	1b40      	subs	r0, r0, r5
 8000e84:	2864      	cmp	r0, #100	; 0x64
 8000e86:	d9f6      	bls.n	8000e76 <HAL_RCC_OscConfig+0x106>
            return HAL_TIMEOUT;
 8000e88:	2003      	movs	r0, #3
 8000e8a:	e18d      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e8c:	4b7d      	ldr	r3, [pc, #500]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	03db      	lsls	r3, r3, #15
 8000e92:	d4b8      	bmi.n	8000e06 <HAL_RCC_OscConfig+0x96>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e94:	4b7b      	ldr	r3, [pc, #492]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	079b      	lsls	r3, r3, #30
 8000e9a:	d504      	bpl.n	8000ea6 <HAL_RCC_OscConfig+0x136>
 8000e9c:	68e3      	ldr	r3, [r4, #12]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d001      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x136>
        return HAL_ERROR;
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	e180      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ea6:	4977      	ldr	r1, [pc, #476]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000ea8:	680b      	ldr	r3, [r1, #0]
 8000eaa:	22f8      	movs	r2, #248	; 0xf8
 8000eac:	4393      	bics	r3, r2
 8000eae:	6922      	ldr	r2, [r4, #16]
 8000eb0:	00d2      	lsls	r2, r2, #3
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	600b      	str	r3, [r1, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000eb6:	6823      	ldr	r3, [r4, #0]
 8000eb8:	071b      	lsls	r3, r3, #28
 8000eba:	d544      	bpl.n	8000f46 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ebc:	69e3      	ldr	r3, [r4, #28]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d02e      	beq.n	8000f20 <HAL_RCC_OscConfig+0x1b0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ec2:	4a70      	ldr	r2, [pc, #448]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000ec4:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000ec6:	2101      	movs	r1, #1
 8000ec8:	430b      	orrs	r3, r1
 8000eca:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ecc:	f7ff fabc 	bl	8000448 <HAL_GetTick>
 8000ed0:	0005      	movs	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ed2:	4b6c      	ldr	r3, [pc, #432]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed6:	079b      	lsls	r3, r3, #30
 8000ed8:	d435      	bmi.n	8000f46 <HAL_RCC_OscConfig+0x1d6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eda:	f7ff fab5 	bl	8000448 <HAL_GetTick>
 8000ede:	1b40      	subs	r0, r0, r5
 8000ee0:	2802      	cmp	r0, #2
 8000ee2:	d9f6      	bls.n	8000ed2 <HAL_RCC_OscConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000ee4:	2003      	movs	r0, #3
 8000ee6:	e15f      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ee8:	4966      	ldr	r1, [pc, #408]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000eea:	680b      	ldr	r3, [r1, #0]
 8000eec:	22f8      	movs	r2, #248	; 0xf8
 8000eee:	4393      	bics	r3, r2
 8000ef0:	6922      	ldr	r2, [r4, #16]
 8000ef2:	00d2      	lsls	r2, r2, #3
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	600b      	str	r3, [r1, #0]
 8000ef8:	e7dd      	b.n	8000eb6 <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_DISABLE();
 8000efa:	4a62      	ldr	r2, [pc, #392]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000efc:	6813      	ldr	r3, [r2, #0]
 8000efe:	2101      	movs	r1, #1
 8000f00:	438b      	bics	r3, r1
 8000f02:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000f04:	f7ff faa0 	bl	8000448 <HAL_GetTick>
 8000f08:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f0a:	4b5e      	ldr	r3, [pc, #376]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	079b      	lsls	r3, r3, #30
 8000f10:	d5d1      	bpl.n	8000eb6 <HAL_RCC_OscConfig+0x146>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f12:	f7ff fa99 	bl	8000448 <HAL_GetTick>
 8000f16:	1b40      	subs	r0, r0, r5
 8000f18:	2802      	cmp	r0, #2
 8000f1a:	d9f6      	bls.n	8000f0a <HAL_RCC_OscConfig+0x19a>
            return HAL_TIMEOUT;
 8000f1c:	2003      	movs	r0, #3
 8000f1e:	e143      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f20:	4a58      	ldr	r2, [pc, #352]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000f22:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000f24:	2101      	movs	r1, #1
 8000f26:	438b      	bics	r3, r1
 8000f28:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f2a:	f7ff fa8d 	bl	8000448 <HAL_GetTick>
 8000f2e:	0005      	movs	r5, r0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f30:	4b54      	ldr	r3, [pc, #336]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f34:	079b      	lsls	r3, r3, #30
 8000f36:	d506      	bpl.n	8000f46 <HAL_RCC_OscConfig+0x1d6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f38:	f7ff fa86 	bl	8000448 <HAL_GetTick>
 8000f3c:	1b40      	subs	r0, r0, r5
 8000f3e:	2802      	cmp	r0, #2
 8000f40:	d9f6      	bls.n	8000f30 <HAL_RCC_OscConfig+0x1c0>
        {
          return HAL_TIMEOUT;
 8000f42:	2003      	movs	r0, #3
 8000f44:	e130      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f46:	6823      	ldr	r3, [r4, #0]
 8000f48:	075b      	lsls	r3, r3, #29
 8000f4a:	d575      	bpl.n	8001038 <HAL_RCC_OscConfig+0x2c8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f4c:	4b4d      	ldr	r3, [pc, #308]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000f4e:	69db      	ldr	r3, [r3, #28]
 8000f50:	00db      	lsls	r3, r3, #3
 8000f52:	d42e      	bmi.n	8000fb2 <HAL_RCC_OscConfig+0x242>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f54:	4a4b      	ldr	r2, [pc, #300]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000f56:	69d1      	ldr	r1, [r2, #28]
 8000f58:	2080      	movs	r0, #128	; 0x80
 8000f5a:	0540      	lsls	r0, r0, #21
 8000f5c:	4301      	orrs	r1, r0
 8000f5e:	61d1      	str	r1, [r2, #28]
 8000f60:	69d3      	ldr	r3, [r2, #28]
 8000f62:	4003      	ands	r3, r0
 8000f64:	9301      	str	r3, [sp, #4]
 8000f66:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f68:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f6a:	4b49      	ldr	r3, [pc, #292]	; (8001090 <HAL_RCC_OscConfig+0x320>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	05db      	lsls	r3, r3, #23
 8000f70:	d521      	bpl.n	8000fb6 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f72:	68a3      	ldr	r3, [r4, #8]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d032      	beq.n	8000fde <HAL_RCC_OscConfig+0x26e>
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d136      	bne.n	8000fea <HAL_RCC_OscConfig+0x27a>
 8000f7c:	4b41      	ldr	r3, [pc, #260]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000f7e:	6a1a      	ldr	r2, [r3, #32]
 8000f80:	2101      	movs	r1, #1
 8000f82:	438a      	bics	r2, r1
 8000f84:	621a      	str	r2, [r3, #32]
 8000f86:	6a1a      	ldr	r2, [r3, #32]
 8000f88:	3103      	adds	r1, #3
 8000f8a:	438a      	bics	r2, r1
 8000f8c:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f8e:	68a3      	ldr	r3, [r4, #8]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d040      	beq.n	8001016 <HAL_RCC_OscConfig+0x2a6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f94:	f7ff fa58 	bl	8000448 <HAL_GetTick>
 8000f98:	0006      	movs	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f9a:	4b3a      	ldr	r3, [pc, #232]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000f9c:	6a1b      	ldr	r3, [r3, #32]
 8000f9e:	079b      	lsls	r3, r3, #30
 8000fa0:	d448      	bmi.n	8001034 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fa2:	f7ff fa51 	bl	8000448 <HAL_GetTick>
 8000fa6:	1b80      	subs	r0, r0, r6
 8000fa8:	4b3a      	ldr	r3, [pc, #232]	; (8001094 <HAL_RCC_OscConfig+0x324>)
 8000faa:	4298      	cmp	r0, r3
 8000fac:	d9f5      	bls.n	8000f9a <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8000fae:	2003      	movs	r0, #3
 8000fb0:	e0fa      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
    FlagStatus       pwrclkchanged = RESET;
 8000fb2:	2500      	movs	r5, #0
 8000fb4:	e7d9      	b.n	8000f6a <HAL_RCC_OscConfig+0x1fa>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fb6:	4a36      	ldr	r2, [pc, #216]	; (8001090 <HAL_RCC_OscConfig+0x320>)
 8000fb8:	6811      	ldr	r1, [r2, #0]
 8000fba:	2380      	movs	r3, #128	; 0x80
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	430b      	orrs	r3, r1
 8000fc0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000fc2:	f7ff fa41 	bl	8000448 <HAL_GetTick>
 8000fc6:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fc8:	4b31      	ldr	r3, [pc, #196]	; (8001090 <HAL_RCC_OscConfig+0x320>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	05db      	lsls	r3, r3, #23
 8000fce:	d4d0      	bmi.n	8000f72 <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fd0:	f7ff fa3a 	bl	8000448 <HAL_GetTick>
 8000fd4:	1b80      	subs	r0, r0, r6
 8000fd6:	2864      	cmp	r0, #100	; 0x64
 8000fd8:	d9f6      	bls.n	8000fc8 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8000fda:	2003      	movs	r0, #3
 8000fdc:	e0e4      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fde:	4a29      	ldr	r2, [pc, #164]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000fe0:	6a13      	ldr	r3, [r2, #32]
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	430b      	orrs	r3, r1
 8000fe6:	6213      	str	r3, [r2, #32]
 8000fe8:	e7d1      	b.n	8000f8e <HAL_RCC_OscConfig+0x21e>
 8000fea:	2b05      	cmp	r3, #5
 8000fec:	d009      	beq.n	8001002 <HAL_RCC_OscConfig+0x292>
 8000fee:	4b25      	ldr	r3, [pc, #148]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8000ff0:	6a1a      	ldr	r2, [r3, #32]
 8000ff2:	2101      	movs	r1, #1
 8000ff4:	438a      	bics	r2, r1
 8000ff6:	621a      	str	r2, [r3, #32]
 8000ff8:	6a1a      	ldr	r2, [r3, #32]
 8000ffa:	3103      	adds	r1, #3
 8000ffc:	438a      	bics	r2, r1
 8000ffe:	621a      	str	r2, [r3, #32]
 8001000:	e7c5      	b.n	8000f8e <HAL_RCC_OscConfig+0x21e>
 8001002:	4b20      	ldr	r3, [pc, #128]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8001004:	6a1a      	ldr	r2, [r3, #32]
 8001006:	2104      	movs	r1, #4
 8001008:	430a      	orrs	r2, r1
 800100a:	621a      	str	r2, [r3, #32]
 800100c:	6a1a      	ldr	r2, [r3, #32]
 800100e:	3903      	subs	r1, #3
 8001010:	430a      	orrs	r2, r1
 8001012:	621a      	str	r2, [r3, #32]
 8001014:	e7bb      	b.n	8000f8e <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001016:	f7ff fa17 	bl	8000448 <HAL_GetTick>
 800101a:	0006      	movs	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800101c:	4b19      	ldr	r3, [pc, #100]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 800101e:	6a1b      	ldr	r3, [r3, #32]
 8001020:	079b      	lsls	r3, r3, #30
 8001022:	d507      	bpl.n	8001034 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001024:	f7ff fa10 	bl	8000448 <HAL_GetTick>
 8001028:	1b80      	subs	r0, r0, r6
 800102a:	4b1a      	ldr	r3, [pc, #104]	; (8001094 <HAL_RCC_OscConfig+0x324>)
 800102c:	4298      	cmp	r0, r3
 800102e:	d9f5      	bls.n	800101c <HAL_RCC_OscConfig+0x2ac>
        {
          return HAL_TIMEOUT;
 8001030:	2003      	movs	r0, #3
 8001032:	e0b9      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001034:	2d01      	cmp	r5, #1
 8001036:	d01e      	beq.n	8001076 <HAL_RCC_OscConfig+0x306>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001038:	6823      	ldr	r3, [r4, #0]
 800103a:	06db      	lsls	r3, r3, #27
 800103c:	d55a      	bpl.n	80010f4 <HAL_RCC_OscConfig+0x384>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800103e:	6963      	ldr	r3, [r4, #20]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d02b      	beq.n	800109c <HAL_RCC_OscConfig+0x32c>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001044:	3305      	adds	r3, #5
 8001046:	d049      	beq.n	80010dc <HAL_RCC_OscConfig+0x36c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001048:	4b0e      	ldr	r3, [pc, #56]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 800104a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800104c:	2104      	movs	r1, #4
 800104e:	430a      	orrs	r2, r1
 8001050:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001052:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001054:	3903      	subs	r1, #3
 8001056:	438a      	bics	r2, r1
 8001058:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800105a:	f7ff f9f5 	bl	8000448 <HAL_GetTick>
 800105e:	0005      	movs	r5, r0
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001060:	4b08      	ldr	r3, [pc, #32]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8001062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001064:	079b      	lsls	r3, r3, #30
 8001066:	d545      	bpl.n	80010f4 <HAL_RCC_OscConfig+0x384>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001068:	f7ff f9ee 	bl	8000448 <HAL_GetTick>
 800106c:	1b40      	subs	r0, r0, r5
 800106e:	2802      	cmp	r0, #2
 8001070:	d9f6      	bls.n	8001060 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001072:	2003      	movs	r0, #3
 8001074:	e098      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001076:	4a03      	ldr	r2, [pc, #12]	; (8001084 <HAL_RCC_OscConfig+0x314>)
 8001078:	69d3      	ldr	r3, [r2, #28]
 800107a:	4907      	ldr	r1, [pc, #28]	; (8001098 <HAL_RCC_OscConfig+0x328>)
 800107c:	400b      	ands	r3, r1
 800107e:	61d3      	str	r3, [r2, #28]
 8001080:	e7da      	b.n	8001038 <HAL_RCC_OscConfig+0x2c8>
 8001082:	46c0      	nop			; (mov r8, r8)
 8001084:	40021000 	.word	0x40021000
 8001088:	fffeffff 	.word	0xfffeffff
 800108c:	fffbffff 	.word	0xfffbffff
 8001090:	40007000 	.word	0x40007000
 8001094:	00001388 	.word	0x00001388
 8001098:	efffffff 	.word	0xefffffff
      __HAL_RCC_HSI14ADC_DISABLE();
 800109c:	4b44      	ldr	r3, [pc, #272]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 800109e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010a0:	2104      	movs	r1, #4
 80010a2:	430a      	orrs	r2, r1
 80010a4:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80010a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010a8:	3903      	subs	r1, #3
 80010aa:	430a      	orrs	r2, r1
 80010ac:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 80010ae:	f7ff f9cb 	bl	8000448 <HAL_GetTick>
 80010b2:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80010b4:	4b3e      	ldr	r3, [pc, #248]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 80010b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010b8:	079b      	lsls	r3, r3, #30
 80010ba:	d406      	bmi.n	80010ca <HAL_RCC_OscConfig+0x35a>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80010bc:	f7ff f9c4 	bl	8000448 <HAL_GetTick>
 80010c0:	1b40      	subs	r0, r0, r5
 80010c2:	2802      	cmp	r0, #2
 80010c4:	d9f6      	bls.n	80010b4 <HAL_RCC_OscConfig+0x344>
          return HAL_TIMEOUT;
 80010c6:	2003      	movs	r0, #3
 80010c8:	e06e      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80010ca:	4939      	ldr	r1, [pc, #228]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 80010cc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80010ce:	22f8      	movs	r2, #248	; 0xf8
 80010d0:	4393      	bics	r3, r2
 80010d2:	69a2      	ldr	r2, [r4, #24]
 80010d4:	00d2      	lsls	r2, r2, #3
 80010d6:	4313      	orrs	r3, r2
 80010d8:	634b      	str	r3, [r1, #52]	; 0x34
 80010da:	e00b      	b.n	80010f4 <HAL_RCC_OscConfig+0x384>
      __HAL_RCC_HSI14ADC_ENABLE();
 80010dc:	4a34      	ldr	r2, [pc, #208]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 80010de:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80010e0:	2104      	movs	r1, #4
 80010e2:	438b      	bics	r3, r1
 80010e4:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80010e6:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80010e8:	31f4      	adds	r1, #244	; 0xf4
 80010ea:	438b      	bics	r3, r1
 80010ec:	69a1      	ldr	r1, [r4, #24]
 80010ee:	00c9      	lsls	r1, r1, #3
 80010f0:	430b      	orrs	r3, r1
 80010f2:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010f4:	6a23      	ldr	r3, [r4, #32]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d055      	beq.n	80011a6 <HAL_RCC_OscConfig+0x436>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010fa:	4a2d      	ldr	r2, [pc, #180]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 80010fc:	6851      	ldr	r1, [r2, #4]
 80010fe:	220c      	movs	r2, #12
 8001100:	400a      	ands	r2, r1
 8001102:	2a08      	cmp	r2, #8
 8001104:	d052      	beq.n	80011ac <HAL_RCC_OscConfig+0x43c>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001106:	2b02      	cmp	r3, #2
 8001108:	d012      	beq.n	8001130 <HAL_RCC_OscConfig+0x3c0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800110a:	4a29      	ldr	r2, [pc, #164]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 800110c:	6813      	ldr	r3, [r2, #0]
 800110e:	4929      	ldr	r1, [pc, #164]	; (80011b4 <HAL_RCC_OscConfig+0x444>)
 8001110:	400b      	ands	r3, r1
 8001112:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001114:	f7ff f998 	bl	8000448 <HAL_GetTick>
 8001118:	0004      	movs	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800111a:	4b25      	ldr	r3, [pc, #148]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	019b      	lsls	r3, r3, #6
 8001120:	d53d      	bpl.n	800119e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001122:	f7ff f991 	bl	8000448 <HAL_GetTick>
 8001126:	1b00      	subs	r0, r0, r4
 8001128:	2802      	cmp	r0, #2
 800112a:	d9f6      	bls.n	800111a <HAL_RCC_OscConfig+0x3aa>
          {
            return HAL_TIMEOUT;
 800112c:	2003      	movs	r0, #3
 800112e:	e03b      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
        __HAL_RCC_PLL_DISABLE();
 8001130:	4a1f      	ldr	r2, [pc, #124]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 8001132:	6813      	ldr	r3, [r2, #0]
 8001134:	491f      	ldr	r1, [pc, #124]	; (80011b4 <HAL_RCC_OscConfig+0x444>)
 8001136:	400b      	ands	r3, r1
 8001138:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800113a:	f7ff f985 	bl	8000448 <HAL_GetTick>
 800113e:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	019b      	lsls	r3, r3, #6
 8001146:	d506      	bpl.n	8001156 <HAL_RCC_OscConfig+0x3e6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001148:	f7ff f97e 	bl	8000448 <HAL_GetTick>
 800114c:	1b40      	subs	r0, r0, r5
 800114e:	2802      	cmp	r0, #2
 8001150:	d9f6      	bls.n	8001140 <HAL_RCC_OscConfig+0x3d0>
            return HAL_TIMEOUT;
 8001152:	2003      	movs	r0, #3
 8001154:	e028      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001156:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 8001158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800115a:	210f      	movs	r1, #15
 800115c:	438a      	bics	r2, r1
 800115e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001160:	430a      	orrs	r2, r1
 8001162:	62da      	str	r2, [r3, #44]	; 0x2c
 8001164:	685a      	ldr	r2, [r3, #4]
 8001166:	4914      	ldr	r1, [pc, #80]	; (80011b8 <HAL_RCC_OscConfig+0x448>)
 8001168:	400a      	ands	r2, r1
 800116a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800116c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800116e:	4301      	orrs	r1, r0
 8001170:	430a      	orrs	r2, r1
 8001172:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 8001174:	6819      	ldr	r1, [r3, #0]
 8001176:	2280      	movs	r2, #128	; 0x80
 8001178:	0452      	lsls	r2, r2, #17
 800117a:	430a      	orrs	r2, r1
 800117c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800117e:	f7ff f963 	bl	8000448 <HAL_GetTick>
 8001182:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001184:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <HAL_RCC_OscConfig+0x440>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	019b      	lsls	r3, r3, #6
 800118a:	d406      	bmi.n	800119a <HAL_RCC_OscConfig+0x42a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800118c:	f7ff f95c 	bl	8000448 <HAL_GetTick>
 8001190:	1b00      	subs	r0, r0, r4
 8001192:	2802      	cmp	r0, #2
 8001194:	d9f6      	bls.n	8001184 <HAL_RCC_OscConfig+0x414>
            return HAL_TIMEOUT;
 8001196:	2003      	movs	r0, #3
 8001198:	e006      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800119a:	2000      	movs	r0, #0
 800119c:	e004      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
 800119e:	2000      	movs	r0, #0
 80011a0:	e002      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
        return HAL_ERROR;
 80011a2:	2001      	movs	r0, #1
 80011a4:	e000      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
  return HAL_OK;
 80011a6:	2000      	movs	r0, #0
}
 80011a8:	b002      	add	sp, #8
 80011aa:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80011ac:	2001      	movs	r0, #1
 80011ae:	e7fb      	b.n	80011a8 <HAL_RCC_OscConfig+0x438>
 80011b0:	40021000 	.word	0x40021000
 80011b4:	feffffff 	.word	0xfeffffff
 80011b8:	ffc2ffff 	.word	0xffc2ffff

080011bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011bc:	b530      	push	{r4, r5, lr}
 80011be:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80011c0:	aa04      	add	r2, sp, #16
 80011c2:	4b15      	ldr	r3, [pc, #84]	; (8001218 <HAL_RCC_GetSysClockFreq+0x5c>)
 80011c4:	0018      	movs	r0, r3
 80011c6:	c832      	ldmia	r0!, {r1, r4, r5}
 80011c8:	c232      	stmia	r2!, {r1, r4, r5}
 80011ca:	0011      	movs	r1, r2
 80011cc:	6802      	ldr	r2, [r0, #0]
 80011ce:	600a      	str	r2, [r1, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80011d0:	466a      	mov	r2, sp
 80011d2:	3310      	adds	r3, #16
 80011d4:	cb13      	ldmia	r3!, {r0, r1, r4}
 80011d6:	c213      	stmia	r2!, {r0, r1, r4}
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	6013      	str	r3, [r2, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	; (800121c <HAL_RCC_GetSysClockFreq+0x60>)
 80011de:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011e0:	230c      	movs	r3, #12
 80011e2:	4013      	ands	r3, r2
 80011e4:	2b08      	cmp	r3, #8
 80011e6:	d113      	bne.n	8001210 <HAL_RCC_GetSysClockFreq+0x54>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80011e8:	0c91      	lsrs	r1, r2, #18
 80011ea:	3307      	adds	r3, #7
 80011ec:	4019      	ands	r1, r3
 80011ee:	a804      	add	r0, sp, #16
 80011f0:	5c44      	ldrb	r4, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80011f2:	490a      	ldr	r1, [pc, #40]	; (800121c <HAL_RCC_GetSysClockFreq+0x60>)
 80011f4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80011f6:	400b      	ands	r3, r1
 80011f8:	4669      	mov	r1, sp
 80011fa:	5cc9      	ldrb	r1, [r1, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80011fc:	03d3      	lsls	r3, r2, #15
 80011fe:	d402      	bmi.n	8001206 <HAL_RCC_GetSysClockFreq+0x4a>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8001200:	4807      	ldr	r0, [pc, #28]	; (8001220 <HAL_RCC_GetSysClockFreq+0x64>)
 8001202:	4360      	muls	r0, r4
 8001204:	e005      	b.n	8001212 <HAL_RCC_GetSysClockFreq+0x56>
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001206:	4807      	ldr	r0, [pc, #28]	; (8001224 <HAL_RCC_GetSysClockFreq+0x68>)
 8001208:	f7fe ff7e 	bl	8000108 <__udivsi3>
 800120c:	4360      	muls	r0, r4
 800120e:	e000      	b.n	8001212 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8001210:	4804      	ldr	r0, [pc, #16]	; (8001224 <HAL_RCC_GetSysClockFreq+0x68>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001212:	b009      	add	sp, #36	; 0x24
 8001214:	bd30      	pop	{r4, r5, pc}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	08005518 	.word	0x08005518
 800121c:	40021000 	.word	0x40021000
 8001220:	003d0900 	.word	0x003d0900
 8001224:	007a1200 	.word	0x007a1200

08001228 <HAL_RCC_ClockConfig>:
{
 8001228:	b570      	push	{r4, r5, r6, lr}
 800122a:	0005      	movs	r5, r0
 800122c:	000c      	movs	r4, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800122e:	4b4d      	ldr	r3, [pc, #308]	; (8001364 <HAL_RCC_ClockConfig+0x13c>)
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	2301      	movs	r3, #1
 8001234:	4013      	ands	r3, r2
 8001236:	428b      	cmp	r3, r1
 8001238:	d20b      	bcs.n	8001252 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800123a:	494a      	ldr	r1, [pc, #296]	; (8001364 <HAL_RCC_ClockConfig+0x13c>)
 800123c:	680b      	ldr	r3, [r1, #0]
 800123e:	2201      	movs	r2, #1
 8001240:	4393      	bics	r3, r2
 8001242:	4323      	orrs	r3, r4
 8001244:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001246:	680b      	ldr	r3, [r1, #0]
 8001248:	401a      	ands	r2, r3
 800124a:	4294      	cmp	r4, r2
 800124c:	d001      	beq.n	8001252 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 800124e:	2001      	movs	r0, #1
 8001250:	e085      	b.n	800135e <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001252:	682b      	ldr	r3, [r5, #0]
 8001254:	079b      	lsls	r3, r3, #30
 8001256:	d506      	bpl.n	8001266 <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001258:	4a43      	ldr	r2, [pc, #268]	; (8001368 <HAL_RCC_ClockConfig+0x140>)
 800125a:	6853      	ldr	r3, [r2, #4]
 800125c:	21f0      	movs	r1, #240	; 0xf0
 800125e:	438b      	bics	r3, r1
 8001260:	68a9      	ldr	r1, [r5, #8]
 8001262:	430b      	orrs	r3, r1
 8001264:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001266:	682b      	ldr	r3, [r5, #0]
 8001268:	07db      	lsls	r3, r3, #31
 800126a:	d54c      	bpl.n	8001306 <HAL_RCC_ClockConfig+0xde>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800126c:	686b      	ldr	r3, [r5, #4]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d021      	beq.n	80012b6 <HAL_RCC_ClockConfig+0x8e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001272:	2b02      	cmp	r3, #2
 8001274:	d025      	beq.n	80012c2 <HAL_RCC_ClockConfig+0x9a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001276:	4a3c      	ldr	r2, [pc, #240]	; (8001368 <HAL_RCC_ClockConfig+0x140>)
 8001278:	6812      	ldr	r2, [r2, #0]
 800127a:	0792      	lsls	r2, r2, #30
 800127c:	d400      	bmi.n	8001280 <HAL_RCC_ClockConfig+0x58>
 800127e:	e06f      	b.n	8001360 <HAL_RCC_ClockConfig+0x138>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001280:	4939      	ldr	r1, [pc, #228]	; (8001368 <HAL_RCC_ClockConfig+0x140>)
 8001282:	684a      	ldr	r2, [r1, #4]
 8001284:	2003      	movs	r0, #3
 8001286:	4382      	bics	r2, r0
 8001288:	4313      	orrs	r3, r2
 800128a:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 800128c:	f7ff f8dc 	bl	8000448 <HAL_GetTick>
 8001290:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001292:	686b      	ldr	r3, [r5, #4]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d01a      	beq.n	80012ce <HAL_RCC_ClockConfig+0xa6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001298:	2b02      	cmp	r3, #2
 800129a:	d026      	beq.n	80012ea <HAL_RCC_ClockConfig+0xc2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800129c:	4b32      	ldr	r3, [pc, #200]	; (8001368 <HAL_RCC_ClockConfig+0x140>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	220c      	movs	r2, #12
 80012a2:	421a      	tst	r2, r3
 80012a4:	d02f      	beq.n	8001306 <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012a6:	f7ff f8cf 	bl	8000448 <HAL_GetTick>
 80012aa:	1b80      	subs	r0, r0, r6
 80012ac:	4b2f      	ldr	r3, [pc, #188]	; (800136c <HAL_RCC_ClockConfig+0x144>)
 80012ae:	4298      	cmp	r0, r3
 80012b0:	d9f4      	bls.n	800129c <HAL_RCC_ClockConfig+0x74>
          return HAL_TIMEOUT;
 80012b2:	2003      	movs	r0, #3
 80012b4:	e053      	b.n	800135e <HAL_RCC_ClockConfig+0x136>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b6:	4a2c      	ldr	r2, [pc, #176]	; (8001368 <HAL_RCC_ClockConfig+0x140>)
 80012b8:	6812      	ldr	r2, [r2, #0]
 80012ba:	0392      	lsls	r2, r2, #14
 80012bc:	d4e0      	bmi.n	8001280 <HAL_RCC_ClockConfig+0x58>
        return HAL_ERROR;
 80012be:	2001      	movs	r0, #1
 80012c0:	e04d      	b.n	800135e <HAL_RCC_ClockConfig+0x136>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012c2:	4a29      	ldr	r2, [pc, #164]	; (8001368 <HAL_RCC_ClockConfig+0x140>)
 80012c4:	6812      	ldr	r2, [r2, #0]
 80012c6:	0192      	lsls	r2, r2, #6
 80012c8:	d4da      	bmi.n	8001280 <HAL_RCC_ClockConfig+0x58>
        return HAL_ERROR;
 80012ca:	2001      	movs	r0, #1
 80012cc:	e047      	b.n	800135e <HAL_RCC_ClockConfig+0x136>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80012ce:	4b26      	ldr	r3, [pc, #152]	; (8001368 <HAL_RCC_ClockConfig+0x140>)
 80012d0:	685a      	ldr	r2, [r3, #4]
 80012d2:	230c      	movs	r3, #12
 80012d4:	4013      	ands	r3, r2
 80012d6:	2b04      	cmp	r3, #4
 80012d8:	d015      	beq.n	8001306 <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012da:	f7ff f8b5 	bl	8000448 <HAL_GetTick>
 80012de:	1b80      	subs	r0, r0, r6
 80012e0:	4b22      	ldr	r3, [pc, #136]	; (800136c <HAL_RCC_ClockConfig+0x144>)
 80012e2:	4298      	cmp	r0, r3
 80012e4:	d9f3      	bls.n	80012ce <HAL_RCC_ClockConfig+0xa6>
          return HAL_TIMEOUT;
 80012e6:	2003      	movs	r0, #3
 80012e8:	e039      	b.n	800135e <HAL_RCC_ClockConfig+0x136>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012ea:	4b1f      	ldr	r3, [pc, #124]	; (8001368 <HAL_RCC_ClockConfig+0x140>)
 80012ec:	685a      	ldr	r2, [r3, #4]
 80012ee:	230c      	movs	r3, #12
 80012f0:	4013      	ands	r3, r2
 80012f2:	2b08      	cmp	r3, #8
 80012f4:	d007      	beq.n	8001306 <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012f6:	f7ff f8a7 	bl	8000448 <HAL_GetTick>
 80012fa:	1b80      	subs	r0, r0, r6
 80012fc:	4b1b      	ldr	r3, [pc, #108]	; (800136c <HAL_RCC_ClockConfig+0x144>)
 80012fe:	4298      	cmp	r0, r3
 8001300:	d9f3      	bls.n	80012ea <HAL_RCC_ClockConfig+0xc2>
          return HAL_TIMEOUT;
 8001302:	2003      	movs	r0, #3
 8001304:	e02b      	b.n	800135e <HAL_RCC_ClockConfig+0x136>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001306:	4b17      	ldr	r3, [pc, #92]	; (8001364 <HAL_RCC_ClockConfig+0x13c>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	2301      	movs	r3, #1
 800130c:	4013      	ands	r3, r2
 800130e:	429c      	cmp	r4, r3
 8001310:	d20b      	bcs.n	800132a <HAL_RCC_ClockConfig+0x102>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001312:	4914      	ldr	r1, [pc, #80]	; (8001364 <HAL_RCC_ClockConfig+0x13c>)
 8001314:	680b      	ldr	r3, [r1, #0]
 8001316:	2201      	movs	r2, #1
 8001318:	4393      	bics	r3, r2
 800131a:	4323      	orrs	r3, r4
 800131c:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800131e:	680b      	ldr	r3, [r1, #0]
 8001320:	401a      	ands	r2, r3
 8001322:	4294      	cmp	r4, r2
 8001324:	d001      	beq.n	800132a <HAL_RCC_ClockConfig+0x102>
      return HAL_ERROR;
 8001326:	2001      	movs	r0, #1
 8001328:	e019      	b.n	800135e <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800132a:	682b      	ldr	r3, [r5, #0]
 800132c:	075b      	lsls	r3, r3, #29
 800132e:	d506      	bpl.n	800133e <HAL_RCC_ClockConfig+0x116>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001330:	4a0d      	ldr	r2, [pc, #52]	; (8001368 <HAL_RCC_ClockConfig+0x140>)
 8001332:	6853      	ldr	r3, [r2, #4]
 8001334:	490e      	ldr	r1, [pc, #56]	; (8001370 <HAL_RCC_ClockConfig+0x148>)
 8001336:	400b      	ands	r3, r1
 8001338:	68e9      	ldr	r1, [r5, #12]
 800133a:	430b      	orrs	r3, r1
 800133c:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800133e:	f7ff ff3d 	bl	80011bc <HAL_RCC_GetSysClockFreq>
 8001342:	4b09      	ldr	r3, [pc, #36]	; (8001368 <HAL_RCC_ClockConfig+0x140>)
 8001344:	685a      	ldr	r2, [r3, #4]
 8001346:	0912      	lsrs	r2, r2, #4
 8001348:	230f      	movs	r3, #15
 800134a:	4013      	ands	r3, r2
 800134c:	4a09      	ldr	r2, [pc, #36]	; (8001374 <HAL_RCC_ClockConfig+0x14c>)
 800134e:	5cd3      	ldrb	r3, [r2, r3]
 8001350:	40d8      	lsrs	r0, r3
 8001352:	4b09      	ldr	r3, [pc, #36]	; (8001378 <HAL_RCC_ClockConfig+0x150>)
 8001354:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001356:	2000      	movs	r0, #0
 8001358:	f7ff f84c 	bl	80003f4 <HAL_InitTick>
  return HAL_OK;
 800135c:	2000      	movs	r0, #0
}
 800135e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001360:	2001      	movs	r0, #1
 8001362:	e7fc      	b.n	800135e <HAL_RCC_ClockConfig+0x136>
 8001364:	40022000 	.word	0x40022000
 8001368:	40021000 	.word	0x40021000
 800136c:	00001388 	.word	0x00001388
 8001370:	fffff8ff 	.word	0xfffff8ff
 8001374:	08005598 	.word	0x08005598
 8001378:	20000004 	.word	0x20000004

0800137c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800137c:	4b01      	ldr	r3, [pc, #4]	; (8001384 <HAL_RCC_GetHCLKFreq+0x8>)
 800137e:	6818      	ldr	r0, [r3, #0]
}
 8001380:	4770      	bx	lr
 8001382:	46c0      	nop			; (mov r8, r8)
 8001384:	20000004 	.word	0x20000004

08001388 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001388:	b570      	push	{r4, r5, r6, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800138e:	6803      	ldr	r3, [r0, #0]
 8001390:	03db      	lsls	r3, r3, #15
 8001392:	d535      	bpl.n	8001400 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001394:	4b3c      	ldr	r3, [pc, #240]	; (8001488 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001396:	69db      	ldr	r3, [r3, #28]
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	d448      	bmi.n	800142e <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800139c:	4a3a      	ldr	r2, [pc, #232]	; (8001488 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800139e:	69d1      	ldr	r1, [r2, #28]
 80013a0:	2080      	movs	r0, #128	; 0x80
 80013a2:	0540      	lsls	r0, r0, #21
 80013a4:	4301      	orrs	r1, r0
 80013a6:	61d1      	str	r1, [r2, #28]
 80013a8:	69d3      	ldr	r3, [r2, #28]
 80013aa:	4003      	ands	r3, r0
 80013ac:	9301      	str	r3, [sp, #4]
 80013ae:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80013b0:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b2:	4b36      	ldr	r3, [pc, #216]	; (800148c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	05db      	lsls	r3, r3, #23
 80013b8:	d53b      	bpl.n	8001432 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80013ba:	4b33      	ldr	r3, [pc, #204]	; (8001488 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80013bc:	6a1b      	ldr	r3, [r3, #32]
 80013be:	22c0      	movs	r2, #192	; 0xc0
 80013c0:	0092      	lsls	r2, r2, #2
 80013c2:	4013      	ands	r3, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80013c4:	d013      	beq.n	80013ee <HAL_RCCEx_PeriphCLKConfig+0x66>
 80013c6:	6861      	ldr	r1, [r4, #4]
 80013c8:	400a      	ands	r2, r1
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d00f      	beq.n	80013ee <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80013ce:	4b2e      	ldr	r3, [pc, #184]	; (8001488 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80013d0:	6a18      	ldr	r0, [r3, #32]
 80013d2:	4a2f      	ldr	r2, [pc, #188]	; (8001490 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80013d4:	4002      	ands	r2, r0
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80013d6:	6a1e      	ldr	r6, [r3, #32]
 80013d8:	2180      	movs	r1, #128	; 0x80
 80013da:	0249      	lsls	r1, r1, #9
 80013dc:	4331      	orrs	r1, r6
 80013de:	6219      	str	r1, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80013e0:	6a19      	ldr	r1, [r3, #32]
 80013e2:	4e2c      	ldr	r6, [pc, #176]	; (8001494 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80013e4:	4031      	ands	r1, r6
 80013e6:	6219      	str	r1, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80013e8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80013ea:	07c3      	lsls	r3, r0, #31
 80013ec:	d435      	bmi.n	800145a <HAL_RCCEx_PeriphCLKConfig+0xd2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80013ee:	4a26      	ldr	r2, [pc, #152]	; (8001488 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80013f0:	6a13      	ldr	r3, [r2, #32]
 80013f2:	4927      	ldr	r1, [pc, #156]	; (8001490 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80013f4:	400b      	ands	r3, r1
 80013f6:	6861      	ldr	r1, [r4, #4]
 80013f8:	430b      	orrs	r3, r1
 80013fa:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80013fc:	2d01      	cmp	r5, #1
 80013fe:	d03b      	beq.n	8001478 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001400:	6823      	ldr	r3, [r4, #0]
 8001402:	07db      	lsls	r3, r3, #31
 8001404:	d506      	bpl.n	8001414 <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001406:	4a20      	ldr	r2, [pc, #128]	; (8001488 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001408:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800140a:	2103      	movs	r1, #3
 800140c:	438b      	bics	r3, r1
 800140e:	68a1      	ldr	r1, [r4, #8]
 8001410:	430b      	orrs	r3, r1
 8001412:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001414:	6823      	ldr	r3, [r4, #0]
 8001416:	069b      	lsls	r3, r3, #26
 8001418:	d533      	bpl.n	8001482 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800141a:	4a1b      	ldr	r2, [pc, #108]	; (8001488 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800141c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800141e:	2110      	movs	r1, #16
 8001420:	438b      	bics	r3, r1
 8001422:	68e1      	ldr	r1, [r4, #12]
 8001424:	430b      	orrs	r3, r1
 8001426:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001428:	2000      	movs	r0, #0
}
 800142a:	b002      	add	sp, #8
 800142c:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 800142e:	2500      	movs	r5, #0
 8001430:	e7bf      	b.n	80013b2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001432:	4a16      	ldr	r2, [pc, #88]	; (800148c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001434:	6811      	ldr	r1, [r2, #0]
 8001436:	2380      	movs	r3, #128	; 0x80
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	430b      	orrs	r3, r1
 800143c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800143e:	f7ff f803 	bl	8000448 <HAL_GetTick>
 8001442:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001444:	4b11      	ldr	r3, [pc, #68]	; (800148c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	05db      	lsls	r3, r3, #23
 800144a:	d4b6      	bmi.n	80013ba <HAL_RCCEx_PeriphCLKConfig+0x32>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800144c:	f7fe fffc 	bl	8000448 <HAL_GetTick>
 8001450:	1b80      	subs	r0, r0, r6
 8001452:	2864      	cmp	r0, #100	; 0x64
 8001454:	d9f6      	bls.n	8001444 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          return HAL_TIMEOUT;
 8001456:	2003      	movs	r0, #3
 8001458:	e7e7      	b.n	800142a <HAL_RCCEx_PeriphCLKConfig+0xa2>
        tickstart = HAL_GetTick();
 800145a:	f7fe fff5 	bl	8000448 <HAL_GetTick>
 800145e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001460:	4b09      	ldr	r3, [pc, #36]	; (8001488 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001462:	6a1b      	ldr	r3, [r3, #32]
 8001464:	079b      	lsls	r3, r3, #30
 8001466:	d4c2      	bmi.n	80013ee <HAL_RCCEx_PeriphCLKConfig+0x66>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001468:	f7fe ffee 	bl	8000448 <HAL_GetTick>
 800146c:	1b80      	subs	r0, r0, r6
 800146e:	4b0a      	ldr	r3, [pc, #40]	; (8001498 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001470:	4298      	cmp	r0, r3
 8001472:	d9f5      	bls.n	8001460 <HAL_RCCEx_PeriphCLKConfig+0xd8>
            return HAL_TIMEOUT;
 8001474:	2003      	movs	r0, #3
 8001476:	e7d8      	b.n	800142a <HAL_RCCEx_PeriphCLKConfig+0xa2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001478:	69d3      	ldr	r3, [r2, #28]
 800147a:	4908      	ldr	r1, [pc, #32]	; (800149c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 800147c:	400b      	ands	r3, r1
 800147e:	61d3      	str	r3, [r2, #28]
 8001480:	e7be      	b.n	8001400 <HAL_RCCEx_PeriphCLKConfig+0x78>
  return HAL_OK;
 8001482:	2000      	movs	r0, #0
 8001484:	e7d1      	b.n	800142a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8001486:	46c0      	nop			; (mov r8, r8)
 8001488:	40021000 	.word	0x40021000
 800148c:	40007000 	.word	0x40007000
 8001490:	fffffcff 	.word	0xfffffcff
 8001494:	fffeffff 	.word	0xfffeffff
 8001498:	00001388 	.word	0x00001388
 800149c:	efffffff 	.word	0xefffffff

080014a0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80014a0:	b570      	push	{r4, r5, r6, lr}
 80014a2:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80014a4:	6802      	ldr	r2, [r0, #0]
 80014a6:	68d3      	ldr	r3, [r2, #12]
 80014a8:	21a0      	movs	r1, #160	; 0xa0
 80014aa:	438b      	bics	r3, r1
 80014ac:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80014ae:	f7fe ffcb 	bl	8000448 <HAL_GetTick>
 80014b2:	0005      	movs	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80014b4:	6823      	ldr	r3, [r4, #0]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	069b      	lsls	r3, r3, #26
 80014ba:	d408      	bmi.n	80014ce <HAL_RTC_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 80014bc:	f7fe ffc4 	bl	8000448 <HAL_GetTick>
 80014c0:	1b40      	subs	r0, r0, r5
 80014c2:	23fa      	movs	r3, #250	; 0xfa
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	4298      	cmp	r0, r3
 80014c8:	d9f4      	bls.n	80014b4 <HAL_RTC_WaitForSynchro+0x14>
    {       
      return HAL_TIMEOUT;
 80014ca:	2003      	movs	r0, #3
 80014cc:	e000      	b.n	80014d0 <HAL_RTC_WaitForSynchro+0x30>
    } 
  }

  return HAL_OK;
 80014ce:	2000      	movs	r0, #0
}
 80014d0:	bd70      	pop	{r4, r5, r6, pc}

080014d2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80014d2:	b570      	push	{r4, r5, r6, lr}
 80014d4:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80014d6:	6803      	ldr	r3, [r0, #0]
 80014d8:	68da      	ldr	r2, [r3, #12]
 80014da:	0652      	lsls	r2, r2, #25
 80014dc:	d501      	bpl.n	80014e2 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 80014de:	2000      	movs	r0, #0
}
 80014e0:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80014e2:	2201      	movs	r2, #1
 80014e4:	4252      	negs	r2, r2
 80014e6:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80014e8:	f7fe ffae 	bl	8000448 <HAL_GetTick>
 80014ec:	0005      	movs	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80014ee:	6823      	ldr	r3, [r4, #0]
 80014f0:	68db      	ldr	r3, [r3, #12]
 80014f2:	065b      	lsls	r3, r3, #25
 80014f4:	d408      	bmi.n	8001508 <RTC_EnterInitMode+0x36>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 80014f6:	f7fe ffa7 	bl	8000448 <HAL_GetTick>
 80014fa:	1b40      	subs	r0, r0, r5
 80014fc:	23fa      	movs	r3, #250	; 0xfa
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4298      	cmp	r0, r3
 8001502:	d9f4      	bls.n	80014ee <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8001504:	2003      	movs	r0, #3
 8001506:	e7eb      	b.n	80014e0 <RTC_EnterInitMode+0xe>
  return HAL_OK;  
 8001508:	2000      	movs	r0, #0
 800150a:	e7e9      	b.n	80014e0 <RTC_EnterInitMode+0xe>

0800150c <HAL_RTC_Init>:
{
 800150c:	b570      	push	{r4, r5, r6, lr}
 800150e:	1e04      	subs	r4, r0, #0
  if(hrtc == NULL)
 8001510:	d057      	beq.n	80015c2 <HAL_RTC_Init+0xb6>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001512:	7f43      	ldrb	r3, [r0, #29]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d03d      	beq.n	8001594 <HAL_RTC_Init+0x88>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8001518:	2302      	movs	r3, #2
 800151a:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800151c:	6823      	ldr	r3, [r4, #0]
 800151e:	22ca      	movs	r2, #202	; 0xca
 8001520:	625a      	str	r2, [r3, #36]	; 0x24
 8001522:	6823      	ldr	r3, [r4, #0]
 8001524:	3a77      	subs	r2, #119	; 0x77
 8001526:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001528:	0020      	movs	r0, r4
 800152a:	f7ff ffd2 	bl	80014d2 <RTC_EnterInitMode>
 800152e:	1e05      	subs	r5, r0, #0
 8001530:	d134      	bne.n	800159c <HAL_RTC_Init+0x90>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001532:	6822      	ldr	r2, [r4, #0]
 8001534:	6893      	ldr	r3, [r2, #8]
 8001536:	4924      	ldr	r1, [pc, #144]	; (80015c8 <HAL_RTC_Init+0xbc>)
 8001538:	400b      	ands	r3, r1
 800153a:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800153c:	6821      	ldr	r1, [r4, #0]
 800153e:	688a      	ldr	r2, [r1, #8]
 8001540:	6863      	ldr	r3, [r4, #4]
 8001542:	6920      	ldr	r0, [r4, #16]
 8001544:	4303      	orrs	r3, r0
 8001546:	6960      	ldr	r0, [r4, #20]
 8001548:	4303      	orrs	r3, r0
 800154a:	4313      	orrs	r3, r2
 800154c:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800154e:	6823      	ldr	r3, [r4, #0]
 8001550:	68e2      	ldr	r2, [r4, #12]
 8001552:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001554:	6821      	ldr	r1, [r4, #0]
 8001556:	690b      	ldr	r3, [r1, #16]
 8001558:	68a2      	ldr	r2, [r4, #8]
 800155a:	0412      	lsls	r2, r2, #16
 800155c:	4313      	orrs	r3, r2
 800155e:	610b      	str	r3, [r1, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8001560:	6822      	ldr	r2, [r4, #0]
 8001562:	68d3      	ldr	r3, [r2, #12]
 8001564:	2180      	movs	r1, #128	; 0x80
 8001566:	438b      	bics	r3, r1
 8001568:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800156a:	6823      	ldr	r3, [r4, #0]
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	069b      	lsls	r3, r3, #26
 8001570:	d51b      	bpl.n	80015aa <HAL_RTC_Init+0x9e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8001572:	6822      	ldr	r2, [r4, #0]
 8001574:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001576:	4915      	ldr	r1, [pc, #84]	; (80015cc <HAL_RTC_Init+0xc0>)
 8001578:	400b      	ands	r3, r1
 800157a:	6413      	str	r3, [r2, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 800157c:	6822      	ldr	r2, [r4, #0]
 800157e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001580:	69a1      	ldr	r1, [r4, #24]
 8001582:	430b      	orrs	r3, r1
 8001584:	6413      	str	r3, [r2, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001586:	6823      	ldr	r3, [r4, #0]
 8001588:	22ff      	movs	r2, #255	; 0xff
 800158a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 800158c:	2301      	movs	r3, #1
 800158e:	7763      	strb	r3, [r4, #29]
}
 8001590:	0028      	movs	r0, r5
 8001592:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8001594:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8001596:	f002 fa97 	bl	8003ac8 <HAL_RTC_MspInit>
 800159a:	e7bd      	b.n	8001518 <HAL_RTC_Init+0xc>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 800159c:	6823      	ldr	r3, [r4, #0]
 800159e:	22ff      	movs	r2, #255	; 0xff
 80015a0:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 80015a2:	2304      	movs	r3, #4
 80015a4:	7763      	strb	r3, [r4, #29]
    return HAL_ERROR;
 80015a6:	2501      	movs	r5, #1
 80015a8:	e7f2      	b.n	8001590 <HAL_RTC_Init+0x84>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80015aa:	0020      	movs	r0, r4
 80015ac:	f7ff ff78 	bl	80014a0 <HAL_RTC_WaitForSynchro>
 80015b0:	2800      	cmp	r0, #0
 80015b2:	d0de      	beq.n	8001572 <HAL_RTC_Init+0x66>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80015b4:	6823      	ldr	r3, [r4, #0]
 80015b6:	22ff      	movs	r2, #255	; 0xff
 80015b8:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80015ba:	2304      	movs	r3, #4
 80015bc:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 80015be:	2501      	movs	r5, #1
 80015c0:	e7e6      	b.n	8001590 <HAL_RTC_Init+0x84>
     return HAL_ERROR;
 80015c2:	2501      	movs	r5, #1
 80015c4:	e7e4      	b.n	8001590 <HAL_RTC_Init+0x84>
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	ff8fffbf 	.word	0xff8fffbf
 80015cc:	fffbffff 	.word	0xfffbffff

080015d0 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80015d0:	2300      	movs	r3, #0
  
  while(Value >= 10U)
 80015d2:	e002      	b.n	80015da <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 80015d4:	3301      	adds	r3, #1
    Value -= 10U;
 80015d6:	380a      	subs	r0, #10
 80015d8:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 80015da:	2809      	cmp	r0, #9
 80015dc:	d8fa      	bhi.n	80015d4 <RTC_ByteToBcd2+0x4>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80015de:	011b      	lsls	r3, r3, #4
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	4318      	orrs	r0, r3
}
 80015e4:	4770      	bx	lr
	...

080015e8 <HAL_RTC_SetTime>:
{
 80015e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015ea:	0004      	movs	r4, r0
 80015ec:	000e      	movs	r6, r1
  __HAL_LOCK(hrtc);
 80015ee:	7f03      	ldrb	r3, [r0, #28]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d06f      	beq.n	80016d4 <HAL_RTC_SetTime+0xec>
 80015f4:	2301      	movs	r3, #1
 80015f6:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80015f8:	3301      	adds	r3, #1
 80015fa:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 80015fc:	2a00      	cmp	r2, #0
 80015fe:	d141      	bne.n	8001684 <HAL_RTC_SetTime+0x9c>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001600:	6803      	ldr	r3, [r0, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	065b      	lsls	r3, r3, #25
 8001606:	d401      	bmi.n	800160c <HAL_RTC_SetTime+0x24>
      sTime->TimeFormat = 0x00U;
 8001608:	2300      	movs	r3, #0
 800160a:	70cb      	strb	r3, [r1, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800160c:	7830      	ldrb	r0, [r6, #0]
 800160e:	f7ff ffdf 	bl	80015d0 <RTC_ByteToBcd2>
 8001612:	0405      	lsls	r5, r0, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001614:	7870      	ldrb	r0, [r6, #1]
 8001616:	f7ff ffdb 	bl	80015d0 <RTC_ByteToBcd2>
 800161a:	0200      	lsls	r0, r0, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800161c:	4305      	orrs	r5, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800161e:	78b0      	ldrb	r0, [r6, #2]
 8001620:	f7ff ffd6 	bl	80015d0 <RTC_ByteToBcd2>
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001624:	4305      	orrs	r5, r0
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8001626:	78f0      	ldrb	r0, [r6, #3]
 8001628:	0400      	lsls	r0, r0, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800162a:	4305      	orrs	r5, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800162c:	6823      	ldr	r3, [r4, #0]
 800162e:	22ca      	movs	r2, #202	; 0xca
 8001630:	625a      	str	r2, [r3, #36]	; 0x24
 8001632:	6823      	ldr	r3, [r4, #0]
 8001634:	3a77      	subs	r2, #119	; 0x77
 8001636:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001638:	0020      	movs	r0, r4
 800163a:	f7ff ff4a 	bl	80014d2 <RTC_EnterInitMode>
 800163e:	1e07      	subs	r7, r0, #0
 8001640:	d131      	bne.n	80016a6 <HAL_RTC_SetTime+0xbe>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001642:	6823      	ldr	r3, [r4, #0]
 8001644:	4825      	ldr	r0, [pc, #148]	; (80016dc <HAL_RTC_SetTime+0xf4>)
 8001646:	4005      	ands	r5, r0
 8001648:	601d      	str	r5, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800164a:	6822      	ldr	r2, [r4, #0]
 800164c:	6893      	ldr	r3, [r2, #8]
 800164e:	4924      	ldr	r1, [pc, #144]	; (80016e0 <HAL_RTC_SetTime+0xf8>)
 8001650:	400b      	ands	r3, r1
 8001652:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001654:	6821      	ldr	r1, [r4, #0]
 8001656:	688b      	ldr	r3, [r1, #8]
 8001658:	68f2      	ldr	r2, [r6, #12]
 800165a:	6930      	ldr	r0, [r6, #16]
 800165c:	4302      	orrs	r2, r0
 800165e:	4313      	orrs	r3, r2
 8001660:	608b      	str	r3, [r1, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8001662:	6822      	ldr	r2, [r4, #0]
 8001664:	68d3      	ldr	r3, [r2, #12]
 8001666:	2180      	movs	r1, #128	; 0x80
 8001668:	438b      	bics	r3, r1
 800166a:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800166c:	6823      	ldr	r3, [r4, #0]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	069b      	lsls	r3, r3, #26
 8001672:	d521      	bpl.n	80016b8 <HAL_RTC_SetTime+0xd0>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001674:	6823      	ldr	r3, [r4, #0]
 8001676:	22ff      	movs	r2, #255	; 0xff
 8001678:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 800167a:	2301      	movs	r3, #1
 800167c:	7763      	strb	r3, [r4, #29]
   __HAL_UNLOCK(hrtc); 
 800167e:	2300      	movs	r3, #0
 8001680:	7723      	strb	r3, [r4, #28]
   return HAL_OK;
 8001682:	e028      	b.n	80016d6 <HAL_RTC_SetTime+0xee>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001684:	6803      	ldr	r3, [r0, #0]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	065b      	lsls	r3, r3, #25
 800168a:	d401      	bmi.n	8001690 <HAL_RTC_SetTime+0xa8>
      sTime->TimeFormat = 0x00U;
 800168c:	2300      	movs	r3, #0
 800168e:	70cb      	strb	r3, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001690:	7835      	ldrb	r5, [r6, #0]
 8001692:	042d      	lsls	r5, r5, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001694:	7870      	ldrb	r0, [r6, #1]
 8001696:	0200      	lsls	r0, r0, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001698:	4305      	orrs	r5, r0
              ((uint32_t)sTime->Seconds) | \
 800169a:	78b0      	ldrb	r0, [r6, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800169c:	4305      	orrs	r5, r0
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 800169e:	78f0      	ldrb	r0, [r6, #3]
 80016a0:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80016a2:	4305      	orrs	r5, r0
 80016a4:	e7c2      	b.n	800162c <HAL_RTC_SetTime+0x44>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	22ff      	movs	r2, #255	; 0xff
 80016aa:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 80016ac:	2304      	movs	r3, #4
 80016ae:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 80016b0:	2300      	movs	r3, #0
 80016b2:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 80016b4:	2701      	movs	r7, #1
 80016b6:	e00e      	b.n	80016d6 <HAL_RTC_SetTime+0xee>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80016b8:	0020      	movs	r0, r4
 80016ba:	f7ff fef1 	bl	80014a0 <HAL_RTC_WaitForSynchro>
 80016be:	2800      	cmp	r0, #0
 80016c0:	d0d8      	beq.n	8001674 <HAL_RTC_SetTime+0x8c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80016c2:	6823      	ldr	r3, [r4, #0]
 80016c4:	22ff      	movs	r2, #255	; 0xff
 80016c6:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80016c8:	2304      	movs	r3, #4
 80016ca:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 80016cc:	2300      	movs	r3, #0
 80016ce:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 80016d0:	2701      	movs	r7, #1
 80016d2:	e000      	b.n	80016d6 <HAL_RTC_SetTime+0xee>
  __HAL_LOCK(hrtc);
 80016d4:	2702      	movs	r7, #2
}
 80016d6:	0038      	movs	r0, r7
 80016d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80016da:	46c0      	nop			; (mov r8, r8)
 80016dc:	007f7f7f 	.word	0x007f7f7f
 80016e0:	fffbffff 	.word	0xfffbffff

080016e4 <HAL_RTC_SetDate>:
{
 80016e4:	b570      	push	{r4, r5, r6, lr}
 80016e6:	0004      	movs	r4, r0
 80016e8:	000e      	movs	r6, r1
 __HAL_LOCK(hrtc);
 80016ea:	7f03      	ldrb	r3, [r0, #28]
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d060      	beq.n	80017b2 <HAL_RTC_SetDate+0xce>
 80016f0:	2301      	movs	r3, #1
 80016f2:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY; 
 80016f4:	3301      	adds	r3, #1
 80016f6:	7743      	strb	r3, [r0, #29]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80016f8:	2a00      	cmp	r2, #0
 80016fa:	d106      	bne.n	800170a <HAL_RTC_SetDate+0x26>
 80016fc:	784b      	ldrb	r3, [r1, #1]
 80016fe:	06d9      	lsls	r1, r3, #27
 8001700:	d503      	bpl.n	800170a <HAL_RTC_SetDate+0x26>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001702:	2110      	movs	r1, #16
 8001704:	438b      	bics	r3, r1
 8001706:	330a      	adds	r3, #10
 8001708:	7073      	strb	r3, [r6, #1]
  if(Format == RTC_FORMAT_BIN)
 800170a:	2a00      	cmp	r2, #0
 800170c:	d12f      	bne.n	800176e <HAL_RTC_SetDate+0x8a>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800170e:	78f0      	ldrb	r0, [r6, #3]
 8001710:	f7ff ff5e 	bl	80015d0 <RTC_ByteToBcd2>
 8001714:	0405      	lsls	r5, r0, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8001716:	7870      	ldrb	r0, [r6, #1]
 8001718:	f7ff ff5a 	bl	80015d0 <RTC_ByteToBcd2>
 800171c:	0200      	lsls	r0, r0, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800171e:	4305      	orrs	r5, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8001720:	78b0      	ldrb	r0, [r6, #2]
 8001722:	f7ff ff55 	bl	80015d0 <RTC_ByteToBcd2>
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8001726:	4305      	orrs	r5, r0
                 ((uint32_t)sDate->WeekDay << 13U));   
 8001728:	7830      	ldrb	r0, [r6, #0]
 800172a:	0340      	lsls	r0, r0, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800172c:	4305      	orrs	r5, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800172e:	6823      	ldr	r3, [r4, #0]
 8001730:	22ca      	movs	r2, #202	; 0xca
 8001732:	625a      	str	r2, [r3, #36]	; 0x24
 8001734:	6823      	ldr	r3, [r4, #0]
 8001736:	3a77      	subs	r2, #119	; 0x77
 8001738:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800173a:	0020      	movs	r0, r4
 800173c:	f7ff fec9 	bl	80014d2 <RTC_EnterInitMode>
 8001740:	1e06      	subs	r6, r0, #0
 8001742:	d11f      	bne.n	8001784 <HAL_RTC_SetDate+0xa0>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001744:	6823      	ldr	r3, [r4, #0]
 8001746:	481c      	ldr	r0, [pc, #112]	; (80017b8 <HAL_RTC_SetDate+0xd4>)
 8001748:	4005      	ands	r5, r0
 800174a:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800174c:	6822      	ldr	r2, [r4, #0]
 800174e:	68d3      	ldr	r3, [r2, #12]
 8001750:	2180      	movs	r1, #128	; 0x80
 8001752:	438b      	bics	r3, r1
 8001754:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001756:	6823      	ldr	r3, [r4, #0]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	069b      	lsls	r3, r3, #26
 800175c:	d51b      	bpl.n	8001796 <HAL_RTC_SetDate+0xb2>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 800175e:	6823      	ldr	r3, [r4, #0]
 8001760:	22ff      	movs	r2, #255	; 0xff
 8001762:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8001764:	2301      	movs	r3, #1
 8001766:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8001768:	2300      	movs	r3, #0
 800176a:	7723      	strb	r3, [r4, #28]
    return HAL_OK;    
 800176c:	e022      	b.n	80017b4 <HAL_RTC_SetDate+0xd0>
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
 800176e:	7873      	ldrb	r3, [r6, #1]
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
 8001770:	78b0      	ldrb	r0, [r6, #2]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001772:	78f5      	ldrb	r5, [r6, #3]
 8001774:	042d      	lsls	r5, r5, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8001776:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001778:	431d      	orrs	r5, r3
                  (((uint32_t)sDate->Month) << 8U) | \
 800177a:	4305      	orrs	r5, r0
                  (((uint32_t)sDate->WeekDay) << 13U));  
 800177c:	7830      	ldrb	r0, [r6, #0]
 800177e:	0340      	lsls	r0, r0, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001780:	4305      	orrs	r5, r0
 8001782:	e7d4      	b.n	800172e <HAL_RTC_SetDate+0x4a>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001784:	6823      	ldr	r3, [r4, #0]
 8001786:	22ff      	movs	r2, #255	; 0xff
 8001788:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800178a:	2304      	movs	r3, #4
 800178c:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 800178e:	2300      	movs	r3, #0
 8001790:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 8001792:	2601      	movs	r6, #1
 8001794:	e00e      	b.n	80017b4 <HAL_RTC_SetDate+0xd0>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001796:	0020      	movs	r0, r4
 8001798:	f7ff fe82 	bl	80014a0 <HAL_RTC_WaitForSynchro>
 800179c:	2800      	cmp	r0, #0
 800179e:	d0de      	beq.n	800175e <HAL_RTC_SetDate+0x7a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80017a0:	6823      	ldr	r3, [r4, #0]
 80017a2:	22ff      	movs	r2, #255	; 0xff
 80017a4:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80017a6:	2304      	movs	r3, #4
 80017a8:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 80017aa:	2300      	movs	r3, #0
 80017ac:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 80017ae:	2601      	movs	r6, #1
 80017b0:	e000      	b.n	80017b4 <HAL_RTC_SetDate+0xd0>
 __HAL_LOCK(hrtc);
 80017b2:	2602      	movs	r6, #2
}
 80017b4:	0030      	movs	r0, r6
 80017b6:	bd70      	pop	{r4, r5, r6, pc}
 80017b8:	00ffff3f 	.word	0x00ffff3f

080017bc <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 80017bc:	0902      	lsrs	r2, r0, #4
 80017be:	0093      	lsls	r3, r2, #2
 80017c0:	189b      	adds	r3, r3, r2
 80017c2:	005a      	lsls	r2, r3, #1
  return (tmp + (Value & (uint8_t)0x0FU));
 80017c4:	230f      	movs	r3, #15
 80017c6:	4018      	ands	r0, r3
 80017c8:	1880      	adds	r0, r0, r2
 80017ca:	b2c0      	uxtb	r0, r0
}
 80017cc:	4770      	bx	lr
	...

080017d0 <HAL_RTC_GetTime>:
{
 80017d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017d2:	000c      	movs	r4, r1
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80017d4:	6803      	ldr	r3, [r0, #0]
 80017d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d8:	604b      	str	r3, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80017da:	6803      	ldr	r3, [r0, #0]
 80017dc:	691b      	ldr	r3, [r3, #16]
 80017de:	045b      	lsls	r3, r3, #17
 80017e0:	0c5b      	lsrs	r3, r3, #17
 80017e2:	608b      	str	r3, [r1, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); 
 80017e4:	6803      	ldr	r3, [r0, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	490e      	ldr	r1, [pc, #56]	; (8001824 <HAL_RTC_GetTime+0x54>)
 80017ea:	400b      	ands	r3, r1
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80017ec:	0c1e      	lsrs	r6, r3, #16
 80017ee:	203f      	movs	r0, #63	; 0x3f
 80017f0:	4030      	ands	r0, r6
 80017f2:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 80017f4:	0a1d      	lsrs	r5, r3, #8
 80017f6:	277f      	movs	r7, #127	; 0x7f
 80017f8:	403d      	ands	r5, r7
 80017fa:	7065      	strb	r5, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80017fc:	401f      	ands	r7, r3
 80017fe:	70a7      	strb	r7, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 8001800:	2140      	movs	r1, #64	; 0x40
 8001802:	4031      	ands	r1, r6
 8001804:	70e1      	strb	r1, [r4, #3]
  if(Format == RTC_FORMAT_BIN)
 8001806:	2a00      	cmp	r2, #0
 8001808:	d10a      	bne.n	8001820 <HAL_RTC_GetTime+0x50>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800180a:	f7ff ffd7 	bl	80017bc <RTC_Bcd2ToByte>
 800180e:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001810:	0028      	movs	r0, r5
 8001812:	f7ff ffd3 	bl	80017bc <RTC_Bcd2ToByte>
 8001816:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);  
 8001818:	0038      	movs	r0, r7
 800181a:	f7ff ffcf 	bl	80017bc <RTC_Bcd2ToByte>
 800181e:	70a0      	strb	r0, [r4, #2]
}
 8001820:	2000      	movs	r0, #0
 8001822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001824:	007f7f7f 	.word	0x007f7f7f

08001828 <HAL_RTC_GetDate>:
{
 8001828:	b570      	push	{r4, r5, r6, lr}
 800182a:	000c      	movs	r4, r1
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK); 
 800182c:	6803      	ldr	r3, [r0, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	490e      	ldr	r1, [pc, #56]	; (800186c <HAL_RTC_GetDate+0x44>)
 8001832:	400b      	ands	r3, r1
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8001834:	0c18      	lsrs	r0, r3, #16
 8001836:	70e0      	strb	r0, [r4, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8001838:	0a19      	lsrs	r1, r3, #8
 800183a:	261f      	movs	r6, #31
 800183c:	400e      	ands	r6, r1
 800183e:	7066      	strb	r6, [r4, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001840:	253f      	movs	r5, #63	; 0x3f
 8001842:	401d      	ands	r5, r3
 8001844:	70a5      	strb	r5, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8001846:	0b5b      	lsrs	r3, r3, #13
 8001848:	2107      	movs	r1, #7
 800184a:	400b      	ands	r3, r1
 800184c:	7023      	strb	r3, [r4, #0]
  if(Format == RTC_FORMAT_BIN)
 800184e:	2a00      	cmp	r2, #0
 8001850:	d10a      	bne.n	8001868 <HAL_RTC_GetDate+0x40>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8001852:	f7ff ffb3 	bl	80017bc <RTC_Bcd2ToByte>
 8001856:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8001858:	0030      	movs	r0, r6
 800185a:	f7ff ffaf 	bl	80017bc <RTC_Bcd2ToByte>
 800185e:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);  
 8001860:	0028      	movs	r0, r5
 8001862:	f7ff ffab 	bl	80017bc <RTC_Bcd2ToByte>
 8001866:	70a0      	strb	r0, [r4, #2]
}
 8001868:	2000      	movs	r0, #0
 800186a:	bd70      	pop	{r4, r5, r6, pc}
 800186c:	00ffff3f 	.word	0x00ffff3f

08001870 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001872:	0006      	movs	r6, r0
 8001874:	000c      	movs	r4, r1
 8001876:	0017      	movs	r7, r2
 8001878:	001d      	movs	r5, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800187a:	e03e      	b.n	80018fa <SPI_WaitFlagStateUntilTimeout+0x8a>
  {
    if (Timeout != HAL_MAX_DELAY)
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800187c:	2d00      	cmp	r5, #0
 800187e:	d005      	beq.n	800188c <SPI_WaitFlagStateUntilTimeout+0x1c>
 8001880:	f7fe fde2 	bl	8000448 <HAL_GetTick>
 8001884:	9b06      	ldr	r3, [sp, #24]
 8001886:	1ac0      	subs	r0, r0, r3
 8001888:	4285      	cmp	r5, r0
 800188a:	d836      	bhi.n	80018fa <SPI_WaitFlagStateUntilTimeout+0x8a>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800188c:	6832      	ldr	r2, [r6, #0]
 800188e:	6853      	ldr	r3, [r2, #4]
 8001890:	21e0      	movs	r1, #224	; 0xe0
 8001892:	438b      	bics	r3, r1
 8001894:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001896:	2382      	movs	r3, #130	; 0x82
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	6872      	ldr	r2, [r6, #4]
 800189c:	429a      	cmp	r2, r3
 800189e:	d00c      	beq.n	80018ba <SPI_WaitFlagStateUntilTimeout+0x4a>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	019b      	lsls	r3, r3, #6
 80018a4:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d016      	beq.n	80018d8 <SPI_WaitFlagStateUntilTimeout+0x68>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 80018aa:	2201      	movs	r2, #1
 80018ac:	235d      	movs	r3, #93	; 0x5d
 80018ae:	54f2      	strb	r2, [r6, r3]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80018b0:	2200      	movs	r2, #0
 80018b2:	3b01      	subs	r3, #1
 80018b4:	54f2      	strb	r2, [r6, r3]

        return HAL_TIMEOUT;
 80018b6:	2003      	movs	r0, #3
 80018b8:	e027      	b.n	800190a <SPI_WaitFlagStateUntilTimeout+0x9a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018ba:	68b3      	ldr	r3, [r6, #8]
 80018bc:	2280      	movs	r2, #128	; 0x80
 80018be:	0212      	lsls	r2, r2, #8
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d003      	beq.n	80018cc <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80018c4:	2280      	movs	r2, #128	; 0x80
 80018c6:	00d2      	lsls	r2, r2, #3
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d1e9      	bne.n	80018a0 <SPI_WaitFlagStateUntilTimeout+0x30>
          __HAL_SPI_DISABLE(hspi);
 80018cc:	6832      	ldr	r2, [r6, #0]
 80018ce:	6813      	ldr	r3, [r2, #0]
 80018d0:	2140      	movs	r1, #64	; 0x40
 80018d2:	438b      	bics	r3, r1
 80018d4:	6013      	str	r3, [r2, #0]
 80018d6:	e7e3      	b.n	80018a0 <SPI_WaitFlagStateUntilTimeout+0x30>
          SPI_RESET_CRC(hspi);
 80018d8:	6832      	ldr	r2, [r6, #0]
 80018da:	6813      	ldr	r3, [r2, #0]
 80018dc:	490b      	ldr	r1, [pc, #44]	; (800190c <SPI_WaitFlagStateUntilTimeout+0x9c>)
 80018de:	400b      	ands	r3, r1
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	6832      	ldr	r2, [r6, #0]
 80018e4:	6811      	ldr	r1, [r2, #0]
 80018e6:	2380      	movs	r3, #128	; 0x80
 80018e8:	019b      	lsls	r3, r3, #6
 80018ea:	430b      	orrs	r3, r1
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	e7dc      	b.n	80018aa <SPI_WaitFlagStateUntilTimeout+0x3a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80018f0:	2301      	movs	r3, #1
 80018f2:	42bb      	cmp	r3, r7
 80018f4:	d008      	beq.n	8001908 <SPI_WaitFlagStateUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 80018f6:	1c6b      	adds	r3, r5, #1
 80018f8:	d1c0      	bne.n	800187c <SPI_WaitFlagStateUntilTimeout+0xc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80018fa:	6833      	ldr	r3, [r6, #0]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	4023      	ands	r3, r4
 8001900:	429c      	cmp	r4, r3
 8001902:	d0f5      	beq.n	80018f0 <SPI_WaitFlagStateUntilTimeout+0x80>
 8001904:	2300      	movs	r3, #0
 8001906:	e7f4      	b.n	80018f2 <SPI_WaitFlagStateUntilTimeout+0x82>
      }
    }
  }

  return HAL_OK;
 8001908:	2000      	movs	r0, #0
}
 800190a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800190c:	ffffdfff 	.word	0xffffdfff

08001910 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001912:	b083      	sub	sp, #12
 8001914:	0007      	movs	r7, r0
 8001916:	000c      	movs	r4, r1
 8001918:	0015      	movs	r5, r2
 800191a:	001e      	movs	r6, r3
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 800191c:	e001      	b.n	8001922 <SPI_WaitFifoStateUntilTimeout+0x12>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
      /* To avoid GCC warning */
      UNUSED(tmpreg);
    }

    if (Timeout != HAL_MAX_DELAY)
 800191e:	1c73      	adds	r3, r6, #1
 8001920:	d110      	bne.n	8001944 <SPI_WaitFifoStateUntilTimeout+0x34>
  while ((hspi->Instance->SR & Fifo) != State)
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	6893      	ldr	r3, [r2, #8]
 8001926:	4023      	ands	r3, r4
 8001928:	42ab      	cmp	r3, r5
 800192a:	d045      	beq.n	80019b8 <SPI_WaitFifoStateUntilTimeout+0xa8>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800192c:	23c0      	movs	r3, #192	; 0xc0
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	429c      	cmp	r4, r3
 8001932:	d1f4      	bne.n	800191e <SPI_WaitFifoStateUntilTimeout+0xe>
 8001934:	2d00      	cmp	r5, #0
 8001936:	d1f2      	bne.n	800191e <SPI_WaitFifoStateUntilTimeout+0xe>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8001938:	7b13      	ldrb	r3, [r2, #12]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	466a      	mov	r2, sp
 800193e:	71d3      	strb	r3, [r2, #7]
      UNUSED(tmpreg);
 8001940:	79d3      	ldrb	r3, [r2, #7]
 8001942:	e7ec      	b.n	800191e <SPI_WaitFifoStateUntilTimeout+0xe>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001944:	2e00      	cmp	r6, #0
 8001946:	d005      	beq.n	8001954 <SPI_WaitFifoStateUntilTimeout+0x44>
 8001948:	f7fe fd7e 	bl	8000448 <HAL_GetTick>
 800194c:	9b08      	ldr	r3, [sp, #32]
 800194e:	1ac0      	subs	r0, r0, r3
 8001950:	4286      	cmp	r6, r0
 8001952:	d8e6      	bhi.n	8001922 <SPI_WaitFifoStateUntilTimeout+0x12>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	6853      	ldr	r3, [r2, #4]
 8001958:	21e0      	movs	r1, #224	; 0xe0
 800195a:	438b      	bics	r3, r1
 800195c:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800195e:	2382      	movs	r3, #130	; 0x82
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	429a      	cmp	r2, r3
 8001966:	d00c      	beq.n	8001982 <SPI_WaitFifoStateUntilTimeout+0x72>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001968:	2380      	movs	r3, #128	; 0x80
 800196a:	019b      	lsls	r3, r3, #6
 800196c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800196e:	429a      	cmp	r2, r3
 8001970:	d016      	beq.n	80019a0 <SPI_WaitFifoStateUntilTimeout+0x90>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001972:	2201      	movs	r2, #1
 8001974:	235d      	movs	r3, #93	; 0x5d
 8001976:	54fa      	strb	r2, [r7, r3]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001978:	2200      	movs	r2, #0
 800197a:	3b01      	subs	r3, #1
 800197c:	54fa      	strb	r2, [r7, r3]

        return HAL_TIMEOUT;
 800197e:	2003      	movs	r0, #3
 8001980:	e01b      	b.n	80019ba <SPI_WaitFifoStateUntilTimeout+0xaa>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	2280      	movs	r2, #128	; 0x80
 8001986:	0212      	lsls	r2, r2, #8
 8001988:	4293      	cmp	r3, r2
 800198a:	d003      	beq.n	8001994 <SPI_WaitFifoStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800198c:	2280      	movs	r2, #128	; 0x80
 800198e:	00d2      	lsls	r2, r2, #3
 8001990:	4293      	cmp	r3, r2
 8001992:	d1e9      	bne.n	8001968 <SPI_WaitFifoStateUntilTimeout+0x58>
          __HAL_SPI_DISABLE(hspi);
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	6813      	ldr	r3, [r2, #0]
 8001998:	2140      	movs	r1, #64	; 0x40
 800199a:	438b      	bics	r3, r1
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e7e3      	b.n	8001968 <SPI_WaitFifoStateUntilTimeout+0x58>
          SPI_RESET_CRC(hspi);
 80019a0:	683a      	ldr	r2, [r7, #0]
 80019a2:	6813      	ldr	r3, [r2, #0]
 80019a4:	4906      	ldr	r1, [pc, #24]	; (80019c0 <SPI_WaitFifoStateUntilTimeout+0xb0>)
 80019a6:	400b      	ands	r3, r1
 80019a8:	6013      	str	r3, [r2, #0]
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	6811      	ldr	r1, [r2, #0]
 80019ae:	2380      	movs	r3, #128	; 0x80
 80019b0:	019b      	lsls	r3, r3, #6
 80019b2:	430b      	orrs	r3, r1
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	e7dc      	b.n	8001972 <SPI_WaitFifoStateUntilTimeout+0x62>
      }
    }
  }

  return HAL_OK;
 80019b8:	2000      	movs	r0, #0
}
 80019ba:	b003      	add	sp, #12
 80019bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019be:	46c0      	nop			; (mov r8, r8)
 80019c0:	ffffdfff 	.word	0xffffdfff

080019c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80019c4:	b570      	push	{r4, r5, r6, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	0004      	movs	r4, r0
 80019ca:	000d      	movs	r5, r1
 80019cc:	0016      	movs	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80019ce:	9200      	str	r2, [sp, #0]
 80019d0:	000b      	movs	r3, r1
 80019d2:	2200      	movs	r2, #0
 80019d4:	21c0      	movs	r1, #192	; 0xc0
 80019d6:	0149      	lsls	r1, r1, #5
 80019d8:	f7ff ff9a 	bl	8001910 <SPI_WaitFifoStateUntilTimeout>
 80019dc:	2800      	cmp	r0, #0
 80019de:	d006      	beq.n	80019ee <SPI_EndRxTxTransaction+0x2a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80019e0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80019e2:	2220      	movs	r2, #32
 80019e4:	4313      	orrs	r3, r2
 80019e6:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80019e8:	2003      	movs	r0, #3
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 80019ea:	b002      	add	sp, #8
 80019ec:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80019ee:	9600      	str	r6, [sp, #0]
 80019f0:	002b      	movs	r3, r5
 80019f2:	2200      	movs	r2, #0
 80019f4:	2180      	movs	r1, #128	; 0x80
 80019f6:	0020      	movs	r0, r4
 80019f8:	f7ff ff3a 	bl	8001870 <SPI_WaitFlagStateUntilTimeout>
 80019fc:	2800      	cmp	r0, #0
 80019fe:	d005      	beq.n	8001a0c <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001a00:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001a02:	2220      	movs	r2, #32
 8001a04:	4313      	orrs	r3, r2
 8001a06:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8001a08:	2003      	movs	r0, #3
 8001a0a:	e7ee      	b.n	80019ea <SPI_EndRxTxTransaction+0x26>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001a0c:	9600      	str	r6, [sp, #0]
 8001a0e:	002b      	movs	r3, r5
 8001a10:	2200      	movs	r2, #0
 8001a12:	21c0      	movs	r1, #192	; 0xc0
 8001a14:	00c9      	lsls	r1, r1, #3
 8001a16:	0020      	movs	r0, r4
 8001a18:	f7ff ff7a 	bl	8001910 <SPI_WaitFifoStateUntilTimeout>
 8001a1c:	2800      	cmp	r0, #0
 8001a1e:	d0e4      	beq.n	80019ea <SPI_EndRxTxTransaction+0x26>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001a20:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001a22:	2220      	movs	r2, #32
 8001a24:	4313      	orrs	r3, r2
 8001a26:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8001a28:	2003      	movs	r0, #3
 8001a2a:	e7de      	b.n	80019ea <SPI_EndRxTxTransaction+0x26>

08001a2c <HAL_SPI_Init>:
{
 8001a2c:	b570      	push	{r4, r5, r6, lr}
 8001a2e:	1e04      	subs	r4, r0, #0
  if (hspi == NULL)
 8001a30:	d05e      	beq.n	8001af0 <HAL_SPI_Init+0xc4>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a36:	335d      	adds	r3, #93	; 0x5d
 8001a38:	5cc3      	ldrb	r3, [r0, r3]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d04c      	beq.n	8001ad8 <HAL_SPI_Init+0xac>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001a3e:	2202      	movs	r2, #2
 8001a40:	235d      	movs	r3, #93	; 0x5d
 8001a42:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 8001a44:	6822      	ldr	r2, [r4, #0]
 8001a46:	6813      	ldr	r3, [r2, #0]
 8001a48:	2140      	movs	r1, #64	; 0x40
 8001a4a:	438b      	bics	r3, r1
 8001a4c:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a4e:	68e3      	ldr	r3, [r4, #12]
 8001a50:	22e0      	movs	r2, #224	; 0xe0
 8001a52:	00d2      	lsls	r2, r2, #3
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d945      	bls.n	8001ae4 <HAL_SPI_Init+0xb8>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001a58:	2100      	movs	r1, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001a5a:	22f0      	movs	r2, #240	; 0xf0
 8001a5c:	0112      	lsls	r2, r2, #4
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d005      	beq.n	8001a6e <HAL_SPI_Init+0x42>
 8001a62:	22e0      	movs	r2, #224	; 0xe0
 8001a64:	00d2      	lsls	r2, r2, #3
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d001      	beq.n	8001a6e <HAL_SPI_Init+0x42>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001a6e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001a70:	2a00      	cmp	r2, #0
 8001a72:	d105      	bne.n	8001a80 <HAL_SPI_Init+0x54>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a74:	22e0      	movs	r2, #224	; 0xe0
 8001a76:	00d2      	lsls	r2, r2, #3
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d936      	bls.n	8001aea <HAL_SPI_Init+0xbe>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001a80:	6822      	ldr	r2, [r4, #0]
 8001a82:	6863      	ldr	r3, [r4, #4]
 8001a84:	68a0      	ldr	r0, [r4, #8]
 8001a86:	4303      	orrs	r3, r0
 8001a88:	6920      	ldr	r0, [r4, #16]
 8001a8a:	4303      	orrs	r3, r0
 8001a8c:	6960      	ldr	r0, [r4, #20]
 8001a8e:	4303      	orrs	r3, r0
 8001a90:	2080      	movs	r0, #128	; 0x80
 8001a92:	0080      	lsls	r0, r0, #2
 8001a94:	69a5      	ldr	r5, [r4, #24]
 8001a96:	4028      	ands	r0, r5
 8001a98:	4303      	orrs	r3, r0
 8001a9a:	69e0      	ldr	r0, [r4, #28]
 8001a9c:	4303      	orrs	r3, r0
 8001a9e:	6a20      	ldr	r0, [r4, #32]
 8001aa0:	4303      	orrs	r3, r0
 8001aa2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001aa4:	4303      	orrs	r3, r0
 8001aa6:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001aa8:	6822      	ldr	r2, [r4, #0]
 8001aaa:	8b60      	ldrh	r0, [r4, #26]
 8001aac:	2304      	movs	r3, #4
 8001aae:	4003      	ands	r3, r0
 8001ab0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001ab2:	4303      	orrs	r3, r0
 8001ab4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001ab6:	4303      	orrs	r3, r0
 8001ab8:	68e0      	ldr	r0, [r4, #12]
 8001aba:	4303      	orrs	r3, r0
 8001abc:	430b      	orrs	r3, r1
 8001abe:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001ac0:	6822      	ldr	r2, [r4, #0]
 8001ac2:	69d3      	ldr	r3, [r2, #28]
 8001ac4:	490b      	ldr	r1, [pc, #44]	; (8001af4 <HAL_SPI_Init+0xc8>)
 8001ac6:	400b      	ands	r3, r1
 8001ac8:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001ace:	2201      	movs	r2, #1
 8001ad0:	335d      	adds	r3, #93	; 0x5d
 8001ad2:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8001ad4:	2000      	movs	r0, #0
}
 8001ad6:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 8001ad8:	2200      	movs	r2, #0
 8001ada:	335c      	adds	r3, #92	; 0x5c
 8001adc:	54c2      	strb	r2, [r0, r3]
    HAL_SPI_MspInit(hspi);
 8001ade:	f002 f803 	bl	8003ae8 <HAL_SPI_MspInit>
 8001ae2:	e7ac      	b.n	8001a3e <HAL_SPI_Init+0x12>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001ae4:	2180      	movs	r1, #128	; 0x80
 8001ae6:	0149      	lsls	r1, r1, #5
 8001ae8:	e7b7      	b.n	8001a5a <HAL_SPI_Init+0x2e>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001aea:	2301      	movs	r3, #1
 8001aec:	6323      	str	r3, [r4, #48]	; 0x30
 8001aee:	e7c7      	b.n	8001a80 <HAL_SPI_Init+0x54>
    return HAL_ERROR;
 8001af0:	2001      	movs	r0, #1
 8001af2:	e7f0      	b.n	8001ad6 <HAL_SPI_Init+0xaa>
 8001af4:	fffff7ff 	.word	0xfffff7ff

08001af8 <HAL_SPI_Transmit>:
{
 8001af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001afa:	b085      	sub	sp, #20
 8001afc:	0004      	movs	r4, r0
 8001afe:	000d      	movs	r5, r1
 8001b00:	0016      	movs	r6, r2
 8001b02:	001f      	movs	r7, r3
  __HAL_LOCK(hspi);
 8001b04:	235c      	movs	r3, #92	; 0x5c
 8001b06:	5cc3      	ldrb	r3, [r0, r3]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d102      	bne.n	8001b12 <HAL_SPI_Transmit+0x1a>
 8001b0c:	2002      	movs	r0, #2
}
 8001b0e:	b005      	add	sp, #20
 8001b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 8001b12:	2201      	movs	r2, #1
 8001b14:	235c      	movs	r3, #92	; 0x5c
 8001b16:	54c2      	strb	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8001b18:	f7fe fc96 	bl	8000448 <HAL_GetTick>
 8001b1c:	9001      	str	r0, [sp, #4]
  if (hspi->State != HAL_SPI_STATE_READY)
 8001b1e:	235d      	movs	r3, #93	; 0x5d
 8001b20:	5ce3      	ldrb	r3, [r4, r3]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d007      	beq.n	8001b36 <HAL_SPI_Transmit+0x3e>
    errorcode = HAL_BUSY;
 8001b26:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8001b28:	2201      	movs	r2, #1
 8001b2a:	235d      	movs	r3, #93	; 0x5d
 8001b2c:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(hspi);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	3b01      	subs	r3, #1
 8001b32:	54e2      	strb	r2, [r4, r3]
  return errorcode;
 8001b34:	e7eb      	b.n	8001b0e <HAL_SPI_Transmit+0x16>
  if ((pData == NULL) || (Size == 0U))
 8001b36:	2d00      	cmp	r5, #0
 8001b38:	d100      	bne.n	8001b3c <HAL_SPI_Transmit+0x44>
 8001b3a:	e0b0      	b.n	8001c9e <HAL_SPI_Transmit+0x1a6>
 8001b3c:	2e00      	cmp	r6, #0
 8001b3e:	d100      	bne.n	8001b42 <HAL_SPI_Transmit+0x4a>
 8001b40:	e0af      	b.n	8001ca2 <HAL_SPI_Transmit+0x1aa>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001b42:	2203      	movs	r2, #3
 8001b44:	335c      	adds	r3, #92	; 0x5c
 8001b46:	54e2      	strb	r2, [r4, r3]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001b4c:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8001b4e:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8001b50:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001b52:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8001b54:	3241      	adds	r2, #65	; 0x41
 8001b56:	52a3      	strh	r3, [r4, r2]
  hspi->RxXferCount = 0U;
 8001b58:	3202      	adds	r2, #2
 8001b5a:	52a3      	strh	r3, [r4, r2]
  hspi->TxISR       = NULL;
 8001b5c:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8001b5e:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b60:	2380      	movs	r3, #128	; 0x80
 8001b62:	021b      	lsls	r3, r3, #8
 8001b64:	68a2      	ldr	r2, [r4, #8]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d01c      	beq.n	8001ba4 <HAL_SPI_Transmit+0xac>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001b6a:	6823      	ldr	r3, [r4, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	0652      	lsls	r2, r2, #25
 8001b70:	d403      	bmi.n	8001b7a <HAL_SPI_Transmit+0x82>
    __HAL_SPI_ENABLE(hspi);
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	2140      	movs	r1, #64	; 0x40
 8001b76:	430a      	orrs	r2, r1
 8001b78:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b7a:	23e0      	movs	r3, #224	; 0xe0
 8001b7c:	00db      	lsls	r3, r3, #3
 8001b7e:	68e2      	ldr	r2, [r4, #12]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d931      	bls.n	8001be8 <HAL_SPI_Transmit+0xf0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001b84:	6863      	ldr	r3, [r4, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d003      	beq.n	8001b92 <HAL_SPI_Transmit+0x9a>
 8001b8a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d11a      	bne.n	8001bc8 <HAL_SPI_Transmit+0xd0>
      hspi->Instance->DR = *((uint16_t *)pData);
 8001b92:	6823      	ldr	r3, [r4, #0]
 8001b94:	882a      	ldrh	r2, [r5, #0]
 8001b96:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8001b98:	3502      	adds	r5, #2
      hspi->TxXferCount--;
 8001b9a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001b9c:	3b01      	subs	r3, #1
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001ba2:	e011      	b.n	8001bc8 <HAL_SPI_Transmit+0xd0>
    SPI_1LINE_TX(hspi);
 8001ba4:	6822      	ldr	r2, [r4, #0]
 8001ba6:	6811      	ldr	r1, [r2, #0]
 8001ba8:	2380      	movs	r3, #128	; 0x80
 8001baa:	01db      	lsls	r3, r3, #7
 8001bac:	430b      	orrs	r3, r1
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	e7db      	b.n	8001b6a <HAL_SPI_Transmit+0x72>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001bb2:	2f00      	cmp	r7, #0
 8001bb4:	d100      	bne.n	8001bb8 <HAL_SPI_Transmit+0xc0>
 8001bb6:	e076      	b.n	8001ca6 <HAL_SPI_Transmit+0x1ae>
 8001bb8:	1c7b      	adds	r3, r7, #1
 8001bba:	d005      	beq.n	8001bc8 <HAL_SPI_Transmit+0xd0>
 8001bbc:	f7fe fc44 	bl	8000448 <HAL_GetTick>
 8001bc0:	9b01      	ldr	r3, [sp, #4]
 8001bc2:	1ac0      	subs	r0, r0, r3
 8001bc4:	4287      	cmp	r7, r0
 8001bc6:	d970      	bls.n	8001caa <HAL_SPI_Transmit+0x1b2>
    while (hspi->TxXferCount > 0U)
 8001bc8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d04e      	beq.n	8001c6e <HAL_SPI_Transmit+0x176>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001bd0:	6823      	ldr	r3, [r4, #0]
 8001bd2:	689a      	ldr	r2, [r3, #8]
 8001bd4:	0792      	lsls	r2, r2, #30
 8001bd6:	d5ec      	bpl.n	8001bb2 <HAL_SPI_Transmit+0xba>
        hspi->Instance->DR = *((uint16_t *)pData);
 8001bd8:	882a      	ldrh	r2, [r5, #0]
 8001bda:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8001bdc:	3502      	adds	r5, #2
        hspi->TxXferCount--;
 8001bde:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001be0:	3b01      	subs	r3, #1
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001be6:	e7ef      	b.n	8001bc8 <HAL_SPI_Transmit+0xd0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001be8:	6863      	ldr	r3, [r4, #4]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <HAL_SPI_Transmit+0xfe>
 8001bee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d127      	bne.n	8001c46 <HAL_SPI_Transmit+0x14e>
      if (hspi->TxXferCount > 1U)
 8001bf6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d908      	bls.n	8001c10 <HAL_SPI_Transmit+0x118>
        hspi->Instance->DR = *((uint16_t *)pData);
 8001bfe:	6823      	ldr	r3, [r4, #0]
 8001c00:	882a      	ldrh	r2, [r5, #0]
 8001c02:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8001c04:	3502      	adds	r5, #2
        hspi->TxXferCount -= 2U;
 8001c06:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001c08:	3b02      	subs	r3, #2
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001c0e:	e01a      	b.n	8001c46 <HAL_SPI_Transmit+0x14e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8001c10:	782b      	ldrb	r3, [r5, #0]
 8001c12:	6822      	ldr	r2, [r4, #0]
 8001c14:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8001c16:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8001c1e:	3501      	adds	r5, #1
 8001c20:	e011      	b.n	8001c46 <HAL_SPI_Transmit+0x14e>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8001c22:	782a      	ldrb	r2, [r5, #0]
 8001c24:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 8001c26:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001c28:	3b01      	subs	r3, #1
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	87e3      	strh	r3, [r4, #62]	; 0x3e
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8001c2e:	3501      	adds	r5, #1
 8001c30:	e009      	b.n	8001c46 <HAL_SPI_Transmit+0x14e>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001c32:	2f00      	cmp	r7, #0
 8001c34:	d03b      	beq.n	8001cae <HAL_SPI_Transmit+0x1b6>
 8001c36:	1c7b      	adds	r3, r7, #1
 8001c38:	d005      	beq.n	8001c46 <HAL_SPI_Transmit+0x14e>
 8001c3a:	f7fe fc05 	bl	8000448 <HAL_GetTick>
 8001c3e:	9b01      	ldr	r3, [sp, #4]
 8001c40:	1ac0      	subs	r0, r0, r3
 8001c42:	4287      	cmp	r7, r0
 8001c44:	d935      	bls.n	8001cb2 <HAL_SPI_Transmit+0x1ba>
    while (hspi->TxXferCount > 0U)
 8001c46:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d00f      	beq.n	8001c6e <HAL_SPI_Transmit+0x176>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c4e:	6823      	ldr	r3, [r4, #0]
 8001c50:	689a      	ldr	r2, [r3, #8]
 8001c52:	0792      	lsls	r2, r2, #30
 8001c54:	d5ed      	bpl.n	8001c32 <HAL_SPI_Transmit+0x13a>
        if (hspi->TxXferCount > 1U)
 8001c56:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001c58:	b292      	uxth	r2, r2
 8001c5a:	2a01      	cmp	r2, #1
 8001c5c:	d9e1      	bls.n	8001c22 <HAL_SPI_Transmit+0x12a>
          hspi->Instance->DR = *((uint16_t *)pData);
 8001c5e:	882a      	ldrh	r2, [r5, #0]
 8001c60:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8001c62:	3502      	adds	r5, #2
          hspi->TxXferCount -= 2U;
 8001c64:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001c66:	3b02      	subs	r3, #2
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001c6c:	e7eb      	b.n	8001c46 <HAL_SPI_Transmit+0x14e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001c6e:	9a01      	ldr	r2, [sp, #4]
 8001c70:	0039      	movs	r1, r7
 8001c72:	0020      	movs	r0, r4
 8001c74:	f7ff fea6 	bl	80019c4 <SPI_EndRxTxTransaction>
 8001c78:	2800      	cmp	r0, #0
 8001c7a:	d001      	beq.n	8001c80 <HAL_SPI_Transmit+0x188>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001c7c:	2320      	movs	r3, #32
 8001c7e:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001c80:	68a3      	ldr	r3, [r4, #8]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d106      	bne.n	8001c94 <HAL_SPI_Transmit+0x19c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001c86:	9303      	str	r3, [sp, #12]
 8001c88:	6823      	ldr	r3, [r4, #0]
 8001c8a:	68da      	ldr	r2, [r3, #12]
 8001c8c:	9203      	str	r2, [sp, #12]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	9303      	str	r3, [sp, #12]
 8001c92:	9b03      	ldr	r3, [sp, #12]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001c94:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d10d      	bne.n	8001cb6 <HAL_SPI_Transmit+0x1be>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	e744      	b.n	8001b28 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8001c9e:	2001      	movs	r0, #1
 8001ca0:	e742      	b.n	8001b28 <HAL_SPI_Transmit+0x30>
 8001ca2:	2001      	movs	r0, #1
 8001ca4:	e740      	b.n	8001b28 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8001ca6:	2003      	movs	r0, #3
 8001ca8:	e73e      	b.n	8001b28 <HAL_SPI_Transmit+0x30>
 8001caa:	2003      	movs	r0, #3
 8001cac:	e73c      	b.n	8001b28 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8001cae:	2003      	movs	r0, #3
 8001cb0:	e73a      	b.n	8001b28 <HAL_SPI_Transmit+0x30>
 8001cb2:	2003      	movs	r0, #3
 8001cb4:	e738      	b.n	8001b28 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	e736      	b.n	8001b28 <HAL_SPI_Transmit+0x30>
	...

08001cbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001cbc:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001cbe:	6a03      	ldr	r3, [r0, #32]
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	4393      	bics	r3, r2
 8001cc4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001cc6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001cc8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001cca:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001ccc:	2573      	movs	r5, #115	; 0x73
 8001cce:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001cd0:	680d      	ldr	r5, [r1, #0]
 8001cd2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001cd4:	2502      	movs	r5, #2
 8001cd6:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001cd8:	688d      	ldr	r5, [r1, #8]
 8001cda:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001cdc:	4d12      	ldr	r5, [pc, #72]	; (8001d28 <TIM_OC1_SetConfig+0x6c>)
 8001cde:	42a8      	cmp	r0, r5
 8001ce0:	d014      	beq.n	8001d0c <TIM_OC1_SetConfig+0x50>
 8001ce2:	4d12      	ldr	r5, [pc, #72]	; (8001d2c <TIM_OC1_SetConfig+0x70>)
 8001ce4:	42a8      	cmp	r0, r5
 8001ce6:	d011      	beq.n	8001d0c <TIM_OC1_SetConfig+0x50>
 8001ce8:	4d11      	ldr	r5, [pc, #68]	; (8001d30 <TIM_OC1_SetConfig+0x74>)
 8001cea:	42a8      	cmp	r0, r5
 8001cec:	d00e      	beq.n	8001d0c <TIM_OC1_SetConfig+0x50>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001cee:	4d0e      	ldr	r5, [pc, #56]	; (8001d28 <TIM_OC1_SetConfig+0x6c>)
 8001cf0:	42a8      	cmp	r0, r5
 8001cf2:	d012      	beq.n	8001d1a <TIM_OC1_SetConfig+0x5e>
 8001cf4:	4d0d      	ldr	r5, [pc, #52]	; (8001d2c <TIM_OC1_SetConfig+0x70>)
 8001cf6:	42a8      	cmp	r0, r5
 8001cf8:	d00f      	beq.n	8001d1a <TIM_OC1_SetConfig+0x5e>
 8001cfa:	4d0d      	ldr	r5, [pc, #52]	; (8001d30 <TIM_OC1_SetConfig+0x74>)
 8001cfc:	42a8      	cmp	r0, r5
 8001cfe:	d00c      	beq.n	8001d1a <TIM_OC1_SetConfig+0x5e>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d00:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001d02:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001d04:	684a      	ldr	r2, [r1, #4]
 8001d06:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d08:	6203      	str	r3, [r0, #32]
}
 8001d0a:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC1NP;
 8001d0c:	2508      	movs	r5, #8
 8001d0e:	43ab      	bics	r3, r5
    tmpccer |= OC_Config->OCNPolarity;
 8001d10:	68cd      	ldr	r5, [r1, #12]
 8001d12:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8001d14:	2504      	movs	r5, #4
 8001d16:	43ab      	bics	r3, r5
 8001d18:	e7e9      	b.n	8001cee <TIM_OC1_SetConfig+0x32>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001d1a:	4d06      	ldr	r5, [pc, #24]	; (8001d34 <TIM_OC1_SetConfig+0x78>)
 8001d1c:	402c      	ands	r4, r5
    tmpcr2 |= OC_Config->OCIdleState;
 8001d1e:	694d      	ldr	r5, [r1, #20]
 8001d20:	432c      	orrs	r4, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8001d22:	698d      	ldr	r5, [r1, #24]
 8001d24:	432c      	orrs	r4, r5
 8001d26:	e7eb      	b.n	8001d00 <TIM_OC1_SetConfig+0x44>
 8001d28:	40012c00 	.word	0x40012c00
 8001d2c:	40014400 	.word	0x40014400
 8001d30:	40014800 	.word	0x40014800
 8001d34:	fffffcff 	.word	0xfffffcff

08001d38 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001d38:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001d3a:	6a03      	ldr	r3, [r0, #32]
 8001d3c:	4a19      	ldr	r2, [pc, #100]	; (8001da4 <TIM_OC3_SetConfig+0x6c>)
 8001d3e:	4013      	ands	r3, r2
 8001d40:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d42:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d44:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001d46:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001d48:	3275      	adds	r2, #117	; 0x75
 8001d4a:	32ff      	adds	r2, #255	; 0xff
 8001d4c:	4394      	bics	r4, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001d4e:	680a      	ldr	r2, [r1, #0]
 8001d50:	4314      	orrs	r4, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001d52:	4a15      	ldr	r2, [pc, #84]	; (8001da8 <TIM_OC3_SetConfig+0x70>)
 8001d54:	4013      	ands	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001d56:	688a      	ldr	r2, [r1, #8]
 8001d58:	0212      	lsls	r2, r2, #8
 8001d5a:	4313      	orrs	r3, r2

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001d5c:	4a13      	ldr	r2, [pc, #76]	; (8001dac <TIM_OC3_SetConfig+0x74>)
 8001d5e:	4290      	cmp	r0, r2
 8001d60:	d00e      	beq.n	8001d80 <TIM_OC3_SetConfig+0x48>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001d62:	4a12      	ldr	r2, [pc, #72]	; (8001dac <TIM_OC3_SetConfig+0x74>)
 8001d64:	4290      	cmp	r0, r2
 8001d66:	d013      	beq.n	8001d90 <TIM_OC3_SetConfig+0x58>
 8001d68:	4a11      	ldr	r2, [pc, #68]	; (8001db0 <TIM_OC3_SetConfig+0x78>)
 8001d6a:	4290      	cmp	r0, r2
 8001d6c:	d010      	beq.n	8001d90 <TIM_OC3_SetConfig+0x58>
 8001d6e:	4a11      	ldr	r2, [pc, #68]	; (8001db4 <TIM_OC3_SetConfig+0x7c>)
 8001d70:	4290      	cmp	r0, r2
 8001d72:	d00d      	beq.n	8001d90 <TIM_OC3_SetConfig+0x58>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d74:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001d76:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001d78:	684a      	ldr	r2, [r1, #4]
 8001d7a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d7c:	6203      	str	r3, [r0, #32]
}
 8001d7e:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 8001d80:	4a0d      	ldr	r2, [pc, #52]	; (8001db8 <TIM_OC3_SetConfig+0x80>)
 8001d82:	4013      	ands	r3, r2
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001d84:	68ca      	ldr	r2, [r1, #12]
 8001d86:	0212      	lsls	r2, r2, #8
 8001d88:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC3NE;
 8001d8a:	4a0c      	ldr	r2, [pc, #48]	; (8001dbc <TIM_OC3_SetConfig+0x84>)
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	e7e8      	b.n	8001d62 <TIM_OC3_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001d90:	4a0b      	ldr	r2, [pc, #44]	; (8001dc0 <TIM_OC3_SetConfig+0x88>)
 8001d92:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001d94:	694a      	ldr	r2, [r1, #20]
 8001d96:	0112      	lsls	r2, r2, #4
 8001d98:	4315      	orrs	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001d9a:	698a      	ldr	r2, [r1, #24]
 8001d9c:	0112      	lsls	r2, r2, #4
 8001d9e:	4315      	orrs	r5, r2
 8001da0:	e7e8      	b.n	8001d74 <TIM_OC3_SetConfig+0x3c>
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	fffffeff 	.word	0xfffffeff
 8001da8:	fffffdff 	.word	0xfffffdff
 8001dac:	40012c00 	.word	0x40012c00
 8001db0:	40014400 	.word	0x40014400
 8001db4:	40014800 	.word	0x40014800
 8001db8:	fffff7ff 	.word	0xfffff7ff
 8001dbc:	fffffbff 	.word	0xfffffbff
 8001dc0:	ffffcfff 	.word	0xffffcfff

08001dc4 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001dc4:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001dc6:	6a03      	ldr	r3, [r0, #32]
 8001dc8:	4a12      	ldr	r2, [pc, #72]	; (8001e14 <TIM_OC4_SetConfig+0x50>)
 8001dca:	4013      	ands	r3, r2
 8001dcc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001dce:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001dd0:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001dd2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001dd4:	4c10      	ldr	r4, [pc, #64]	; (8001e18 <TIM_OC4_SetConfig+0x54>)
 8001dd6:	4022      	ands	r2, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001dd8:	680c      	ldr	r4, [r1, #0]
 8001dda:	0224      	lsls	r4, r4, #8
 8001ddc:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001dde:	4c0f      	ldr	r4, [pc, #60]	; (8001e1c <TIM_OC4_SetConfig+0x58>)
 8001de0:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001de2:	688c      	ldr	r4, [r1, #8]
 8001de4:	0324      	lsls	r4, r4, #12
 8001de6:	4323      	orrs	r3, r4

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001de8:	4c0d      	ldr	r4, [pc, #52]	; (8001e20 <TIM_OC4_SetConfig+0x5c>)
 8001dea:	42a0      	cmp	r0, r4
 8001dec:	d00b      	beq.n	8001e06 <TIM_OC4_SetConfig+0x42>
 8001dee:	4c0d      	ldr	r4, [pc, #52]	; (8001e24 <TIM_OC4_SetConfig+0x60>)
 8001df0:	42a0      	cmp	r0, r4
 8001df2:	d008      	beq.n	8001e06 <TIM_OC4_SetConfig+0x42>
 8001df4:	4c0c      	ldr	r4, [pc, #48]	; (8001e28 <TIM_OC4_SetConfig+0x64>)
 8001df6:	42a0      	cmp	r0, r4
 8001df8:	d005      	beq.n	8001e06 <TIM_OC4_SetConfig+0x42>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001dfa:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001dfc:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001dfe:	684a      	ldr	r2, [r1, #4]
 8001e00:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e02:	6203      	str	r3, [r0, #32]
}
 8001e04:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001e06:	4c09      	ldr	r4, [pc, #36]	; (8001e2c <TIM_OC4_SetConfig+0x68>)
 8001e08:	402c      	ands	r4, r5
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001e0a:	694d      	ldr	r5, [r1, #20]
 8001e0c:	01ad      	lsls	r5, r5, #6
 8001e0e:	4325      	orrs	r5, r4
 8001e10:	e7f3      	b.n	8001dfa <TIM_OC4_SetConfig+0x36>
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	ffffefff 	.word	0xffffefff
 8001e18:	ffff8cff 	.word	0xffff8cff
 8001e1c:	ffffdfff 	.word	0xffffdfff
 8001e20:	40012c00 	.word	0x40012c00
 8001e24:	40014400 	.word	0x40014400
 8001e28:	40014800 	.word	0x40014800
 8001e2c:	ffffbfff 	.word	0xffffbfff

08001e30 <HAL_TIM_OnePulse_MspInit>:
}
 8001e30:	4770      	bx	lr

08001e32 <HAL_TIM_PeriodElapsedCallback>:
}
 8001e32:	4770      	bx	lr

08001e34 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8001e34:	4770      	bx	lr

08001e36 <HAL_TIM_IC_CaptureCallback>:
}
 8001e36:	4770      	bx	lr

08001e38 <HAL_TIM_TriggerCallback>:
}
 8001e38:	4770      	bx	lr

08001e3a <HAL_TIM_IRQHandler>:
{
 8001e3a:	b510      	push	{r4, lr}
 8001e3c:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e3e:	6803      	ldr	r3, [r0, #0]
 8001e40:	691a      	ldr	r2, [r3, #16]
 8001e42:	0792      	lsls	r2, r2, #30
 8001e44:	d50f      	bpl.n	8001e66 <HAL_TIM_IRQHandler+0x2c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001e46:	68da      	ldr	r2, [r3, #12]
 8001e48:	0792      	lsls	r2, r2, #30
 8001e4a:	d50c      	bpl.n	8001e66 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	4252      	negs	r2, r2
 8001e50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e52:	2301      	movs	r3, #1
 8001e54:	7703      	strb	r3, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e56:	6803      	ldr	r3, [r0, #0]
 8001e58:	699b      	ldr	r3, [r3, #24]
 8001e5a:	079b      	lsls	r3, r3, #30
 8001e5c:	d063      	beq.n	8001f26 <HAL_TIM_IRQHandler+0xec>
          HAL_TIM_IC_CaptureCallback(htim);
 8001e5e:	f7ff ffea 	bl	8001e36 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e62:	2300      	movs	r3, #0
 8001e64:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e66:	6823      	ldr	r3, [r4, #0]
 8001e68:	691a      	ldr	r2, [r3, #16]
 8001e6a:	0752      	lsls	r2, r2, #29
 8001e6c:	d512      	bpl.n	8001e94 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001e6e:	68da      	ldr	r2, [r3, #12]
 8001e70:	0752      	lsls	r2, r2, #29
 8001e72:	d50f      	bpl.n	8001e94 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e74:	2205      	movs	r2, #5
 8001e76:	4252      	negs	r2, r2
 8001e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e7e:	6823      	ldr	r3, [r4, #0]
 8001e80:	699a      	ldr	r2, [r3, #24]
 8001e82:	23c0      	movs	r3, #192	; 0xc0
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	421a      	tst	r2, r3
 8001e88:	d053      	beq.n	8001f32 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 8001e8a:	0020      	movs	r0, r4
 8001e8c:	f7ff ffd3 	bl	8001e36 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e90:	2300      	movs	r3, #0
 8001e92:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e94:	6823      	ldr	r3, [r4, #0]
 8001e96:	691a      	ldr	r2, [r3, #16]
 8001e98:	0712      	lsls	r2, r2, #28
 8001e9a:	d510      	bpl.n	8001ebe <HAL_TIM_IRQHandler+0x84>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001e9c:	68da      	ldr	r2, [r3, #12]
 8001e9e:	0712      	lsls	r2, r2, #28
 8001ea0:	d50d      	bpl.n	8001ebe <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ea2:	2209      	movs	r2, #9
 8001ea4:	4252      	negs	r2, r2
 8001ea6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ea8:	2304      	movs	r3, #4
 8001eaa:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001eac:	6823      	ldr	r3, [r4, #0]
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	079b      	lsls	r3, r3, #30
 8001eb2:	d045      	beq.n	8001f40 <HAL_TIM_IRQHandler+0x106>
        HAL_TIM_IC_CaptureCallback(htim);
 8001eb4:	0020      	movs	r0, r4
 8001eb6:	f7ff ffbe 	bl	8001e36 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ebe:	6823      	ldr	r3, [r4, #0]
 8001ec0:	691a      	ldr	r2, [r3, #16]
 8001ec2:	06d2      	lsls	r2, r2, #27
 8001ec4:	d512      	bpl.n	8001eec <HAL_TIM_IRQHandler+0xb2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001ec6:	68da      	ldr	r2, [r3, #12]
 8001ec8:	06d2      	lsls	r2, r2, #27
 8001eca:	d50f      	bpl.n	8001eec <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ecc:	2211      	movs	r2, #17
 8001ece:	4252      	negs	r2, r2
 8001ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ed2:	2308      	movs	r3, #8
 8001ed4:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ed6:	6823      	ldr	r3, [r4, #0]
 8001ed8:	69da      	ldr	r2, [r3, #28]
 8001eda:	23c0      	movs	r3, #192	; 0xc0
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	421a      	tst	r2, r3
 8001ee0:	d035      	beq.n	8001f4e <HAL_TIM_IRQHandler+0x114>
        HAL_TIM_IC_CaptureCallback(htim);
 8001ee2:	0020      	movs	r0, r4
 8001ee4:	f7ff ffa7 	bl	8001e36 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001eec:	6823      	ldr	r3, [r4, #0]
 8001eee:	691a      	ldr	r2, [r3, #16]
 8001ef0:	07d2      	lsls	r2, r2, #31
 8001ef2:	d502      	bpl.n	8001efa <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001ef4:	68da      	ldr	r2, [r3, #12]
 8001ef6:	07d2      	lsls	r2, r2, #31
 8001ef8:	d430      	bmi.n	8001f5c <HAL_TIM_IRQHandler+0x122>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001efa:	6823      	ldr	r3, [r4, #0]
 8001efc:	691a      	ldr	r2, [r3, #16]
 8001efe:	0612      	lsls	r2, r2, #24
 8001f00:	d502      	bpl.n	8001f08 <HAL_TIM_IRQHandler+0xce>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001f02:	68da      	ldr	r2, [r3, #12]
 8001f04:	0612      	lsls	r2, r2, #24
 8001f06:	d430      	bmi.n	8001f6a <HAL_TIM_IRQHandler+0x130>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f08:	6823      	ldr	r3, [r4, #0]
 8001f0a:	691a      	ldr	r2, [r3, #16]
 8001f0c:	0652      	lsls	r2, r2, #25
 8001f0e:	d502      	bpl.n	8001f16 <HAL_TIM_IRQHandler+0xdc>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001f10:	68da      	ldr	r2, [r3, #12]
 8001f12:	0652      	lsls	r2, r2, #25
 8001f14:	d430      	bmi.n	8001f78 <HAL_TIM_IRQHandler+0x13e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f16:	6823      	ldr	r3, [r4, #0]
 8001f18:	691a      	ldr	r2, [r3, #16]
 8001f1a:	0692      	lsls	r2, r2, #26
 8001f1c:	d502      	bpl.n	8001f24 <HAL_TIM_IRQHandler+0xea>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	0692      	lsls	r2, r2, #26
 8001f22:	d430      	bmi.n	8001f86 <HAL_TIM_IRQHandler+0x14c>
}
 8001f24:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f26:	f7ff ff85 	bl	8001e34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f2a:	0020      	movs	r0, r4
 8001f2c:	f001 fd2c 	bl	8003988 <HAL_TIM_PWM_PulseFinishedCallback>
 8001f30:	e797      	b.n	8001e62 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f32:	0020      	movs	r0, r4
 8001f34:	f7ff ff7e 	bl	8001e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f38:	0020      	movs	r0, r4
 8001f3a:	f001 fd25 	bl	8003988 <HAL_TIM_PWM_PulseFinishedCallback>
 8001f3e:	e7a7      	b.n	8001e90 <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f40:	0020      	movs	r0, r4
 8001f42:	f7ff ff77 	bl	8001e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f46:	0020      	movs	r0, r4
 8001f48:	f001 fd1e 	bl	8003988 <HAL_TIM_PWM_PulseFinishedCallback>
 8001f4c:	e7b5      	b.n	8001eba <HAL_TIM_IRQHandler+0x80>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f4e:	0020      	movs	r0, r4
 8001f50:	f7ff ff70 	bl	8001e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f54:	0020      	movs	r0, r4
 8001f56:	f001 fd17 	bl	8003988 <HAL_TIM_PWM_PulseFinishedCallback>
 8001f5a:	e7c5      	b.n	8001ee8 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f5c:	2202      	movs	r2, #2
 8001f5e:	4252      	negs	r2, r2
 8001f60:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f62:	0020      	movs	r0, r4
 8001f64:	f7ff ff65 	bl	8001e32 <HAL_TIM_PeriodElapsedCallback>
 8001f68:	e7c7      	b.n	8001efa <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f6a:	2281      	movs	r2, #129	; 0x81
 8001f6c:	4252      	negs	r2, r2
 8001f6e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001f70:	0020      	movs	r0, r4
 8001f72:	f000 fbb0 	bl	80026d6 <HAL_TIMEx_BreakCallback>
 8001f76:	e7c7      	b.n	8001f08 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f78:	2241      	movs	r2, #65	; 0x41
 8001f7a:	4252      	negs	r2, r2
 8001f7c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001f7e:	0020      	movs	r0, r4
 8001f80:	f7ff ff5a 	bl	8001e38 <HAL_TIM_TriggerCallback>
 8001f84:	e7c7      	b.n	8001f16 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f86:	2221      	movs	r2, #33	; 0x21
 8001f88:	4252      	negs	r2, r2
 8001f8a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001f8c:	0020      	movs	r0, r4
 8001f8e:	f000 fba1 	bl	80026d4 <HAL_TIMEx_CommutationCallback>
}
 8001f92:	e7c7      	b.n	8001f24 <HAL_TIM_IRQHandler+0xea>

08001f94 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8001f94:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f96:	4a1b      	ldr	r2, [pc, #108]	; (8002004 <TIM_Base_SetConfig+0x70>)
 8001f98:	4290      	cmp	r0, r2
 8001f9a:	d02a      	beq.n	8001ff2 <TIM_Base_SetConfig+0x5e>
 8001f9c:	4a1a      	ldr	r2, [pc, #104]	; (8002008 <TIM_Base_SetConfig+0x74>)
 8001f9e:	4290      	cmp	r0, r2
 8001fa0:	d027      	beq.n	8001ff2 <TIM_Base_SetConfig+0x5e>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fa2:	4a18      	ldr	r2, [pc, #96]	; (8002004 <TIM_Base_SetConfig+0x70>)
 8001fa4:	4290      	cmp	r0, r2
 8001fa6:	d00b      	beq.n	8001fc0 <TIM_Base_SetConfig+0x2c>
 8001fa8:	4a17      	ldr	r2, [pc, #92]	; (8002008 <TIM_Base_SetConfig+0x74>)
 8001faa:	4290      	cmp	r0, r2
 8001fac:	d008      	beq.n	8001fc0 <TIM_Base_SetConfig+0x2c>
 8001fae:	4a17      	ldr	r2, [pc, #92]	; (800200c <TIM_Base_SetConfig+0x78>)
 8001fb0:	4290      	cmp	r0, r2
 8001fb2:	d005      	beq.n	8001fc0 <TIM_Base_SetConfig+0x2c>
 8001fb4:	4a16      	ldr	r2, [pc, #88]	; (8002010 <TIM_Base_SetConfig+0x7c>)
 8001fb6:	4290      	cmp	r0, r2
 8001fb8:	d002      	beq.n	8001fc0 <TIM_Base_SetConfig+0x2c>
 8001fba:	4a16      	ldr	r2, [pc, #88]	; (8002014 <TIM_Base_SetConfig+0x80>)
 8001fbc:	4290      	cmp	r0, r2
 8001fbe:	d103      	bne.n	8001fc8 <TIM_Base_SetConfig+0x34>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fc0:	4a15      	ldr	r2, [pc, #84]	; (8002018 <TIM_Base_SetConfig+0x84>)
 8001fc2:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fc4:	68ca      	ldr	r2, [r1, #12]
 8001fc6:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fc8:	2280      	movs	r2, #128	; 0x80
 8001fca:	4393      	bics	r3, r2
 8001fcc:	694a      	ldr	r2, [r1, #20]
 8001fce:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001fd0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fd2:	688b      	ldr	r3, [r1, #8]
 8001fd4:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001fd6:	680b      	ldr	r3, [r1, #0]
 8001fd8:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fda:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <TIM_Base_SetConfig+0x70>)
 8001fdc:	4298      	cmp	r0, r3
 8001fde:	d00d      	beq.n	8001ffc <TIM_Base_SetConfig+0x68>
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	; (8002010 <TIM_Base_SetConfig+0x7c>)
 8001fe2:	4298      	cmp	r0, r3
 8001fe4:	d00a      	beq.n	8001ffc <TIM_Base_SetConfig+0x68>
 8001fe6:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <TIM_Base_SetConfig+0x80>)
 8001fe8:	4298      	cmp	r0, r3
 8001fea:	d007      	beq.n	8001ffc <TIM_Base_SetConfig+0x68>
  TIMx->EGR = TIM_EGR_UG;
 8001fec:	2301      	movs	r3, #1
 8001fee:	6143      	str	r3, [r0, #20]
}
 8001ff0:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ff2:	2270      	movs	r2, #112	; 0x70
 8001ff4:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8001ff6:	684a      	ldr	r2, [r1, #4]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	e7d2      	b.n	8001fa2 <TIM_Base_SetConfig+0xe>
    TIMx->RCR = Structure->RepetitionCounter;
 8001ffc:	690b      	ldr	r3, [r1, #16]
 8001ffe:	6303      	str	r3, [r0, #48]	; 0x30
 8002000:	e7f4      	b.n	8001fec <TIM_Base_SetConfig+0x58>
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	40012c00 	.word	0x40012c00
 8002008:	40000400 	.word	0x40000400
 800200c:	40002000 	.word	0x40002000
 8002010:	40014400 	.word	0x40014400
 8002014:	40014800 	.word	0x40014800
 8002018:	fffffcff 	.word	0xfffffcff

0800201c <HAL_TIM_Base_Init>:
{
 800201c:	b570      	push	{r4, r5, r6, lr}
 800201e:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 8002020:	d014      	beq.n	800204c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002022:	233d      	movs	r3, #61	; 0x3d
 8002024:	5cc3      	ldrb	r3, [r0, r3]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00a      	beq.n	8002040 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 800202a:	253d      	movs	r5, #61	; 0x3d
 800202c:	2302      	movs	r3, #2
 800202e:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002030:	1d21      	adds	r1, r4, #4
 8002032:	6820      	ldr	r0, [r4, #0]
 8002034:	f7ff ffae 	bl	8001f94 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002038:	2301      	movs	r3, #1
 800203a:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800203c:	2000      	movs	r0, #0
}
 800203e:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8002040:	2200      	movs	r2, #0
 8002042:	333c      	adds	r3, #60	; 0x3c
 8002044:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8002046:	f001 fdd1 	bl	8003bec <HAL_TIM_Base_MspInit>
 800204a:	e7ee      	b.n	800202a <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 800204c:	2001      	movs	r0, #1
 800204e:	e7f6      	b.n	800203e <HAL_TIM_Base_Init+0x22>

08002050 <HAL_TIM_PWM_Init>:
{
 8002050:	b570      	push	{r4, r5, r6, lr}
 8002052:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 8002054:	d014      	beq.n	8002080 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002056:	233d      	movs	r3, #61	; 0x3d
 8002058:	5cc3      	ldrb	r3, [r0, r3]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00a      	beq.n	8002074 <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 800205e:	253d      	movs	r5, #61	; 0x3d
 8002060:	2302      	movs	r3, #2
 8002062:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002064:	1d21      	adds	r1, r4, #4
 8002066:	6820      	ldr	r0, [r4, #0]
 8002068:	f7ff ff94 	bl	8001f94 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800206c:	2301      	movs	r3, #1
 800206e:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8002070:	2000      	movs	r0, #0
}
 8002072:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8002074:	2200      	movs	r2, #0
 8002076:	333c      	adds	r3, #60	; 0x3c
 8002078:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 800207a:	f001 fd67 	bl	8003b4c <HAL_TIM_PWM_MspInit>
 800207e:	e7ee      	b.n	800205e <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 8002080:	2001      	movs	r0, #1
 8002082:	e7f6      	b.n	8002072 <HAL_TIM_PWM_Init+0x22>

08002084 <HAL_TIM_OnePulse_Init>:
{
 8002084:	b570      	push	{r4, r5, r6, lr}
 8002086:	0004      	movs	r4, r0
 8002088:	000e      	movs	r6, r1
  if(htim == NULL)
 800208a:	2800      	cmp	r0, #0
 800208c:	d01d      	beq.n	80020ca <HAL_TIM_OnePulse_Init+0x46>
  if(htim->State == HAL_TIM_STATE_RESET)
 800208e:	233d      	movs	r3, #61	; 0x3d
 8002090:	5cc3      	ldrb	r3, [r0, r3]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d013      	beq.n	80020be <HAL_TIM_OnePulse_Init+0x3a>
  htim->State= HAL_TIM_STATE_BUSY;
 8002096:	253d      	movs	r5, #61	; 0x3d
 8002098:	2302      	movs	r3, #2
 800209a:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800209c:	1d21      	adds	r1, r4, #4
 800209e:	6820      	ldr	r0, [r4, #0]
 80020a0:	f7ff ff78 	bl	8001f94 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80020a4:	6822      	ldr	r2, [r4, #0]
 80020a6:	6813      	ldr	r3, [r2, #0]
 80020a8:	2108      	movs	r1, #8
 80020aa:	438b      	bics	r3, r1
 80020ac:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	6819      	ldr	r1, [r3, #0]
 80020b2:	4331      	orrs	r1, r6
 80020b4:	6019      	str	r1, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 80020b6:	2301      	movs	r3, #1
 80020b8:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80020ba:	2000      	movs	r0, #0
}
 80020bc:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80020be:	2200      	movs	r2, #0
 80020c0:	333c      	adds	r3, #60	; 0x3c
 80020c2:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_OnePulse_MspInit(htim);
 80020c4:	f7ff feb4 	bl	8001e30 <HAL_TIM_OnePulse_MspInit>
 80020c8:	e7e5      	b.n	8002096 <HAL_TIM_OnePulse_Init+0x12>
    return HAL_ERROR;
 80020ca:	2001      	movs	r0, #1
 80020cc:	e7f6      	b.n	80020bc <HAL_TIM_OnePulse_Init+0x38>
	...

080020d0 <HAL_TIM_Encoder_Init>:
{
 80020d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020d2:	46c6      	mov	lr, r8
 80020d4:	b500      	push	{lr}
 80020d6:	0004      	movs	r4, r0
 80020d8:	000d      	movs	r5, r1
  if(htim == NULL)
 80020da:	2800      	cmp	r0, #0
 80020dc:	d043      	beq.n	8002166 <HAL_TIM_Encoder_Init+0x96>
  if(htim->State == HAL_TIM_STATE_RESET)
 80020de:	233d      	movs	r3, #61	; 0x3d
 80020e0:	5cc3      	ldrb	r3, [r0, r3]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d039      	beq.n	800215a <HAL_TIM_Encoder_Init+0x8a>
  htim->State= HAL_TIM_STATE_BUSY;
 80020e6:	263d      	movs	r6, #61	; 0x3d
 80020e8:	2302      	movs	r3, #2
 80020ea:	55a3      	strb	r3, [r4, r6]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80020ec:	0021      	movs	r1, r4
 80020ee:	c904      	ldmia	r1!, {r2}
 80020f0:	6893      	ldr	r3, [r2, #8]
 80020f2:	2007      	movs	r0, #7
 80020f4:	4383      	bics	r3, r0
 80020f6:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020f8:	6820      	ldr	r0, [r4, #0]
 80020fa:	f7ff ff4b 	bl	8001f94 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 80020fe:	6821      	ldr	r1, [r4, #0]
 8002100:	6888      	ldr	r0, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8002102:	698b      	ldr	r3, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8002104:	6a0a      	ldr	r2, [r1, #32]
 8002106:	4690      	mov	r8, r2
  tmpsmcr |= sConfig->EncoderMode;
 8002108:	682f      	ldr	r7, [r5, #0]
 800210a:	4338      	orrs	r0, r7
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800210c:	4f17      	ldr	r7, [pc, #92]	; (800216c <HAL_TIM_Encoder_Init+0x9c>)
 800210e:	403b      	ands	r3, r7
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002110:	69af      	ldr	r7, [r5, #24]
 8002112:	023f      	lsls	r7, r7, #8
 8002114:	68aa      	ldr	r2, [r5, #8]
 8002116:	4317      	orrs	r7, r2
 8002118:	433b      	orrs	r3, r7
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800211a:	4f15      	ldr	r7, [pc, #84]	; (8002170 <HAL_TIM_Encoder_Init+0xa0>)
 800211c:	403b      	ands	r3, r7
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800211e:	69ea      	ldr	r2, [r5, #28]
 8002120:	0217      	lsls	r7, r2, #8
 8002122:	68ea      	ldr	r2, [r5, #12]
 8002124:	4317      	orrs	r7, r2
 8002126:	433b      	orrs	r3, r7
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002128:	692a      	ldr	r2, [r5, #16]
 800212a:	0117      	lsls	r7, r2, #4
 800212c:	6a2a      	ldr	r2, [r5, #32]
 800212e:	0312      	lsls	r2, r2, #12
 8002130:	4317      	orrs	r7, r2
 8002132:	433b      	orrs	r3, r7
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002134:	27aa      	movs	r7, #170	; 0xaa
 8002136:	4642      	mov	r2, r8
 8002138:	43ba      	bics	r2, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800213a:	686f      	ldr	r7, [r5, #4]
 800213c:	696d      	ldr	r5, [r5, #20]
 800213e:	012d      	lsls	r5, r5, #4
 8002140:	433d      	orrs	r5, r7
 8002142:	432a      	orrs	r2, r5
  htim->Instance->SMCR = tmpsmcr;
 8002144:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8002146:	6821      	ldr	r1, [r4, #0]
 8002148:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 800214a:	6823      	ldr	r3, [r4, #0]
 800214c:	621a      	str	r2, [r3, #32]
  htim->State= HAL_TIM_STATE_READY;
 800214e:	2301      	movs	r3, #1
 8002150:	55a3      	strb	r3, [r4, r6]
  return HAL_OK;
 8002152:	2000      	movs	r0, #0
}
 8002154:	bc04      	pop	{r2}
 8002156:	4690      	mov	r8, r2
 8002158:	bdf0      	pop	{r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800215a:	2200      	movs	r2, #0
 800215c:	333c      	adds	r3, #60	; 0x3c
 800215e:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Encoder_MspInit(htim);
 8002160:	f001 fd14 	bl	8003b8c <HAL_TIM_Encoder_MspInit>
 8002164:	e7bf      	b.n	80020e6 <HAL_TIM_Encoder_Init+0x16>
    return HAL_ERROR;
 8002166:	2001      	movs	r0, #1
 8002168:	e7f4      	b.n	8002154 <HAL_TIM_Encoder_Init+0x84>
 800216a:	46c0      	nop			; (mov r8, r8)
 800216c:	fffffcfc 	.word	0xfffffcfc
 8002170:	ffff0303 	.word	0xffff0303

08002174 <TIM_OC2_SetConfig>:
{
 8002174:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002176:	6a03      	ldr	r3, [r0, #32]
 8002178:	2210      	movs	r2, #16
 800217a:	4393      	bics	r3, r2
 800217c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800217e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002180:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002182:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002184:	4a16      	ldr	r2, [pc, #88]	; (80021e0 <TIM_OC2_SetConfig+0x6c>)
 8002186:	4014      	ands	r4, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002188:	680a      	ldr	r2, [r1, #0]
 800218a:	0212      	lsls	r2, r2, #8
 800218c:	4314      	orrs	r4, r2
  tmpccer &= ~TIM_CCER_CC2P;
 800218e:	2220      	movs	r2, #32
 8002190:	4393      	bics	r3, r2
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002192:	688a      	ldr	r2, [r1, #8]
 8002194:	0112      	lsls	r2, r2, #4
 8002196:	4313      	orrs	r3, r2
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002198:	4a12      	ldr	r2, [pc, #72]	; (80021e4 <TIM_OC2_SetConfig+0x70>)
 800219a:	4290      	cmp	r0, r2
 800219c:	d00e      	beq.n	80021bc <TIM_OC2_SetConfig+0x48>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800219e:	4a11      	ldr	r2, [pc, #68]	; (80021e4 <TIM_OC2_SetConfig+0x70>)
 80021a0:	4290      	cmp	r0, r2
 80021a2:	d013      	beq.n	80021cc <TIM_OC2_SetConfig+0x58>
 80021a4:	4a10      	ldr	r2, [pc, #64]	; (80021e8 <TIM_OC2_SetConfig+0x74>)
 80021a6:	4290      	cmp	r0, r2
 80021a8:	d010      	beq.n	80021cc <TIM_OC2_SetConfig+0x58>
 80021aa:	4a10      	ldr	r2, [pc, #64]	; (80021ec <TIM_OC2_SetConfig+0x78>)
 80021ac:	4290      	cmp	r0, r2
 80021ae:	d00d      	beq.n	80021cc <TIM_OC2_SetConfig+0x58>
  TIMx->CR2 = tmpcr2;
 80021b0:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80021b2:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80021b4:	684a      	ldr	r2, [r1, #4]
 80021b6:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80021b8:	6203      	str	r3, [r0, #32]
}
 80021ba:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 80021bc:	2280      	movs	r2, #128	; 0x80
 80021be:	4393      	bics	r3, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80021c0:	68ca      	ldr	r2, [r1, #12]
 80021c2:	0112      	lsls	r2, r2, #4
 80021c4:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC2NE;
 80021c6:	2240      	movs	r2, #64	; 0x40
 80021c8:	4393      	bics	r3, r2
 80021ca:	e7e8      	b.n	800219e <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80021cc:	4a08      	ldr	r2, [pc, #32]	; (80021f0 <TIM_OC2_SetConfig+0x7c>)
 80021ce:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80021d0:	694a      	ldr	r2, [r1, #20]
 80021d2:	0092      	lsls	r2, r2, #2
 80021d4:	4315      	orrs	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80021d6:	698a      	ldr	r2, [r1, #24]
 80021d8:	0092      	lsls	r2, r2, #2
 80021da:	4315      	orrs	r5, r2
 80021dc:	e7e8      	b.n	80021b0 <TIM_OC2_SetConfig+0x3c>
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	ffff8cff 	.word	0xffff8cff
 80021e4:	40012c00 	.word	0x40012c00
 80021e8:	40014400 	.word	0x40014400
 80021ec:	40014800 	.word	0x40014800
 80021f0:	fffff3ff 	.word	0xfffff3ff

080021f4 <HAL_TIM_PWM_ConfigChannel>:
{
 80021f4:	b570      	push	{r4, r5, r6, lr}
 80021f6:	0004      	movs	r4, r0
 80021f8:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 80021fa:	233c      	movs	r3, #60	; 0x3c
 80021fc:	5cc3      	ldrb	r3, [r0, r3]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d069      	beq.n	80022d6 <HAL_TIM_PWM_ConfigChannel+0xe2>
 8002202:	2101      	movs	r1, #1
 8002204:	233c      	movs	r3, #60	; 0x3c
 8002206:	54c1      	strb	r1, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8002208:	3101      	adds	r1, #1
 800220a:	3301      	adds	r3, #1
 800220c:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 800220e:	2a04      	cmp	r2, #4
 8002210:	d037      	beq.n	8002282 <HAL_TIM_PWM_ConfigChannel+0x8e>
 8002212:	d919      	bls.n	8002248 <HAL_TIM_PWM_ConfigChannel+0x54>
 8002214:	2a08      	cmp	r2, #8
 8002216:	d04a      	beq.n	80022ae <HAL_TIM_PWM_ConfigChannel+0xba>
 8002218:	2a0c      	cmp	r2, #12
 800221a:	d12a      	bne.n	8002272 <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800221c:	0029      	movs	r1, r5
 800221e:	6800      	ldr	r0, [r0, #0]
 8002220:	f7ff fdd0 	bl	8001dc4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002224:	6822      	ldr	r2, [r4, #0]
 8002226:	69d1      	ldr	r1, [r2, #28]
 8002228:	2380      	movs	r3, #128	; 0x80
 800222a:	011b      	lsls	r3, r3, #4
 800222c:	430b      	orrs	r3, r1
 800222e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002230:	6822      	ldr	r2, [r4, #0]
 8002232:	69d3      	ldr	r3, [r2, #28]
 8002234:	4929      	ldr	r1, [pc, #164]	; (80022dc <HAL_TIM_PWM_ConfigChannel+0xe8>)
 8002236:	400b      	ands	r3, r1
 8002238:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800223a:	6821      	ldr	r1, [r4, #0]
 800223c:	69cb      	ldr	r3, [r1, #28]
 800223e:	692a      	ldr	r2, [r5, #16]
 8002240:	0212      	lsls	r2, r2, #8
 8002242:	4313      	orrs	r3, r2
 8002244:	61cb      	str	r3, [r1, #28]
    break;
 8002246:	e014      	b.n	8002272 <HAL_TIM_PWM_ConfigChannel+0x7e>
  switch (Channel)
 8002248:	2a00      	cmp	r2, #0
 800224a:	d112      	bne.n	8002272 <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800224c:	0029      	movs	r1, r5
 800224e:	6800      	ldr	r0, [r0, #0]
 8002250:	f7ff fd34 	bl	8001cbc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002254:	6822      	ldr	r2, [r4, #0]
 8002256:	6993      	ldr	r3, [r2, #24]
 8002258:	2108      	movs	r1, #8
 800225a:	430b      	orrs	r3, r1
 800225c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800225e:	6822      	ldr	r2, [r4, #0]
 8002260:	6993      	ldr	r3, [r2, #24]
 8002262:	3904      	subs	r1, #4
 8002264:	438b      	bics	r3, r1
 8002266:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002268:	6822      	ldr	r2, [r4, #0]
 800226a:	6993      	ldr	r3, [r2, #24]
 800226c:	6929      	ldr	r1, [r5, #16]
 800226e:	430b      	orrs	r3, r1
 8002270:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002272:	2201      	movs	r2, #1
 8002274:	233d      	movs	r3, #61	; 0x3d
 8002276:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 8002278:	2200      	movs	r2, #0
 800227a:	3b01      	subs	r3, #1
 800227c:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 800227e:	2000      	movs	r0, #0
}
 8002280:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002282:	0029      	movs	r1, r5
 8002284:	6800      	ldr	r0, [r0, #0]
 8002286:	f7ff ff75 	bl	8002174 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800228a:	6822      	ldr	r2, [r4, #0]
 800228c:	6991      	ldr	r1, [r2, #24]
 800228e:	2380      	movs	r3, #128	; 0x80
 8002290:	011b      	lsls	r3, r3, #4
 8002292:	430b      	orrs	r3, r1
 8002294:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002296:	6822      	ldr	r2, [r4, #0]
 8002298:	6993      	ldr	r3, [r2, #24]
 800229a:	4910      	ldr	r1, [pc, #64]	; (80022dc <HAL_TIM_PWM_ConfigChannel+0xe8>)
 800229c:	400b      	ands	r3, r1
 800229e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80022a0:	6821      	ldr	r1, [r4, #0]
 80022a2:	698b      	ldr	r3, [r1, #24]
 80022a4:	692a      	ldr	r2, [r5, #16]
 80022a6:	0212      	lsls	r2, r2, #8
 80022a8:	4313      	orrs	r3, r2
 80022aa:	618b      	str	r3, [r1, #24]
    break;
 80022ac:	e7e1      	b.n	8002272 <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80022ae:	0029      	movs	r1, r5
 80022b0:	6800      	ldr	r0, [r0, #0]
 80022b2:	f7ff fd41 	bl	8001d38 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80022b6:	6822      	ldr	r2, [r4, #0]
 80022b8:	69d3      	ldr	r3, [r2, #28]
 80022ba:	2108      	movs	r1, #8
 80022bc:	430b      	orrs	r3, r1
 80022be:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80022c0:	6822      	ldr	r2, [r4, #0]
 80022c2:	69d3      	ldr	r3, [r2, #28]
 80022c4:	3904      	subs	r1, #4
 80022c6:	438b      	bics	r3, r1
 80022c8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80022ca:	6822      	ldr	r2, [r4, #0]
 80022cc:	69d3      	ldr	r3, [r2, #28]
 80022ce:	6929      	ldr	r1, [r5, #16]
 80022d0:	430b      	orrs	r3, r1
 80022d2:	61d3      	str	r3, [r2, #28]
    break;
 80022d4:	e7cd      	b.n	8002272 <HAL_TIM_PWM_ConfigChannel+0x7e>
  __HAL_LOCK(htim);
 80022d6:	2002      	movs	r0, #2
 80022d8:	e7d2      	b.n	8002280 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	fffffbff 	.word	0xfffffbff

080022e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80022e0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80022e2:	2401      	movs	r4, #1
 80022e4:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80022e6:	6a03      	ldr	r3, [r0, #32]
 80022e8:	43a3      	bics	r3, r4
 80022ea:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80022ec:	6a03      	ldr	r3, [r0, #32]
 80022ee:	408a      	lsls	r2, r1
 80022f0:	431a      	orrs	r2, r3
 80022f2:	6202      	str	r2, [r0, #32]
}
 80022f4:	bd10      	pop	{r4, pc}
	...

080022f8 <HAL_TIM_PWM_Start>:
{
 80022f8:	b510      	push	{r4, lr}
 80022fa:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80022fc:	2201      	movs	r2, #1
 80022fe:	6800      	ldr	r0, [r0, #0]
 8002300:	f7ff ffee 	bl	80022e0 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002304:	6823      	ldr	r3, [r4, #0]
 8002306:	4a0f      	ldr	r2, [pc, #60]	; (8002344 <HAL_TIM_PWM_Start+0x4c>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d016      	beq.n	800233a <HAL_TIM_PWM_Start+0x42>
 800230c:	4a0e      	ldr	r2, [pc, #56]	; (8002348 <HAL_TIM_PWM_Start+0x50>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d015      	beq.n	800233e <HAL_TIM_PWM_Start+0x46>
 8002312:	4a0e      	ldr	r2, [pc, #56]	; (800234c <HAL_TIM_PWM_Start+0x54>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d00e      	beq.n	8002336 <HAL_TIM_PWM_Start+0x3e>
 8002318:	2200      	movs	r2, #0
 800231a:	2a00      	cmp	r2, #0
 800231c:	d004      	beq.n	8002328 <HAL_TIM_PWM_Start+0x30>
    __HAL_TIM_MOE_ENABLE(htim);
 800231e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002320:	2280      	movs	r2, #128	; 0x80
 8002322:	0212      	lsls	r2, r2, #8
 8002324:	430a      	orrs	r2, r1
 8002326:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002328:	6822      	ldr	r2, [r4, #0]
 800232a:	6813      	ldr	r3, [r2, #0]
 800232c:	2101      	movs	r1, #1
 800232e:	430b      	orrs	r3, r1
 8002330:	6013      	str	r3, [r2, #0]
}
 8002332:	2000      	movs	r0, #0
 8002334:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002336:	2201      	movs	r2, #1
 8002338:	e7ef      	b.n	800231a <HAL_TIM_PWM_Start+0x22>
 800233a:	2201      	movs	r2, #1
 800233c:	e7ed      	b.n	800231a <HAL_TIM_PWM_Start+0x22>
 800233e:	2201      	movs	r2, #1
 8002340:	e7eb      	b.n	800231a <HAL_TIM_PWM_Start+0x22>
 8002342:	46c0      	nop			; (mov r8, r8)
 8002344:	40012c00 	.word	0x40012c00
 8002348:	40014400 	.word	0x40014400
 800234c:	40014800 	.word	0x40014800

08002350 <HAL_TIM_PWM_Stop>:
{
 8002350:	b510      	push	{r4, lr}
 8002352:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002354:	2200      	movs	r2, #0
 8002356:	6800      	ldr	r0, [r0, #0]
 8002358:	f7ff ffc2 	bl	80022e0 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800235c:	6823      	ldr	r3, [r4, #0]
 800235e:	4a18      	ldr	r2, [pc, #96]	; (80023c0 <HAL_TIM_PWM_Stop+0x70>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d028      	beq.n	80023b6 <HAL_TIM_PWM_Stop+0x66>
 8002364:	4a17      	ldr	r2, [pc, #92]	; (80023c4 <HAL_TIM_PWM_Stop+0x74>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d027      	beq.n	80023ba <HAL_TIM_PWM_Stop+0x6a>
 800236a:	4a17      	ldr	r2, [pc, #92]	; (80023c8 <HAL_TIM_PWM_Stop+0x78>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d020      	beq.n	80023b2 <HAL_TIM_PWM_Stop+0x62>
 8002370:	2200      	movs	r2, #0
 8002372:	2a00      	cmp	r2, #0
 8002374:	d00b      	beq.n	800238e <HAL_TIM_PWM_Stop+0x3e>
    __HAL_TIM_MOE_DISABLE(htim);
 8002376:	6a19      	ldr	r1, [r3, #32]
 8002378:	4a14      	ldr	r2, [pc, #80]	; (80023cc <HAL_TIM_PWM_Stop+0x7c>)
 800237a:	4211      	tst	r1, r2
 800237c:	d107      	bne.n	800238e <HAL_TIM_PWM_Stop+0x3e>
 800237e:	6a19      	ldr	r1, [r3, #32]
 8002380:	4a13      	ldr	r2, [pc, #76]	; (80023d0 <HAL_TIM_PWM_Stop+0x80>)
 8002382:	4211      	tst	r1, r2
 8002384:	d103      	bne.n	800238e <HAL_TIM_PWM_Stop+0x3e>
 8002386:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002388:	4912      	ldr	r1, [pc, #72]	; (80023d4 <HAL_TIM_PWM_Stop+0x84>)
 800238a:	400a      	ands	r2, r1
 800238c:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800238e:	6823      	ldr	r3, [r4, #0]
 8002390:	6a19      	ldr	r1, [r3, #32]
 8002392:	4a0e      	ldr	r2, [pc, #56]	; (80023cc <HAL_TIM_PWM_Stop+0x7c>)
 8002394:	4211      	tst	r1, r2
 8002396:	d107      	bne.n	80023a8 <HAL_TIM_PWM_Stop+0x58>
 8002398:	6a19      	ldr	r1, [r3, #32]
 800239a:	4a0d      	ldr	r2, [pc, #52]	; (80023d0 <HAL_TIM_PWM_Stop+0x80>)
 800239c:	4211      	tst	r1, r2
 800239e:	d103      	bne.n	80023a8 <HAL_TIM_PWM_Stop+0x58>
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	2101      	movs	r1, #1
 80023a4:	438a      	bics	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80023a8:	2201      	movs	r2, #1
 80023aa:	233d      	movs	r3, #61	; 0x3d
 80023ac:	54e2      	strb	r2, [r4, r3]
}
 80023ae:	2000      	movs	r0, #0
 80023b0:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80023b2:	2201      	movs	r2, #1
 80023b4:	e7dd      	b.n	8002372 <HAL_TIM_PWM_Stop+0x22>
 80023b6:	2201      	movs	r2, #1
 80023b8:	e7db      	b.n	8002372 <HAL_TIM_PWM_Stop+0x22>
 80023ba:	2201      	movs	r2, #1
 80023bc:	e7d9      	b.n	8002372 <HAL_TIM_PWM_Stop+0x22>
 80023be:	46c0      	nop			; (mov r8, r8)
 80023c0:	40012c00 	.word	0x40012c00
 80023c4:	40014400 	.word	0x40014400
 80023c8:	40014800 	.word	0x40014800
 80023cc:	00001111 	.word	0x00001111
 80023d0:	00000444 	.word	0x00000444
 80023d4:	ffff7fff 	.word	0xffff7fff

080023d8 <HAL_TIM_PWM_Start_IT>:
{
 80023d8:	b510      	push	{r4, lr}
 80023da:	0004      	movs	r4, r0
  switch (Channel)
 80023dc:	2904      	cmp	r1, #4
 80023de:	d02e      	beq.n	800243e <HAL_TIM_PWM_Start_IT+0x66>
 80023e0:	d909      	bls.n	80023f6 <HAL_TIM_PWM_Start_IT+0x1e>
 80023e2:	2908      	cmp	r1, #8
 80023e4:	d031      	beq.n	800244a <HAL_TIM_PWM_Start_IT+0x72>
 80023e6:	290c      	cmp	r1, #12
 80023e8:	d10c      	bne.n	8002404 <HAL_TIM_PWM_Start_IT+0x2c>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80023ea:	6802      	ldr	r2, [r0, #0]
 80023ec:	68d3      	ldr	r3, [r2, #12]
 80023ee:	2010      	movs	r0, #16
 80023f0:	4303      	orrs	r3, r0
 80023f2:	60d3      	str	r3, [r2, #12]
    break;
 80023f4:	e006      	b.n	8002404 <HAL_TIM_PWM_Start_IT+0x2c>
  switch (Channel)
 80023f6:	2900      	cmp	r1, #0
 80023f8:	d104      	bne.n	8002404 <HAL_TIM_PWM_Start_IT+0x2c>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80023fa:	6802      	ldr	r2, [r0, #0]
 80023fc:	68d3      	ldr	r3, [r2, #12]
 80023fe:	2002      	movs	r0, #2
 8002400:	4303      	orrs	r3, r0
 8002402:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002404:	2201      	movs	r2, #1
 8002406:	6820      	ldr	r0, [r4, #0]
 8002408:	f7ff ff6a 	bl	80022e0 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800240c:	6823      	ldr	r3, [r4, #0]
 800240e:	4a15      	ldr	r2, [pc, #84]	; (8002464 <HAL_TIM_PWM_Start_IT+0x8c>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d022      	beq.n	800245a <HAL_TIM_PWM_Start_IT+0x82>
 8002414:	4a14      	ldr	r2, [pc, #80]	; (8002468 <HAL_TIM_PWM_Start_IT+0x90>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d021      	beq.n	800245e <HAL_TIM_PWM_Start_IT+0x86>
 800241a:	4a14      	ldr	r2, [pc, #80]	; (800246c <HAL_TIM_PWM_Start_IT+0x94>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d01a      	beq.n	8002456 <HAL_TIM_PWM_Start_IT+0x7e>
 8002420:	2200      	movs	r2, #0
 8002422:	2a00      	cmp	r2, #0
 8002424:	d004      	beq.n	8002430 <HAL_TIM_PWM_Start_IT+0x58>
    __HAL_TIM_MOE_ENABLE(htim);
 8002426:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002428:	2280      	movs	r2, #128	; 0x80
 800242a:	0212      	lsls	r2, r2, #8
 800242c:	430a      	orrs	r2, r1
 800242e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002430:	6822      	ldr	r2, [r4, #0]
 8002432:	6813      	ldr	r3, [r2, #0]
 8002434:	2101      	movs	r1, #1
 8002436:	430b      	orrs	r3, r1
 8002438:	6013      	str	r3, [r2, #0]
}
 800243a:	2000      	movs	r0, #0
 800243c:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800243e:	6802      	ldr	r2, [r0, #0]
 8002440:	68d3      	ldr	r3, [r2, #12]
 8002442:	2004      	movs	r0, #4
 8002444:	4303      	orrs	r3, r0
 8002446:	60d3      	str	r3, [r2, #12]
    break;
 8002448:	e7dc      	b.n	8002404 <HAL_TIM_PWM_Start_IT+0x2c>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800244a:	6802      	ldr	r2, [r0, #0]
 800244c:	68d3      	ldr	r3, [r2, #12]
 800244e:	2008      	movs	r0, #8
 8002450:	4303      	orrs	r3, r0
 8002452:	60d3      	str	r3, [r2, #12]
    break;
 8002454:	e7d6      	b.n	8002404 <HAL_TIM_PWM_Start_IT+0x2c>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002456:	2201      	movs	r2, #1
 8002458:	e7e3      	b.n	8002422 <HAL_TIM_PWM_Start_IT+0x4a>
 800245a:	2201      	movs	r2, #1
 800245c:	e7e1      	b.n	8002422 <HAL_TIM_PWM_Start_IT+0x4a>
 800245e:	2201      	movs	r2, #1
 8002460:	e7df      	b.n	8002422 <HAL_TIM_PWM_Start_IT+0x4a>
 8002462:	46c0      	nop			; (mov r8, r8)
 8002464:	40012c00 	.word	0x40012c00
 8002468:	40014400 	.word	0x40014400
 800246c:	40014800 	.word	0x40014800

08002470 <HAL_TIM_PWM_Stop_IT>:
{
 8002470:	b510      	push	{r4, lr}
 8002472:	0004      	movs	r4, r0
  switch (Channel)
 8002474:	2904      	cmp	r1, #4
 8002476:	d03d      	beq.n	80024f4 <HAL_TIM_PWM_Stop_IT+0x84>
 8002478:	d909      	bls.n	800248e <HAL_TIM_PWM_Stop_IT+0x1e>
 800247a:	2908      	cmp	r1, #8
 800247c:	d040      	beq.n	8002500 <HAL_TIM_PWM_Stop_IT+0x90>
 800247e:	290c      	cmp	r1, #12
 8002480:	d10c      	bne.n	800249c <HAL_TIM_PWM_Stop_IT+0x2c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8002482:	6802      	ldr	r2, [r0, #0]
 8002484:	68d3      	ldr	r3, [r2, #12]
 8002486:	2010      	movs	r0, #16
 8002488:	4383      	bics	r3, r0
 800248a:	60d3      	str	r3, [r2, #12]
    break;
 800248c:	e006      	b.n	800249c <HAL_TIM_PWM_Stop_IT+0x2c>
  switch (Channel)
 800248e:	2900      	cmp	r1, #0
 8002490:	d104      	bne.n	800249c <HAL_TIM_PWM_Stop_IT+0x2c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8002492:	6802      	ldr	r2, [r0, #0]
 8002494:	68d3      	ldr	r3, [r2, #12]
 8002496:	2002      	movs	r0, #2
 8002498:	4383      	bics	r3, r0
 800249a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800249c:	2200      	movs	r2, #0
 800249e:	6820      	ldr	r0, [r4, #0]
 80024a0:	f7ff ff1e 	bl	80022e0 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80024a4:	6823      	ldr	r3, [r4, #0]
 80024a6:	4a1c      	ldr	r2, [pc, #112]	; (8002518 <HAL_TIM_PWM_Stop_IT+0xa8>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d031      	beq.n	8002510 <HAL_TIM_PWM_Stop_IT+0xa0>
 80024ac:	4a1b      	ldr	r2, [pc, #108]	; (800251c <HAL_TIM_PWM_Stop_IT+0xac>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d030      	beq.n	8002514 <HAL_TIM_PWM_Stop_IT+0xa4>
 80024b2:	4a1b      	ldr	r2, [pc, #108]	; (8002520 <HAL_TIM_PWM_Stop_IT+0xb0>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d029      	beq.n	800250c <HAL_TIM_PWM_Stop_IT+0x9c>
 80024b8:	2200      	movs	r2, #0
 80024ba:	2a00      	cmp	r2, #0
 80024bc:	d00b      	beq.n	80024d6 <HAL_TIM_PWM_Stop_IT+0x66>
    __HAL_TIM_MOE_DISABLE(htim);
 80024be:	6a19      	ldr	r1, [r3, #32]
 80024c0:	4a18      	ldr	r2, [pc, #96]	; (8002524 <HAL_TIM_PWM_Stop_IT+0xb4>)
 80024c2:	4211      	tst	r1, r2
 80024c4:	d107      	bne.n	80024d6 <HAL_TIM_PWM_Stop_IT+0x66>
 80024c6:	6a19      	ldr	r1, [r3, #32]
 80024c8:	4a17      	ldr	r2, [pc, #92]	; (8002528 <HAL_TIM_PWM_Stop_IT+0xb8>)
 80024ca:	4211      	tst	r1, r2
 80024cc:	d103      	bne.n	80024d6 <HAL_TIM_PWM_Stop_IT+0x66>
 80024ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80024d0:	4916      	ldr	r1, [pc, #88]	; (800252c <HAL_TIM_PWM_Stop_IT+0xbc>)
 80024d2:	400a      	ands	r2, r1
 80024d4:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80024d6:	6823      	ldr	r3, [r4, #0]
 80024d8:	6a19      	ldr	r1, [r3, #32]
 80024da:	4a12      	ldr	r2, [pc, #72]	; (8002524 <HAL_TIM_PWM_Stop_IT+0xb4>)
 80024dc:	4211      	tst	r1, r2
 80024de:	d107      	bne.n	80024f0 <HAL_TIM_PWM_Stop_IT+0x80>
 80024e0:	6a19      	ldr	r1, [r3, #32]
 80024e2:	4a11      	ldr	r2, [pc, #68]	; (8002528 <HAL_TIM_PWM_Stop_IT+0xb8>)
 80024e4:	4211      	tst	r1, r2
 80024e6:	d103      	bne.n	80024f0 <HAL_TIM_PWM_Stop_IT+0x80>
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	2101      	movs	r1, #1
 80024ec:	438a      	bics	r2, r1
 80024ee:	601a      	str	r2, [r3, #0]
}
 80024f0:	2000      	movs	r0, #0
 80024f2:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80024f4:	6802      	ldr	r2, [r0, #0]
 80024f6:	68d3      	ldr	r3, [r2, #12]
 80024f8:	2004      	movs	r0, #4
 80024fa:	4383      	bics	r3, r0
 80024fc:	60d3      	str	r3, [r2, #12]
    break;
 80024fe:	e7cd      	b.n	800249c <HAL_TIM_PWM_Stop_IT+0x2c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8002500:	6802      	ldr	r2, [r0, #0]
 8002502:	68d3      	ldr	r3, [r2, #12]
 8002504:	2008      	movs	r0, #8
 8002506:	4383      	bics	r3, r0
 8002508:	60d3      	str	r3, [r2, #12]
    break;
 800250a:	e7c7      	b.n	800249c <HAL_TIM_PWM_Stop_IT+0x2c>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800250c:	2201      	movs	r2, #1
 800250e:	e7d4      	b.n	80024ba <HAL_TIM_PWM_Stop_IT+0x4a>
 8002510:	2201      	movs	r2, #1
 8002512:	e7d2      	b.n	80024ba <HAL_TIM_PWM_Stop_IT+0x4a>
 8002514:	2201      	movs	r2, #1
 8002516:	e7d0      	b.n	80024ba <HAL_TIM_PWM_Stop_IT+0x4a>
 8002518:	40012c00 	.word	0x40012c00
 800251c:	40014400 	.word	0x40014400
 8002520:	40014800 	.word	0x40014800
 8002524:	00001111 	.word	0x00001111
 8002528:	00000444 	.word	0x00000444
 800252c:	ffff7fff 	.word	0xffff7fff

08002530 <HAL_TIM_OnePulse_Start_IT>:
{
 8002530:	b510      	push	{r4, lr}
 8002532:	0004      	movs	r4, r0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002534:	6802      	ldr	r2, [r0, #0]
 8002536:	68d3      	ldr	r3, [r2, #12]
 8002538:	2102      	movs	r1, #2
 800253a:	430b      	orrs	r3, r1
 800253c:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800253e:	6802      	ldr	r2, [r0, #0]
 8002540:	68d3      	ldr	r3, [r2, #12]
 8002542:	3102      	adds	r1, #2
 8002544:	430b      	orrs	r3, r1
 8002546:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002548:	2201      	movs	r2, #1
 800254a:	2100      	movs	r1, #0
 800254c:	6800      	ldr	r0, [r0, #0]
 800254e:	f7ff fec7 	bl	80022e0 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002552:	2201      	movs	r2, #1
 8002554:	2104      	movs	r1, #4
 8002556:	6820      	ldr	r0, [r4, #0]
 8002558:	f7ff fec2 	bl	80022e0 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800255c:	6823      	ldr	r3, [r4, #0]
 800255e:	4a0c      	ldr	r2, [pc, #48]	; (8002590 <HAL_TIM_OnePulse_Start_IT+0x60>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d011      	beq.n	8002588 <HAL_TIM_OnePulse_Start_IT+0x58>
 8002564:	4a0b      	ldr	r2, [pc, #44]	; (8002594 <HAL_TIM_OnePulse_Start_IT+0x64>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d010      	beq.n	800258c <HAL_TIM_OnePulse_Start_IT+0x5c>
 800256a:	4a0b      	ldr	r2, [pc, #44]	; (8002598 <HAL_TIM_OnePulse_Start_IT+0x68>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d009      	beq.n	8002584 <HAL_TIM_OnePulse_Start_IT+0x54>
 8002570:	2200      	movs	r2, #0
 8002572:	2a00      	cmp	r2, #0
 8002574:	d004      	beq.n	8002580 <HAL_TIM_OnePulse_Start_IT+0x50>
    __HAL_TIM_MOE_ENABLE(htim);
 8002576:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002578:	2280      	movs	r2, #128	; 0x80
 800257a:	0212      	lsls	r2, r2, #8
 800257c:	430a      	orrs	r2, r1
 800257e:	645a      	str	r2, [r3, #68]	; 0x44
}
 8002580:	2000      	movs	r0, #0
 8002582:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002584:	2201      	movs	r2, #1
 8002586:	e7f4      	b.n	8002572 <HAL_TIM_OnePulse_Start_IT+0x42>
 8002588:	2201      	movs	r2, #1
 800258a:	e7f2      	b.n	8002572 <HAL_TIM_OnePulse_Start_IT+0x42>
 800258c:	2201      	movs	r2, #1
 800258e:	e7f0      	b.n	8002572 <HAL_TIM_OnePulse_Start_IT+0x42>
 8002590:	40012c00 	.word	0x40012c00
 8002594:	40014400 	.word	0x40014400
 8002598:	40014800 	.word	0x40014800

0800259c <HAL_TIM_Encoder_Start_IT>:
{
 800259c:	b510      	push	{r4, lr}
 800259e:	0004      	movs	r4, r0
  switch (Channel)
 80025a0:	2900      	cmp	r1, #0
 80025a2:	d016      	beq.n	80025d2 <HAL_TIM_Encoder_Start_IT+0x36>
 80025a4:	2904      	cmp	r1, #4
 80025a6:	d025      	beq.n	80025f4 <HAL_TIM_Encoder_Start_IT+0x58>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80025a8:	2201      	movs	r2, #1
 80025aa:	2100      	movs	r1, #0
 80025ac:	6800      	ldr	r0, [r0, #0]
 80025ae:	f7ff fe97 	bl	80022e0 <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80025b2:	2201      	movs	r2, #1
 80025b4:	2104      	movs	r1, #4
 80025b6:	6820      	ldr	r0, [r4, #0]
 80025b8:	f7ff fe92 	bl	80022e0 <TIM_CCxChannelCmd>
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80025bc:	6822      	ldr	r2, [r4, #0]
 80025be:	68d3      	ldr	r3, [r2, #12]
 80025c0:	2102      	movs	r1, #2
 80025c2:	430b      	orrs	r3, r1
 80025c4:	60d3      	str	r3, [r2, #12]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80025c6:	6822      	ldr	r2, [r4, #0]
 80025c8:	68d3      	ldr	r3, [r2, #12]
 80025ca:	3102      	adds	r1, #2
 80025cc:	430b      	orrs	r3, r1
 80025ce:	60d3      	str	r3, [r2, #12]
     break;
 80025d0:	e009      	b.n	80025e6 <HAL_TIM_Encoder_Start_IT+0x4a>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80025d2:	2201      	movs	r2, #1
 80025d4:	2100      	movs	r1, #0
 80025d6:	6800      	ldr	r0, [r0, #0]
 80025d8:	f7ff fe82 	bl	80022e0 <TIM_CCxChannelCmd>
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80025dc:	6822      	ldr	r2, [r4, #0]
 80025de:	68d3      	ldr	r3, [r2, #12]
 80025e0:	2102      	movs	r1, #2
 80025e2:	430b      	orrs	r3, r1
 80025e4:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 80025e6:	6822      	ldr	r2, [r4, #0]
 80025e8:	6813      	ldr	r3, [r2, #0]
 80025ea:	2101      	movs	r1, #1
 80025ec:	430b      	orrs	r3, r1
 80025ee:	6013      	str	r3, [r2, #0]
}
 80025f0:	2000      	movs	r0, #0
 80025f2:	bd10      	pop	{r4, pc}
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80025f4:	2201      	movs	r2, #1
 80025f6:	2104      	movs	r1, #4
 80025f8:	6800      	ldr	r0, [r0, #0]
 80025fa:	f7ff fe71 	bl	80022e0 <TIM_CCxChannelCmd>
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80025fe:	6822      	ldr	r2, [r4, #0]
 8002600:	68d3      	ldr	r3, [r2, #12]
 8002602:	2104      	movs	r1, #4
 8002604:	430b      	orrs	r3, r1
 8002606:	60d3      	str	r3, [r2, #12]
      break;
 8002608:	e7ed      	b.n	80025e6 <HAL_TIM_Encoder_Start_IT+0x4a>

0800260a <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800260a:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800260c:	233c      	movs	r3, #60	; 0x3c
 800260e:	5cc3      	ldrb	r3, [r0, r3]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d01e      	beq.n	8002652 <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8002614:	223c      	movs	r2, #60	; 0x3c
 8002616:	2501      	movs	r5, #1
 8002618:	5485      	strb	r5, [r0, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800261a:	243d      	movs	r4, #61	; 0x3d
 800261c:	2302      	movs	r3, #2
 800261e:	5503      	strb	r3, [r0, r4]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002620:	6806      	ldr	r6, [r0, #0]
 8002622:	6873      	ldr	r3, [r6, #4]
 8002624:	2770      	movs	r7, #112	; 0x70
 8002626:	43bb      	bics	r3, r7
 8002628:	6073      	str	r3, [r6, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800262a:	6806      	ldr	r6, [r0, #0]
 800262c:	6873      	ldr	r3, [r6, #4]
 800262e:	680f      	ldr	r7, [r1, #0]
 8002630:	433b      	orrs	r3, r7
 8002632:	6073      	str	r3, [r6, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002634:	6806      	ldr	r6, [r0, #0]
 8002636:	68b3      	ldr	r3, [r6, #8]
 8002638:	2780      	movs	r7, #128	; 0x80
 800263a:	43bb      	bics	r3, r7
 800263c:	60b3      	str	r3, [r6, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800263e:	6806      	ldr	r6, [r0, #0]
 8002640:	68b3      	ldr	r3, [r6, #8]
 8002642:	6849      	ldr	r1, [r1, #4]
 8002644:	430b      	orrs	r3, r1
 8002646:	60b3      	str	r3, [r6, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002648:	5505      	strb	r5, [r0, r4]

  __HAL_UNLOCK(htim);
 800264a:	2300      	movs	r3, #0
 800264c:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
 800264e:	2000      	movs	r0, #0
}
 8002650:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8002652:	2002      	movs	r0, #2
 8002654:	e7fc      	b.n	8002650 <HAL_TIMEx_MasterConfigSynchronization+0x46>
	...

08002658 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002658:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 800265a:	233c      	movs	r3, #60	; 0x3c
 800265c:	5cc3      	ldrb	r3, [r0, r3]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d028      	beq.n	80026b4 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
 8002662:	223c      	movs	r2, #60	; 0x3c
 8002664:	2501      	movs	r5, #1
 8002666:	5485      	strb	r5, [r0, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002668:	243d      	movs	r4, #61	; 0x3d
 800266a:	2302      	movs	r3, #2
 800266c:	5503      	strb	r3, [r0, r4]
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800266e:	4b12      	ldr	r3, [pc, #72]	; (80026b8 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8002670:	68ce      	ldr	r6, [r1, #12]
 8002672:	4033      	ands	r3, r6
 8002674:	688e      	ldr	r6, [r1, #8]
 8002676:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002678:	4e10      	ldr	r6, [pc, #64]	; (80026bc <HAL_TIMEx_ConfigBreakDeadTime+0x64>)
 800267a:	4033      	ands	r3, r6
 800267c:	684e      	ldr	r6, [r1, #4]
 800267e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002680:	4e0f      	ldr	r6, [pc, #60]	; (80026c0 <HAL_TIMEx_ConfigBreakDeadTime+0x68>)
 8002682:	4033      	ands	r3, r6
 8002684:	680e      	ldr	r6, [r1, #0]
 8002686:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002688:	4e0e      	ldr	r6, [pc, #56]	; (80026c4 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>)
 800268a:	4033      	ands	r3, r6
 800268c:	690e      	ldr	r6, [r1, #16]
 800268e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002690:	4e0d      	ldr	r6, [pc, #52]	; (80026c8 <HAL_TIMEx_ConfigBreakDeadTime+0x70>)
 8002692:	4033      	ands	r3, r6
 8002694:	694e      	ldr	r6, [r1, #20]
 8002696:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002698:	4e0c      	ldr	r6, [pc, #48]	; (80026cc <HAL_TIMEx_ConfigBreakDeadTime+0x74>)
 800269a:	4033      	ands	r3, r6
 800269c:	6989      	ldr	r1, [r1, #24]
 800269e:	430b      	orrs	r3, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80026a0:	4e0b      	ldr	r6, [pc, #44]	; (80026d0 <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
 80026a2:	4033      	ands	r3, r6
 80026a4:	430b      	orrs	r3, r1
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80026a6:	6801      	ldr	r1, [r0, #0]
 80026a8:	644b      	str	r3, [r1, #68]	; 0x44
  
  htim->State = HAL_TIM_STATE_READY;
 80026aa:	5505      	strb	r5, [r0, r4]

  __HAL_UNLOCK(htim);
 80026ac:	2300      	movs	r3, #0
 80026ae:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
 80026b0:	2000      	movs	r0, #0
}
 80026b2:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 80026b4:	2002      	movs	r0, #2
 80026b6:	e7fc      	b.n	80026b2 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 80026b8:	fffffcff 	.word	0xfffffcff
 80026bc:	fffffbff 	.word	0xfffffbff
 80026c0:	fffff7ff 	.word	0xfffff7ff
 80026c4:	ffffefff 	.word	0xffffefff
 80026c8:	ffffdfff 	.word	0xffffdfff
 80026cc:	ffffbfff 	.word	0xffffbfff
 80026d0:	ffff7fff 	.word	0xffff7fff

080026d4 <HAL_TIMEx_CommutationCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80026d4:	4770      	bx	lr

080026d6 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026d6:	4770      	bx	lr

080026d8 <TimePointCompare>:
#ifndef RTCFUNC_C_
#define RTCFUNC_C_

#include "RTCfunc.h"

uint16_t TimePointCompare(RTC_TimePointTypeDef *point0, RTC_TimePointTypeDef *point1){
 80026d8:	b510      	push	{r4, lr}
	int16_t temp=0;
	if (point0->sDate.Date == point1->sDate.Date){
 80026da:	7d82      	ldrb	r2, [r0, #22]
 80026dc:	7d8b      	ldrb	r3, [r1, #22]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d014      	beq.n	800270c <TimePointCompare+0x34>
		temp = ((((point1->sTime.Hours - point0->sTime.Hours)*60 \
				+(point1->sTime.Minutes - point0->sTime.Minutes))*60 \
						+(point1->sTime.Seconds - point0->sTime.Seconds)));
	} else{
		temp= ((((24 + point1->sTime.Hours - point0->sTime.Hours)*60				//min
 80026e2:	780b      	ldrb	r3, [r1, #0]
 80026e4:	3318      	adds	r3, #24
 80026e6:	7802      	ldrb	r2, [r0, #0]
 80026e8:	1a9b      	subs	r3, r3, r2
 80026ea:	011a      	lsls	r2, r3, #4
 80026ec:	1ad2      	subs	r2, r2, r3
 80026ee:	0093      	lsls	r3, r2, #2
					+(point1->sTime.Minutes - point0->sTime.Minutes))*60			//sec
 80026f0:	784a      	ldrb	r2, [r1, #1]
 80026f2:	7844      	ldrb	r4, [r0, #1]
 80026f4:	1b12      	subs	r2, r2, r4
 80026f6:	189a      	adds	r2, r3, r2
							+(point1->sTime.Seconds - point0->sTime.Seconds)));		//sec
 80026f8:	788b      	ldrb	r3, [r1, #2]
 80026fa:	7880      	ldrb	r0, [r0, #2]
 80026fc:	1a18      	subs	r0, r3, r0
 80026fe:	b280      	uxth	r0, r0
 8002700:	233c      	movs	r3, #60	; 0x3c
 8002702:	4353      	muls	r3, r2
 8002704:	18c0      	adds	r0, r0, r3
		temp= ((((24 + point1->sTime.Hours - point0->sTime.Hours)*60				//min
 8002706:	b200      	sxth	r0, r0
	}
	if(temp <0){
		//error???
	}
	return temp;
 8002708:	b280      	uxth	r0, r0
}
 800270a:	bd10      	pop	{r4, pc}
		temp = ((((point1->sTime.Hours - point0->sTime.Hours)*60 \
 800270c:	780a      	ldrb	r2, [r1, #0]
 800270e:	7803      	ldrb	r3, [r0, #0]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	011a      	lsls	r2, r3, #4
 8002714:	1ad2      	subs	r2, r2, r3
 8002716:	0093      	lsls	r3, r2, #2
				+(point1->sTime.Minutes - point0->sTime.Minutes))*60 \
 8002718:	784a      	ldrb	r2, [r1, #1]
 800271a:	7844      	ldrb	r4, [r0, #1]
 800271c:	1b12      	subs	r2, r2, r4
 800271e:	189a      	adds	r2, r3, r2
						+(point1->sTime.Seconds - point0->sTime.Seconds)));
 8002720:	788b      	ldrb	r3, [r1, #2]
 8002722:	7880      	ldrb	r0, [r0, #2]
 8002724:	1a18      	subs	r0, r3, r0
 8002726:	b280      	uxth	r0, r0
 8002728:	233c      	movs	r3, #60	; 0x3c
 800272a:	4353      	muls	r3, r2
 800272c:	18c0      	adds	r0, r0, r3
		temp = ((((point1->sTime.Hours - point0->sTime.Hours)*60 \
 800272e:	b200      	sxth	r0, r0
 8002730:	e7ea      	b.n	8002708 <TimePointCompare+0x30>

08002732 <encoder>:
 *      Author: Z13
 */

#include "encoder.h"

uint16_t encoder(EncoderTypeDef *encoder){
 8002732:	b510      	push	{r4, lr}
    if (encoder->Previous_Values != encoder->htim->Instance->CNT){
 8002734:	2200      	movs	r2, #0
 8002736:	5e83      	ldrsh	r3, [r0, r2]
 8002738:	6882      	ldr	r2, [r0, #8]
 800273a:	6811      	ldr	r1, [r2, #0]
 800273c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800273e:	42a3      	cmp	r3, r4
 8002740:	d019      	beq.n	8002776 <encoder+0x44>
      encoder->Difference = encoder->Previous_Values - encoder->htim->Instance->CNT;            //encoder_difference
 8002742:	b29b      	uxth	r3, r3
 8002744:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8002746:	1a5b      	subs	r3, r3, r1
 8002748:	b21b      	sxth	r3, r3
 800274a:	8043      	strh	r3, [r0, #2]
      encoder->Previous_Values = encoder->htim->Instance->CNT;
 800274c:	6811      	ldr	r1, [r2, #0]
 800274e:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8002750:	8001      	strh	r1, [r0, #0]

      if(encoder->Difference == encoder->htim->Init.Period)               //processing, cyclic shift of the timer
 8002752:	68d1      	ldr	r1, [r2, #12]
 8002754:	428b      	cmp	r3, r1
 8002756:	d007      	beq.n	8002768 <encoder+0x36>
    	  encoder->Difference =-2;
      if(encoder->Difference == -(encoder->htim->Init.Period) )
 8002758:	2302      	movs	r3, #2
 800275a:	5ec1      	ldrsh	r1, [r0, r3]
 800275c:	68d3      	ldr	r3, [r2, #12]
 800275e:	425b      	negs	r3, r3
 8002760:	4299      	cmp	r1, r3
 8002762:	d005      	beq.n	8002770 <encoder+0x3e>
    	  encoder->Difference = 2;
    }else encoder->Difference = 0;
    return encoder->Difference;
 8002764:	8840      	ldrh	r0, [r0, #2]
}
 8002766:	bd10      	pop	{r4, pc}
    	  encoder->Difference =-2;
 8002768:	2302      	movs	r3, #2
 800276a:	425b      	negs	r3, r3
 800276c:	8043      	strh	r3, [r0, #2]
 800276e:	e7f3      	b.n	8002758 <encoder+0x26>
    	  encoder->Difference = 2;
 8002770:	2302      	movs	r3, #2
 8002772:	8043      	strh	r3, [r0, #2]
 8002774:	e7f6      	b.n	8002764 <encoder+0x32>
    }else encoder->Difference = 0;
 8002776:	2300      	movs	r3, #0
 8002778:	8043      	strh	r3, [r0, #2]
 800277a:	e7f3      	b.n	8002764 <encoder+0x32>

0800277c <EncoderButton_Handler>:


void EncoderButton_Handler(EncoderTypeDef *encoder, RTC_HandleTypeDef *hrtc)
{
 800277c:	b570      	push	{r4, r5, r6, lr}
 800277e:	0004      	movs	r4, r0
 8002780:	000d      	movs	r5, r1
	if(encoder->ButtonIsPressed)
 8002782:	7903      	ldrb	r3, [r0, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d019      	beq.n	80027bc <EncoderButton_Handler+0x40>
	{
		HAL_RTC_GetTime(hrtc, &encoder->TPoint[1].sTime, RTC_FORMAT_BCD);
 8002788:	0006      	movs	r6, r0
 800278a:	3624      	adds	r6, #36	; 0x24
 800278c:	2201      	movs	r2, #1
 800278e:	0031      	movs	r1, r6
 8002790:	0028      	movs	r0, r5
 8002792:	f7ff f81d 	bl	80017d0 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(hrtc, &encoder->TPoint[1].sDate, RTC_FORMAT_BCD);
 8002796:	0021      	movs	r1, r4
 8002798:	3138      	adds	r1, #56	; 0x38
 800279a:	2201      	movs	r2, #1
 800279c:	0028      	movs	r0, r5
 800279e:	f7ff f843 	bl	8001828 <HAL_RTC_GetDate>
		encoder->ButtonIsPressed = 0;
 80027a2:	2300      	movs	r3, #0
 80027a4:	7123      	strb	r3, [r4, #4]

		if (TimePointCompare(&encoder->TPoint[0], &encoder->TPoint[1]) >= encoder->HoldButtonTime){
 80027a6:	0020      	movs	r0, r4
 80027a8:	300c      	adds	r0, #12
 80027aa:	0031      	movs	r1, r6
 80027ac:	f7ff ff94 	bl	80026d8 <TimePointCompare>
 80027b0:	7963      	ldrb	r3, [r4, #5]
 80027b2:	4298      	cmp	r0, r3
 80027b4:	d310      	bcc.n	80027d8 <EncoderButton_Handler+0x5c>
			encoder->HoldButtonDetect = 1;
 80027b6:	2301      	movs	r3, #1
 80027b8:	71a3      	strb	r3, [r4, #6]
 80027ba:	e00d      	b.n	80027d8 <EncoderButton_Handler+0x5c>
		}
	}
	else
	{
		HAL_RTC_GetTime(hrtc, &encoder->TPoint[0].sTime, RTC_FORMAT_BCD);
 80027bc:	0001      	movs	r1, r0
 80027be:	310c      	adds	r1, #12
 80027c0:	2201      	movs	r2, #1
 80027c2:	0028      	movs	r0, r5
 80027c4:	f7ff f804 	bl	80017d0 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(hrtc, &encoder->TPoint[0].sDate, RTC_FORMAT_BCD);
 80027c8:	0021      	movs	r1, r4
 80027ca:	3120      	adds	r1, #32
 80027cc:	2201      	movs	r2, #1
 80027ce:	0028      	movs	r0, r5
 80027d0:	f7ff f82a 	bl	8001828 <HAL_RTC_GetDate>
		encoder->ButtonIsPressed = 1;
 80027d4:	2301      	movs	r3, #1
 80027d6:	7123      	strb	r3, [r4, #4]
//	EncoderButtonPushed = 1;
/*	if(SpecMod){
		SpecMod++;

	}*/
}
 80027d8:	bd70      	pop	{r4, r5, r6, pc}
	...

080027dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027de:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	2214      	movs	r2, #20
 80027e2:	2100      	movs	r1, #0
 80027e4:	a803      	add	r0, sp, #12
 80027e6:	f002 fe3b 	bl	8005460 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80027ea:	4b30      	ldr	r3, [pc, #192]	; (80028ac <MX_GPIO_Init+0xd0>)
 80027ec:	6959      	ldr	r1, [r3, #20]
 80027ee:	2080      	movs	r0, #128	; 0x80
 80027f0:	03c0      	lsls	r0, r0, #15
 80027f2:	4301      	orrs	r1, r0
 80027f4:	6159      	str	r1, [r3, #20]
 80027f6:	695a      	ldr	r2, [r3, #20]
 80027f8:	4002      	ands	r2, r0
 80027fa:	9200      	str	r2, [sp, #0]
 80027fc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fe:	6959      	ldr	r1, [r3, #20]
 8002800:	2080      	movs	r0, #128	; 0x80
 8002802:	0280      	lsls	r0, r0, #10
 8002804:	4301      	orrs	r1, r0
 8002806:	6159      	str	r1, [r3, #20]
 8002808:	695a      	ldr	r2, [r3, #20]
 800280a:	4002      	ands	r2, r0
 800280c:	9201      	str	r2, [sp, #4]
 800280e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002810:	695a      	ldr	r2, [r3, #20]
 8002812:	2180      	movs	r1, #128	; 0x80
 8002814:	02c9      	lsls	r1, r1, #11
 8002816:	430a      	orrs	r2, r1
 8002818:	615a      	str	r2, [r3, #20]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	400b      	ands	r3, r1
 800281e:	9302      	str	r3, [sp, #8]
 8002820:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8002822:	2590      	movs	r5, #144	; 0x90
 8002824:	05ed      	lsls	r5, r5, #23
 8002826:	2200      	movs	r2, #0
 8002828:	2104      	movs	r1, #4
 800282a:	0028      	movs	r0, r5
 800282c:	f7fe fa8b 	bl	8000d46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8002830:	4e1f      	ldr	r6, [pc, #124]	; (80028b0 <MX_GPIO_Init+0xd4>)
 8002832:	2200      	movs	r2, #0
 8002834:	21c0      	movs	r1, #192	; 0xc0
 8002836:	0030      	movs	r0, r6
 8002838:	f7fe fa85 	bl	8000d46 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA3 PA5 
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5 
 800283c:	4b1d      	ldr	r3, [pc, #116]	; (80028b4 <MX_GPIO_Init+0xd8>)
 800283e:	9303      	str	r3, [sp, #12]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002840:	4b1d      	ldr	r3, [pc, #116]	; (80028b8 <MX_GPIO_Init+0xdc>)
 8002842:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002844:	2400      	movs	r4, #0
 8002846:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002848:	a903      	add	r1, sp, #12
 800284a:	0028      	movs	r0, r5
 800284c:	f7fe f9ae 	bl	8000bac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002850:	2304      	movs	r3, #4
 8002852:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002854:	2701      	movs	r7, #1
 8002856:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002858:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285c:	a903      	add	r1, sp, #12
 800285e:	0028      	movs	r0, r5
 8002860:	f7fe f9a4 	bl	8000bac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002864:	23c0      	movs	r3, #192	; 0xc0
 8002866:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002868:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800286e:	a903      	add	r1, sp, #12
 8002870:	0030      	movs	r0, r6
 8002872:	f7fe f99b 	bl	8000bac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8002876:	2200      	movs	r2, #0
 8002878:	2100      	movs	r1, #0
 800287a:	2005      	movs	r0, #5
 800287c:	f7fe f858 	bl	8000930 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002880:	2005      	movs	r0, #5
 8002882:	f7fe f887 	bl	8000994 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002886:	2200      	movs	r2, #0
 8002888:	2100      	movs	r1, #0
 800288a:	2006      	movs	r0, #6
 800288c:	f7fe f850 	bl	8000930 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002890:	2006      	movs	r0, #6
 8002892:	f7fe f87f 	bl	8000994 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002896:	2200      	movs	r2, #0
 8002898:	2100      	movs	r1, #0
 800289a:	2007      	movs	r0, #7
 800289c:	f7fe f848 	bl	8000930 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80028a0:	2007      	movs	r0, #7
 80028a2:	f7fe f877 	bl	8000994 <HAL_NVIC_EnableIRQ>

}
 80028a6:	b009      	add	sp, #36	; 0x24
 80028a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028aa:	46c0      	nop			; (mov r8, r8)
 80028ac:	40021000 	.word	0x40021000
 80028b0:	48000400 	.word	0x48000400
 80028b4:	00009c2b 	.word	0x00009c2b
 80028b8:	10110000 	.word	0x10110000

080028bc <MX_DMA_Init>:
{
 80028bc:	b500      	push	{lr}
 80028be:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80028c0:	4a09      	ldr	r2, [pc, #36]	; (80028e8 <MX_DMA_Init+0x2c>)
 80028c2:	6951      	ldr	r1, [r2, #20]
 80028c4:	2301      	movs	r3, #1
 80028c6:	4319      	orrs	r1, r3
 80028c8:	6151      	str	r1, [r2, #20]
 80028ca:	6952      	ldr	r2, [r2, #20]
 80028cc:	4013      	ands	r3, r2
 80028ce:	9301      	str	r3, [sp, #4]
 80028d0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80028d2:	2200      	movs	r2, #0
 80028d4:	2100      	movs	r1, #0
 80028d6:	2009      	movs	r0, #9
 80028d8:	f7fe f82a 	bl	8000930 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80028dc:	2009      	movs	r0, #9
 80028de:	f7fe f859 	bl	8000994 <HAL_NVIC_EnableIRQ>
}
 80028e2:	b003      	add	sp, #12
 80028e4:	bd00      	pop	{pc}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	40021000 	.word	0x40021000

080028ec <MX_ADC_Init>:
{
 80028ec:	b510      	push	{r4, lr}
 80028ee:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 80028f0:	220c      	movs	r2, #12
 80028f2:	2100      	movs	r1, #0
 80028f4:	a801      	add	r0, sp, #4
 80028f6:	f002 fdb3 	bl	8005460 <memset>
  hadc.Instance = ADC1;
 80028fa:	4c18      	ldr	r4, [pc, #96]	; (800295c <MX_ADC_Init+0x70>)
 80028fc:	4b18      	ldr	r3, [pc, #96]	; (8002960 <MX_ADC_Init+0x74>)
 80028fe:	6023      	str	r3, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002900:	2300      	movs	r3, #0
 8002902:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002904:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002906:	60e3      	str	r3, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002908:	2201      	movs	r2, #1
 800290a:	6122      	str	r2, [r4, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800290c:	2104      	movs	r1, #4
 800290e:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002910:	61a3      	str	r3, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002912:	61e3      	str	r3, [r4, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002914:	6223      	str	r3, [r4, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002916:	6263      	str	r3, [r4, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002918:	21c2      	movs	r1, #194	; 0xc2
 800291a:	31ff      	adds	r1, #255	; 0xff
 800291c:	62a1      	str	r1, [r4, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800291e:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002920:	6323      	str	r3, [r4, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002922:	6362      	str	r2, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002924:	0020      	movs	r0, r4
 8002926:	f7fd fe01 	bl	800052c <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_8;
 800292a:	2308      	movs	r3, #8
 800292c:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800292e:	2380      	movs	r3, #128	; 0x80
 8002930:	015b      	lsls	r3, r3, #5
 8002932:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8002934:	2306      	movs	r3, #6
 8002936:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002938:	a901      	add	r1, sp, #4
 800293a:	0020      	movs	r0, r4
 800293c:	f7fd ff5e 	bl	80007fc <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_9;
 8002940:	2309      	movs	r3, #9
 8002942:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002944:	a901      	add	r1, sp, #4
 8002946:	0020      	movs	r0, r4
 8002948:	f7fd ff58 	bl	80007fc <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800294c:	2310      	movs	r3, #16
 800294e:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002950:	a901      	add	r1, sp, #4
 8002952:	0020      	movs	r0, r4
 8002954:	f7fd ff52 	bl	80007fc <HAL_ADC_ConfigChannel>
}
 8002958:	b004      	add	sp, #16
 800295a:	bd10      	pop	{r4, pc}
 800295c:	200006a0 	.word	0x200006a0
 8002960:	40012400 	.word	0x40012400

08002964 <MX_TIM1_Init>:
{
 8002964:	b530      	push	{r4, r5, lr}
 8002966:	b091      	sub	sp, #68	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002968:	2208      	movs	r2, #8
 800296a:	2100      	movs	r1, #0
 800296c:	a80e      	add	r0, sp, #56	; 0x38
 800296e:	f002 fd77 	bl	8005460 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002972:	221c      	movs	r2, #28
 8002974:	2100      	movs	r1, #0
 8002976:	a807      	add	r0, sp, #28
 8002978:	f002 fd72 	bl	8005460 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800297c:	221c      	movs	r2, #28
 800297e:	2100      	movs	r1, #0
 8002980:	4668      	mov	r0, sp
 8002982:	f002 fd6d 	bl	8005460 <memset>
  htim1.Instance = TIM1;
 8002986:	4d20      	ldr	r5, [pc, #128]	; (8002a08 <MX_TIM1_Init+0xa4>)
 8002988:	4b20      	ldr	r3, [pc, #128]	; (8002a0c <MX_TIM1_Init+0xa8>)
 800298a:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 0;
 800298c:	2400      	movs	r4, #0
 800298e:	606c      	str	r4, [r5, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002990:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 20000;
 8002992:	4b1f      	ldr	r3, [pc, #124]	; (8002a10 <MX_TIM1_Init+0xac>)
 8002994:	60eb      	str	r3, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8002996:	2380      	movs	r3, #128	; 0x80
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	612b      	str	r3, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 800299c:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800299e:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80029a0:	0028      	movs	r0, r5
 80029a2:	f7ff fb55 	bl	8002050 <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a6:	940e      	str	r4, [sp, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a8:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80029aa:	a90e      	add	r1, sp, #56	; 0x38
 80029ac:	0028      	movs	r0, r5
 80029ae:	f7ff fe2c 	bl	800260a <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029b2:	2360      	movs	r3, #96	; 0x60
 80029b4:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 10000;
 80029b6:	4b17      	ldr	r3, [pc, #92]	; (8002a14 <MX_TIM1_Init+0xb0>)
 80029b8:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029ba:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80029bc:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029be:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80029c0:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80029c2:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029c4:	2200      	movs	r2, #0
 80029c6:	a907      	add	r1, sp, #28
 80029c8:	0028      	movs	r0, r5
 80029ca:	f7ff fc13 	bl	80021f4 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029ce:	2204      	movs	r2, #4
 80029d0:	a907      	add	r1, sp, #28
 80029d2:	0028      	movs	r0, r5
 80029d4:	f7ff fc0e 	bl	80021f4 <HAL_TIM_PWM_ConfigChannel>
  sConfigOC.Pulse = 0;
 80029d8:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80029da:	2208      	movs	r2, #8
 80029dc:	a907      	add	r1, sp, #28
 80029de:	0028      	movs	r0, r5
 80029e0:	f7ff fc08 	bl	80021f4 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80029e4:	9400      	str	r4, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80029e6:	9401      	str	r4, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80029e8:	9402      	str	r4, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80029ea:	9403      	str	r4, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80029ec:	9404      	str	r4, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80029ee:	2380      	movs	r3, #128	; 0x80
 80029f0:	019b      	lsls	r3, r3, #6
 80029f2:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80029f4:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80029f6:	4669      	mov	r1, sp
 80029f8:	0028      	movs	r0, r5
 80029fa:	f7ff fe2d 	bl	8002658 <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 80029fe:	0028      	movs	r0, r5
 8002a00:	f001 f914 	bl	8003c2c <HAL_TIM_MspPostInit>
}
 8002a04:	b011      	add	sp, #68	; 0x44
 8002a06:	bd30      	pop	{r4, r5, pc}
 8002a08:	20000660 	.word	0x20000660
 8002a0c:	40012c00 	.word	0x40012c00
 8002a10:	00004e20 	.word	0x00004e20
 8002a14:	00002710 	.word	0x00002710

08002a18 <MX_TIM3_Init>:
{
 8002a18:	b530      	push	{r4, r5, lr}
 8002a1a:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a1c:	2224      	movs	r2, #36	; 0x24
 8002a1e:	2100      	movs	r1, #0
 8002a20:	a803      	add	r0, sp, #12
 8002a22:	f002 fd1d 	bl	8005460 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a26:	2208      	movs	r2, #8
 8002a28:	2100      	movs	r1, #0
 8002a2a:	a801      	add	r0, sp, #4
 8002a2c:	f002 fd18 	bl	8005460 <memset>
  htim3.Instance = TIM3;
 8002a30:	4c0d      	ldr	r4, [pc, #52]	; (8002a68 <MX_TIM3_Init+0x50>)
 8002a32:	4b0e      	ldr	r3, [pc, #56]	; (8002a6c <MX_TIM3_Init+0x54>)
 8002a34:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 0;
 8002a36:	2500      	movs	r5, #0
 8002a38:	6065      	str	r5, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a3a:	60a5      	str	r5, [r4, #8]
  htim3.Init.Period = 1024;
 8002a3c:	2380      	movs	r3, #128	; 0x80
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a42:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a44:	61a5      	str	r5, [r4, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002a46:	2301      	movs	r3, #1
 8002a48:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002a4a:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a4c:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002a4e:	a903      	add	r1, sp, #12
 8002a50:	0020      	movs	r0, r4
 8002a52:	f7ff fb3d 	bl	80020d0 <HAL_TIM_Encoder_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a56:	9501      	str	r5, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a58:	9502      	str	r5, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a5a:	a901      	add	r1, sp, #4
 8002a5c:	0020      	movs	r0, r4
 8002a5e:	f7ff fdd4 	bl	800260a <HAL_TIMEx_MasterConfigSynchronization>
}
 8002a62:	b00d      	add	sp, #52	; 0x34
 8002a64:	bd30      	pop	{r4, r5, pc}
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	20000620 	.word	0x20000620
 8002a6c:	40000400 	.word	0x40000400

08002a70 <MX_TIM14_Init>:
{
 8002a70:	b530      	push	{r4, r5, lr}
 8002a72:	b089      	sub	sp, #36	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a74:	221c      	movs	r2, #28
 8002a76:	2100      	movs	r1, #0
 8002a78:	a801      	add	r0, sp, #4
 8002a7a:	f002 fcf1 	bl	8005460 <memset>
  htim14.Instance = TIM14;
 8002a7e:	4c12      	ldr	r4, [pc, #72]	; (8002ac8 <MX_TIM14_Init+0x58>)
 8002a80:	4b12      	ldr	r3, [pc, #72]	; (8002acc <MX_TIM14_Init+0x5c>)
 8002a82:	6023      	str	r3, [r4, #0]
  htim14.Init.Prescaler = 4;
 8002a84:	2304      	movs	r3, #4
 8002a86:	6063      	str	r3, [r4, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a88:	2500      	movs	r5, #0
 8002a8a:	60a5      	str	r5, [r4, #8]
  htim14.Init.Period = 20000;
 8002a8c:	4b10      	ldr	r3, [pc, #64]	; (8002ad0 <MX_TIM14_Init+0x60>)
 8002a8e:	60e3      	str	r3, [r4, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a90:	6125      	str	r5, [r4, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a92:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002a94:	0020      	movs	r0, r4
 8002a96:	f7ff fac1 	bl	800201c <HAL_TIM_Base_Init>
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8002a9a:	0020      	movs	r0, r4
 8002a9c:	f7ff fad8 	bl	8002050 <HAL_TIM_PWM_Init>
  if (HAL_TIM_OnePulse_Init(&htim14, TIM_OPMODE_SINGLE) != HAL_OK)
 8002aa0:	2108      	movs	r1, #8
 8002aa2:	0020      	movs	r0, r4
 8002aa4:	f7ff faee 	bl	8002084 <HAL_TIM_OnePulse_Init>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002aa8:	2370      	movs	r3, #112	; 0x70
 8002aaa:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 10;
 8002aac:	3b66      	subs	r3, #102	; 0x66
 8002aae:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ab0:	9503      	str	r5, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ab2:	9505      	str	r5, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	a901      	add	r1, sp, #4
 8002ab8:	0020      	movs	r0, r4
 8002aba:	f7ff fb9b 	bl	80021f4 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim14);
 8002abe:	0020      	movs	r0, r4
 8002ac0:	f001 f8b4 	bl	8003c2c <HAL_TIM_MspPostInit>
}
 8002ac4:	b009      	add	sp, #36	; 0x24
 8002ac6:	bd30      	pop	{r4, r5, pc}
 8002ac8:	200003d8 	.word	0x200003d8
 8002acc:	40002000 	.word	0x40002000
 8002ad0:	00004e20 	.word	0x00004e20

08002ad4 <MX_SPI1_Init>:
{
 8002ad4:	b510      	push	{r4, lr}
  hspi1.Instance = SPI1;
 8002ad6:	480f      	ldr	r0, [pc, #60]	; (8002b14 <MX_SPI1_Init+0x40>)
 8002ad8:	4b0f      	ldr	r3, [pc, #60]	; (8002b18 <MX_SPI1_Init+0x44>)
 8002ada:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002adc:	2382      	movs	r3, #130	; 0x82
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ae6:	22e0      	movs	r2, #224	; 0xe0
 8002ae8:	00d2      	lsls	r2, r2, #3
 8002aea:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002aec:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002aee:	2201      	movs	r2, #1
 8002af0:	6142      	str	r2, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002af2:	2280      	movs	r2, #128	; 0x80
 8002af4:	0092      	lsls	r2, r2, #2
 8002af6:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002af8:	3af1      	subs	r2, #241	; 0xf1
 8002afa:	3aff      	subs	r2, #255	; 0xff
 8002afc:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002afe:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b00:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b02:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002b04:	3a09      	subs	r2, #9
 8002b06:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b08:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002b0a:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b0c:	f7fe ff8e 	bl	8001a2c <HAL_SPI_Init>
}
 8002b10:	bd10      	pop	{r4, pc}
 8002b12:	46c0      	nop			; (mov r8, r8)
 8002b14:	200001cc 	.word	0x200001cc
 8002b18:	40013000 	.word	0x40013000

08002b1c <MX_RTC_Init>:
{
 8002b1c:	b570      	push	{r4, r5, r6, lr}
 8002b1e:	b086      	sub	sp, #24
  RTC_TimeTypeDef sTime = {0};
 8002b20:	ae01      	add	r6, sp, #4
 8002b22:	2214      	movs	r2, #20
 8002b24:	2100      	movs	r1, #0
 8002b26:	0030      	movs	r0, r6
 8002b28:	f002 fc9a 	bl	8005460 <memset>
  RTC_DateTypeDef sDate = {0};
 8002b2c:	2400      	movs	r4, #0
 8002b2e:	9400      	str	r4, [sp, #0]
  hrtc.Instance = RTC;
 8002b30:	4d12      	ldr	r5, [pc, #72]	; (8002b7c <MX_RTC_Init+0x60>)
 8002b32:	4b13      	ldr	r3, [pc, #76]	; (8002b80 <MX_RTC_Init+0x64>)
 8002b34:	602b      	str	r3, [r5, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002b36:	606c      	str	r4, [r5, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002b38:	237f      	movs	r3, #127	; 0x7f
 8002b3a:	60ab      	str	r3, [r5, #8]
  hrtc.Init.SynchPrediv = 255;
 8002b3c:	3380      	adds	r3, #128	; 0x80
 8002b3e:	60eb      	str	r3, [r5, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002b40:	612c      	str	r4, [r5, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002b42:	616c      	str	r4, [r5, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002b44:	61ac      	str	r4, [r5, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002b46:	0028      	movs	r0, r5
 8002b48:	f7fe fce0 	bl	800150c <HAL_RTC_Init>
  sTime.Hours = 0x0;
 8002b4c:	7034      	strb	r4, [r6, #0]
  sTime.Minutes = 0x0;
 8002b4e:	7074      	strb	r4, [r6, #1]
  sTime.Seconds = 0x0;
 8002b50:	70b4      	strb	r4, [r6, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b52:	60f4      	str	r4, [r6, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b54:	6134      	str	r4, [r6, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002b56:	2201      	movs	r2, #1
 8002b58:	0031      	movs	r1, r6
 8002b5a:	0028      	movs	r0, r5
 8002b5c:	f7fe fd44 	bl	80015e8 <HAL_RTC_SetTime>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002b60:	2301      	movs	r3, #1
 8002b62:	466a      	mov	r2, sp
 8002b64:	7013      	strb	r3, [r2, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002b66:	7053      	strb	r3, [r2, #1]
  sDate.Date = 0x1;
 8002b68:	7093      	strb	r3, [r2, #2]
  sDate.Year = 0x0;
 8002b6a:	70d4      	strb	r4, [r2, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	4669      	mov	r1, sp
 8002b70:	0028      	movs	r0, r5
 8002b72:	f7fe fdb7 	bl	80016e4 <HAL_RTC_SetDate>
}
 8002b76:	b006      	add	sp, #24
 8002b78:	bd70      	pop	{r4, r5, r6, pc}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	200001ac 	.word	0x200001ac
 8002b80:	40002800 	.word	0x40002800

08002b84 <SystemClock_Config>:
{
 8002b84:	b510      	push	{r4, lr}
 8002b86:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b88:	2230      	movs	r2, #48	; 0x30
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	a808      	add	r0, sp, #32
 8002b8e:	f002 fc67 	bl	8005460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b92:	2410      	movs	r4, #16
 8002b94:	2210      	movs	r2, #16
 8002b96:	2100      	movs	r1, #0
 8002b98:	a804      	add	r0, sp, #16
 8002b9a:	f002 fc61 	bl	8005460 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b9e:	2210      	movs	r2, #16
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	4668      	mov	r0, sp
 8002ba4:	f002 fc5c 	bl	8005460 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8002ba8:	231a      	movs	r3, #26
 8002baa:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bac:	3b19      	subs	r3, #25
 8002bae:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002bb0:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002bb2:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8002bb4:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002bb6:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bb8:	a808      	add	r0, sp, #32
 8002bba:	f7fe f8d9 	bl	8000d70 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bbe:	2307      	movs	r3, #7
 8002bc0:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bc6:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002bc8:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002bca:	2100      	movs	r1, #0
 8002bcc:	a804      	add	r0, sp, #16
 8002bce:	f7fe fb2b 	bl	8001228 <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002bd2:	2380      	movs	r3, #128	; 0x80
 8002bd4:	025b      	lsls	r3, r3, #9
 8002bd6:	9300      	str	r3, [sp, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002bd8:	2380      	movs	r3, #128	; 0x80
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	9301      	str	r3, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bde:	4668      	mov	r0, sp
 8002be0:	f7fe fbd2 	bl	8001388 <HAL_RCCEx_PeriphCLKConfig>
}
 8002be4:	b014      	add	sp, #80	; 0x50
 8002be6:	bd10      	pop	{r4, pc}

08002be8 <displaiInit>:

/* USER CODE BEGIN 4 */

void displaiInit (){
 8002be8:	b570      	push	{r4, r5, r6, lr}
 8002bea:	b084      	sub	sp, #16

	//utoa(i, buffer, 10);

    u8g2_FirstPage(&u8g2);
 8002bec:	48eb      	ldr	r0, [pc, #940]	; (8002f9c <displaiInit+0x3b4>)
 8002bee:	f001 f990 	bl	8003f12 <u8g2_FirstPage>
 8002bf2:	e018      	b.n	8002c26 <displaiInit+0x3e>
//		u8g2_SetFont(&u8g2, u8g2_font_unifont_t_symbols);
		u8g2_DrawUTF8(&u8g2, 29, 60, "");
		u8g2_DrawUTF8(&u8g2, 71, 68, "");
//---------------------------------------------------------------------------
		if (Solder.error || Fen.error || FenFan.error){
			u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8002bf4:	49ea      	ldr	r1, [pc, #936]	; (8002fa0 <displaiInit+0x3b8>)
 8002bf6:	48e9      	ldr	r0, [pc, #932]	; (8002f9c <displaiInit+0x3b4>)
 8002bf8:	f001 fdb2 	bl	8004760 <u8g2_SetFont>
			if (Solder.error){
 8002bfc:	4be9      	ldr	r3, [pc, #932]	; (8002fa4 <displaiInit+0x3bc>)
 8002bfe:	79db      	ldrb	r3, [r3, #7]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d000      	beq.n	8002c06 <displaiInit+0x1e>
 8002c04:	e11f      	b.n	8002e46 <displaiInit+0x25e>
				u8g2_DrawStr(&u8g2, 35, 19, "Solder error");
			}
			if (Fen.error){
 8002c06:	4be8      	ldr	r3, [pc, #928]	; (8002fa8 <displaiInit+0x3c0>)
 8002c08:	7d1b      	ldrb	r3, [r3, #20]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d000      	beq.n	8002c10 <displaiInit+0x28>
 8002c0e:	e121      	b.n	8002e54 <displaiInit+0x26c>
				u8g2_DrawStr(&u8g2, 35, 29, "Fen error");
			}
			if (FenFan.error){
 8002c10:	4be6      	ldr	r3, [pc, #920]	; (8002fac <displaiInit+0x3c4>)
 8002c12:	799b      	ldrb	r3, [r3, #6]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d000      	beq.n	8002c1a <displaiInit+0x32>
 8002c18:	e123      	b.n	8002e62 <displaiInit+0x27a>
				}
				break;
			}
		}

    } while (u8g2_NextPage(&u8g2));
 8002c1a:	48e0      	ldr	r0, [pc, #896]	; (8002f9c <displaiInit+0x3b4>)
 8002c1c:	f001 f987 	bl	8003f2e <u8g2_NextPage>
 8002c20:	2800      	cmp	r0, #0
 8002c22:	d100      	bne.n	8002c26 <displaiInit+0x3e>
 8002c24:	e358      	b.n	80032d8 <displaiInit+0x6f0>
    	u8g2_DrawTriangle(&u8g2, 1, 10, x, 10, x, y);
 8002c26:	4be2      	ldr	r3, [pc, #904]	; (8002fb0 <displaiInit+0x3c8>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	5e9b      	ldrsh	r3, [r3, r2]
 8002c2c:	4cdb      	ldr	r4, [pc, #876]	; (8002f9c <displaiInit+0x3b4>)
 8002c2e:	4ae1      	ldr	r2, [pc, #900]	; (8002fb4 <displaiInit+0x3cc>)
 8002c30:	2100      	movs	r1, #0
 8002c32:	5e52      	ldrsh	r2, [r2, r1]
 8002c34:	9202      	str	r2, [sp, #8]
 8002c36:	9301      	str	r3, [sp, #4]
 8002c38:	220a      	movs	r2, #10
 8002c3a:	9200      	str	r2, [sp, #0]
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	0020      	movs	r0, r4
 8002c40:	f002 f8c6 	bl	8004dd0 <u8g2_DrawTriangle>
		u8g2_DrawHLine(&u8g2, 0, 10, 128);
 8002c44:	2380      	movs	r3, #128	; 0x80
 8002c46:	220a      	movs	r2, #10
 8002c48:	2100      	movs	r1, #0
 8002c4a:	0020      	movs	r0, r4
 8002c4c:	f001 fe2e 	bl	80048ac <u8g2_DrawHLine>
		u8g2_DrawLine(&u8g2, 0, 43, 6, 64);
 8002c50:	2540      	movs	r5, #64	; 0x40
 8002c52:	9500      	str	r5, [sp, #0]
 8002c54:	2306      	movs	r3, #6
 8002c56:	222b      	movs	r2, #43	; 0x2b
 8002c58:	2100      	movs	r1, #0
 8002c5a:	0020      	movs	r0, r4
 8002c5c:	f001 fe75 	bl	800494a <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 42, 43, 36, 64);
 8002c60:	9500      	str	r5, [sp, #0]
 8002c62:	2324      	movs	r3, #36	; 0x24
 8002c64:	222b      	movs	r2, #43	; 0x2b
 8002c66:	212a      	movs	r1, #42	; 0x2a
 8002c68:	0020      	movs	r0, r4
 8002c6a:	f001 fe6e 	bl	800494a <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 6, 63, 36, 63);
 8002c6e:	3d01      	subs	r5, #1
 8002c70:	9500      	str	r5, [sp, #0]
 8002c72:	2324      	movs	r3, #36	; 0x24
 8002c74:	223f      	movs	r2, #63	; 0x3f
 8002c76:	2106      	movs	r1, #6
 8002c78:	0020      	movs	r0, r4
 8002c7a:	f001 fe66 	bl	800494a <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 42, 43, 48, 63);
 8002c7e:	9500      	str	r5, [sp, #0]
 8002c80:	2330      	movs	r3, #48	; 0x30
 8002c82:	222b      	movs	r2, #43	; 0x2b
 8002c84:	212a      	movs	r1, #42	; 0x2a
 8002c86:	0020      	movs	r0, r4
 8002c88:	f001 fe5f 	bl	800494a <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 85, 43, 79, 63);
 8002c8c:	9500      	str	r5, [sp, #0]
 8002c8e:	234f      	movs	r3, #79	; 0x4f
 8002c90:	222b      	movs	r2, #43	; 0x2b
 8002c92:	2155      	movs	r1, #85	; 0x55
 8002c94:	0020      	movs	r0, r4
 8002c96:	f001 fe58 	bl	800494a <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 48, 63, 79, 63);
 8002c9a:	9500      	str	r5, [sp, #0]
 8002c9c:	234f      	movs	r3, #79	; 0x4f
 8002c9e:	223f      	movs	r2, #63	; 0x3f
 8002ca0:	2130      	movs	r1, #48	; 0x30
 8002ca2:	0020      	movs	r0, r4
 8002ca4:	f001 fe51 	bl	800494a <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 85, 44, 91, 63);
 8002ca8:	9500      	str	r5, [sp, #0]
 8002caa:	235b      	movs	r3, #91	; 0x5b
 8002cac:	222c      	movs	r2, #44	; 0x2c
 8002cae:	2155      	movs	r1, #85	; 0x55
 8002cb0:	0020      	movs	r0, r4
 8002cb2:	f001 fe4a 	bl	800494a <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 127, 44, 121, 63);
 8002cb6:	9500      	str	r5, [sp, #0]
 8002cb8:	2379      	movs	r3, #121	; 0x79
 8002cba:	222c      	movs	r2, #44	; 0x2c
 8002cbc:	217f      	movs	r1, #127	; 0x7f
 8002cbe:	0020      	movs	r0, r4
 8002cc0:	f001 fe43 	bl	800494a <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 91, 63, 121, 63);
 8002cc4:	9500      	str	r5, [sp, #0]
 8002cc6:	2379      	movs	r3, #121	; 0x79
 8002cc8:	223f      	movs	r2, #63	; 0x3f
 8002cca:	215b      	movs	r1, #91	; 0x5b
 8002ccc:	0020      	movs	r0, r4
 8002cce:	f001 fe3c 	bl	800494a <u8g2_DrawLine>
		u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8002cd2:	49b3      	ldr	r1, [pc, #716]	; (8002fa0 <displaiInit+0x3b8>)
 8002cd4:	0020      	movs	r0, r4
 8002cd6:	f001 fd43 	bl	8004760 <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 5, 53, "Solder");
 8002cda:	4bb7      	ldr	r3, [pc, #732]	; (8002fb8 <displaiInit+0x3d0>)
 8002cdc:	2235      	movs	r2, #53	; 0x35
 8002cde:	2105      	movs	r1, #5
 8002ce0:	0020      	movs	r0, r4
 8002ce2:	f001 fcf7 	bl	80046d4 <u8g2_DrawStr>
		utoa(Solder.T_Measured, buffer, 10);
 8002ce6:	4eaf      	ldr	r6, [pc, #700]	; (8002fa4 <displaiInit+0x3bc>)
 8002ce8:	7870      	ldrb	r0, [r6, #1]
 8002cea:	4db4      	ldr	r5, [pc, #720]	; (8002fbc <displaiInit+0x3d4>)
 8002cec:	220a      	movs	r2, #10
 8002cee:	0029      	movs	r1, r5
 8002cf0:	f002 fbf8 	bl	80054e4 <utoa>
		u8g2_DrawStr(&u8g2, 12, 63, buffer);
 8002cf4:	002b      	movs	r3, r5
 8002cf6:	223f      	movs	r2, #63	; 0x3f
 8002cf8:	210c      	movs	r1, #12
 8002cfa:	0020      	movs	r0, r4
 8002cfc:	f001 fcea 	bl	80046d4 <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 54, 53, "Fen");
 8002d00:	4baf      	ldr	r3, [pc, #700]	; (8002fc0 <displaiInit+0x3d8>)
 8002d02:	2235      	movs	r2, #53	; 0x35
 8002d04:	2136      	movs	r1, #54	; 0x36
 8002d06:	0020      	movs	r0, r4
 8002d08:	f001 fce4 	bl	80046d4 <u8g2_DrawStr>
		utoa(Fen.T_Measured, buffer, 10);
 8002d0c:	4ba6      	ldr	r3, [pc, #664]	; (8002fa8 <displaiInit+0x3c0>)
 8002d0e:	7998      	ldrb	r0, [r3, #6]
 8002d10:	220a      	movs	r2, #10
 8002d12:	0029      	movs	r1, r5
 8002d14:	f002 fbe6 	bl	80054e4 <utoa>
		u8g2_DrawStr(&u8g2, 54, 63, buffer);
 8002d18:	002b      	movs	r3, r5
 8002d1a:	223f      	movs	r2, #63	; 0x3f
 8002d1c:	2136      	movs	r1, #54	; 0x36
 8002d1e:	0020      	movs	r0, r4
 8002d20:	f001 fcd8 	bl	80046d4 <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 98, 53, "Fan");
 8002d24:	4ba7      	ldr	r3, [pc, #668]	; (8002fc4 <displaiInit+0x3dc>)
 8002d26:	2235      	movs	r2, #53	; 0x35
 8002d28:	2162      	movs	r1, #98	; 0x62
 8002d2a:	0020      	movs	r0, r4
 8002d2c:	f001 fcd2 	bl	80046d4 <u8g2_DrawStr>
		utoa(FenFan.P_Set, buffer, 10);
 8002d30:	4b9e      	ldr	r3, [pc, #632]	; (8002fac <displaiInit+0x3c4>)
 8002d32:	2002      	movs	r0, #2
 8002d34:	5e18      	ldrsh	r0, [r3, r0]
 8002d36:	220a      	movs	r2, #10
 8002d38:	0029      	movs	r1, r5
 8002d3a:	f002 fbd3 	bl	80054e4 <utoa>
		u8g2_DrawStr(&u8g2, 98, 63, buffer);
 8002d3e:	002b      	movs	r3, r5
 8002d40:	223f      	movs	r2, #63	; 0x3f
 8002d42:	2162      	movs	r1, #98	; 0x62
 8002d44:	0020      	movs	r0, r4
 8002d46:	f001 fcc5 	bl	80046d4 <u8g2_DrawStr>
		u8g2_DrawUTF8(&u8g2, 110, 63, "%");
 8002d4a:	4b9f      	ldr	r3, [pc, #636]	; (8002fc8 <displaiInit+0x3e0>)
 8002d4c:	223f      	movs	r2, #63	; 0x3f
 8002d4e:	216e      	movs	r1, #110	; 0x6e
 8002d50:	0020      	movs	r0, r4
 8002d52:	f001 fcc7 	bl	80046e4 <u8g2_DrawUTF8>
		u8g2_DrawUTF8(&u8g2, 29, 60, "");
 8002d56:	4d9d      	ldr	r5, [pc, #628]	; (8002fcc <displaiInit+0x3e4>)
 8002d58:	002b      	movs	r3, r5
 8002d5a:	223c      	movs	r2, #60	; 0x3c
 8002d5c:	211d      	movs	r1, #29
 8002d5e:	0020      	movs	r0, r4
 8002d60:	f001 fcc0 	bl	80046e4 <u8g2_DrawUTF8>
		u8g2_DrawUTF8(&u8g2, 71, 68, "");
 8002d64:	002b      	movs	r3, r5
 8002d66:	2244      	movs	r2, #68	; 0x44
 8002d68:	2147      	movs	r1, #71	; 0x47
 8002d6a:	0020      	movs	r0, r4
 8002d6c:	f001 fcba 	bl	80046e4 <u8g2_DrawUTF8>
		if (Solder.error || Fen.error || FenFan.error){
 8002d70:	79f3      	ldrb	r3, [r6, #7]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d000      	beq.n	8002d78 <displaiInit+0x190>
 8002d76:	e73d      	b.n	8002bf4 <displaiInit+0xc>
 8002d78:	4b8b      	ldr	r3, [pc, #556]	; (8002fa8 <displaiInit+0x3c0>)
 8002d7a:	7d1b      	ldrb	r3, [r3, #20]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d000      	beq.n	8002d82 <displaiInit+0x19a>
 8002d80:	e738      	b.n	8002bf4 <displaiInit+0xc>
 8002d82:	4b8a      	ldr	r3, [pc, #552]	; (8002fac <displaiInit+0x3c4>)
 8002d84:	799b      	ldrb	r3, [r3, #6]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d000      	beq.n	8002d8c <displaiInit+0x1a4>
 8002d8a:	e733      	b.n	8002bf4 <displaiInit+0xc>
			switch (DispleiMod){
 8002d8c:	4b90      	ldr	r3, [pc, #576]	; (8002fd0 <displaiInit+0x3e8>)
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d06d      	beq.n	8002e70 <displaiInit+0x288>
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d000      	beq.n	8002d9a <displaiInit+0x1b2>
 8002d98:	e73f      	b.n	8002c1a <displaiInit+0x32>
				switch (Station.WorkMod){
 8002d9a:	4b8e      	ldr	r3, [pc, #568]	; (8002fd4 <displaiInit+0x3ec>)
 8002d9c:	785b      	ldrb	r3, [r3, #1]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d100      	bne.n	8002da4 <displaiInit+0x1bc>
 8002da2:	e210      	b.n	80031c6 <displaiInit+0x5de>
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d100      	bne.n	8002daa <displaiInit+0x1c2>
 8002da8:	e186      	b.n	80030b8 <displaiInit+0x4d0>
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d000      	beq.n	8002db0 <displaiInit+0x1c8>
 8002dae:	e734      	b.n	8002c1a <displaiInit+0x32>
					u8g2_DrawHLine(&u8g2, 0, 43, 42);
 8002db0:	4c7a      	ldr	r4, [pc, #488]	; (8002f9c <displaiInit+0x3b4>)
 8002db2:	232a      	movs	r3, #42	; 0x2a
 8002db4:	222b      	movs	r2, #43	; 0x2b
 8002db6:	2100      	movs	r1, #0
 8002db8:	0020      	movs	r0, r4
 8002dba:	f001 fd77 	bl	80048ac <u8g2_DrawHLine>
					u8g2_DrawHLine(&u8g2, 42, 43, 44);
 8002dbe:	232c      	movs	r3, #44	; 0x2c
 8002dc0:	222b      	movs	r2, #43	; 0x2b
 8002dc2:	212a      	movs	r1, #42	; 0x2a
 8002dc4:	0020      	movs	r0, r4
 8002dc6:	f001 fd71 	bl	80048ac <u8g2_DrawHLine>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 8002dca:	4983      	ldr	r1, [pc, #524]	; (8002fd8 <displaiInit+0x3f0>)
 8002dcc:	0020      	movs	r0, r4
 8002dce:	f001 fcc7 	bl	8004760 <u8g2_SetFont>
					utoa(FenFan.P_Set, buffer, 10);
 8002dd2:	4d76      	ldr	r5, [pc, #472]	; (8002fac <displaiInit+0x3c4>)
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	5ee8      	ldrsh	r0, [r5, r3]
 8002dd8:	4e78      	ldr	r6, [pc, #480]	; (8002fbc <displaiInit+0x3d4>)
 8002dda:	220a      	movs	r2, #10
 8002ddc:	0031      	movs	r1, r6
 8002dde:	f002 fb81 	bl	80054e4 <utoa>
					u8g2_DrawStr(&u8g2, 60, 39, buffer);
 8002de2:	0033      	movs	r3, r6
 8002de4:	2227      	movs	r2, #39	; 0x27
 8002de6:	213c      	movs	r1, #60	; 0x3c
 8002de8:	0020      	movs	r0, r4
 8002dea:	f001 fc73 	bl	80046d4 <u8g2_DrawStr>
					u8g2_DrawCircle(&u8g2, 119, 14, 2, U8G2_DRAW_ALL);
 8002dee:	230f      	movs	r3, #15
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	3b0d      	subs	r3, #13
 8002df4:	220e      	movs	r2, #14
 8002df6:	2177      	movs	r1, #119	; 0x77
 8002df8:	0020      	movs	r0, r4
 8002dfa:	f001 f95f 	bl	80040bc <u8g2_DrawCircle>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8002dfe:	4968      	ldr	r1, [pc, #416]	; (8002fa0 <displaiInit+0x3b8>)
 8002e00:	0020      	movs	r0, r4
 8002e02:	f001 fcad 	bl	8004760 <u8g2_SetFont>
					u8g2_DrawStr(&u8g2, 5, 20, (FenFan.Status)? "on" : "off");
 8002e06:	782b      	ldrb	r3, [r5, #0]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d100      	bne.n	8002e0e <displaiInit+0x226>
 8002e0c:	e262      	b.n	80032d4 <displaiInit+0x6ec>
 8002e0e:	4b73      	ldr	r3, [pc, #460]	; (8002fdc <displaiInit+0x3f4>)
 8002e10:	4c62      	ldr	r4, [pc, #392]	; (8002f9c <displaiInit+0x3b4>)
 8002e12:	2214      	movs	r2, #20
 8002e14:	2105      	movs	r1, #5
 8002e16:	0020      	movs	r0, r4
 8002e18:	f001 fc5c 	bl	80046d4 <u8g2_DrawStr>
					u8g2_DrawStr(&u8g2, 5, 30, "Set:");
 8002e1c:	4b70      	ldr	r3, [pc, #448]	; (8002fe0 <displaiInit+0x3f8>)
 8002e1e:	221e      	movs	r2, #30
 8002e20:	2105      	movs	r1, #5
 8002e22:	0020      	movs	r0, r4
 8002e24:	f001 fc56 	bl	80046d4 <u8g2_DrawStr>
					utoa(FenFan.P_Set, buffer, 10);
 8002e28:	4b60      	ldr	r3, [pc, #384]	; (8002fac <displaiInit+0x3c4>)
 8002e2a:	2002      	movs	r0, #2
 8002e2c:	5e18      	ldrsh	r0, [r3, r0]
 8002e2e:	4d63      	ldr	r5, [pc, #396]	; (8002fbc <displaiInit+0x3d4>)
 8002e30:	220a      	movs	r2, #10
 8002e32:	0029      	movs	r1, r5
 8002e34:	f002 fb56 	bl	80054e4 <utoa>
					u8g2_DrawStr(&u8g2, 30, 30, buffer);
 8002e38:	002b      	movs	r3, r5
 8002e3a:	221e      	movs	r2, #30
 8002e3c:	211e      	movs	r1, #30
 8002e3e:	0020      	movs	r0, r4
 8002e40:	f001 fc48 	bl	80046d4 <u8g2_DrawStr>
					break;
 8002e44:	e6e9      	b.n	8002c1a <displaiInit+0x32>
				u8g2_DrawStr(&u8g2, 35, 19, "Solder error");
 8002e46:	4b67      	ldr	r3, [pc, #412]	; (8002fe4 <displaiInit+0x3fc>)
 8002e48:	2213      	movs	r2, #19
 8002e4a:	2123      	movs	r1, #35	; 0x23
 8002e4c:	4853      	ldr	r0, [pc, #332]	; (8002f9c <displaiInit+0x3b4>)
 8002e4e:	f001 fc41 	bl	80046d4 <u8g2_DrawStr>
 8002e52:	e6d8      	b.n	8002c06 <displaiInit+0x1e>
				u8g2_DrawStr(&u8g2, 35, 29, "Fen error");
 8002e54:	4b64      	ldr	r3, [pc, #400]	; (8002fe8 <displaiInit+0x400>)
 8002e56:	221d      	movs	r2, #29
 8002e58:	2123      	movs	r1, #35	; 0x23
 8002e5a:	4850      	ldr	r0, [pc, #320]	; (8002f9c <displaiInit+0x3b4>)
 8002e5c:	f001 fc3a 	bl	80046d4 <u8g2_DrawStr>
 8002e60:	e6d6      	b.n	8002c10 <displaiInit+0x28>
				u8g2_DrawStr(&u8g2, 35, 39, "FenFan error");
 8002e62:	4b62      	ldr	r3, [pc, #392]	; (8002fec <displaiInit+0x404>)
 8002e64:	2227      	movs	r2, #39	; 0x27
 8002e66:	2123      	movs	r1, #35	; 0x23
 8002e68:	484c      	ldr	r0, [pc, #304]	; (8002f9c <displaiInit+0x3b4>)
 8002e6a:	f001 fc33 	bl	80046d4 <u8g2_DrawStr>
 8002e6e:	e6d4      	b.n	8002c1a <displaiInit+0x32>
				if(Solder.Status && Fen.Status){
 8002e70:	4b4c      	ldr	r3, [pc, #304]	; (8002fa4 <displaiInit+0x3bc>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d100      	bne.n	8002e7a <displaiInit+0x292>
 8002e78:	e0c3      	b.n	8003002 <displaiInit+0x41a>
 8002e7a:	4b4b      	ldr	r3, [pc, #300]	; (8002fa8 <displaiInit+0x3c0>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d100      	bne.n	8002e84 <displaiInit+0x29c>
 8002e82:	e0be      	b.n	8003002 <displaiInit+0x41a>
					switch (Station.WorkMod){
 8002e84:	4b53      	ldr	r3, [pc, #332]	; (8002fd4 <displaiInit+0x3ec>)
 8002e86:	785b      	ldrb	r3, [r3, #1]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d07f      	beq.n	8002f8c <displaiInit+0x3a4>
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d03f      	beq.n	8002f10 <displaiInit+0x328>
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d000      	beq.n	8002e96 <displaiInit+0x2ae>
 8002e94:	e6c1      	b.n	8002c1a <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 0, 43, 42);
 8002e96:	232a      	movs	r3, #42	; 0x2a
 8002e98:	222b      	movs	r2, #43	; 0x2b
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	483f      	ldr	r0, [pc, #252]	; (8002f9c <displaiInit+0x3b4>)
 8002e9e:	f001 fd05 	bl	80048ac <u8g2_DrawHLine>
						if(Station.WorkMod == FenFanMod)
 8002ea2:	4b4c      	ldr	r3, [pc, #304]	; (8002fd4 <displaiInit+0x3ec>)
 8002ea4:	785b      	ldrb	r3, [r3, #1]
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d100      	bne.n	8002eac <displaiInit+0x2c4>
 8002eaa:	e0a3      	b.n	8002ff4 <displaiInit+0x40c>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB18_tr);
 8002eac:	4c3b      	ldr	r4, [pc, #236]	; (8002f9c <displaiInit+0x3b4>)
 8002eae:	4950      	ldr	r1, [pc, #320]	; (8002ff0 <displaiInit+0x408>)
 8002eb0:	0020      	movs	r0, r4
 8002eb2:	f001 fc55 	bl	8004760 <u8g2_SetFont>
						utoa(Solder.T_Measured, buffer, 10);
 8002eb6:	4b3b      	ldr	r3, [pc, #236]	; (8002fa4 <displaiInit+0x3bc>)
 8002eb8:	7858      	ldrb	r0, [r3, #1]
 8002eba:	4d40      	ldr	r5, [pc, #256]	; (8002fbc <displaiInit+0x3d4>)
 8002ebc:	220a      	movs	r2, #10
 8002ebe:	0029      	movs	r1, r5
 8002ec0:	f002 fb10 	bl	80054e4 <utoa>
						u8g2_DrawStr(&u8g2, 5, 39, buffer);
 8002ec4:	002b      	movs	r3, r5
 8002ec6:	2227      	movs	r2, #39	; 0x27
 8002ec8:	2105      	movs	r1, #5
 8002eca:	0020      	movs	r0, r4
 8002ecc:	f001 fc02 	bl	80046d4 <u8g2_DrawStr>
						u8g2_DrawCircle(&u8g2, 50, 20, 2, U8G2_DRAW_ALL);
 8002ed0:	260f      	movs	r6, #15
 8002ed2:	9600      	str	r6, [sp, #0]
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	2214      	movs	r2, #20
 8002ed8:	2132      	movs	r1, #50	; 0x32
 8002eda:	0020      	movs	r0, r4
 8002edc:	f001 f8ee 	bl	80040bc <u8g2_DrawCircle>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 8002ee0:	493d      	ldr	r1, [pc, #244]	; (8002fd8 <displaiInit+0x3f0>)
 8002ee2:	0020      	movs	r0, r4
 8002ee4:	f001 fc3c 	bl	8004760 <u8g2_SetFont>
						utoa(Fen.T_Measured, buffer, 10);
 8002ee8:	4b2f      	ldr	r3, [pc, #188]	; (8002fa8 <displaiInit+0x3c0>)
 8002eea:	7998      	ldrb	r0, [r3, #6]
 8002eec:	220a      	movs	r2, #10
 8002eee:	0029      	movs	r1, r5
 8002ef0:	f002 faf8 	bl	80054e4 <utoa>
						u8g2_DrawStr(&u8g2, 60, 39, buffer);
 8002ef4:	002b      	movs	r3, r5
 8002ef6:	2227      	movs	r2, #39	; 0x27
 8002ef8:	213c      	movs	r1, #60	; 0x3c
 8002efa:	0020      	movs	r0, r4
 8002efc:	f001 fbea 	bl	80046d4 <u8g2_DrawStr>
						u8g2_DrawCircle(&u8g2, 119, 14, 2, U8G2_DRAW_ALL);
 8002f00:	9600      	str	r6, [sp, #0]
 8002f02:	2302      	movs	r3, #2
 8002f04:	220e      	movs	r2, #14
 8002f06:	2177      	movs	r1, #119	; 0x77
 8002f08:	0020      	movs	r0, r4
 8002f0a:	f001 f8d7 	bl	80040bc <u8g2_DrawCircle>
						break;
 8002f0e:	e684      	b.n	8002c1a <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 42, 43, 44);
 8002f10:	4c22      	ldr	r4, [pc, #136]	; (8002f9c <displaiInit+0x3b4>)
 8002f12:	232c      	movs	r3, #44	; 0x2c
 8002f14:	222b      	movs	r2, #43	; 0x2b
 8002f16:	212a      	movs	r1, #42	; 0x2a
 8002f18:	0020      	movs	r0, r4
 8002f1a:	f001 fcc7 	bl	80048ac <u8g2_DrawHLine>
						u8g2_DrawHLine(&u8g2, 85, 43, 42);
 8002f1e:	232a      	movs	r3, #42	; 0x2a
 8002f20:	222b      	movs	r2, #43	; 0x2b
 8002f22:	2155      	movs	r1, #85	; 0x55
 8002f24:	0020      	movs	r0, r4
 8002f26:	f001 fcc1 	bl	80048ac <u8g2_DrawHLine>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 8002f2a:	492b      	ldr	r1, [pc, #172]	; (8002fd8 <displaiInit+0x3f0>)
 8002f2c:	0020      	movs	r0, r4
 8002f2e:	f001 fc17 	bl	8004760 <u8g2_SetFont>
						utoa(Solder.T_Measured, buffer, 10);
 8002f32:	4b1c      	ldr	r3, [pc, #112]	; (8002fa4 <displaiInit+0x3bc>)
 8002f34:	7858      	ldrb	r0, [r3, #1]
 8002f36:	4d21      	ldr	r5, [pc, #132]	; (8002fbc <displaiInit+0x3d4>)
 8002f38:	220a      	movs	r2, #10
 8002f3a:	0029      	movs	r1, r5
 8002f3c:	f002 fad2 	bl	80054e4 <utoa>
						u8g2_DrawStr(&u8g2, 5, 39, buffer);
 8002f40:	002b      	movs	r3, r5
 8002f42:	2227      	movs	r2, #39	; 0x27
 8002f44:	2105      	movs	r1, #5
 8002f46:	0020      	movs	r0, r4
 8002f48:	f001 fbc4 	bl	80046d4 <u8g2_DrawStr>
						u8g2_DrawCircle(&u8g2, 64, 14, 2, U8G2_DRAW_ALL);
 8002f4c:	260f      	movs	r6, #15
 8002f4e:	9600      	str	r6, [sp, #0]
 8002f50:	2302      	movs	r3, #2
 8002f52:	220e      	movs	r2, #14
 8002f54:	2140      	movs	r1, #64	; 0x40
 8002f56:	0020      	movs	r0, r4
 8002f58:	f001 f8b0 	bl	80040bc <u8g2_DrawCircle>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB18_tr);
 8002f5c:	4924      	ldr	r1, [pc, #144]	; (8002ff0 <displaiInit+0x408>)
 8002f5e:	0020      	movs	r0, r4
 8002f60:	f001 fbfe 	bl	8004760 <u8g2_SetFont>
						utoa(Fen.T_Measured, buffer, 10);
 8002f64:	4b10      	ldr	r3, [pc, #64]	; (8002fa8 <displaiInit+0x3c0>)
 8002f66:	7998      	ldrb	r0, [r3, #6]
 8002f68:	220a      	movs	r2, #10
 8002f6a:	0029      	movs	r1, r5
 8002f6c:	f002 faba 	bl	80054e4 <utoa>
						u8g2_DrawStr(&u8g2, 70, 39, buffer);
 8002f70:	002b      	movs	r3, r5
 8002f72:	2227      	movs	r2, #39	; 0x27
 8002f74:	2146      	movs	r1, #70	; 0x46
 8002f76:	0020      	movs	r0, r4
 8002f78:	f001 fbac 	bl	80046d4 <u8g2_DrawStr>
						u8g2_DrawCircle(&u8g2, 115, 20, 2, U8G2_DRAW_ALL);
 8002f7c:	9600      	str	r6, [sp, #0]
 8002f7e:	2302      	movs	r3, #2
 8002f80:	2214      	movs	r2, #20
 8002f82:	2173      	movs	r1, #115	; 0x73
 8002f84:	0020      	movs	r0, r4
 8002f86:	f001 f899 	bl	80040bc <u8g2_DrawCircle>
						break;
 8002f8a:	e646      	b.n	8002c1a <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 85, 43, 42);
 8002f8c:	232a      	movs	r3, #42	; 0x2a
 8002f8e:	222b      	movs	r2, #43	; 0x2b
 8002f90:	2155      	movs	r1, #85	; 0x55
 8002f92:	4802      	ldr	r0, [pc, #8]	; (8002f9c <displaiInit+0x3b4>)
 8002f94:	f001 fc8a 	bl	80048ac <u8g2_DrawHLine>
 8002f98:	e77d      	b.n	8002e96 <displaiInit+0x2ae>
 8002f9a:	46c0      	nop			; (mov r8, r8)
 8002f9c:	200002f0 	.word	0x200002f0
 8002fa0:	080055dc 	.word	0x080055dc
 8002fa4:	20000378 	.word	0x20000378
 8002fa8:	20000280 	.word	0x20000280
 8002fac:	200002dc 	.word	0x200002dc
 8002fb0:	20000002 	.word	0x20000002
 8002fb4:	20000088 	.word	0x20000088
 8002fb8:	08005540 	.word	0x08005540
 8002fbc:	200001a0 	.word	0x200001a0
 8002fc0:	08005548 	.word	0x08005548
 8002fc4:	0800554c 	.word	0x0800554c
 8002fc8:	08005550 	.word	0x08005550
 8002fcc:	08005554 	.word	0x08005554
 8002fd0:	20000025 	.word	0x20000025
 8002fd4:	200003d0 	.word	0x200003d0
 8002fd8:	08006540 	.word	0x08006540
 8002fdc:	08005538 	.word	0x08005538
 8002fe0:	08005588 	.word	0x08005588
 8002fe4:	08005558 	.word	0x08005558
 8002fe8:	08005568 	.word	0x08005568
 8002fec:	08005574 	.word	0x08005574
 8002ff0:	08005a84 	.word	0x08005a84
							u8g2_DrawHLine(&u8g2, 42, 43, 44);
 8002ff4:	332a      	adds	r3, #42	; 0x2a
 8002ff6:	222b      	movs	r2, #43	; 0x2b
 8002ff8:	212a      	movs	r1, #42	; 0x2a
 8002ffa:	48b8      	ldr	r0, [pc, #736]	; (80032dc <displaiInit+0x6f4>)
 8002ffc:	f001 fc56 	bl	80048ac <u8g2_DrawHLine>
 8003000:	e754      	b.n	8002eac <displaiInit+0x2c4>
					u8g2_DrawCircle(&u8g2, 95, 14, 2, U8G2_DRAW_ALL);
 8003002:	230f      	movs	r3, #15
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	3b0d      	subs	r3, #13
 8003008:	220e      	movs	r2, #14
 800300a:	215f      	movs	r1, #95	; 0x5f
 800300c:	48b3      	ldr	r0, [pc, #716]	; (80032dc <displaiInit+0x6f4>)
 800300e:	f001 f855 	bl	80040bc <u8g2_DrawCircle>
					switch (Station.WorkMod){
 8003012:	4bb3      	ldr	r3, [pc, #716]	; (80032e0 <displaiInit+0x6f8>)
 8003014:	785b      	ldrb	r3, [r3, #1]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d040      	beq.n	800309c <displaiInit+0x4b4>
 800301a:	2b00      	cmp	r3, #0
 800301c:	d01f      	beq.n	800305e <displaiInit+0x476>
 800301e:	2b02      	cmp	r3, #2
 8003020:	d000      	beq.n	8003024 <displaiInit+0x43c>
 8003022:	e5fa      	b.n	8002c1a <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 0, 43, 42);
 8003024:	232a      	movs	r3, #42	; 0x2a
 8003026:	222b      	movs	r2, #43	; 0x2b
 8003028:	2100      	movs	r1, #0
 800302a:	48ac      	ldr	r0, [pc, #688]	; (80032dc <displaiInit+0x6f4>)
 800302c:	f001 fc3e 	bl	80048ac <u8g2_DrawHLine>
						if(Station.WorkMod == FenFanMod)
 8003030:	4bab      	ldr	r3, [pc, #684]	; (80032e0 <displaiInit+0x6f8>)
 8003032:	785b      	ldrb	r3, [r3, #1]
 8003034:	2b02      	cmp	r3, #2
 8003036:	d038      	beq.n	80030aa <displaiInit+0x4c2>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 8003038:	4ca8      	ldr	r4, [pc, #672]	; (80032dc <displaiInit+0x6f4>)
 800303a:	49aa      	ldr	r1, [pc, #680]	; (80032e4 <displaiInit+0x6fc>)
 800303c:	0020      	movs	r0, r4
 800303e:	f001 fb8f 	bl	8004760 <u8g2_SetFont>
						utoa(Fen.T_Measured, buffer, 10);
 8003042:	4ba9      	ldr	r3, [pc, #676]	; (80032e8 <displaiInit+0x700>)
 8003044:	7998      	ldrb	r0, [r3, #6]
 8003046:	4da9      	ldr	r5, [pc, #676]	; (80032ec <displaiInit+0x704>)
 8003048:	220a      	movs	r2, #10
 800304a:	0029      	movs	r1, r5
 800304c:	f002 fa4a 	bl	80054e4 <utoa>
						u8g2_DrawStr(&u8g2, 35, 39, buffer);
 8003050:	002b      	movs	r3, r5
 8003052:	2227      	movs	r2, #39	; 0x27
 8003054:	2123      	movs	r1, #35	; 0x23
 8003056:	0020      	movs	r0, r4
 8003058:	f001 fb3c 	bl	80046d4 <u8g2_DrawStr>
						break;
 800305c:	e5dd      	b.n	8002c1a <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 42, 43, 44);
 800305e:	4c9f      	ldr	r4, [pc, #636]	; (80032dc <displaiInit+0x6f4>)
 8003060:	232c      	movs	r3, #44	; 0x2c
 8003062:	222b      	movs	r2, #43	; 0x2b
 8003064:	212a      	movs	r1, #42	; 0x2a
 8003066:	0020      	movs	r0, r4
 8003068:	f001 fc20 	bl	80048ac <u8g2_DrawHLine>
						u8g2_DrawHLine(&u8g2, 85, 43, 42);
 800306c:	232a      	movs	r3, #42	; 0x2a
 800306e:	222b      	movs	r2, #43	; 0x2b
 8003070:	2155      	movs	r1, #85	; 0x55
 8003072:	0020      	movs	r0, r4
 8003074:	f001 fc1a 	bl	80048ac <u8g2_DrawHLine>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 8003078:	499a      	ldr	r1, [pc, #616]	; (80032e4 <displaiInit+0x6fc>)
 800307a:	0020      	movs	r0, r4
 800307c:	f001 fb70 	bl	8004760 <u8g2_SetFont>
						utoa(Solder.T_Measured, buffer, 10);
 8003080:	4b9b      	ldr	r3, [pc, #620]	; (80032f0 <displaiInit+0x708>)
 8003082:	7858      	ldrb	r0, [r3, #1]
 8003084:	4d99      	ldr	r5, [pc, #612]	; (80032ec <displaiInit+0x704>)
 8003086:	220a      	movs	r2, #10
 8003088:	0029      	movs	r1, r5
 800308a:	f002 fa2b 	bl	80054e4 <utoa>
						u8g2_DrawStr(&u8g2, 35, 39, buffer);
 800308e:	002b      	movs	r3, r5
 8003090:	2227      	movs	r2, #39	; 0x27
 8003092:	2123      	movs	r1, #35	; 0x23
 8003094:	0020      	movs	r0, r4
 8003096:	f001 fb1d 	bl	80046d4 <u8g2_DrawStr>
						break;
 800309a:	e5be      	b.n	8002c1a <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 85, 43, 42);
 800309c:	232a      	movs	r3, #42	; 0x2a
 800309e:	222b      	movs	r2, #43	; 0x2b
 80030a0:	2155      	movs	r1, #85	; 0x55
 80030a2:	488e      	ldr	r0, [pc, #568]	; (80032dc <displaiInit+0x6f4>)
 80030a4:	f001 fc02 	bl	80048ac <u8g2_DrawHLine>
 80030a8:	e7bc      	b.n	8003024 <displaiInit+0x43c>
							u8g2_DrawHLine(&u8g2, 42, 43, 44);
 80030aa:	332a      	adds	r3, #42	; 0x2a
 80030ac:	222b      	movs	r2, #43	; 0x2b
 80030ae:	212a      	movs	r1, #42	; 0x2a
 80030b0:	488a      	ldr	r0, [pc, #552]	; (80032dc <displaiInit+0x6f4>)
 80030b2:	f001 fbfb 	bl	80048ac <u8g2_DrawHLine>
 80030b6:	e7bf      	b.n	8003038 <displaiInit+0x450>
					u8g2_DrawHLine(&u8g2, 42, 43, 44);
 80030b8:	4c88      	ldr	r4, [pc, #544]	; (80032dc <displaiInit+0x6f4>)
 80030ba:	232c      	movs	r3, #44	; 0x2c
 80030bc:	222b      	movs	r2, #43	; 0x2b
 80030be:	212a      	movs	r1, #42	; 0x2a
 80030c0:	0020      	movs	r0, r4
 80030c2:	f001 fbf3 	bl	80048ac <u8g2_DrawHLine>
					u8g2_DrawHLine(&u8g2, 85, 43, 42);
 80030c6:	232a      	movs	r3, #42	; 0x2a
 80030c8:	222b      	movs	r2, #43	; 0x2b
 80030ca:	2155      	movs	r1, #85	; 0x55
 80030cc:	0020      	movs	r0, r4
 80030ce:	f001 fbed 	bl	80048ac <u8g2_DrawHLine>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 80030d2:	4984      	ldr	r1, [pc, #528]	; (80032e4 <displaiInit+0x6fc>)
 80030d4:	0020      	movs	r0, r4
 80030d6:	f001 fb43 	bl	8004760 <u8g2_SetFont>
					if (Station.MoveDetect == 1){
 80030da:	4b81      	ldr	r3, [pc, #516]	; (80032e0 <displaiInit+0x6f8>)
 80030dc:	78db      	ldrb	r3, [r3, #3]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d055      	beq.n	800318e <displaiInit+0x5a6>
						utoa(Solder.T_Measured, buffer, 10);
 80030e2:	4b83      	ldr	r3, [pc, #524]	; (80032f0 <displaiInit+0x708>)
 80030e4:	7858      	ldrb	r0, [r3, #1]
 80030e6:	4d81      	ldr	r5, [pc, #516]	; (80032ec <displaiInit+0x704>)
 80030e8:	220a      	movs	r2, #10
 80030ea:	0029      	movs	r1, r5
 80030ec:	f002 f9fa 	bl	80054e4 <utoa>
						u8g2_DrawStr(&u8g2, 5, 39, buffer);
 80030f0:	4c7a      	ldr	r4, [pc, #488]	; (80032dc <displaiInit+0x6f4>)
 80030f2:	002b      	movs	r3, r5
 80030f4:	2227      	movs	r2, #39	; 0x27
 80030f6:	2105      	movs	r1, #5
 80030f8:	0020      	movs	r0, r4
 80030fa:	f001 faeb 	bl	80046d4 <u8g2_DrawStr>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 80030fe:	497d      	ldr	r1, [pc, #500]	; (80032f4 <displaiInit+0x70c>)
 8003100:	0020      	movs	r0, r4
 8003102:	f001 fb2d 	bl	8004760 <u8g2_SetFont>
						u8g2_DrawStr(&u8g2, 115, 40, "<");
 8003106:	4b7c      	ldr	r3, [pc, #496]	; (80032f8 <displaiInit+0x710>)
 8003108:	2228      	movs	r2, #40	; 0x28
 800310a:	2173      	movs	r1, #115	; 0x73
 800310c:	0020      	movs	r0, r4
 800310e:	f001 fae1 	bl	80046d4 <u8g2_DrawStr>
					u8g2_DrawCircle(&u8g2, 64, 14, 2, U8G2_DRAW_ALL);
 8003112:	4c72      	ldr	r4, [pc, #456]	; (80032dc <displaiInit+0x6f4>)
 8003114:	230f      	movs	r3, #15
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	3b0d      	subs	r3, #13
 800311a:	220e      	movs	r2, #14
 800311c:	2140      	movs	r1, #64	; 0x40
 800311e:	0020      	movs	r0, r4
 8003120:	f000 ffcc 	bl	80040bc <u8g2_DrawCircle>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8003124:	4973      	ldr	r1, [pc, #460]	; (80032f4 <displaiInit+0x70c>)
 8003126:	0020      	movs	r0, r4
 8003128:	f001 fb1a 	bl	8004760 <u8g2_SetFont>
					u8g2_DrawStr(&u8g2, 75, 20, (Solder.Status)? "on" : "off");
 800312c:	4b70      	ldr	r3, [pc, #448]	; (80032f0 <displaiInit+0x708>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d046      	beq.n	80031c2 <displaiInit+0x5da>
 8003134:	4b71      	ldr	r3, [pc, #452]	; (80032fc <displaiInit+0x714>)
 8003136:	4c69      	ldr	r4, [pc, #420]	; (80032dc <displaiInit+0x6f4>)
 8003138:	2214      	movs	r2, #20
 800313a:	214b      	movs	r1, #75	; 0x4b
 800313c:	0020      	movs	r0, r4
 800313e:	f001 fac9 	bl	80046d4 <u8g2_DrawStr>
					u8g2_DrawStr(&u8g2, 75, 30, "Set:");
 8003142:	4b6f      	ldr	r3, [pc, #444]	; (8003300 <displaiInit+0x718>)
 8003144:	221e      	movs	r2, #30
 8003146:	214b      	movs	r1, #75	; 0x4b
 8003148:	0020      	movs	r0, r4
 800314a:	f001 fac3 	bl	80046d4 <u8g2_DrawStr>
					utoa(Solder.T_Set, buffer, 10);
 800314e:	4e68      	ldr	r6, [pc, #416]	; (80032f0 <displaiInit+0x708>)
 8003150:	2302      	movs	r3, #2
 8003152:	5ef0      	ldrsh	r0, [r6, r3]
 8003154:	4d65      	ldr	r5, [pc, #404]	; (80032ec <displaiInit+0x704>)
 8003156:	220a      	movs	r2, #10
 8003158:	0029      	movs	r1, r5
 800315a:	f002 f9c3 	bl	80054e4 <utoa>
					u8g2_DrawStr(&u8g2, 100, 30, buffer);
 800315e:	002b      	movs	r3, r5
 8003160:	221e      	movs	r2, #30
 8003162:	2164      	movs	r1, #100	; 0x64
 8003164:	0020      	movs	r0, r4
 8003166:	f001 fab5 	bl	80046d4 <u8g2_DrawStr>
					u8g2_DrawStr(&u8g2, 75, 40, "Cur:");
 800316a:	4b66      	ldr	r3, [pc, #408]	; (8003304 <displaiInit+0x71c>)
 800316c:	2228      	movs	r2, #40	; 0x28
 800316e:	214b      	movs	r1, #75	; 0x4b
 8003170:	0020      	movs	r0, r4
 8003172:	f001 faaf 	bl	80046d4 <u8g2_DrawStr>
					utoa(Solder.T_Measured, buffer, 10);
 8003176:	7870      	ldrb	r0, [r6, #1]
 8003178:	220a      	movs	r2, #10
 800317a:	0029      	movs	r1, r5
 800317c:	f002 f9b2 	bl	80054e4 <utoa>
					u8g2_DrawStr(&u8g2, 100, 40, buffer);
 8003180:	002b      	movs	r3, r5
 8003182:	2228      	movs	r2, #40	; 0x28
 8003184:	2164      	movs	r1, #100	; 0x64
 8003186:	0020      	movs	r0, r4
 8003188:	f001 faa4 	bl	80046d4 <u8g2_DrawStr>
					break;
 800318c:	e545      	b.n	8002c1a <displaiInit+0x32>
						utoa(Solder.T_Set, buffer, 10);
 800318e:	4b58      	ldr	r3, [pc, #352]	; (80032f0 <displaiInit+0x708>)
 8003190:	2002      	movs	r0, #2
 8003192:	5e18      	ldrsh	r0, [r3, r0]
 8003194:	4d55      	ldr	r5, [pc, #340]	; (80032ec <displaiInit+0x704>)
 8003196:	220a      	movs	r2, #10
 8003198:	0029      	movs	r1, r5
 800319a:	f002 f9a3 	bl	80054e4 <utoa>
						u8g2_DrawStr(&u8g2, 5, 39, buffer);
 800319e:	4c4f      	ldr	r4, [pc, #316]	; (80032dc <displaiInit+0x6f4>)
 80031a0:	002b      	movs	r3, r5
 80031a2:	2227      	movs	r2, #39	; 0x27
 80031a4:	2105      	movs	r1, #5
 80031a6:	0020      	movs	r0, r4
 80031a8:	f001 fa94 	bl	80046d4 <u8g2_DrawStr>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 80031ac:	4951      	ldr	r1, [pc, #324]	; (80032f4 <displaiInit+0x70c>)
 80031ae:	0020      	movs	r0, r4
 80031b0:	f001 fad6 	bl	8004760 <u8g2_SetFont>
						u8g2_DrawStr(&u8g2, 115, 30, "<");
 80031b4:	4b50      	ldr	r3, [pc, #320]	; (80032f8 <displaiInit+0x710>)
 80031b6:	221e      	movs	r2, #30
 80031b8:	2173      	movs	r1, #115	; 0x73
 80031ba:	0020      	movs	r0, r4
 80031bc:	f001 fa8a 	bl	80046d4 <u8g2_DrawStr>
 80031c0:	e7a7      	b.n	8003112 <displaiInit+0x52a>
					u8g2_DrawStr(&u8g2, 75, 20, (Solder.Status)? "on" : "off");
 80031c2:	4b51      	ldr	r3, [pc, #324]	; (8003308 <displaiInit+0x720>)
 80031c4:	e7b7      	b.n	8003136 <displaiInit+0x54e>
					u8g2_DrawHLine(&u8g2, 0, 43, 42);
 80031c6:	4c45      	ldr	r4, [pc, #276]	; (80032dc <displaiInit+0x6f4>)
 80031c8:	232a      	movs	r3, #42	; 0x2a
 80031ca:	222b      	movs	r2, #43	; 0x2b
 80031cc:	2100      	movs	r1, #0
 80031ce:	0020      	movs	r0, r4
 80031d0:	f001 fb6c 	bl	80048ac <u8g2_DrawHLine>
					u8g2_DrawHLine(&u8g2, 85, 43, 42);
 80031d4:	232a      	movs	r3, #42	; 0x2a
 80031d6:	222b      	movs	r2, #43	; 0x2b
 80031d8:	2155      	movs	r1, #85	; 0x55
 80031da:	0020      	movs	r0, r4
 80031dc:	f001 fb66 	bl	80048ac <u8g2_DrawHLine>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 80031e0:	4940      	ldr	r1, [pc, #256]	; (80032e4 <displaiInit+0x6fc>)
 80031e2:	0020      	movs	r0, r4
 80031e4:	f001 fabc 	bl	8004760 <u8g2_SetFont>
					if (Station.MoveDetect == 1){
 80031e8:	4b3d      	ldr	r3, [pc, #244]	; (80032e0 <displaiInit+0x6f8>)
 80031ea:	78db      	ldrb	r3, [r3, #3]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d055      	beq.n	800329c <displaiInit+0x6b4>
						utoa(Fen.T_Measured, buffer, 10);
 80031f0:	4b3d      	ldr	r3, [pc, #244]	; (80032e8 <displaiInit+0x700>)
 80031f2:	7998      	ldrb	r0, [r3, #6]
 80031f4:	4d3d      	ldr	r5, [pc, #244]	; (80032ec <displaiInit+0x704>)
 80031f6:	220a      	movs	r2, #10
 80031f8:	0029      	movs	r1, r5
 80031fa:	f002 f973 	bl	80054e4 <utoa>
						u8g2_DrawStr(&u8g2, 60, 39, buffer);
 80031fe:	4c37      	ldr	r4, [pc, #220]	; (80032dc <displaiInit+0x6f4>)
 8003200:	002b      	movs	r3, r5
 8003202:	2227      	movs	r2, #39	; 0x27
 8003204:	213c      	movs	r1, #60	; 0x3c
 8003206:	0020      	movs	r0, r4
 8003208:	f001 fa64 	bl	80046d4 <u8g2_DrawStr>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 800320c:	4939      	ldr	r1, [pc, #228]	; (80032f4 <displaiInit+0x70c>)
 800320e:	0020      	movs	r0, r4
 8003210:	f001 faa6 	bl	8004760 <u8g2_SetFont>
						u8g2_DrawStr(&u8g2, 45, 40, "<");
 8003214:	4b38      	ldr	r3, [pc, #224]	; (80032f8 <displaiInit+0x710>)
 8003216:	2228      	movs	r2, #40	; 0x28
 8003218:	212d      	movs	r1, #45	; 0x2d
 800321a:	0020      	movs	r0, r4
 800321c:	f001 fa5a 	bl	80046d4 <u8g2_DrawStr>
					u8g2_DrawCircle(&u8g2, 119, 14, 2, U8G2_DRAW_ALL);
 8003220:	4c2e      	ldr	r4, [pc, #184]	; (80032dc <displaiInit+0x6f4>)
 8003222:	230f      	movs	r3, #15
 8003224:	9300      	str	r3, [sp, #0]
 8003226:	3b0d      	subs	r3, #13
 8003228:	220e      	movs	r2, #14
 800322a:	2177      	movs	r1, #119	; 0x77
 800322c:	0020      	movs	r0, r4
 800322e:	f000 ff45 	bl	80040bc <u8g2_DrawCircle>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8003232:	4930      	ldr	r1, [pc, #192]	; (80032f4 <displaiInit+0x70c>)
 8003234:	0020      	movs	r0, r4
 8003236:	f001 fa93 	bl	8004760 <u8g2_SetFont>
					u8g2_DrawStr(&u8g2, 5, 20, (Fen.Status)? "on" : "off");
 800323a:	4b2b      	ldr	r3, [pc, #172]	; (80032e8 <displaiInit+0x700>)
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d046      	beq.n	80032d0 <displaiInit+0x6e8>
 8003242:	4b2e      	ldr	r3, [pc, #184]	; (80032fc <displaiInit+0x714>)
 8003244:	4c25      	ldr	r4, [pc, #148]	; (80032dc <displaiInit+0x6f4>)
 8003246:	2214      	movs	r2, #20
 8003248:	2105      	movs	r1, #5
 800324a:	0020      	movs	r0, r4
 800324c:	f001 fa42 	bl	80046d4 <u8g2_DrawStr>
					u8g2_DrawStr(&u8g2, 5, 30, "Set:");
 8003250:	4b2b      	ldr	r3, [pc, #172]	; (8003300 <displaiInit+0x718>)
 8003252:	221e      	movs	r2, #30
 8003254:	2105      	movs	r1, #5
 8003256:	0020      	movs	r0, r4
 8003258:	f001 fa3c 	bl	80046d4 <u8g2_DrawStr>
					utoa(Fen.T_Set, buffer, 10);
 800325c:	4e22      	ldr	r6, [pc, #136]	; (80032e8 <displaiInit+0x700>)
 800325e:	2308      	movs	r3, #8
 8003260:	5ef0      	ldrsh	r0, [r6, r3]
 8003262:	4d22      	ldr	r5, [pc, #136]	; (80032ec <displaiInit+0x704>)
 8003264:	220a      	movs	r2, #10
 8003266:	0029      	movs	r1, r5
 8003268:	f002 f93c 	bl	80054e4 <utoa>
					u8g2_DrawStr(&u8g2, 30, 30, buffer);
 800326c:	002b      	movs	r3, r5
 800326e:	221e      	movs	r2, #30
 8003270:	211e      	movs	r1, #30
 8003272:	0020      	movs	r0, r4
 8003274:	f001 fa2e 	bl	80046d4 <u8g2_DrawStr>
					u8g2_DrawStr(&u8g2, 5, 40, "Cur:");
 8003278:	4b22      	ldr	r3, [pc, #136]	; (8003304 <displaiInit+0x71c>)
 800327a:	2228      	movs	r2, #40	; 0x28
 800327c:	2105      	movs	r1, #5
 800327e:	0020      	movs	r0, r4
 8003280:	f001 fa28 	bl	80046d4 <u8g2_DrawStr>
					utoa(Fen.T_Measured, buffer, 10);
 8003284:	79b0      	ldrb	r0, [r6, #6]
 8003286:	220a      	movs	r2, #10
 8003288:	0029      	movs	r1, r5
 800328a:	f002 f92b 	bl	80054e4 <utoa>
					u8g2_DrawStr(&u8g2, 30, 40, buffer);
 800328e:	002b      	movs	r3, r5
 8003290:	2228      	movs	r2, #40	; 0x28
 8003292:	211e      	movs	r1, #30
 8003294:	0020      	movs	r0, r4
 8003296:	f001 fa1d 	bl	80046d4 <u8g2_DrawStr>
					break;
 800329a:	e4be      	b.n	8002c1a <displaiInit+0x32>
						utoa(Fen.T_Set, buffer, 10);
 800329c:	4b12      	ldr	r3, [pc, #72]	; (80032e8 <displaiInit+0x700>)
 800329e:	2008      	movs	r0, #8
 80032a0:	5e18      	ldrsh	r0, [r3, r0]
 80032a2:	4d12      	ldr	r5, [pc, #72]	; (80032ec <displaiInit+0x704>)
 80032a4:	220a      	movs	r2, #10
 80032a6:	0029      	movs	r1, r5
 80032a8:	f002 f91c 	bl	80054e4 <utoa>
						u8g2_DrawStr(&u8g2, 60, 39, buffer);
 80032ac:	4c0b      	ldr	r4, [pc, #44]	; (80032dc <displaiInit+0x6f4>)
 80032ae:	002b      	movs	r3, r5
 80032b0:	2227      	movs	r2, #39	; 0x27
 80032b2:	213c      	movs	r1, #60	; 0x3c
 80032b4:	0020      	movs	r0, r4
 80032b6:	f001 fa0d 	bl	80046d4 <u8g2_DrawStr>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 80032ba:	490e      	ldr	r1, [pc, #56]	; (80032f4 <displaiInit+0x70c>)
 80032bc:	0020      	movs	r0, r4
 80032be:	f001 fa4f 	bl	8004760 <u8g2_SetFont>
						u8g2_DrawStr(&u8g2, 45, 30, "<");
 80032c2:	4b0d      	ldr	r3, [pc, #52]	; (80032f8 <displaiInit+0x710>)
 80032c4:	221e      	movs	r2, #30
 80032c6:	212d      	movs	r1, #45	; 0x2d
 80032c8:	0020      	movs	r0, r4
 80032ca:	f001 fa03 	bl	80046d4 <u8g2_DrawStr>
 80032ce:	e7a7      	b.n	8003220 <displaiInit+0x638>
					u8g2_DrawStr(&u8g2, 5, 20, (Fen.Status)? "on" : "off");
 80032d0:	4b0d      	ldr	r3, [pc, #52]	; (8003308 <displaiInit+0x720>)
 80032d2:	e7b7      	b.n	8003244 <displaiInit+0x65c>
					u8g2_DrawStr(&u8g2, 5, 20, (FenFan.Status)? "on" : "off");
 80032d4:	4b0c      	ldr	r3, [pc, #48]	; (8003308 <displaiInit+0x720>)
 80032d6:	e59b      	b.n	8002e10 <displaiInit+0x228>
}
 80032d8:	b004      	add	sp, #16
 80032da:	bd70      	pop	{r4, r5, r6, pc}
 80032dc:	200002f0 	.word	0x200002f0
 80032e0:	200003d0 	.word	0x200003d0
 80032e4:	08006540 	.word	0x08006540
 80032e8:	20000280 	.word	0x20000280
 80032ec:	200001a0 	.word	0x200001a0
 80032f0:	20000378 	.word	0x20000378
 80032f4:	080055dc 	.word	0x080055dc
 80032f8:	08005584 	.word	0x08005584
 80032fc:	08005538 	.word	0x08005538
 8003300:	08005588 	.word	0x08005588
 8003304:	08005590 	.word	0x08005590
 8003308:	0800553c 	.word	0x0800553c

0800330c <StationConfig>:


void StationConfig ()
{
 800330c:	b510      	push	{r4, lr}
	Station.IE &= ~(RollBall_IE + Gerkon_IE);
 800330e:	4b18      	ldr	r3, [pc, #96]	; (8003370 <StationConfig+0x64>)
 8003310:	781a      	ldrb	r2, [r3, #0]
 8003312:	2111      	movs	r1, #17
 8003314:	438a      	bics	r2, r1
 8003316:	701a      	strb	r2, [r3, #0]
	Station.Step = 1;
 8003318:	2201      	movs	r2, #1
 800331a:	709a      	strb	r2, [r3, #2]
	enc0.htim = &htim3;
 800331c:	4a15      	ldr	r2, [pc, #84]	; (8003374 <StationConfig+0x68>)
 800331e:	4b16      	ldr	r3, [pc, #88]	; (8003378 <StationConfig+0x6c>)
 8003320:	609a      	str	r2, [r3, #8]

	Solder.htim 	= &htim1;
 8003322:	4b16      	ldr	r3, [pc, #88]	; (800337c <StationConfig+0x70>)
 8003324:	4916      	ldr	r1, [pc, #88]	; (8003380 <StationConfig+0x74>)
 8003326:	6099      	str	r1, [r3, #8]
	Solder.Channel 	= TIM_CHANNEL_1;
 8003328:	2200      	movs	r2, #0
 800332a:	60da      	str	r2, [r3, #12]
	Solder.MaxPower = 95;
 800332c:	205f      	movs	r0, #95	; 0x5f
 800332e:	7418      	strb	r0, [r3, #16]
	Solder.T_Min	= 0;
 8003330:	719a      	strb	r2, [r3, #6]
	Solder.T_Max	= 450;
 8003332:	3064      	adds	r0, #100	; 0x64
 8003334:	30ff      	adds	r0, #255	; 0xff
 8003336:	8098      	strh	r0, [r3, #4]


	Fen.htim 		= &htim14;
 8003338:	4b12      	ldr	r3, [pc, #72]	; (8003384 <StationConfig+0x78>)
 800333a:	4c13      	ldr	r4, [pc, #76]	; (8003388 <StationConfig+0x7c>)
 800333c:	619c      	str	r4, [r3, #24]
	Fen.Channel 	= TIM_CHANNEL_1;
 800333e:	61da      	str	r2, [r3, #28]
	Fen.MaxPower 	= 30;
 8003340:	241e      	movs	r4, #30
 8003342:	739c      	strb	r4, [r3, #14]
	Fen.T_Min		= 0;
 8003344:	731a      	strb	r2, [r3, #12]
	Fen.T_Max		= 450;
 8003346:	8158      	strh	r0, [r3, #10]
	Fen.T_FanOff	= 50;
 8003348:	3232      	adds	r2, #50	; 0x32
 800334a:	735a      	strb	r2, [r3, #13]


	FenFan.htim 	= &htim1;
 800334c:	4c0f      	ldr	r4, [pc, #60]	; (800338c <StationConfig+0x80>)
 800334e:	60a1      	str	r1, [r4, #8]
	FenFan.Channel 	= TIM_CHANNEL_2;
 8003350:	2304      	movs	r3, #4
 8003352:	60e3      	str	r3, [r4, #12]
	FenFan.P_Min	= 25;
 8003354:	3315      	adds	r3, #21
 8003356:	7163      	strb	r3, [r4, #5]
	FenFan.P_Max	= 100;
 8003358:	334b      	adds	r3, #75	; 0x4b
 800335a:	7123      	strb	r3, [r4, #4]

	FenFan.FanStep = FenFanPWM_T.Init.Period/100;
 800335c:	68c8      	ldr	r0, [r1, #12]
 800335e:	2164      	movs	r1, #100	; 0x64
 8003360:	f7fc fed2 	bl	8000108 <__udivsi3>
 8003364:	8220      	strh	r0, [r4, #16]

	ADCData.step = 3.3/4095;
 8003366:	4a0a      	ldr	r2, [pc, #40]	; (8003390 <StationConfig+0x84>)
 8003368:	4b0a      	ldr	r3, [pc, #40]	; (8003394 <StationConfig+0x88>)
 800336a:	641a      	str	r2, [r3, #64]	; 0x40



}
 800336c:	bd10      	pop	{r4, pc}
 800336e:	46c0      	nop			; (mov r8, r8)
 8003370:	200003d0 	.word	0x200003d0
 8003374:	20000620 	.word	0x20000620
 8003378:	200002a0 	.word	0x200002a0
 800337c:	20000378 	.word	0x20000378
 8003380:	20000660 	.word	0x20000660
 8003384:	20000280 	.word	0x20000280
 8003388:	200003d8 	.word	0x200003d8
 800338c:	200002dc 	.word	0x200002dc
 8003390:	3a534067 	.word	0x3a534067
 8003394:	20000230 	.word	0x20000230

08003398 <test>:

void test()
{
	switch(Station.WorkMod){
 8003398:	4b12      	ldr	r3, [pc, #72]	; (80033e4 <test+0x4c>)
 800339a:	785b      	ldrb	r3, [r3, #1]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d011      	beq.n	80033c4 <test+0x2c>
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d002      	beq.n	80033aa <test+0x12>
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d014      	beq.n	80033d2 <test+0x3a>
		case SpecMod:

			break;

	}
}
 80033a8:	4770      	bx	lr
			Solder.htim->Instance->CCR1 =Solder.T_Set;
 80033aa:	4b0f      	ldr	r3, [pc, #60]	; (80033e8 <test+0x50>)
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	6811      	ldr	r1, [r2, #0]
 80033b0:	2002      	movs	r0, #2
 80033b2:	5e1b      	ldrsh	r3, [r3, r0]
 80033b4:	634b      	str	r3, [r1, #52]	; 0x34
			Solder.htim->Instance->CCR3 =Solder.T_Set +(Solder.htim->Init.Period - Solder.T_Set)/2;
 80033b6:	6811      	ldr	r1, [r2, #0]
 80033b8:	68d2      	ldr	r2, [r2, #12]
 80033ba:	1ad2      	subs	r2, r2, r3
 80033bc:	0852      	lsrs	r2, r2, #1
 80033be:	189b      	adds	r3, r3, r2
 80033c0:	63cb      	str	r3, [r1, #60]	; 0x3c
			break;
 80033c2:	e7f1      	b.n	80033a8 <test+0x10>
			Fen.DimmerValue = Fen.T_Set*100;
 80033c4:	4a09      	ldr	r2, [pc, #36]	; (80033ec <test+0x54>)
 80033c6:	2108      	movs	r1, #8
 80033c8:	5e53      	ldrsh	r3, [r2, r1]
 80033ca:	2164      	movs	r1, #100	; 0x64
 80033cc:	434b      	muls	r3, r1
 80033ce:	8093      	strh	r3, [r2, #4]
			break;
 80033d0:	e7ea      	b.n	80033a8 <test+0x10>
			FenFan.htim->Instance->CCR2 = FenFan.P_Set * FenFan.FanStep;
 80033d2:	4a07      	ldr	r2, [pc, #28]	; (80033f0 <test+0x58>)
 80033d4:	6893      	ldr	r3, [r2, #8]
 80033d6:	6819      	ldr	r1, [r3, #0]
 80033d8:	2302      	movs	r3, #2
 80033da:	5ed0      	ldrsh	r0, [r2, r3]
 80033dc:	8a13      	ldrh	r3, [r2, #16]
 80033de:	4343      	muls	r3, r0
 80033e0:	638b      	str	r3, [r1, #56]	; 0x38
}
 80033e2:	e7e1      	b.n	80033a8 <test+0x10>
 80033e4:	200003d0 	.word	0x200003d0
 80033e8:	20000378 	.word	0x20000378
 80033ec:	20000280 	.word	0x20000280
 80033f0:	200002dc 	.word	0x200002dc

080033f4 <SetValue>:

void SetValue(uint16_t Value){
	switch(Station.WorkMod){
 80033f4:	4b18      	ldr	r3, [pc, #96]	; (8003458 <SetValue+0x64>)
 80033f6:	785b      	ldrb	r3, [r3, #1]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d011      	beq.n	8003420 <SetValue+0x2c>
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d004      	beq.n	800340a <SetValue+0x16>
 8003400:	2b02      	cmp	r3, #2
 8003402:	d018      	beq.n	8003436 <SetValue+0x42>
 8003404:	2b03      	cmp	r3, #3
 8003406:	d021      	beq.n	800344c <SetValue+0x58>
			break;
		case SpecMod:
			SMtemp += Value;
			break;
	}
}
 8003408:	4770      	bx	lr
			Solder.T_Set += Value;
 800340a:	4b14      	ldr	r3, [pc, #80]	; (800345c <SetValue+0x68>)
 800340c:	885a      	ldrh	r2, [r3, #2]
 800340e:	1880      	adds	r0, r0, r2
 8003410:	b200      	sxth	r0, r0
 8003412:	8058      	strh	r0, [r3, #2]
			if(Solder.T_Set <= Solder.T_Min) Solder.T_Set = Solder.T_Min;
 8003414:	799b      	ldrb	r3, [r3, #6]
 8003416:	4298      	cmp	r0, r3
 8003418:	dcf6      	bgt.n	8003408 <SetValue+0x14>
 800341a:	4a10      	ldr	r2, [pc, #64]	; (800345c <SetValue+0x68>)
 800341c:	8053      	strh	r3, [r2, #2]
 800341e:	e7f3      	b.n	8003408 <SetValue+0x14>
			Fen.T_Set += Value;
 8003420:	4b0f      	ldr	r3, [pc, #60]	; (8003460 <SetValue+0x6c>)
 8003422:	891a      	ldrh	r2, [r3, #8]
 8003424:	1880      	adds	r0, r0, r2
 8003426:	b200      	sxth	r0, r0
 8003428:	8118      	strh	r0, [r3, #8]
			if(Fen.T_Set <= Fen.T_Min) Fen.T_Set = Fen.T_Min;
 800342a:	7b1b      	ldrb	r3, [r3, #12]
 800342c:	4298      	cmp	r0, r3
 800342e:	dceb      	bgt.n	8003408 <SetValue+0x14>
 8003430:	4a0b      	ldr	r2, [pc, #44]	; (8003460 <SetValue+0x6c>)
 8003432:	8113      	strh	r3, [r2, #8]
 8003434:	e7e8      	b.n	8003408 <SetValue+0x14>
			FenFan.P_Set += Value;
 8003436:	4b0b      	ldr	r3, [pc, #44]	; (8003464 <SetValue+0x70>)
 8003438:	885a      	ldrh	r2, [r3, #2]
 800343a:	1880      	adds	r0, r0, r2
 800343c:	b200      	sxth	r0, r0
 800343e:	8058      	strh	r0, [r3, #2]
			if(FenFan.P_Set <= FenFan.P_Min) FenFan.P_Set = FenFan.P_Min;
 8003440:	795b      	ldrb	r3, [r3, #5]
 8003442:	4298      	cmp	r0, r3
 8003444:	dce0      	bgt.n	8003408 <SetValue+0x14>
 8003446:	4a07      	ldr	r2, [pc, #28]	; (8003464 <SetValue+0x70>)
 8003448:	8053      	strh	r3, [r2, #2]
 800344a:	e7dd      	b.n	8003408 <SetValue+0x14>
			SMtemp += Value;
 800344c:	4b06      	ldr	r3, [pc, #24]	; (8003468 <SetValue+0x74>)
 800344e:	881a      	ldrh	r2, [r3, #0]
 8003450:	1880      	adds	r0, r0, r2
 8003452:	8018      	strh	r0, [r3, #0]
}
 8003454:	e7d8      	b.n	8003408 <SetValue+0x14>
 8003456:	46c0      	nop			; (mov r8, r8)
 8003458:	200003d0 	.word	0x200003d0
 800345c:	20000378 	.word	0x20000378
 8003460:	20000280 	.word	0x20000280
 8003464:	200002dc 	.word	0x200002dc
 8003468:	2000027c 	.word	0x2000027c

0800346c <MoweDetect>:
	ADCData.Sfen 	/= sizeof(ADCData.buffer)/3;
	ADCData.Ssolder /= sizeof(ADCData.buffer)/3;
	ADCData.Ssensor /= sizeof(ADCData.buffer)/3;
}

void MoweDetect(){
 800346c:	b570      	push	{r4, r5, r6, lr}
	DispleiMod =1;
 800346e:	2301      	movs	r3, #1
 8003470:	4a09      	ldr	r2, [pc, #36]	; (8003498 <MoweDetect+0x2c>)
 8003472:	7013      	strb	r3, [r2, #0]
	Station.MoveDetect = 1;
 8003474:	4a09      	ldr	r2, [pc, #36]	; (800349c <MoweDetect+0x30>)
 8003476:	70d3      	strb	r3, [r2, #3]
	HAL_RTC_GetTime(&hrtc, &Point[2].sTime, RTC_FORMAT_BCD);
 8003478:	4c09      	ldr	r4, [pc, #36]	; (80034a0 <MoweDetect+0x34>)
 800347a:	0021      	movs	r1, r4
 800347c:	3130      	adds	r1, #48	; 0x30
 800347e:	4d09      	ldr	r5, [pc, #36]	; (80034a4 <MoweDetect+0x38>)
 8003480:	2201      	movs	r2, #1
 8003482:	0028      	movs	r0, r5
 8003484:	f7fe f9a4 	bl	80017d0 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &Point[2].sDate, RTC_FORMAT_BCD);
 8003488:	0021      	movs	r1, r4
 800348a:	3144      	adds	r1, #68	; 0x44
 800348c:	2201      	movs	r2, #1
 800348e:	0028      	movs	r0, r5
 8003490:	f7fe f9ca 	bl	8001828 <HAL_RTC_GetDate>
}
 8003494:	bd70      	pop	{r4, r5, r6, pc}
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	20000025 	.word	0x20000025
 800349c:	200003d0 	.word	0x200003d0
 80034a0:	20000028 	.word	0x20000028
 80034a4:	200001ac 	.word	0x200001ac

080034a8 <InactivityDetect>:

void InactivityDetect (){
 80034a8:	b570      	push	{r4, r5, r6, lr}
	if(Station.MoveDetect){
 80034aa:	4b23      	ldr	r3, [pc, #140]	; (8003538 <InactivityDetect+0x90>)
 80034ac:	78db      	ldrb	r3, [r3, #3]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d100      	bne.n	80034b4 <InactivityDetect+0xc>
				//slipp
			}

		}
	}
}
 80034b2:	bd70      	pop	{r4, r5, r6, pc}
		HAL_RTC_GetTime(&hrtc, &Point[3].sTime, RTC_FORMAT_BCD);
 80034b4:	4c21      	ldr	r4, [pc, #132]	; (800353c <InactivityDetect+0x94>)
 80034b6:	0021      	movs	r1, r4
 80034b8:	3148      	adds	r1, #72	; 0x48
 80034ba:	4d21      	ldr	r5, [pc, #132]	; (8003540 <InactivityDetect+0x98>)
 80034bc:	2201      	movs	r2, #1
 80034be:	0028      	movs	r0, r5
 80034c0:	f7fe f986 	bl	80017d0 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &Point[3].sDate, RTC_FORMAT_BCD);
 80034c4:	0021      	movs	r1, r4
 80034c6:	315c      	adds	r1, #92	; 0x5c
 80034c8:	2201      	movs	r2, #1
 80034ca:	0028      	movs	r0, r5
 80034cc:	f7fe f9ac 	bl	8001828 <HAL_RTC_GetDate>
		if(Station.MoveDetect == 1){
 80034d0:	4b19      	ldr	r3, [pc, #100]	; (8003538 <InactivityDetect+0x90>)
 80034d2:	78db      	ldrb	r3, [r3, #3]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d013      	beq.n	8003500 <InactivityDetect+0x58>
		if(Station.MoveDetect == 2){
 80034d8:	4b17      	ldr	r3, [pc, #92]	; (8003538 <InactivityDetect+0x90>)
 80034da:	78db      	ldrb	r3, [r3, #3]
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d01b      	beq.n	8003518 <InactivityDetect+0x70>
		if(Station.MoveDetect == 3){
 80034e0:	4b15      	ldr	r3, [pc, #84]	; (8003538 <InactivityDetect+0x90>)
 80034e2:	78db      	ldrb	r3, [r3, #3]
 80034e4:	2b03      	cmp	r3, #3
 80034e6:	d1e4      	bne.n	80034b2 <InactivityDetect+0xa>
			if (TimePointCompare(&Point[2], &Point[3]) >= 60){
 80034e8:	4814      	ldr	r0, [pc, #80]	; (800353c <InactivityDetect+0x94>)
 80034ea:	0001      	movs	r1, r0
 80034ec:	3148      	adds	r1, #72	; 0x48
 80034ee:	3030      	adds	r0, #48	; 0x30
 80034f0:	f7ff f8f2 	bl	80026d8 <TimePointCompare>
 80034f4:	283b      	cmp	r0, #59	; 0x3b
 80034f6:	d9dc      	bls.n	80034b2 <InactivityDetect+0xa>
				Station.MoveDetect = 0;
 80034f8:	2200      	movs	r2, #0
 80034fa:	4b0f      	ldr	r3, [pc, #60]	; (8003538 <InactivityDetect+0x90>)
 80034fc:	70da      	strb	r2, [r3, #3]
}
 80034fe:	e7d8      	b.n	80034b2 <InactivityDetect+0xa>
			if (TimePointCompare(&Point[2], &Point[3]) >= 2){
 8003500:	480e      	ldr	r0, [pc, #56]	; (800353c <InactivityDetect+0x94>)
 8003502:	0001      	movs	r1, r0
 8003504:	3148      	adds	r1, #72	; 0x48
 8003506:	3030      	adds	r0, #48	; 0x30
 8003508:	f7ff f8e6 	bl	80026d8 <TimePointCompare>
 800350c:	2801      	cmp	r0, #1
 800350e:	d9e3      	bls.n	80034d8 <InactivityDetect+0x30>
				Station.MoveDetect = 2;
 8003510:	2202      	movs	r2, #2
 8003512:	4b09      	ldr	r3, [pc, #36]	; (8003538 <InactivityDetect+0x90>)
 8003514:	70da      	strb	r2, [r3, #3]
 8003516:	e7df      	b.n	80034d8 <InactivityDetect+0x30>
			if (TimePointCompare(&Point[2], &Point[3]) >= 5){
 8003518:	4808      	ldr	r0, [pc, #32]	; (800353c <InactivityDetect+0x94>)
 800351a:	0001      	movs	r1, r0
 800351c:	3148      	adds	r1, #72	; 0x48
 800351e:	3030      	adds	r0, #48	; 0x30
 8003520:	f7ff f8da 	bl	80026d8 <TimePointCompare>
 8003524:	2804      	cmp	r0, #4
 8003526:	d9db      	bls.n	80034e0 <InactivityDetect+0x38>
				Station.MoveDetect = 3;
 8003528:	2203      	movs	r2, #3
 800352a:	4b03      	ldr	r3, [pc, #12]	; (8003538 <InactivityDetect+0x90>)
 800352c:	70da      	strb	r2, [r3, #3]
				DispleiMod =0;
 800352e:	2200      	movs	r2, #0
 8003530:	4b04      	ldr	r3, [pc, #16]	; (8003544 <InactivityDetect+0x9c>)
 8003532:	701a      	strb	r2, [r3, #0]
 8003534:	e7d4      	b.n	80034e0 <InactivityDetect+0x38>
 8003536:	46c0      	nop			; (mov r8, r8)
 8003538:	200003d0 	.word	0x200003d0
 800353c:	20000028 	.word	0x20000028
 8003540:	200001ac 	.word	0x200001ac
 8003544:	20000025 	.word	0x20000025

08003548 <PushButton>:

uint8_t PushButton(uint8_t workMod){
 8003548:	b570      	push	{r4, r5, r6, lr}
 800354a:	0004      	movs	r4, r0
	if(Station.WorkMod != workMod) CountForButton = 0;
 800354c:	4b1d      	ldr	r3, [pc, #116]	; (80035c4 <PushButton+0x7c>)
 800354e:	785b      	ldrb	r3, [r3, #1]
 8003550:	4283      	cmp	r3, r0
 8003552:	d002      	beq.n	800355a <PushButton+0x12>
 8003554:	2200      	movs	r2, #0
 8003556:	4b1c      	ldr	r3, [pc, #112]	; (80035c8 <PushButton+0x80>)
 8003558:	701a      	strb	r2, [r3, #0]
	if (CountForButton == 0) {
 800355a:	4b1b      	ldr	r3, [pc, #108]	; (80035c8 <PushButton+0x80>)
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d019      	beq.n	8003596 <PushButton+0x4e>
		HAL_RTC_GetDate(&hrtc, &Point[0].sDate, RTC_FORMAT_BCD);
		CountForButton++;
		Station.WorkMod = workMod;
		return On;
	}else{
		HAL_RTC_GetTime(&hrtc, &Point[1].sTime, RTC_FORMAT_BCD);
 8003562:	4c1a      	ldr	r4, [pc, #104]	; (80035cc <PushButton+0x84>)
 8003564:	0025      	movs	r5, r4
 8003566:	3518      	adds	r5, #24
 8003568:	4e19      	ldr	r6, [pc, #100]	; (80035d0 <PushButton+0x88>)
 800356a:	2201      	movs	r2, #1
 800356c:	0029      	movs	r1, r5
 800356e:	0030      	movs	r0, r6
 8003570:	f7fe f92e 	bl	80017d0 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &Point[1].sDate, RTC_FORMAT_BCD);
 8003574:	0021      	movs	r1, r4
 8003576:	312c      	adds	r1, #44	; 0x2c
 8003578:	2201      	movs	r2, #1
 800357a:	0030      	movs	r0, r6
 800357c:	f7fe f954 	bl	8001828 <HAL_RTC_GetDate>
		CountForButton = 0;
 8003580:	2200      	movs	r2, #0
 8003582:	4b11      	ldr	r3, [pc, #68]	; (80035c8 <PushButton+0x80>)
 8003584:	701a      	strb	r2, [r3, #0]
		if (TimePointCompare(&Point[0], &Point[1]) < 10){
 8003586:	0029      	movs	r1, r5
 8003588:	0020      	movs	r0, r4
 800358a:	f7ff f8a5 	bl	80026d8 <TimePointCompare>
 800358e:	2809      	cmp	r0, #9
 8003590:	d916      	bls.n	80035c0 <PushButton+0x78>
			return Off;
		} else {
			return On;
 8003592:	2001      	movs	r0, #1
 8003594:	e013      	b.n	80035be <PushButton+0x76>
		HAL_RTC_GetTime(&hrtc, &Point[0].sTime, RTC_FORMAT_BCD);
 8003596:	4d0d      	ldr	r5, [pc, #52]	; (80035cc <PushButton+0x84>)
 8003598:	4e0d      	ldr	r6, [pc, #52]	; (80035d0 <PushButton+0x88>)
 800359a:	2201      	movs	r2, #1
 800359c:	0029      	movs	r1, r5
 800359e:	0030      	movs	r0, r6
 80035a0:	f7fe f916 	bl	80017d0 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &Point[0].sDate, RTC_FORMAT_BCD);
 80035a4:	0029      	movs	r1, r5
 80035a6:	3114      	adds	r1, #20
 80035a8:	2201      	movs	r2, #1
 80035aa:	0030      	movs	r0, r6
 80035ac:	f7fe f93c 	bl	8001828 <HAL_RTC_GetDate>
		CountForButton++;
 80035b0:	4a05      	ldr	r2, [pc, #20]	; (80035c8 <PushButton+0x80>)
 80035b2:	7813      	ldrb	r3, [r2, #0]
 80035b4:	3301      	adds	r3, #1
 80035b6:	7013      	strb	r3, [r2, #0]
		Station.WorkMod = workMod;
 80035b8:	4b02      	ldr	r3, [pc, #8]	; (80035c4 <PushButton+0x7c>)
 80035ba:	705c      	strb	r4, [r3, #1]
		return On;
 80035bc:	2001      	movs	r0, #1
			Station.WorkMod = workMod;
		}
	}
}
 80035be:	bd70      	pop	{r4, r5, r6, pc}
			return Off;
 80035c0:	2000      	movs	r0, #0
 80035c2:	e7fc      	b.n	80035be <PushButton+0x76>
 80035c4:	200003d0 	.word	0x200003d0
 80035c8:	20000024 	.word	0x20000024
 80035cc:	20000028 	.word	0x20000028
 80035d0:	200001ac 	.word	0x200001ac

080035d4 <SolderControl>:
		//ERROR msg
		//Sound alarm
	}
}

void SolderControl(SolderTypeDef* solder){
 80035d4:	b510      	push	{r4, lr}
	if(solder->Status == On && solder->error == 0){
 80035d6:	7803      	ldrb	r3, [r0, #0]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d004      	beq.n	80035e6 <SolderControl+0x12>
		HAL_TIM_PWM_Start_IT(&SolderPWM_T, SolderPWM_ch);
	}
	else{
		//solder->Status = OFF;
		HAL_TIM_PWM_Stop_IT(&SolderPWM_T, SolderPWM_ch);
 80035dc:	2100      	movs	r1, #0
 80035de:	4806      	ldr	r0, [pc, #24]	; (80035f8 <SolderControl+0x24>)
 80035e0:	f7fe ff46 	bl	8002470 <HAL_TIM_PWM_Stop_IT>
	}
}
 80035e4:	bd10      	pop	{r4, pc}
	if(solder->Status == On && solder->error == 0){
 80035e6:	79c3      	ldrb	r3, [r0, #7]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1f7      	bne.n	80035dc <SolderControl+0x8>
		HAL_TIM_PWM_Start_IT(&SolderPWM_T, SolderPWM_ch);
 80035ec:	2100      	movs	r1, #0
 80035ee:	4802      	ldr	r0, [pc, #8]	; (80035f8 <SolderControl+0x24>)
 80035f0:	f7fe fef2 	bl	80023d8 <HAL_TIM_PWM_Start_IT>
 80035f4:	e7f6      	b.n	80035e4 <SolderControl+0x10>
 80035f6:	46c0      	nop			; (mov r8, r8)
 80035f8:	20000660 	.word	0x20000660

080035fc <FanControl>:
	}
}

// peredelat ?
void FanControl(uint8_t status)
{
 80035fc:	b510      	push	{r4, lr}
	if (status == FanSpeedMax){
 80035fe:	4b0e      	ldr	r3, [pc, #56]	; (8003638 <FanControl+0x3c>)
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	4283      	cmp	r3, r0
 8003604:	d00b      	beq.n	800361e <FanControl+0x22>
		FenFanPWM_T.Instance->CCR2 = FenFanPWM_T.Instance->ARR;
		HAL_TIM_PWM_Start(&FenFanPWM_T, FenFanPWM_ch);
	}else if(status == Off){
 8003606:	2800      	cmp	r0, #0
 8003608:	d011      	beq.n	800362e <FanControl+0x32>
			HAL_TIM_PWM_Stop(&FenFanPWM_T, FenFanPWM_ch);
		}
	}
	else
	{
		FenFanPWM_T.Instance->CCR2 = FenFan.P_Set;
 800360a:	480c      	ldr	r0, [pc, #48]	; (800363c <FanControl+0x40>)
 800360c:	6803      	ldr	r3, [r0, #0]
 800360e:	4a0c      	ldr	r2, [pc, #48]	; (8003640 <FanControl+0x44>)
 8003610:	2102      	movs	r1, #2
 8003612:	5e52      	ldrsh	r2, [r2, r1]
 8003614:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_TIM_PWM_Start(&FenFanPWM_T, FenFanPWM_ch);
 8003616:	2104      	movs	r1, #4
 8003618:	f7fe fe6e 	bl	80022f8 <HAL_TIM_PWM_Start>
	}
}
 800361c:	bd10      	pop	{r4, pc}
		FenFanPWM_T.Instance->CCR2 = FenFanPWM_T.Instance->ARR;
 800361e:	4807      	ldr	r0, [pc, #28]	; (800363c <FanControl+0x40>)
 8003620:	6803      	ldr	r3, [r0, #0]
 8003622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003624:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_TIM_PWM_Start(&FenFanPWM_T, FenFanPWM_ch);
 8003626:	2104      	movs	r1, #4
 8003628:	f7fe fe66 	bl	80022f8 <HAL_TIM_PWM_Start>
 800362c:	e7f6      	b.n	800361c <FanControl+0x20>
			HAL_TIM_PWM_Stop(&FenFanPWM_T, FenFanPWM_ch);
 800362e:	2104      	movs	r1, #4
 8003630:	4802      	ldr	r0, [pc, #8]	; (800363c <FanControl+0x40>)
 8003632:	f7fe fe8d 	bl	8002350 <HAL_TIM_PWM_Stop>
 8003636:	e7f1      	b.n	800361c <FanControl+0x20>
 8003638:	20000000 	.word	0x20000000
 800363c:	20000660 	.word	0x20000660
 8003640:	200002dc 	.word	0x200002dc

08003644 <ErrorControl>:
void ErrorControl(){
 8003644:	b570      	push	{r4, r5, r6, lr}
	if(Fen.T_Measured >= Fen.T_Max){
 8003646:	4b25      	ldr	r3, [pc, #148]	; (80036dc <ErrorControl+0x98>)
 8003648:	799a      	ldrb	r2, [r3, #6]
 800364a:	895b      	ldrh	r3, [r3, #10]
 800364c:	429a      	cmp	r2, r3
 800364e:	d302      	bcc.n	8003656 <ErrorControl+0x12>
		Fen.error = 1;
 8003650:	2201      	movs	r2, #1
 8003652:	4b22      	ldr	r3, [pc, #136]	; (80036dc <ErrorControl+0x98>)
 8003654:	751a      	strb	r2, [r3, #20]
	if(Solder.htim->Instance->CCR1 >= (Solder.htim->Instance->ARR /100) * Solder.MaxPower){	//   
 8003656:	4c22      	ldr	r4, [pc, #136]	; (80036e0 <ErrorControl+0x9c>)
 8003658:	68a3      	ldr	r3, [r4, #8]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 800365e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003660:	2164      	movs	r1, #100	; 0x64
 8003662:	f7fc fd51 	bl	8000108 <__udivsi3>
 8003666:	7c23      	ldrb	r3, [r4, #16]
 8003668:	4358      	muls	r0, r3
 800366a:	4285      	cmp	r5, r0
 800366c:	d301      	bcc.n	8003672 <ErrorControl+0x2e>
		Solder.error = 1;
 800366e:	2201      	movs	r2, #1
 8003670:	71e2      	strb	r2, [r4, #7]
	if(Solder.T_Measured >= Solder.T_Max){
 8003672:	4b1b      	ldr	r3, [pc, #108]	; (80036e0 <ErrorControl+0x9c>)
 8003674:	785a      	ldrb	r2, [r3, #1]
 8003676:	889b      	ldrh	r3, [r3, #4]
 8003678:	429a      	cmp	r2, r3
 800367a:	d302      	bcc.n	8003682 <ErrorControl+0x3e>
		Solder.error = 1;
 800367c:	2201      	movs	r2, #1
 800367e:	4b18      	ldr	r3, [pc, #96]	; (80036e0 <ErrorControl+0x9c>)
 8003680:	71da      	strb	r2, [r3, #7]
	if (Fen.error){
 8003682:	4b16      	ldr	r3, [pc, #88]	; (80036dc <ErrorControl+0x98>)
 8003684:	7d1b      	ldrb	r3, [r3, #20]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d108      	bne.n	800369c <ErrorControl+0x58>
	if (FenFan.error){
 800368a:	4b16      	ldr	r3, [pc, #88]	; (80036e4 <ErrorControl+0xa0>)
 800368c:	799b      	ldrb	r3, [r3, #6]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d112      	bne.n	80036b8 <ErrorControl+0x74>
	if (Solder.error){
 8003692:	4b13      	ldr	r3, [pc, #76]	; (80036e0 <ErrorControl+0x9c>)
 8003694:	79db      	ldrb	r3, [r3, #7]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d11b      	bne.n	80036d2 <ErrorControl+0x8e>
}
 800369a:	bd70      	pop	{r4, r5, r6, pc}
		HAL_GPIO_WritePin(FenRelePort, FenRelePin, GPIO_PIN_RESET);
 800369c:	2200      	movs	r2, #0
 800369e:	2104      	movs	r1, #4
 80036a0:	2090      	movs	r0, #144	; 0x90
 80036a2:	05c0      	lsls	r0, r0, #23
 80036a4:	f7fd fb4f 	bl	8000d46 <HAL_GPIO_WritePin>
		Fen.DimerStatus = OFF;
 80036a8:	2200      	movs	r2, #0
 80036aa:	4b0c      	ldr	r3, [pc, #48]	; (80036dc <ErrorControl+0x98>)
 80036ac:	709a      	strb	r2, [r3, #2]
		FanControl(FanSpeedMax);
 80036ae:	4b0e      	ldr	r3, [pc, #56]	; (80036e8 <ErrorControl+0xa4>)
 80036b0:	7818      	ldrb	r0, [r3, #0]
 80036b2:	f7ff ffa3 	bl	80035fc <FanControl>
 80036b6:	e7e8      	b.n	800368a <ErrorControl+0x46>
		HAL_GPIO_WritePin(FenRelePort, FenRelePin, GPIO_PIN_RESET);
 80036b8:	2200      	movs	r2, #0
 80036ba:	2104      	movs	r1, #4
 80036bc:	2090      	movs	r0, #144	; 0x90
 80036be:	05c0      	lsls	r0, r0, #23
 80036c0:	f7fd fb41 	bl	8000d46 <HAL_GPIO_WritePin>
		Fen.DimerStatus = OFF;
 80036c4:	2200      	movs	r2, #0
 80036c6:	4b05      	ldr	r3, [pc, #20]	; (80036dc <ErrorControl+0x98>)
 80036c8:	709a      	strb	r2, [r3, #2]
		FanControl(OFF);
 80036ca:	2000      	movs	r0, #0
 80036cc:	f7ff ff96 	bl	80035fc <FanControl>
 80036d0:	e7df      	b.n	8003692 <ErrorControl+0x4e>
		HAL_TIM_PWM_Stop_IT(&SolderPWM_T, SolderPWM_ch);
 80036d2:	2100      	movs	r1, #0
 80036d4:	4805      	ldr	r0, [pc, #20]	; (80036ec <ErrorControl+0xa8>)
 80036d6:	f7fe fecb 	bl	8002470 <HAL_TIM_PWM_Stop_IT>
}
 80036da:	e7de      	b.n	800369a <ErrorControl+0x56>
 80036dc:	20000280 	.word	0x20000280
 80036e0:	20000378 	.word	0x20000378
 80036e4:	200002dc 	.word	0x200002dc
 80036e8:	20000000 	.word	0x20000000
 80036ec:	20000660 	.word	0x20000660

080036f0 <main>:
{
 80036f0:	b510      	push	{r4, lr}
  HAL_Init();
 80036f2:	f7fc fe91 	bl	8000418 <HAL_Init>
  SystemClock_Config();
 80036f6:	f7ff fa45 	bl	8002b84 <SystemClock_Config>
  MX_GPIO_Init();
 80036fa:	f7ff f86f 	bl	80027dc <MX_GPIO_Init>
  MX_DMA_Init();
 80036fe:	f7ff f8dd 	bl	80028bc <MX_DMA_Init>
  MX_ADC_Init();
 8003702:	f7ff f8f3 	bl	80028ec <MX_ADC_Init>
  MX_TIM1_Init();
 8003706:	f7ff f92d 	bl	8002964 <MX_TIM1_Init>
  MX_TIM3_Init();
 800370a:	f7ff f985 	bl	8002a18 <MX_TIM3_Init>
  MX_TIM14_Init();
 800370e:	f7ff f9af 	bl	8002a70 <MX_TIM14_Init>
  MX_SPI1_Init();
 8003712:	f7ff f9df 	bl	8002ad4 <MX_SPI1_Init>
  MX_RTC_Init();
 8003716:	f7ff fa01 	bl	8002b1c <MX_RTC_Init>
  StationConfig ();
 800371a:	f7ff fdf7 	bl	800330c <StationConfig>
  u8g2_SPI_Set(&hspi1, Lcd_CS);
 800371e:	2240      	movs	r2, #64	; 0x40
 8003720:	491a      	ldr	r1, [pc, #104]	; (800378c <main+0x9c>)
 8003722:	481b      	ldr	r0, [pc, #108]	; (8003790 <main+0xa0>)
 8003724:	f000 fb38 	bl	8003d98 <u8g2_SPI_Set>
  u8g2_Setup_st7920_s_128x64_2(&u8g2, U8G2_R0, u8xx_byte_hw_spi, u8xx_stm32_gpio_and_delay);
 8003728:	4c1a      	ldr	r4, [pc, #104]	; (8003794 <main+0xa4>)
 800372a:	4b1b      	ldr	r3, [pc, #108]	; (8003798 <main+0xa8>)
 800372c:	4a1b      	ldr	r2, [pc, #108]	; (800379c <main+0xac>)
 800372e:	491c      	ldr	r1, [pc, #112]	; (80037a0 <main+0xb0>)
 8003730:	0020      	movs	r0, r4
 8003732:	f000 fced 	bl	8004110 <u8g2_Setup_st7920_s_128x64_2>
  u8g2_InitDisplay(&u8g2);
 8003736:	0020      	movs	r0, r4
 8003738:	f001 fe32 	bl	80053a0 <u8x8_InitDisplay>
  HAL_TIM_Encoder_Start_IT(&htim3,TIM_CHANNEL_ALL);	//start timet in encoder mod + intrrupt
 800373c:	2118      	movs	r1, #24
 800373e:	4819      	ldr	r0, [pc, #100]	; (80037a4 <main+0xb4>)
 8003740:	f7fe ff2c 	bl	800259c <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_PWM_Start_IT(&SolderPWM_T, TIM_CHANNEL_3);
 8003744:	2108      	movs	r1, #8
 8003746:	4818      	ldr	r0, [pc, #96]	; (80037a8 <main+0xb8>)
 8003748:	f7fe fe46 	bl	80023d8 <HAL_TIM_PWM_Start_IT>
 800374c:	e004      	b.n	8003758 <main+0x68>
		  MoweDetect();
 800374e:	f7ff fe8d 	bl	800346c <MoweDetect>
 8003752:	e012      	b.n	800377a <main+0x8a>
	  displaiInit();
 8003754:	f7ff fa48 	bl	8002be8 <displaiInit>
	  ErrorControl();
 8003758:	f7ff ff74 	bl	8003644 <ErrorControl>
	  SetValue(encoder(&enc0) * Station.Step);
 800375c:	4c13      	ldr	r4, [pc, #76]	; (80037ac <main+0xbc>)
 800375e:	0020      	movs	r0, r4
 8003760:	f7fe ffe7 	bl	8002732 <encoder>
 8003764:	0003      	movs	r3, r0
 8003766:	4a12      	ldr	r2, [pc, #72]	; (80037b0 <main+0xc0>)
 8003768:	7890      	ldrb	r0, [r2, #2]
 800376a:	4358      	muls	r0, r3
 800376c:	b280      	uxth	r0, r0
 800376e:	f7ff fe41 	bl	80033f4 <SetValue>
	  if(enc0.Difference != 0)
 8003772:	2202      	movs	r2, #2
 8003774:	5ea3      	ldrsh	r3, [r4, r2]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1e9      	bne.n	800374e <main+0x5e>
	  InactivityDetect ();
 800377a:	f7ff fe95 	bl	80034a8 <InactivityDetect>
	  if(Station.WorkMod != SpecMod) test();
 800377e:	4b0c      	ldr	r3, [pc, #48]	; (80037b0 <main+0xc0>)
 8003780:	785b      	ldrb	r3, [r3, #1]
 8003782:	2b03      	cmp	r3, #3
 8003784:	d0e6      	beq.n	8003754 <main+0x64>
 8003786:	f7ff fe07 	bl	8003398 <test>
 800378a:	e7e3      	b.n	8003754 <main+0x64>
 800378c:	48000400 	.word	0x48000400
 8003790:	200001cc 	.word	0x200001cc
 8003794:	200002f0 	.word	0x200002f0
 8003798:	08003db5 	.word	0x08003db5
 800379c:	08003dd5 	.word	0x08003dd5
 80037a0:	08007494 	.word	0x08007494
 80037a4:	20000620 	.word	0x20000620
 80037a8:	20000660 	.word	0x20000660
 80037ac:	200002a0 	.word	0x200002a0
 80037b0:	200003d0 	.word	0x200003d0

080037b4 <DimmerControl>:
{
 80037b4:	b510      	push	{r4, lr}
	if(ChStrct->Status == On && ChStrct->error == 0)
 80037b6:	7803      	ldrb	r3, [r0, #0]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d008      	beq.n	80037ce <DimmerControl+0x1a>
		ChStrct->DimerStatus = OFF;
 80037bc:	2300      	movs	r3, #0
 80037be:	7083      	strb	r3, [r0, #2]
		HAL_GPIO_WritePin(FenRelePort, FenRelePin, GPIO_PIN_RESET);
 80037c0:	2200      	movs	r2, #0
 80037c2:	2104      	movs	r1, #4
 80037c4:	2090      	movs	r0, #144	; 0x90
 80037c6:	05c0      	lsls	r0, r0, #23
 80037c8:	f7fd fabd 	bl	8000d46 <HAL_GPIO_WritePin>
}
 80037cc:	bd10      	pop	{r4, pc}
	if(ChStrct->Status == On && ChStrct->error == 0)
 80037ce:	7d03      	ldrb	r3, [r0, #20]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1f3      	bne.n	80037bc <DimmerControl+0x8>
		ChStrct->DimerStatus = ON;
 80037d4:	3301      	adds	r3, #1
 80037d6:	7083      	strb	r3, [r0, #2]
		FanControl(On);
 80037d8:	2001      	movs	r0, #1
 80037da:	f7ff ff0f 	bl	80035fc <FanControl>
		HAL_GPIO_WritePin(FenRelePort, FenRelePin, GPIO_PIN_SET);
 80037de:	2201      	movs	r2, #1
 80037e0:	2104      	movs	r1, #4
 80037e2:	2090      	movs	r0, #144	; 0x90
 80037e4:	05c0      	lsls	r0, r0, #23
 80037e6:	f7fd faae 	bl	8000d46 <HAL_GPIO_WritePin>
		HAL_TIM_OnePulse_Start_IT(&DimmerTim, DimmerTimCh);
 80037ea:	2100      	movs	r1, #0
 80037ec:	4801      	ldr	r0, [pc, #4]	; (80037f4 <DimmerControl+0x40>)
 80037ee:	f7fe fe9f 	bl	8002530 <HAL_TIM_OnePulse_Start_IT>
 80037f2:	e7eb      	b.n	80037cc <DimmerControl+0x18>
 80037f4:	200003d8 	.word	0x200003d8

080037f8 <Gerkon_Handler>:
void Gerkon_Handler(){
 80037f8:	b510      	push	{r4, lr}
	if ((Station.IE & Gerkon_IE) && Fen.Status  ){
 80037fa:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <Gerkon_Handler+0x30>)
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	06db      	lsls	r3, r3, #27
 8003800:	d503      	bpl.n	800380a <Gerkon_Handler+0x12>
 8003802:	4b0a      	ldr	r3, [pc, #40]	; (800382c <Gerkon_Handler+0x34>)
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d100      	bne.n	800380c <Gerkon_Handler+0x14>
}
 800380a:	bd10      	pop	{r4, pc}
		Fen.GerkonStatus = HAL_GPIO_ReadPin(Gerkon_Port, Gerkon_Pin);
 800380c:	2180      	movs	r1, #128	; 0x80
 800380e:	0149      	lsls	r1, r1, #5
 8003810:	2090      	movs	r0, #144	; 0x90
 8003812:	05c0      	lsls	r0, r0, #23
 8003814:	f7fd fa90 	bl	8000d38 <HAL_GPIO_ReadPin>
 8003818:	4b04      	ldr	r3, [pc, #16]	; (800382c <Gerkon_Handler+0x34>)
 800381a:	7058      	strb	r0, [r3, #1]
		Fen.Status = Fen.GerkonStatus;
 800381c:	7018      	strb	r0, [r3, #0]
		DimmerControl(&Fen);
 800381e:	0018      	movs	r0, r3
 8003820:	f7ff ffc8 	bl	80037b4 <DimmerControl>
}
 8003824:	e7f1      	b.n	800380a <Gerkon_Handler+0x12>
 8003826:	46c0      	nop			; (mov r8, r8)
 8003828:	200003d0 	.word	0x200003d0
 800382c:	20000280 	.word	0x20000280

08003830 <ZCD_Handler>:

void ZCD_Handler()
{
	if(Fen.DimerStatus == On && Fen.error == 0){
 8003830:	4b08      	ldr	r3, [pc, #32]	; (8003854 <ZCD_Handler+0x24>)
 8003832:	789b      	ldrb	r3, [r3, #2]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d000      	beq.n	800383a <ZCD_Handler+0xa>
			Zcd = 0;
			break;
		  }*/
	}

}
 8003838:	4770      	bx	lr
	if(Fen.DimerStatus == On && Fen.error == 0){
 800383a:	4b06      	ldr	r3, [pc, #24]	; (8003854 <ZCD_Handler+0x24>)
 800383c:	7d1b      	ldrb	r3, [r3, #20]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1fa      	bne.n	8003838 <ZCD_Handler+0x8>
		Fen.htim->Instance->CR1 |= TIM_CR1_CEN;		//Timer Start
 8003842:	4b04      	ldr	r3, [pc, #16]	; (8003854 <ZCD_Handler+0x24>)
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	6813      	ldr	r3, [r2, #0]
 800384a:	2101      	movs	r1, #1
 800384c:	430b      	orrs	r3, r1
 800384e:	6013      	str	r3, [r2, #0]
}
 8003850:	e7f2      	b.n	8003838 <ZCD_Handler+0x8>
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	20000280 	.word	0x20000280

08003858 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003858:	b510      	push	{r4, lr}
	if (Station.WorkMod != SpecMod){
 800385a:	4b44      	ldr	r3, [pc, #272]	; (800396c <HAL_GPIO_EXTI_Callback+0x114>)
 800385c:	785b      	ldrb	r3, [r3, #1]
 800385e:	2b03      	cmp	r3, #3
 8003860:	d053      	beq.n	800390a <HAL_GPIO_EXTI_Callback+0xb2>
		switch (GPIO_Pin){
 8003862:	2820      	cmp	r0, #32
 8003864:	d02f      	beq.n	80038c6 <HAL_GPIO_EXTI_Callback+0x6e>
 8003866:	d815      	bhi.n	8003894 <HAL_GPIO_EXTI_Callback+0x3c>
 8003868:	2802      	cmp	r0, #2
 800386a:	d043      	beq.n	80038f4 <HAL_GPIO_EXTI_Callback+0x9c>
 800386c:	2808      	cmp	r0, #8
 800386e:	d027      	beq.n	80038c0 <HAL_GPIO_EXTI_Callback+0x68>
 8003870:	2801      	cmp	r0, #1
 8003872:	d127      	bne.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
			case RollBall_Pin:
				if( Solder.Status && (Station.IE & RollBall_IE)){
 8003874:	4b3e      	ldr	r3, [pc, #248]	; (8003970 <HAL_GPIO_EXTI_Callback+0x118>)
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d023      	beq.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
 800387c:	4b3b      	ldr	r3, [pc, #236]	; (800396c <HAL_GPIO_EXTI_Callback+0x114>)
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	07db      	lsls	r3, r3, #31
 8003882:	d51f      	bpl.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
					Solder.Status = ON;
 8003884:	483a      	ldr	r0, [pc, #232]	; (8003970 <HAL_GPIO_EXTI_Callback+0x118>)
 8003886:	2301      	movs	r3, #1
 8003888:	7003      	strb	r3, [r0, #0]
					SolderControl(&Solder);
 800388a:	f7ff fea3 	bl	80035d4 <SolderControl>
					MoweDetect();
 800388e:	f7ff fded 	bl	800346c <MoweDetect>
 8003892:	e017      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
		switch (GPIO_Pin){
 8003894:	2380      	movs	r3, #128	; 0x80
 8003896:	015b      	lsls	r3, r3, #5
 8003898:	4298      	cmp	r0, r3
 800389a:	d01b      	beq.n	80038d4 <HAL_GPIO_EXTI_Callback+0x7c>
 800389c:	2380      	movs	r3, #128	; 0x80
 800389e:	021b      	lsls	r3, r3, #8
 80038a0:	4298      	cmp	r0, r3
 80038a2:	d01c      	beq.n	80038de <HAL_GPIO_EXTI_Callback+0x86>
 80038a4:	2380      	movs	r3, #128	; 0x80
 80038a6:	00db      	lsls	r3, r3, #3
 80038a8:	4298      	cmp	r0, r3
 80038aa:	d10b      	bne.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				Fen.Status = PushButton(FenMod);
				DimmerControl(&Fen);
				MoweDetect();
				break;
			case Button3_Pin:
				FenFan.Status = PushButton(FenFanMod);
 80038ac:	2002      	movs	r0, #2
 80038ae:	f7ff fe4b 	bl	8003548 <PushButton>
 80038b2:	4b30      	ldr	r3, [pc, #192]	; (8003974 <HAL_GPIO_EXTI_Callback+0x11c>)
 80038b4:	7018      	strb	r0, [r3, #0]
				FanControl(FenFan.Status);					// peredelat // not off in this place
 80038b6:	f7ff fea1 	bl	80035fc <FanControl>
				MoweDetect();
 80038ba:	f7ff fdd7 	bl	800346c <MoweDetect>
				break;
 80038be:	e001      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				ZCD_Handler();
 80038c0:	f7ff ffb6 	bl	8003830 <ZCD_Handler>
			case Button3_Pin:
				MoweDetect();
				break;
		}
	}
}
 80038c4:	bd10      	pop	{r4, pc}
				EncoderButton_Handler(&enc0, &hrtc);
 80038c6:	492c      	ldr	r1, [pc, #176]	; (8003978 <HAL_GPIO_EXTI_Callback+0x120>)
 80038c8:	482c      	ldr	r0, [pc, #176]	; (800397c <HAL_GPIO_EXTI_Callback+0x124>)
 80038ca:	f7fe ff57 	bl	800277c <EncoderButton_Handler>
				MoweDetect();
 80038ce:	f7ff fdcd 	bl	800346c <MoweDetect>
				break;
 80038d2:	e7f7      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				Gerkon_Handler();
 80038d4:	f7ff ff90 	bl	80037f8 <Gerkon_Handler>
				MoweDetect();
 80038d8:	f7ff fdc8 	bl	800346c <MoweDetect>
				break;
 80038dc:	e7f2      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				Solder.Status = PushButton( SolderMod);
 80038de:	2000      	movs	r0, #0
 80038e0:	f7ff fe32 	bl	8003548 <PushButton>
 80038e4:	4b22      	ldr	r3, [pc, #136]	; (8003970 <HAL_GPIO_EXTI_Callback+0x118>)
 80038e6:	7018      	strb	r0, [r3, #0]
				SolderControl(&Solder);
 80038e8:	0018      	movs	r0, r3
 80038ea:	f7ff fe73 	bl	80035d4 <SolderControl>
				MoweDetect();
 80038ee:	f7ff fdbd 	bl	800346c <MoweDetect>
				break;
 80038f2:	e7e7      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				Fen.Status = PushButton(FenMod);
 80038f4:	2001      	movs	r0, #1
 80038f6:	f7ff fe27 	bl	8003548 <PushButton>
 80038fa:	4b21      	ldr	r3, [pc, #132]	; (8003980 <HAL_GPIO_EXTI_Callback+0x128>)
 80038fc:	7018      	strb	r0, [r3, #0]
				DimmerControl(&Fen);
 80038fe:	0018      	movs	r0, r3
 8003900:	f7ff ff58 	bl	80037b4 <DimmerControl>
				MoweDetect();
 8003904:	f7ff fdb2 	bl	800346c <MoweDetect>
				break;
 8003908:	e7dc      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
		switch (GPIO_Pin){
 800390a:	2820      	cmp	r0, #32
 800390c:	d01b      	beq.n	8003946 <HAL_GPIO_EXTI_Callback+0xee>
 800390e:	d808      	bhi.n	8003922 <HAL_GPIO_EXTI_Callback+0xca>
 8003910:	2802      	cmp	r0, #2
 8003912:	d027      	beq.n	8003964 <HAL_GPIO_EXTI_Callback+0x10c>
 8003914:	2808      	cmp	r0, #8
 8003916:	d013      	beq.n	8003940 <HAL_GPIO_EXTI_Callback+0xe8>
 8003918:	2801      	cmp	r0, #1
 800391a:	d1d3      	bne.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				MoweDetect();
 800391c:	f7ff fda6 	bl	800346c <MoweDetect>
				break;
 8003920:	e7d0      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
		switch (GPIO_Pin){
 8003922:	2380      	movs	r3, #128	; 0x80
 8003924:	015b      	lsls	r3, r3, #5
 8003926:	4298      	cmp	r0, r3
 8003928:	d016      	beq.n	8003958 <HAL_GPIO_EXTI_Callback+0x100>
 800392a:	2380      	movs	r3, #128	; 0x80
 800392c:	021b      	lsls	r3, r3, #8
 800392e:	4298      	cmp	r0, r3
 8003930:	d015      	beq.n	800395e <HAL_GPIO_EXTI_Callback+0x106>
 8003932:	2380      	movs	r3, #128	; 0x80
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	4298      	cmp	r0, r3
 8003938:	d1c4      	bne.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				MoweDetect();
 800393a:	f7ff fd97 	bl	800346c <MoweDetect>
}
 800393e:	e7c1      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				ZCD_Handler();
 8003940:	f7ff ff76 	bl	8003830 <ZCD_Handler>
				break;
 8003944:	e7be      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				CalibrationData.step++;
 8003946:	4b0f      	ldr	r3, [pc, #60]	; (8003984 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003948:	781a      	ldrb	r2, [r3, #0]
 800394a:	3201      	adds	r2, #1
 800394c:	701a      	strb	r2, [r3, #0]
				CalibrationData.i = 0;
 800394e:	2200      	movs	r2, #0
 8003950:	705a      	strb	r2, [r3, #1]
				MoweDetect();
 8003952:	f7ff fd8b 	bl	800346c <MoweDetect>
				break;
 8003956:	e7b5      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				MoweDetect();
 8003958:	f7ff fd88 	bl	800346c <MoweDetect>
				break;
 800395c:	e7b2      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				MoweDetect();
 800395e:	f7ff fd85 	bl	800346c <MoweDetect>
				break;
 8003962:	e7af      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
				MoweDetect();
 8003964:	f7ff fd82 	bl	800346c <MoweDetect>
				break;
 8003968:	e7ac      	b.n	80038c4 <HAL_GPIO_EXTI_Callback+0x6c>
 800396a:	46c0      	nop			; (mov r8, r8)
 800396c:	200003d0 	.word	0x200003d0
 8003970:	20000378 	.word	0x20000378
 8003974:	200002dc 	.word	0x200002dc
 8003978:	200001ac 	.word	0x200001ac
 800397c:	200002a0 	.word	0x200002a0
 8003980:	20000280 	.word	0x20000280
 8003984:	2000061c 	.word	0x2000061c

08003988 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8003988:	b510      	push	{r4, lr}
  if(htim == Fen.htim){
 800398a:	4b18      	ldr	r3, [pc, #96]	; (80039ec <HAL_TIM_PWM_PulseFinishedCallback+0x64>)
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	4283      	cmp	r3, r0
 8003990:	d004      	beq.n	800399c <HAL_TIM_PWM_PulseFinishedCallback+0x14>
	  htim->Instance->ARR = Fen.DimmerValue+50;
	  htim->Instance->CCR1 = Fen.DimmerValue;
	  htim->Instance->EGR |= TIM_EGR_UG;			// Reinitialize the counter and generates an update of the registers.
  }
  if(htim == Solder.htim){
 8003992:	4b17      	ldr	r3, [pc, #92]	; (80039f0 <HAL_TIM_PWM_PulseFinishedCallback+0x68>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	4298      	cmp	r0, r3
 8003998:	d00e      	beq.n	80039b8 <HAL_TIM_PWM_PulseFinishedCallback+0x30>
//		  adc_value[0] = HAL_ADC_GetValue(&hadc);

	  }
  }

}
 800399a:	bd10      	pop	{r4, pc}
	  htim->Instance->ARR = Fen.DimmerValue+50;
 800399c:	6802      	ldr	r2, [r0, #0]
 800399e:	4b13      	ldr	r3, [pc, #76]	; (80039ec <HAL_TIM_PWM_PulseFinishedCallback+0x64>)
 80039a0:	889b      	ldrh	r3, [r3, #4]
 80039a2:	0019      	movs	r1, r3
 80039a4:	3132      	adds	r1, #50	; 0x32
 80039a6:	62d1      	str	r1, [r2, #44]	; 0x2c
	  htim->Instance->CCR1 = Fen.DimmerValue;
 80039a8:	6802      	ldr	r2, [r0, #0]
 80039aa:	6353      	str	r3, [r2, #52]	; 0x34
	  htim->Instance->EGR |= TIM_EGR_UG;			// Reinitialize the counter and generates an update of the registers.
 80039ac:	6802      	ldr	r2, [r0, #0]
 80039ae:	6953      	ldr	r3, [r2, #20]
 80039b0:	2101      	movs	r1, #1
 80039b2:	430b      	orrs	r3, r1
 80039b4:	6153      	str	r3, [r2, #20]
 80039b6:	e7ec      	b.n	8003992 <HAL_TIM_PWM_PulseFinishedCallback+0xa>
	  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 80039b8:	7f03      	ldrb	r3, [r0, #28]
 80039ba:	2b04      	cmp	r3, #4
 80039bc:	d1ed      	bne.n	800399a <HAL_TIM_PWM_PulseFinishedCallback+0x12>
		  ADCData.bufferCaunt +=3;
 80039be:	490d      	ldr	r1, [pc, #52]	; (80039f4 <HAL_TIM_PWM_PulseFinishedCallback+0x6c>)
 80039c0:	223c      	movs	r2, #60	; 0x3c
 80039c2:	5c8b      	ldrb	r3, [r1, r2]
 80039c4:	3303      	adds	r3, #3
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	548b      	strb	r3, [r1, r2]
		  if (ADCData.bufferCaunt >= 30) ADCData.bufferCaunt = 0;
 80039ca:	2b1d      	cmp	r3, #29
 80039cc:	d903      	bls.n	80039d6 <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
 80039ce:	2100      	movs	r1, #0
 80039d0:	233c      	movs	r3, #60	; 0x3c
 80039d2:	4a08      	ldr	r2, [pc, #32]	; (80039f4 <HAL_TIM_PWM_PulseFinishedCallback+0x6c>)
 80039d4:	54d1      	strb	r1, [r2, r3]
		  HAL_ADC_Start_DMA(&hadc, (uint32_t*)&ADCData.buffer[ADCData.bufferCaunt], 3);
 80039d6:	4b07      	ldr	r3, [pc, #28]	; (80039f4 <HAL_TIM_PWM_PulseFinishedCallback+0x6c>)
 80039d8:	223c      	movs	r2, #60	; 0x3c
 80039da:	5c99      	ldrb	r1, [r3, r2]
 80039dc:	0049      	lsls	r1, r1, #1
 80039de:	18c9      	adds	r1, r1, r3
 80039e0:	3a39      	subs	r2, #57	; 0x39
 80039e2:	4805      	ldr	r0, [pc, #20]	; (80039f8 <HAL_TIM_PWM_PulseFinishedCallback+0x70>)
 80039e4:	f7fc fe68 	bl	80006b8 <HAL_ADC_Start_DMA>
}
 80039e8:	e7d7      	b.n	800399a <HAL_TIM_PWM_PulseFinishedCallback+0x12>
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	20000280 	.word	0x20000280
 80039f0:	20000378 	.word	0x20000378
 80039f4:	20000230 	.word	0x20000230
 80039f8:	200006a0 	.word	0x200006a0

080039fc <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80039fc:	4770      	bx	lr
	...

08003a00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a00:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a02:	4b0a      	ldr	r3, [pc, #40]	; (8003a2c <HAL_MspInit+0x2c>)
 8003a04:	6999      	ldr	r1, [r3, #24]
 8003a06:	2201      	movs	r2, #1
 8003a08:	4311      	orrs	r1, r2
 8003a0a:	6199      	str	r1, [r3, #24]
 8003a0c:	6999      	ldr	r1, [r3, #24]
 8003a0e:	400a      	ands	r2, r1
 8003a10:	9200      	str	r2, [sp, #0]
 8003a12:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a14:	69da      	ldr	r2, [r3, #28]
 8003a16:	2180      	movs	r1, #128	; 0x80
 8003a18:	0549      	lsls	r1, r1, #21
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	61da      	str	r2, [r3, #28]
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	400b      	ands	r3, r1
 8003a22:	9301      	str	r3, [sp, #4]
 8003a24:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a26:	b002      	add	sp, #8
 8003a28:	4770      	bx	lr
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	40021000 	.word	0x40021000

08003a30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a30:	b530      	push	{r4, r5, lr}
 8003a32:	b089      	sub	sp, #36	; 0x24
 8003a34:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a36:	2214      	movs	r2, #20
 8003a38:	2100      	movs	r1, #0
 8003a3a:	a803      	add	r0, sp, #12
 8003a3c:	f001 fd10 	bl	8005460 <memset>
  if(hadc->Instance==ADC1)
 8003a40:	4b1c      	ldr	r3, [pc, #112]	; (8003ab4 <HAL_ADC_MspInit+0x84>)
 8003a42:	6822      	ldr	r2, [r4, #0]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d001      	beq.n	8003a4c <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003a48:	b009      	add	sp, #36	; 0x24
 8003a4a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003a4c:	4b1a      	ldr	r3, [pc, #104]	; (8003ab8 <HAL_ADC_MspInit+0x88>)
 8003a4e:	699a      	ldr	r2, [r3, #24]
 8003a50:	2580      	movs	r5, #128	; 0x80
 8003a52:	00ad      	lsls	r5, r5, #2
 8003a54:	432a      	orrs	r2, r5
 8003a56:	619a      	str	r2, [r3, #24]
 8003a58:	699a      	ldr	r2, [r3, #24]
 8003a5a:	402a      	ands	r2, r5
 8003a5c:	9201      	str	r2, [sp, #4]
 8003a5e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a60:	695a      	ldr	r2, [r3, #20]
 8003a62:	2180      	movs	r1, #128	; 0x80
 8003a64:	02c9      	lsls	r1, r1, #11
 8003a66:	430a      	orrs	r2, r1
 8003a68:	615a      	str	r2, [r3, #20]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	400b      	ands	r3, r1
 8003a6e:	9302      	str	r3, [sp, #8]
 8003a70:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003a72:	2303      	movs	r3, #3
 8003a74:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a76:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a78:	a903      	add	r1, sp, #12
 8003a7a:	4810      	ldr	r0, [pc, #64]	; (8003abc <HAL_ADC_MspInit+0x8c>)
 8003a7c:	f7fd f896 	bl	8000bac <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 8003a80:	480f      	ldr	r0, [pc, #60]	; (8003ac0 <HAL_ADC_MspInit+0x90>)
 8003a82:	4b10      	ldr	r3, [pc, #64]	; (8003ac4 <HAL_ADC_MspInit+0x94>)
 8003a84:	6003      	str	r3, [r0, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a86:	2300      	movs	r3, #0
 8003a88:	6043      	str	r3, [r0, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a8a:	6083      	str	r3, [r0, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8003a8c:	2280      	movs	r2, #128	; 0x80
 8003a8e:	60c2      	str	r2, [r0, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003a90:	6105      	str	r5, [r0, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003a92:	2280      	movs	r2, #128	; 0x80
 8003a94:	0112      	lsls	r2, r2, #4
 8003a96:	6142      	str	r2, [r0, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 8003a98:	6183      	str	r3, [r0, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8003a9a:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8003a9c:	f7fc ffca 	bl	8000a34 <HAL_DMA_Init>
 8003aa0:	2800      	cmp	r0, #0
 8003aa2:	d103      	bne.n	8003aac <HAL_ADC_MspInit+0x7c>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8003aa4:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <HAL_ADC_MspInit+0x90>)
 8003aa6:	63e3      	str	r3, [r4, #60]	; 0x3c
 8003aa8:	625c      	str	r4, [r3, #36]	; 0x24
}
 8003aaa:	e7cd      	b.n	8003a48 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8003aac:	f7ff ffa6 	bl	80039fc <Error_Handler>
 8003ab0:	e7f8      	b.n	8003aa4 <HAL_ADC_MspInit+0x74>
 8003ab2:	46c0      	nop			; (mov r8, r8)
 8003ab4:	40012400 	.word	0x40012400
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	48000400 	.word	0x48000400
 8003ac0:	2000038c 	.word	0x2000038c
 8003ac4:	40020008 	.word	0x40020008

08003ac8 <HAL_RTC_MspInit>:
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{

  if(hrtc->Instance==RTC)
 8003ac8:	6802      	ldr	r2, [r0, #0]
 8003aca:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <HAL_RTC_MspInit+0x18>)
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d000      	beq.n	8003ad2 <HAL_RTC_MspInit+0xa>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003ad0:	4770      	bx	lr
    __HAL_RCC_RTC_ENABLE();
 8003ad2:	4a04      	ldr	r2, [pc, #16]	; (8003ae4 <HAL_RTC_MspInit+0x1c>)
 8003ad4:	6a11      	ldr	r1, [r2, #32]
 8003ad6:	2380      	movs	r3, #128	; 0x80
 8003ad8:	021b      	lsls	r3, r3, #8
 8003ada:	430b      	orrs	r3, r1
 8003adc:	6213      	str	r3, [r2, #32]
}
 8003ade:	e7f7      	b.n	8003ad0 <HAL_RTC_MspInit+0x8>
 8003ae0:	40002800 	.word	0x40002800
 8003ae4:	40021000 	.word	0x40021000

08003ae8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ae8:	b510      	push	{r4, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aee:	2214      	movs	r2, #20
 8003af0:	2100      	movs	r1, #0
 8003af2:	a803      	add	r0, sp, #12
 8003af4:	f001 fcb4 	bl	8005460 <memset>
  if(hspi->Instance==SPI1)
 8003af8:	6822      	ldr	r2, [r4, #0]
 8003afa:	4b11      	ldr	r3, [pc, #68]	; (8003b40 <HAL_SPI_MspInit+0x58>)
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d001      	beq.n	8003b04 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003b00:	b008      	add	sp, #32
 8003b02:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b04:	4b0f      	ldr	r3, [pc, #60]	; (8003b44 <HAL_SPI_MspInit+0x5c>)
 8003b06:	6999      	ldr	r1, [r3, #24]
 8003b08:	2080      	movs	r0, #128	; 0x80
 8003b0a:	0140      	lsls	r0, r0, #5
 8003b0c:	4301      	orrs	r1, r0
 8003b0e:	6199      	str	r1, [r3, #24]
 8003b10:	699a      	ldr	r2, [r3, #24]
 8003b12:	4002      	ands	r2, r0
 8003b14:	9201      	str	r2, [sp, #4]
 8003b16:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b18:	695a      	ldr	r2, [r3, #20]
 8003b1a:	2180      	movs	r1, #128	; 0x80
 8003b1c:	02c9      	lsls	r1, r1, #11
 8003b1e:	430a      	orrs	r2, r1
 8003b20:	615a      	str	r2, [r3, #20]
 8003b22:	695b      	ldr	r3, [r3, #20]
 8003b24:	400b      	ands	r3, r1
 8003b26:	9302      	str	r3, [sp, #8]
 8003b28:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003b2a:	2338      	movs	r3, #56	; 0x38
 8003b2c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2e:	3b36      	subs	r3, #54	; 0x36
 8003b30:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b32:	3301      	adds	r3, #1
 8003b34:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b36:	a903      	add	r1, sp, #12
 8003b38:	4803      	ldr	r0, [pc, #12]	; (8003b48 <HAL_SPI_MspInit+0x60>)
 8003b3a:	f7fd f837 	bl	8000bac <HAL_GPIO_Init>
}
 8003b3e:	e7df      	b.n	8003b00 <HAL_SPI_MspInit+0x18>
 8003b40:	40013000 	.word	0x40013000
 8003b44:	40021000 	.word	0x40021000
 8003b48:	48000400 	.word	0x48000400

08003b4c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003b4c:	b500      	push	{lr}
 8003b4e:	b083      	sub	sp, #12

  if(htim_pwm->Instance==TIM1)
 8003b50:	6802      	ldr	r2, [r0, #0]
 8003b52:	4b0c      	ldr	r3, [pc, #48]	; (8003b84 <HAL_TIM_PWM_MspInit+0x38>)
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d001      	beq.n	8003b5c <HAL_TIM_PWM_MspInit+0x10>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003b58:	b003      	add	sp, #12
 8003b5a:	bd00      	pop	{pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b5c:	4a0a      	ldr	r2, [pc, #40]	; (8003b88 <HAL_TIM_PWM_MspInit+0x3c>)
 8003b5e:	6991      	ldr	r1, [r2, #24]
 8003b60:	2080      	movs	r0, #128	; 0x80
 8003b62:	0100      	lsls	r0, r0, #4
 8003b64:	4301      	orrs	r1, r0
 8003b66:	6191      	str	r1, [r2, #24]
 8003b68:	6993      	ldr	r3, [r2, #24]
 8003b6a:	4003      	ands	r3, r0
 8003b6c:	9301      	str	r3, [sp, #4]
 8003b6e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003b70:	2200      	movs	r2, #0
 8003b72:	2100      	movs	r1, #0
 8003b74:	200e      	movs	r0, #14
 8003b76:	f7fc fedb 	bl	8000930 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003b7a:	200e      	movs	r0, #14
 8003b7c:	f7fc ff0a 	bl	8000994 <HAL_NVIC_EnableIRQ>
}
 8003b80:	e7ea      	b.n	8003b58 <HAL_TIM_PWM_MspInit+0xc>
 8003b82:	46c0      	nop			; (mov r8, r8)
 8003b84:	40012c00 	.word	0x40012c00
 8003b88:	40021000 	.word	0x40021000

08003b8c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003b8c:	b510      	push	{r4, lr}
 8003b8e:	b088      	sub	sp, #32
 8003b90:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b92:	2214      	movs	r2, #20
 8003b94:	2100      	movs	r1, #0
 8003b96:	a803      	add	r0, sp, #12
 8003b98:	f001 fc62 	bl	8005460 <memset>
  if(htim_encoder->Instance==TIM3)
 8003b9c:	6822      	ldr	r2, [r4, #0]
 8003b9e:	4b11      	ldr	r3, [pc, #68]	; (8003be4 <HAL_TIM_Encoder_MspInit+0x58>)
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d001      	beq.n	8003ba8 <HAL_TIM_Encoder_MspInit+0x1c>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003ba4:	b008      	add	sp, #32
 8003ba6:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ba8:	4b0f      	ldr	r3, [pc, #60]	; (8003be8 <HAL_TIM_Encoder_MspInit+0x5c>)
 8003baa:	69d9      	ldr	r1, [r3, #28]
 8003bac:	2202      	movs	r2, #2
 8003bae:	4311      	orrs	r1, r2
 8003bb0:	61d9      	str	r1, [r3, #28]
 8003bb2:	69d9      	ldr	r1, [r3, #28]
 8003bb4:	4011      	ands	r1, r2
 8003bb6:	9101      	str	r1, [sp, #4]
 8003bb8:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bba:	6959      	ldr	r1, [r3, #20]
 8003bbc:	2080      	movs	r0, #128	; 0x80
 8003bbe:	0280      	lsls	r0, r0, #10
 8003bc0:	4301      	orrs	r1, r0
 8003bc2:	6159      	str	r1, [r3, #20]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	4003      	ands	r3, r0
 8003bc8:	9302      	str	r3, [sp, #8]
 8003bca:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003bcc:	23c0      	movs	r3, #192	; 0xc0
 8003bce:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd0:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003bd2:	3bbf      	subs	r3, #191	; 0xbf
 8003bd4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bd6:	a903      	add	r1, sp, #12
 8003bd8:	2090      	movs	r0, #144	; 0x90
 8003bda:	05c0      	lsls	r0, r0, #23
 8003bdc:	f7fc ffe6 	bl	8000bac <HAL_GPIO_Init>
}
 8003be0:	e7e0      	b.n	8003ba4 <HAL_TIM_Encoder_MspInit+0x18>
 8003be2:	46c0      	nop			; (mov r8, r8)
 8003be4:	40000400 	.word	0x40000400
 8003be8:	40021000 	.word	0x40021000

08003bec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003bec:	b500      	push	{lr}
 8003bee:	b083      	sub	sp, #12

  if(htim_base->Instance==TIM14)
 8003bf0:	6802      	ldr	r2, [r0, #0]
 8003bf2:	4b0c      	ldr	r3, [pc, #48]	; (8003c24 <HAL_TIM_Base_MspInit+0x38>)
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d001      	beq.n	8003bfc <HAL_TIM_Base_MspInit+0x10>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8003bf8:	b003      	add	sp, #12
 8003bfa:	bd00      	pop	{pc}
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003bfc:	4a0a      	ldr	r2, [pc, #40]	; (8003c28 <HAL_TIM_Base_MspInit+0x3c>)
 8003bfe:	69d1      	ldr	r1, [r2, #28]
 8003c00:	2080      	movs	r0, #128	; 0x80
 8003c02:	0040      	lsls	r0, r0, #1
 8003c04:	4301      	orrs	r1, r0
 8003c06:	61d1      	str	r1, [r2, #28]
 8003c08:	69d3      	ldr	r3, [r2, #28]
 8003c0a:	4003      	ands	r3, r0
 8003c0c:	9301      	str	r3, [sp, #4]
 8003c0e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003c10:	2200      	movs	r2, #0
 8003c12:	2100      	movs	r1, #0
 8003c14:	38ed      	subs	r0, #237	; 0xed
 8003c16:	f7fc fe8b 	bl	8000930 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003c1a:	2013      	movs	r0, #19
 8003c1c:	f7fc feba 	bl	8000994 <HAL_NVIC_EnableIRQ>
}
 8003c20:	e7ea      	b.n	8003bf8 <HAL_TIM_Base_MspInit+0xc>
 8003c22:	46c0      	nop			; (mov r8, r8)
 8003c24:	40002000 	.word	0x40002000
 8003c28:	40021000 	.word	0x40021000

08003c2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c2c:	b510      	push	{r4, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c32:	2214      	movs	r2, #20
 8003c34:	2100      	movs	r1, #0
 8003c36:	a803      	add	r0, sp, #12
 8003c38:	f001 fc12 	bl	8005460 <memset>
  if(htim->Instance==TIM1)
 8003c3c:	6823      	ldr	r3, [r4, #0]
 8003c3e:	4a1a      	ldr	r2, [pc, #104]	; (8003ca8 <HAL_TIM_MspPostInit+0x7c>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d004      	beq.n	8003c4e <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM14)
 8003c44:	4a19      	ldr	r2, [pc, #100]	; (8003cac <HAL_TIM_MspPostInit+0x80>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d017      	beq.n	8003c7a <HAL_TIM_MspPostInit+0x4e>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8003c4a:	b008      	add	sp, #32
 8003c4c:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c4e:	4a18      	ldr	r2, [pc, #96]	; (8003cb0 <HAL_TIM_MspPostInit+0x84>)
 8003c50:	6951      	ldr	r1, [r2, #20]
 8003c52:	2080      	movs	r0, #128	; 0x80
 8003c54:	0280      	lsls	r0, r0, #10
 8003c56:	4301      	orrs	r1, r0
 8003c58:	6151      	str	r1, [r2, #20]
 8003c5a:	6953      	ldr	r3, [r2, #20]
 8003c5c:	4003      	ands	r3, r0
 8003c5e:	9301      	str	r3, [sp, #4]
 8003c60:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003c62:	23c0      	movs	r3, #192	; 0xc0
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c68:	2302      	movs	r3, #2
 8003c6a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003c6c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c6e:	a903      	add	r1, sp, #12
 8003c70:	2090      	movs	r0, #144	; 0x90
 8003c72:	05c0      	lsls	r0, r0, #23
 8003c74:	f7fc ff9a 	bl	8000bac <HAL_GPIO_Init>
 8003c78:	e7e7      	b.n	8003c4a <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c7a:	4a0d      	ldr	r2, [pc, #52]	; (8003cb0 <HAL_TIM_MspPostInit+0x84>)
 8003c7c:	6951      	ldr	r1, [r2, #20]
 8003c7e:	2080      	movs	r0, #128	; 0x80
 8003c80:	0280      	lsls	r0, r0, #10
 8003c82:	4301      	orrs	r1, r0
 8003c84:	6151      	str	r1, [r2, #20]
 8003c86:	6953      	ldr	r3, [r2, #20]
 8003c88:	4003      	ands	r3, r0
 8003c8a:	9302      	str	r3, [sp, #8]
 8003c8c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003c8e:	2310      	movs	r3, #16
 8003c90:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c92:	3b0e      	subs	r3, #14
 8003c94:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 8003c96:	3302      	adds	r3, #2
 8003c98:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c9a:	a903      	add	r1, sp, #12
 8003c9c:	2090      	movs	r0, #144	; 0x90
 8003c9e:	05c0      	lsls	r0, r0, #23
 8003ca0:	f7fc ff84 	bl	8000bac <HAL_GPIO_Init>
}
 8003ca4:	e7d1      	b.n	8003c4a <HAL_TIM_MspPostInit+0x1e>
 8003ca6:	46c0      	nop			; (mov r8, r8)
 8003ca8:	40012c00 	.word	0x40012c00
 8003cac:	40002000 	.word	0x40002000
 8003cb0:	40021000 	.word	0x40021000

08003cb4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003cb4:	4770      	bx	lr

08003cb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cb6:	e7fe      	b.n	8003cb6 <HardFault_Handler>

08003cb8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003cb8:	4770      	bx	lr

08003cba <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003cba:	4770      	bx	lr

08003cbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003cbc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003cbe:	f7fc fbbb 	bl	8000438 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003cc2:	bd10      	pop	{r4, pc}

08003cc4 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8003cc4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003cc6:	2001      	movs	r0, #1
 8003cc8:	f7fd f844 	bl	8000d54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003ccc:	2002      	movs	r0, #2
 8003cce:	f7fd f841 	bl	8000d54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8003cd2:	bd10      	pop	{r4, pc}

08003cd4 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8003cd4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */
	//TIM14->CR1 |= TIM_CR1_CEN;
	//__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003cd6:	2008      	movs	r0, #8
 8003cd8:	f7fd f83c 	bl	8000d54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003cdc:	bd10      	pop	{r4, pc}

08003cde <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003cde:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003ce0:	2020      	movs	r0, #32
 8003ce2:	f7fd f837 	bl	8000d54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003ce6:	2080      	movs	r0, #128	; 0x80
 8003ce8:	00c0      	lsls	r0, r0, #3
 8003cea:	f7fd f833 	bl	8000d54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003cee:	2080      	movs	r0, #128	; 0x80
 8003cf0:	0100      	lsls	r0, r0, #4
 8003cf2:	f7fd f82f 	bl	8000d54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003cf6:	2080      	movs	r0, #128	; 0x80
 8003cf8:	0140      	lsls	r0, r0, #5
 8003cfa:	f7fd f82b 	bl	8000d54 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003cfe:	2080      	movs	r0, #128	; 0x80
 8003d00:	0200      	lsls	r0, r0, #8
 8003d02:	f7fd f827 	bl	8000d54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003d06:	bd10      	pop	{r4, pc}

08003d08 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003d08:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003d0a:	4802      	ldr	r0, [pc, #8]	; (8003d14 <DMA1_Channel1_IRQHandler+0xc>)
 8003d0c:	f7fc fef9 	bl	8000b02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003d10:	bd10      	pop	{r4, pc}
 8003d12:	46c0      	nop			; (mov r8, r8)
 8003d14:	2000038c 	.word	0x2000038c

08003d18 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003d18:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003d1a:	4802      	ldr	r0, [pc, #8]	; (8003d24 <TIM1_CC_IRQHandler+0xc>)
 8003d1c:	f7fe f88d 	bl	8001e3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003d20:	bd10      	pop	{r4, pc}
 8003d22:	46c0      	nop			; (mov r8, r8)
 8003d24:	20000660 	.word	0x20000660

08003d28 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003d28:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003d2a:	4802      	ldr	r0, [pc, #8]	; (8003d34 <TIM14_IRQHandler+0xc>)
 8003d2c:	f7fe f885 	bl	8001e3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003d30:	bd10      	pop	{r4, pc}
 8003d32:	46c0      	nop			; (mov r8, r8)
 8003d34:	200003d8 	.word	0x200003d8

08003d38 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8003d38:	4b11      	ldr	r3, [pc, #68]	; (8003d80 <SystemInit+0x48>)
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	480f      	ldr	r0, [pc, #60]	; (8003d84 <SystemInit+0x4c>)
 8003d46:	4002      	ands	r2, r0
 8003d48:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	480e      	ldr	r0, [pc, #56]	; (8003d88 <SystemInit+0x50>)
 8003d4e:	4002      	ands	r2, r0
 8003d50:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	480d      	ldr	r0, [pc, #52]	; (8003d8c <SystemInit+0x54>)
 8003d56:	4002      	ands	r2, r0
 8003d58:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	480c      	ldr	r0, [pc, #48]	; (8003d90 <SystemInit+0x58>)
 8003d5e:	4002      	ands	r2, r0
 8003d60:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003d62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d64:	200f      	movs	r0, #15
 8003d66:	4382      	bics	r2, r0
 8003d68:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8003d6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d6c:	4809      	ldr	r0, [pc, #36]	; (8003d94 <SystemInit+0x5c>)
 8003d6e:	4002      	ands	r2, r0
 8003d70:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8003d72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d74:	438a      	bics	r2, r1
 8003d76:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003d78:	2200      	movs	r2, #0
 8003d7a:	609a      	str	r2, [r3, #8]

}
 8003d7c:	4770      	bx	lr
 8003d7e:	46c0      	nop			; (mov r8, r8)
 8003d80:	40021000 	.word	0x40021000
 8003d84:	08ffb80c 	.word	0x08ffb80c
 8003d88:	fef6ffff 	.word	0xfef6ffff
 8003d8c:	fffbffff 	.word	0xfffbffff
 8003d90:	ffc0ffff 	.word	0xffc0ffff
 8003d94:	fffffeec 	.word	0xfffffeec

08003d98 <u8g2_SPI_Set>:
GPIO_TypeDef* 		CS_GPIOx;
uint16_t 			CS_GPIO_Pin;

void u8g2_SPI_Set(SPI_HandleTypeDef *hspi, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
	hspi_u8g2		= hspi;
 8003d98:	4b03      	ldr	r3, [pc, #12]	; (8003da8 <u8g2_SPI_Set+0x10>)
 8003d9a:	6018      	str	r0, [r3, #0]
	CS_GPIOx 		= GPIOx;
 8003d9c:	4b03      	ldr	r3, [pc, #12]	; (8003dac <u8g2_SPI_Set+0x14>)
 8003d9e:	6019      	str	r1, [r3, #0]
	CS_GPIO_Pin 	= GPIO_Pin;
 8003da0:	4b03      	ldr	r3, [pc, #12]	; (8003db0 <u8g2_SPI_Set+0x18>)
 8003da2:	801a      	strh	r2, [r3, #0]
}
 8003da4:	4770      	bx	lr
 8003da6:	46c0      	nop			; (mov r8, r8)
 8003da8:	200006f0 	.word	0x200006f0
 8003dac:	200006f4 	.word	0x200006f4
 8003db0:	200006ec 	.word	0x200006ec

08003db4 <u8xx_stm32_gpio_and_delay>:
//}

uint8_t u8xx_stm32_gpio_and_delay(U8X8_UNUSED u8x8_t *u8x8,
    U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int,
    U8X8_UNUSED void *arg_ptr)
{
 8003db4:	b510      	push	{r4, lr}
  switch (msg)
 8003db6:	2928      	cmp	r1, #40	; 0x28
 8003db8:	d003      	beq.n	8003dc2 <u8xx_stm32_gpio_and_delay+0xe>
 8003dba:	2929      	cmp	r1, #41	; 0x29
 8003dbc:	d005      	beq.n	8003dca <u8xx_stm32_gpio_and_delay+0x16>
  case U8X8_MSG_GPIO_RESET:
    //HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, arg_int);
    break;
  }
  return 1;
}
 8003dbe:	2001      	movs	r0, #1
 8003dc0:	bd10      	pop	{r4, pc}
    HAL_Delay(1);
 8003dc2:	2001      	movs	r0, #1
 8003dc4:	f7fc fb46 	bl	8000454 <HAL_Delay>
    break;
 8003dc8:	e7f9      	b.n	8003dbe <u8xx_stm32_gpio_and_delay+0xa>
    HAL_Delay(arg_int);
 8003dca:	0010      	movs	r0, r2
 8003dcc:	f7fc fb42 	bl	8000454 <HAL_Delay>
    break;
 8003dd0:	e7f5      	b.n	8003dbe <u8xx_stm32_gpio_and_delay+0xa>
	...

08003dd4 <u8xx_byte_hw_spi>:


uint8_t u8xx_byte_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8003dd4:	b510      	push	{r4, lr}
 8003dd6:	001c      	movs	r4, r3
  switch (msg)
 8003dd8:	000b      	movs	r3, r1
 8003dda:	3b14      	subs	r3, #20
 8003ddc:	b2d8      	uxtb	r0, r3
 8003dde:	280c      	cmp	r0, #12
 8003de0:	d803      	bhi.n	8003dea <u8xx_byte_hw_spi+0x16>
 8003de2:	0083      	lsls	r3, r0, #2
 8003de4:	4910      	ldr	r1, [pc, #64]	; (8003e28 <u8xx_byte_hw_spi+0x54>)
 8003de6:	58cb      	ldr	r3, [r1, r3]
 8003de8:	469f      	mov	pc, r3
  case U8X8_MSG_BYTE_END_TRANSFER:
	  //MicroDelay(100);
	  HAL_GPIO_WritePin(CS_GPIOx, CS_GPIO_Pin, GPIO_PIN_RESET);
    break;
  default:
    return 0;
 8003dea:	2000      	movs	r0, #0
 8003dec:	e01b      	b.n	8003e26 <u8xx_byte_hw_spi+0x52>
	HAL_SPI_Transmit(hspi_u8g2, (uint8_t *) arg_ptr, arg_int, 10);
 8003dee:	b292      	uxth	r2, r2
 8003df0:	4b0e      	ldr	r3, [pc, #56]	; (8003e2c <u8xx_byte_hw_spi+0x58>)
 8003df2:	6818      	ldr	r0, [r3, #0]
 8003df4:	230a      	movs	r3, #10
 8003df6:	0021      	movs	r1, r4
 8003df8:	f7fd fe7e 	bl	8001af8 <HAL_SPI_Transmit>
  }
  return 1;
 8003dfc:	2001      	movs	r0, #1
	 break;
 8003dfe:	e012      	b.n	8003e26 <u8xx_byte_hw_spi+0x52>
	HAL_GPIO_WritePin(CS_GPIOx, CS_GPIO_Pin, GPIO_PIN_SET);
 8003e00:	4b0b      	ldr	r3, [pc, #44]	; (8003e30 <u8xx_byte_hw_spi+0x5c>)
 8003e02:	8819      	ldrh	r1, [r3, #0]
 8003e04:	4b0b      	ldr	r3, [pc, #44]	; (8003e34 <u8xx_byte_hw_spi+0x60>)
 8003e06:	6818      	ldr	r0, [r3, #0]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f7fc ff9c 	bl	8000d46 <HAL_GPIO_WritePin>
  return 1;
 8003e0e:	2001      	movs	r0, #1
	break;
 8003e10:	e009      	b.n	8003e26 <u8xx_byte_hw_spi+0x52>
	  HAL_GPIO_WritePin(CS_GPIOx, CS_GPIO_Pin, GPIO_PIN_RESET);
 8003e12:	4b07      	ldr	r3, [pc, #28]	; (8003e30 <u8xx_byte_hw_spi+0x5c>)
 8003e14:	8819      	ldrh	r1, [r3, #0]
 8003e16:	4b07      	ldr	r3, [pc, #28]	; (8003e34 <u8xx_byte_hw_spi+0x60>)
 8003e18:	6818      	ldr	r0, [r3, #0]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f7fc ff93 	bl	8000d46 <HAL_GPIO_WritePin>
  return 1;
 8003e20:	2001      	movs	r0, #1
    break;
 8003e22:	e000      	b.n	8003e26 <u8xx_byte_hw_spi+0x52>
  return 1;
 8003e24:	2001      	movs	r0, #1
}
 8003e26:	bd10      	pop	{r4, pc}
 8003e28:	080055a8 	.word	0x080055a8
 8003e2c:	200006f0 	.word	0x200006f0
 8003e30:	200006ec 	.word	0x200006ec
 8003e34:	200006f4 	.word	0x200006f4

08003e38 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003e38:	480d      	ldr	r0, [pc, #52]	; (8003e70 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003e3a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e3c:	480d      	ldr	r0, [pc, #52]	; (8003e74 <LoopForever+0x6>)
  ldr r1, =_edata
 8003e3e:	490e      	ldr	r1, [pc, #56]	; (8003e78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e40:	4a0e      	ldr	r2, [pc, #56]	; (8003e7c <LoopForever+0xe>)
  movs r3, #0
 8003e42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e44:	e002      	b.n	8003e4c <LoopCopyDataInit>

08003e46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e4a:	3304      	adds	r3, #4

08003e4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e50:	d3f9      	bcc.n	8003e46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e52:	4a0b      	ldr	r2, [pc, #44]	; (8003e80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e54:	4c0b      	ldr	r4, [pc, #44]	; (8003e84 <LoopForever+0x16>)
  movs r3, #0
 8003e56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e58:	e001      	b.n	8003e5e <LoopFillZerobss>

08003e5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e5c:	3204      	adds	r2, #4

08003e5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e60:	d3fb      	bcc.n	8003e5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003e62:	f7ff ff69 	bl	8003d38 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003e66:	f001 fad7 	bl	8005418 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003e6a:	f7ff fc41 	bl	80036f0 <main>

08003e6e <LoopForever>:

LoopForever:
    b LoopForever
 8003e6e:	e7fe      	b.n	8003e6e <LoopForever>
  ldr   r0, =_estack
 8003e70:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8003e74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e78:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 8003e7c:	08007528 	.word	0x08007528
  ldr r2, =_sbss
 8003e80:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8003e84:	20000744 	.word	0x20000744

08003e88 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003e88:	e7fe      	b.n	8003e88 <ADC1_IRQHandler>

08003e8a <u8g2_send_tile_row>:
}

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8003e8a:	b510      	push	{r4, lr}
 8003e8c:	b082      	sub	sp, #8
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8003e8e:	6803      	ldr	r3, [r0, #0]
 8003e90:	7c1b      	ldrb	r3, [r3, #16]
  offset = src_tile_row;
  ptr = u8g2->tile_buf_ptr;
  offset *= w;
 8003e92:	4359      	muls	r1, r3
  offset *= 8;
 8003e94:	00c9      	lsls	r1, r1, #3
 8003e96:	b289      	uxth	r1, r1
  ptr += offset;
 8003e98:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003e9a:	46a4      	mov	ip, r4
 8003e9c:	4461      	add	r1, ip
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8003e9e:	9100      	str	r1, [sp, #0]
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	f001 fa67 	bl	8005374 <u8x8_DrawTile>
}
 8003ea6:	b002      	add	sp, #8
 8003ea8:	bd10      	pop	{r4, pc}

08003eaa <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8003eaa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eac:	46c6      	mov	lr, r8
 8003eae:	b500      	push	{lr}
 8003eb0:	0006      	movs	r6, r0
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
  src_max = u8g2->tile_buf_height;
 8003eb2:	233c      	movs	r3, #60	; 0x3c
 8003eb4:	5cc7      	ldrb	r7, [r0, r3]
  dest_row = u8g2->tile_curr_row;
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	5cc5      	ldrb	r5, [r0, r3]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8003eba:	6803      	ldr	r3, [r0, #0]
 8003ebc:	7c5b      	ldrb	r3, [r3, #17]
 8003ebe:	4698      	mov	r8, r3
  src_row = 0;
 8003ec0:	2400      	movs	r4, #0
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8003ec2:	002a      	movs	r2, r5
 8003ec4:	0021      	movs	r1, r4
 8003ec6:	0030      	movs	r0, r6
 8003ec8:	f7ff ffdf 	bl	8003e8a <u8g2_send_tile_row>
    src_row++;
 8003ecc:	3401      	adds	r4, #1
 8003ece:	b2e4      	uxtb	r4, r4
    dest_row++;
 8003ed0:	3501      	adds	r5, #1
 8003ed2:	b2ed      	uxtb	r5, r5
  } while( src_row < src_max && dest_row < dest_max );
 8003ed4:	42a7      	cmp	r7, r4
 8003ed6:	d901      	bls.n	8003edc <u8g2_send_buffer+0x32>
 8003ed8:	45a8      	cmp	r8, r5
 8003eda:	d8f2      	bhi.n	8003ec2 <u8g2_send_buffer+0x18>
}
 8003edc:	bc04      	pop	{r2}
 8003ede:	4690      	mov	r8, r2
 8003ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ee2 <u8g2_ClearBuffer>:
{
 8003ee2:	b510      	push	{r4, lr}
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8003ee4:	6803      	ldr	r3, [r0, #0]
 8003ee6:	7c1b      	ldrb	r3, [r3, #16]
  cnt *= u8g2->tile_buf_height;
 8003ee8:	223c      	movs	r2, #60	; 0x3c
 8003eea:	5c82      	ldrb	r2, [r0, r2]
 8003eec:	435a      	muls	r2, r3
  cnt *= 8;
 8003eee:	00d2      	lsls	r2, r2, #3
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8003ef0:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	f001 fab4 	bl	8005460 <memset>
}
 8003ef8:	bd10      	pop	{r4, pc}

08003efa <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8003efa:	b510      	push	{r4, lr}
 8003efc:	0004      	movs	r4, r0
  u8g2->tile_curr_row = row;
 8003efe:	233d      	movs	r3, #61	; 0x3d
 8003f00:	54c1      	strb	r1, [r0, r3]
  u8g2->cb->update_dimension(u8g2);
 8003f02:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8003f08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	0020      	movs	r0, r4
 8003f0e:	4798      	blx	r3
}
 8003f10:	bd10      	pop	{r4, pc}

08003f12 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8003f12:	b510      	push	{r4, lr}
 8003f14:	0004      	movs	r4, r0
  if ( u8g2->is_auto_page_clear )
 8003f16:	2387      	movs	r3, #135	; 0x87
 8003f18:	5cc3      	ldrb	r3, [r0, r3]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d104      	bne.n	8003f28 <u8g2_FirstPage+0x16>
  {
    u8g2_ClearBuffer(u8g2);
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8003f1e:	2100      	movs	r1, #0
 8003f20:	0020      	movs	r0, r4
 8003f22:	f7ff ffea 	bl	8003efa <u8g2_SetBufferCurrTileRow>
}
 8003f26:	bd10      	pop	{r4, pc}
    u8g2_ClearBuffer(u8g2);
 8003f28:	f7ff ffdb 	bl	8003ee2 <u8g2_ClearBuffer>
 8003f2c:	e7f7      	b.n	8003f1e <u8g2_FirstPage+0xc>

08003f2e <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8003f2e:	b570      	push	{r4, r5, r6, lr}
 8003f30:	0004      	movs	r4, r0
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8003f32:	f7ff ffba 	bl	8003eaa <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8003f36:	233d      	movs	r3, #61	; 0x3d
 8003f38:	5ce5      	ldrb	r5, [r4, r3]
  row += u8g2->tile_buf_height;
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	5ce3      	ldrb	r3, [r4, r3]
 8003f3e:	18ed      	adds	r5, r5, r3
 8003f40:	b2ed      	uxtb	r5, r5
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8003f42:	6823      	ldr	r3, [r4, #0]
 8003f44:	7c5b      	ldrb	r3, [r3, #17]
 8003f46:	429d      	cmp	r5, r3
 8003f48:	d209      	bcs.n	8003f5e <u8g2_NextPage+0x30>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
    return 0;
  }
  if ( u8g2->is_auto_page_clear )
 8003f4a:	2387      	movs	r3, #135	; 0x87
 8003f4c:	5ce3      	ldrb	r3, [r4, r3]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d10a      	bne.n	8003f68 <u8g2_NextPage+0x3a>
  {
    u8g2_ClearBuffer(u8g2);
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8003f52:	0029      	movs	r1, r5
 8003f54:	0020      	movs	r0, r4
 8003f56:	f7ff ffd0 	bl	8003efa <u8g2_SetBufferCurrTileRow>
  return 1;
 8003f5a:	2001      	movs	r0, #1
}
 8003f5c:	bd70      	pop	{r4, r5, r6, pc}
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8003f5e:	0020      	movs	r0, r4
 8003f60:	f001 fa25 	bl	80053ae <u8x8_RefreshDisplay>
    return 0;
 8003f64:	2000      	movs	r0, #0
 8003f66:	e7f9      	b.n	8003f5c <u8g2_NextPage+0x2e>
    u8g2_ClearBuffer(u8g2);
 8003f68:	0020      	movs	r0, r4
 8003f6a:	f7ff ffba 	bl	8003ee2 <u8g2_ClearBuffer>
 8003f6e:	e7f0      	b.n	8003f52 <u8g2_NextPage+0x24>

08003f70 <u8g2_draw_circle_section>:
/* Circle */

static void u8g2_draw_circle_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option) U8G2_NOINLINE;

static void u8g2_draw_circle_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option)
{
 8003f70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f72:	46ce      	mov	lr, r9
 8003f74:	b500      	push	{lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	9001      	str	r0, [sp, #4]
 8003f7a:	000e      	movs	r6, r1
 8003f7c:	0015      	movs	r5, r2
 8003f7e:	001c      	movs	r4, r3
 8003f80:	ab08      	add	r3, sp, #32
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	4699      	mov	r9, r3
 8003f86:	ab09      	add	r3, sp, #36	; 0x24
 8003f88:	781f      	ldrb	r7, [r3, #0]
    /* upper right */
    if ( option & U8G2_DRAW_UPPER_RIGHT )
 8003f8a:	07fb      	lsls	r3, r7, #31
 8003f8c:	d409      	bmi.n	8003fa2 <u8g2_draw_circle_section+0x32>
      u8g2_DrawPixel(u8g2, x0 + x, y0 - y);
      u8g2_DrawPixel(u8g2, x0 + y, y0 - x);
    }
    
    /* upper left */
    if ( option & U8G2_DRAW_UPPER_LEFT )
 8003f8e:	07bb      	lsls	r3, r7, #30
 8003f90:	d417      	bmi.n	8003fc2 <u8g2_draw_circle_section+0x52>
      u8g2_DrawPixel(u8g2, x0 - x, y0 - y);
      u8g2_DrawPixel(u8g2, x0 - y, y0 - x);
    }
    
    /* lower right */
    if ( option & U8G2_DRAW_LOWER_RIGHT )
 8003f92:	073b      	lsls	r3, r7, #28
 8003f94:	d426      	bmi.n	8003fe4 <u8g2_draw_circle_section+0x74>
      u8g2_DrawPixel(u8g2, x0 + x, y0 + y);
      u8g2_DrawPixel(u8g2, x0 + y, y0 + x);
    }
    
    /* lower left */
    if ( option & U8G2_DRAW_LOWER_LEFT )
 8003f96:	077b      	lsls	r3, r7, #29
 8003f98:	d435      	bmi.n	8004006 <u8g2_draw_circle_section+0x96>
    {
      u8g2_DrawPixel(u8g2, x0 - x, y0 + y);
      u8g2_DrawPixel(u8g2, x0 - y, y0 + x);
    }
}
 8003f9a:	b002      	add	sp, #8
 8003f9c:	bc04      	pop	{r2}
 8003f9e:	4691      	mov	r9, r2
 8003fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      u8g2_DrawPixel(u8g2, x0 + x, y0 - y);
 8003fa2:	464b      	mov	r3, r9
 8003fa4:	1a9a      	subs	r2, r3, r2
 8003fa6:	b2d2      	uxtb	r2, r2
 8003fa8:	1861      	adds	r1, r4, r1
 8003faa:	b2c9      	uxtb	r1, r1
 8003fac:	f000 fc86 	bl	80048bc <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 + y, y0 - x);
 8003fb0:	464b      	mov	r3, r9
 8003fb2:	1b9a      	subs	r2, r3, r6
 8003fb4:	b2d2      	uxtb	r2, r2
 8003fb6:	1961      	adds	r1, r4, r5
 8003fb8:	b2c9      	uxtb	r1, r1
 8003fba:	9801      	ldr	r0, [sp, #4]
 8003fbc:	f000 fc7e 	bl	80048bc <u8g2_DrawPixel>
 8003fc0:	e7e5      	b.n	8003f8e <u8g2_draw_circle_section+0x1e>
      u8g2_DrawPixel(u8g2, x0 - x, y0 - y);
 8003fc2:	464b      	mov	r3, r9
 8003fc4:	1b5a      	subs	r2, r3, r5
 8003fc6:	b2d2      	uxtb	r2, r2
 8003fc8:	1ba1      	subs	r1, r4, r6
 8003fca:	b2c9      	uxtb	r1, r1
 8003fcc:	9801      	ldr	r0, [sp, #4]
 8003fce:	f000 fc75 	bl	80048bc <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 - y, y0 - x);
 8003fd2:	464b      	mov	r3, r9
 8003fd4:	1b9a      	subs	r2, r3, r6
 8003fd6:	b2d2      	uxtb	r2, r2
 8003fd8:	1b61      	subs	r1, r4, r5
 8003fda:	b2c9      	uxtb	r1, r1
 8003fdc:	9801      	ldr	r0, [sp, #4]
 8003fde:	f000 fc6d 	bl	80048bc <u8g2_DrawPixel>
 8003fe2:	e7d6      	b.n	8003f92 <u8g2_draw_circle_section+0x22>
      u8g2_DrawPixel(u8g2, x0 + x, y0 + y);
 8003fe4:	464b      	mov	r3, r9
 8003fe6:	195a      	adds	r2, r3, r5
 8003fe8:	b2d2      	uxtb	r2, r2
 8003fea:	19a1      	adds	r1, r4, r6
 8003fec:	b2c9      	uxtb	r1, r1
 8003fee:	9801      	ldr	r0, [sp, #4]
 8003ff0:	f000 fc64 	bl	80048bc <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 + y, y0 + x);
 8003ff4:	464b      	mov	r3, r9
 8003ff6:	18f2      	adds	r2, r6, r3
 8003ff8:	b2d2      	uxtb	r2, r2
 8003ffa:	1961      	adds	r1, r4, r5
 8003ffc:	b2c9      	uxtb	r1, r1
 8003ffe:	9801      	ldr	r0, [sp, #4]
 8004000:	f000 fc5c 	bl	80048bc <u8g2_DrawPixel>
 8004004:	e7c7      	b.n	8003f96 <u8g2_draw_circle_section+0x26>
      u8g2_DrawPixel(u8g2, x0 - x, y0 + y);
 8004006:	464b      	mov	r3, r9
 8004008:	195a      	adds	r2, r3, r5
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	1ba1      	subs	r1, r4, r6
 800400e:	b2c9      	uxtb	r1, r1
 8004010:	9f01      	ldr	r7, [sp, #4]
 8004012:	0038      	movs	r0, r7
 8004014:	f000 fc52 	bl	80048bc <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 - y, y0 + x);
 8004018:	444e      	add	r6, r9
 800401a:	b2f2      	uxtb	r2, r6
 800401c:	1b61      	subs	r1, r4, r5
 800401e:	b2c9      	uxtb	r1, r1
 8004020:	0038      	movs	r0, r7
 8004022:	f000 fc4b 	bl	80048bc <u8g2_DrawPixel>
}
 8004026:	e7b8      	b.n	8003f9a <u8g2_draw_circle_section+0x2a>

08004028 <u8g2_draw_circle>:

static void u8g2_draw_circle(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 8004028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800402a:	46de      	mov	lr, fp
 800402c:	4657      	mov	r7, sl
 800402e:	464e      	mov	r6, r9
 8004030:	4645      	mov	r5, r8
 8004032:	b5e0      	push	{r5, r6, r7, lr}
 8004034:	b085      	sub	sp, #20
 8004036:	9002      	str	r0, [sp, #8]
 8004038:	9103      	str	r1, [sp, #12]
 800403a:	4692      	mov	sl, r2
 800403c:	001f      	movs	r7, r3
 800403e:	ab0e      	add	r3, sp, #56	; 0x38
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	469b      	mov	fp, r3
    u8g2_int_t ddF_y;
    u8g2_uint_t x;
    u8g2_uint_t y;

    f = 1;
    f -= rad;
 8004044:	2301      	movs	r3, #1
 8004046:	1bdb      	subs	r3, r3, r7
 8004048:	b25b      	sxtb	r3, r3
 800404a:	4699      	mov	r9, r3
    ddF_x = 1;
    ddF_y = 0;
    ddF_y -= rad;
    ddF_y *= 2;
 800404c:	01fb      	lsls	r3, r7, #7
 800404e:	1bdb      	subs	r3, r3, r7
 8004050:	005d      	lsls	r5, r3, #1
 8004052:	b26d      	sxtb	r5, r5
    x = 0;
    y = rad;

    u8g2_draw_circle_section(u8g2, x, y, x0, y0, option);
 8004054:	465b      	mov	r3, fp
 8004056:	9301      	str	r3, [sp, #4]
 8004058:	9200      	str	r2, [sp, #0]
 800405a:	000b      	movs	r3, r1
 800405c:	003a      	movs	r2, r7
 800405e:	2100      	movs	r1, #0
 8004060:	f7ff ff86 	bl	8003f70 <u8g2_draw_circle_section>
    x = 0;
 8004064:	2600      	movs	r6, #0
    ddF_x = 1;
 8004066:	2401      	movs	r4, #1
 8004068:	46a8      	mov	r8, r5
 800406a:	0025      	movs	r5, r4
 800406c:	464c      	mov	r4, r9
    
    while ( x < y )
 800406e:	e010      	b.n	8004092 <u8g2_draw_circle+0x6a>
      {
        y--;
        ddF_y += 2;
        f += ddF_y;
      }
      x++;
 8004070:	3601      	adds	r6, #1
 8004072:	b2f6      	uxtb	r6, r6
      ddF_x += 2;
 8004074:	3502      	adds	r5, #2
 8004076:	b2eb      	uxtb	r3, r5
 8004078:	b25d      	sxtb	r5, r3
      f += ddF_x;
 800407a:	191c      	adds	r4, r3, r4
 800407c:	b264      	sxtb	r4, r4

      u8g2_draw_circle_section(u8g2, x, y, x0, y0, option);    
 800407e:	465b      	mov	r3, fp
 8004080:	9301      	str	r3, [sp, #4]
 8004082:	4653      	mov	r3, sl
 8004084:	9300      	str	r3, [sp, #0]
 8004086:	9b03      	ldr	r3, [sp, #12]
 8004088:	003a      	movs	r2, r7
 800408a:	0031      	movs	r1, r6
 800408c:	9802      	ldr	r0, [sp, #8]
 800408e:	f7ff ff6f 	bl	8003f70 <u8g2_draw_circle_section>
    while ( x < y )
 8004092:	42be      	cmp	r6, r7
 8004094:	d20b      	bcs.n	80040ae <u8g2_draw_circle+0x86>
      if (f >= 0) 
 8004096:	2c00      	cmp	r4, #0
 8004098:	dbea      	blt.n	8004070 <u8g2_draw_circle+0x48>
        y--;
 800409a:	3f01      	subs	r7, #1
 800409c:	b2ff      	uxtb	r7, r7
        ddF_y += 2;
 800409e:	4643      	mov	r3, r8
 80040a0:	3302      	adds	r3, #2
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	b25a      	sxtb	r2, r3
 80040a6:	4690      	mov	r8, r2
        f += ddF_y;
 80040a8:	191c      	adds	r4, r3, r4
 80040aa:	b264      	sxtb	r4, r4
 80040ac:	e7e0      	b.n	8004070 <u8g2_draw_circle+0x48>
    }
}
 80040ae:	b005      	add	sp, #20
 80040b0:	bc3c      	pop	{r2, r3, r4, r5}
 80040b2:	4690      	mov	r8, r2
 80040b4:	4699      	mov	r9, r3
 80040b6:	46a2      	mov	sl, r4
 80040b8:	46ab      	mov	fp, r5
 80040ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040bc <u8g2_DrawCircle>:

void u8g2_DrawCircle(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 80040bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040be:	b085      	sub	sp, #20
 80040c0:	9003      	str	r0, [sp, #12]
 80040c2:	000e      	movs	r6, r1
 80040c4:	0017      	movs	r7, r2
 80040c6:	001d      	movs	r5, r3
 80040c8:	ab0a      	add	r3, sp, #40	; 0x28
 80040ca:	781c      	ldrb	r4, [r3, #0]
  /* check for bounding box */
#ifdef U8G2_WITH_INTERSECTION
  {
    if ( u8g2_IsIntersection(u8g2, x0-rad, y0-rad, x0+rad+1, y0+rad+1) == 0 ) 
 80040cc:	194b      	adds	r3, r1, r5
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	18a8      	adds	r0, r5, r2
 80040d2:	b2c0      	uxtb	r0, r0
 80040d4:	3301      	adds	r3, #1
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	1b52      	subs	r2, r2, r5
 80040da:	b2d2      	uxtb	r2, r2
 80040dc:	1b49      	subs	r1, r1, r5
 80040de:	b2c9      	uxtb	r1, r1
 80040e0:	3001      	adds	r0, #1
 80040e2:	b2c0      	uxtb	r0, r0
 80040e4:	9000      	str	r0, [sp, #0]
 80040e6:	9803      	ldr	r0, [sp, #12]
 80040e8:	f000 fc18 	bl	800491c <u8g2_IsIntersection>
 80040ec:	2800      	cmp	r0, #0
 80040ee:	d101      	bne.n	80040f4 <u8g2_DrawCircle+0x38>
#endif /* U8G2_WITH_INTERSECTION */
  
  
  /* draw circle */
  u8g2_draw_circle(u8g2, x0, y0, rad, option);
}
 80040f0:	b005      	add	sp, #20
 80040f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  u8g2_draw_circle(u8g2, x0, y0, rad, option);
 80040f4:	9400      	str	r4, [sp, #0]
 80040f6:	002b      	movs	r3, r5
 80040f8:	003a      	movs	r2, r7
 80040fa:	0031      	movs	r1, r6
 80040fc:	9803      	ldr	r0, [sp, #12]
 80040fe:	f7ff ff93 	bl	8004028 <u8g2_draw_circle>
 8004102:	e7f5      	b.n	80040f0 <u8g2_DrawCircle+0x34>

08004104 <u8g2_m_16_8_2>:
  return buf;
}
uint8_t *u8g2_m_16_8_2(uint8_t *page_cnt)
{
  static uint8_t buf[256];
  *page_cnt = 2;
 8004104:	2302      	movs	r3, #2
 8004106:	7003      	strb	r3, [r0, #0]
  return buf;
}
 8004108:	4800      	ldr	r0, [pc, #0]	; (800410c <u8g2_m_16_8_2+0x8>)
 800410a:	4770      	bx	lr
 800410c:	2000008c 	.word	0x2000008c

08004110 <u8g2_Setup_st7920_s_128x64_2>:
  buf = u8g2_m_16_8_1(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
}
/* st7920 2 */
void u8g2_Setup_st7920_s_128x64_2(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8004110:	b570      	push	{r4, r5, r6, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	0004      	movs	r4, r0
 8004116:	000e      	movs	r6, r1
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7920_128x64, u8x8_cad_st7920_spi, byte_cb, gpio_and_delay_cb);
 8004118:	9300      	str	r3, [sp, #0]
 800411a:	0013      	movs	r3, r2
 800411c:	4a08      	ldr	r2, [pc, #32]	; (8004140 <u8g2_Setup_st7920_s_128x64_2+0x30>)
 800411e:	4909      	ldr	r1, [pc, #36]	; (8004144 <u8g2_Setup_st7920_s_128x64_2+0x34>)
 8004120:	f001 f96a 	bl	80053f8 <u8x8_Setup>
  buf = u8g2_m_16_8_2(&tile_buf_height);
 8004124:	250f      	movs	r5, #15
 8004126:	446d      	add	r5, sp
 8004128:	0028      	movs	r0, r5
 800412a:	f7ff ffeb 	bl	8004104 <u8g2_m_16_8_2>
 800412e:	0001      	movs	r1, r0
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
 8004130:	782a      	ldrb	r2, [r5, #0]
 8004132:	9600      	str	r6, [sp, #0]
 8004134:	4b04      	ldr	r3, [pc, #16]	; (8004148 <u8g2_Setup_st7920_s_128x64_2+0x38>)
 8004136:	0020      	movs	r0, r4
 8004138:	f000 ff05 	bl	8004f46 <u8g2_SetupBuffer>
}
 800413c:	b004      	add	sp, #16
 800413e:	bd70      	pop	{r4, r5, r6, pc}
 8004140:	08005109 	.word	0x08005109
 8004144:	080052f1 	.word	0x080052f1
 8004148:	08004a1f 	.word	0x08004a1f

0800414c <u8g2_font_get_byte>:
/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
  font += offset;
  return u8x8_pgm_read( font );  
 800414c:	5c40      	ldrb	r0, [r0, r1]
}
 800414e:	4770      	bx	lr

08004150 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
    uint16_t pos;
    font += offset;
 8004150:	1841      	adds	r1, r0, r1
    pos = u8x8_pgm_read( font );
 8004152:	7808      	ldrb	r0, [r1, #0]
    font++;
    pos <<= 8;
 8004154:	0200      	lsls	r0, r0, #8
    pos += u8x8_pgm_read( font);
 8004156:	784b      	ldrb	r3, [r1, #1]
 8004158:	18c0      	adds	r0, r0, r3
 800415a:	b280      	uxth	r0, r0
    return pos;
}
 800415c:	4770      	bx	lr

0800415e <u8g2_add_vector_y>:

#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
  switch(dir)
 800415e:	2b01      	cmp	r3, #1
 8004160:	d009      	beq.n	8004176 <u8g2_add_vector_y+0x18>
 8004162:	2b00      	cmp	r3, #0
 8004164:	d004      	beq.n	8004170 <u8g2_add_vector_y+0x12>
 8004166:	2b02      	cmp	r3, #2
 8004168:	d008      	beq.n	800417c <u8g2_add_vector_y+0x1e>
      break;
    case 2:
      dy -= y;
      break;
    default:
      dy -= x;
 800416a:	1a40      	subs	r0, r0, r1
 800416c:	b2c0      	uxtb	r0, r0
      break;      
 800416e:	e001      	b.n	8004174 <u8g2_add_vector_y+0x16>
      dy += y;
 8004170:	1880      	adds	r0, r0, r2
 8004172:	b2c0      	uxtb	r0, r0
  }
  return dy;
}
 8004174:	4770      	bx	lr
      dy += x;
 8004176:	1840      	adds	r0, r0, r1
 8004178:	b2c0      	uxtb	r0, r0
      break;
 800417a:	e7fb      	b.n	8004174 <u8g2_add_vector_y+0x16>
      dy -= y;
 800417c:	1a80      	subs	r0, r0, r2
 800417e:	b2c0      	uxtb	r0, r0
      break;
 8004180:	e7f8      	b.n	8004174 <u8g2_add_vector_y+0x16>

08004182 <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
  switch(dir)
 8004182:	2b01      	cmp	r3, #1
 8004184:	d009      	beq.n	800419a <u8g2_add_vector_x+0x18>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d004      	beq.n	8004194 <u8g2_add_vector_x+0x12>
 800418a:	2b02      	cmp	r3, #2
 800418c:	d008      	beq.n	80041a0 <u8g2_add_vector_x+0x1e>
      break;
    case 2:
      dx -= x;
      break;
    default:
      dx += y;
 800418e:	1880      	adds	r0, r0, r2
 8004190:	b2c0      	uxtb	r0, r0
      break;      
 8004192:	e001      	b.n	8004198 <u8g2_add_vector_x+0x16>
      dx += x;
 8004194:	1840      	adds	r0, r0, r1
 8004196:	b2c0      	uxtb	r0, r0
  }
  return dx;
}
 8004198:	4770      	bx	lr
      dx -= y;
 800419a:	1a80      	subs	r0, r0, r2
 800419c:	b2c0      	uxtb	r0, r0
      break;
 800419e:	e7fb      	b.n	8004198 <u8g2_add_vector_x+0x16>
      dx -= x;
 80041a0:	1a40      	subs	r0, r0, r1
 80041a2:	b2c0      	uxtb	r0, r0
      break;
 80041a4:	e7f8      	b.n	8004198 <u8g2_add_vector_x+0x16>

080041a6 <u8g2_font_calc_vref_font>:
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
  return 0;
}
 80041a6:	2000      	movs	r0, #0
 80041a8:	4770      	bx	lr

080041aa <u8g2_read_font_info>:
{
 80041aa:	b570      	push	{r4, r5, r6, lr}
 80041ac:	0004      	movs	r4, r0
 80041ae:	000d      	movs	r5, r1
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 80041b0:	2100      	movs	r1, #0
 80041b2:	0028      	movs	r0, r5
 80041b4:	f7ff ffca 	bl	800414c <u8g2_font_get_byte>
 80041b8:	7020      	strb	r0, [r4, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 80041ba:	2101      	movs	r1, #1
 80041bc:	0028      	movs	r0, r5
 80041be:	f7ff ffc5 	bl	800414c <u8g2_font_get_byte>
 80041c2:	7060      	strb	r0, [r4, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80041c4:	2102      	movs	r1, #2
 80041c6:	0028      	movs	r0, r5
 80041c8:	f7ff ffc0 	bl	800414c <u8g2_font_get_byte>
 80041cc:	70a0      	strb	r0, [r4, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 80041ce:	2103      	movs	r1, #3
 80041d0:	0028      	movs	r0, r5
 80041d2:	f7ff ffbb 	bl	800414c <u8g2_font_get_byte>
 80041d6:	70e0      	strb	r0, [r4, #3]
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 80041d8:	2104      	movs	r1, #4
 80041da:	0028      	movs	r0, r5
 80041dc:	f7ff ffb6 	bl	800414c <u8g2_font_get_byte>
 80041e0:	7120      	strb	r0, [r4, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 80041e2:	2105      	movs	r1, #5
 80041e4:	0028      	movs	r0, r5
 80041e6:	f7ff ffb1 	bl	800414c <u8g2_font_get_byte>
 80041ea:	7160      	strb	r0, [r4, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 80041ec:	2106      	movs	r1, #6
 80041ee:	0028      	movs	r0, r5
 80041f0:	f7ff ffac 	bl	800414c <u8g2_font_get_byte>
 80041f4:	71a0      	strb	r0, [r4, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 80041f6:	2107      	movs	r1, #7
 80041f8:	0028      	movs	r0, r5
 80041fa:	f7ff ffa7 	bl	800414c <u8g2_font_get_byte>
 80041fe:	71e0      	strb	r0, [r4, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8004200:	2108      	movs	r1, #8
 8004202:	0028      	movs	r0, r5
 8004204:	f7ff ffa2 	bl	800414c <u8g2_font_get_byte>
 8004208:	7220      	strb	r0, [r4, #8]
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800420a:	2109      	movs	r1, #9
 800420c:	0028      	movs	r0, r5
 800420e:	f7ff ff9d 	bl	800414c <u8g2_font_get_byte>
 8004212:	7260      	strb	r0, [r4, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8004214:	210a      	movs	r1, #10
 8004216:	0028      	movs	r0, r5
 8004218:	f7ff ff98 	bl	800414c <u8g2_font_get_byte>
 800421c:	72a0      	strb	r0, [r4, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 800421e:	210b      	movs	r1, #11
 8004220:	0028      	movs	r0, r5
 8004222:	f7ff ff93 	bl	800414c <u8g2_font_get_byte>
 8004226:	72e0      	strb	r0, [r4, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8004228:	210c      	movs	r1, #12
 800422a:	0028      	movs	r0, r5
 800422c:	f7ff ff8e 	bl	800414c <u8g2_font_get_byte>
 8004230:	7320      	strb	r0, [r4, #12]
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8004232:	210d      	movs	r1, #13
 8004234:	0028      	movs	r0, r5
 8004236:	f7ff ff89 	bl	800414c <u8g2_font_get_byte>
 800423a:	7360      	strb	r0, [r4, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 800423c:	210e      	movs	r1, #14
 800423e:	0028      	movs	r0, r5
 8004240:	f7ff ff84 	bl	800414c <u8g2_font_get_byte>
 8004244:	73a0      	strb	r0, [r4, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8004246:	210f      	movs	r1, #15
 8004248:	0028      	movs	r0, r5
 800424a:	f7ff ff7f 	bl	800414c <u8g2_font_get_byte>
 800424e:	73e0      	strb	r0, [r4, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8004250:	2110      	movs	r1, #16
 8004252:	0028      	movs	r0, r5
 8004254:	f7ff ff7a 	bl	800414c <u8g2_font_get_byte>
 8004258:	7420      	strb	r0, [r4, #16]
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800425a:	2111      	movs	r1, #17
 800425c:	0028      	movs	r0, r5
 800425e:	f7ff ff77 	bl	8004150 <u8g2_font_get_word>
 8004262:	8260      	strh	r0, [r4, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8004264:	2113      	movs	r1, #19
 8004266:	0028      	movs	r0, r5
 8004268:	f7ff ff72 	bl	8004150 <u8g2_font_get_word>
 800426c:	82a0      	strh	r0, [r4, #20]
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 800426e:	2115      	movs	r1, #21
 8004270:	0028      	movs	r0, r5
 8004272:	f7ff ff6d 	bl	8004150 <u8g2_font_get_word>
 8004276:	82e0      	strh	r0, [r4, #22]
}
 8004278:	bd70      	pop	{r4, r5, r6, pc}

0800427a <u8g2_font_decode_get_unsigned_bits>:
{
 800427a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800427c:	0005      	movs	r5, r0
  uint8_t bit_pos = f->decode_bit_pos;
 800427e:	7a86      	ldrb	r6, [r0, #10]
  val = u8x8_pgm_read( f->decode_ptr );  
 8004280:	6807      	ldr	r7, [r0, #0]
 8004282:	7838      	ldrb	r0, [r7, #0]
  val >>= bit_pos;
 8004284:	4130      	asrs	r0, r6
 8004286:	b2c4      	uxtb	r4, r0
  bit_pos_plus_cnt += cnt;
 8004288:	1872      	adds	r2, r6, r1
 800428a:	b2d2      	uxtb	r2, r2
  if ( bit_pos_plus_cnt >= 8 )
 800428c:	2a07      	cmp	r2, #7
 800428e:	d90a      	bls.n	80042a6 <u8g2_font_decode_get_unsigned_bits+0x2c>
    s -= bit_pos;
 8004290:	2308      	movs	r3, #8
 8004292:	1b9b      	subs	r3, r3, r6
 8004294:	b2db      	uxtb	r3, r3
    f->decode_ptr++;
 8004296:	1c7c      	adds	r4, r7, #1
 8004298:	602c      	str	r4, [r5, #0]
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 800429a:	787c      	ldrb	r4, [r7, #1]
 800429c:	409c      	lsls	r4, r3
 800429e:	4304      	orrs	r4, r0
 80042a0:	b2e4      	uxtb	r4, r4
    bit_pos_plus_cnt -= 8;
 80042a2:	3a08      	subs	r2, #8
 80042a4:	b2d2      	uxtb	r2, r2
  val &= (1U<<cnt)-1;
 80042a6:	2301      	movs	r3, #1
 80042a8:	408b      	lsls	r3, r1
 80042aa:	3b01      	subs	r3, #1
 80042ac:	4023      	ands	r3, r4
 80042ae:	0018      	movs	r0, r3
  f->decode_bit_pos = bit_pos_plus_cnt;
 80042b0:	72aa      	strb	r2, [r5, #10]
}
 80042b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080042b4 <u8g2_font_setup_decode>:
{
 80042b4:	b570      	push	{r4, r5, r6, lr}
 80042b6:	0005      	movs	r5, r0
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80042b8:	0004      	movs	r4, r0
 80042ba:	3458      	adds	r4, #88	; 0x58
  decode->decode_ptr = glyph_data;
 80042bc:	6581      	str	r1, [r0, #88]	; 0x58
  decode->decode_bit_pos = 0;
 80042be:	2300      	movs	r3, #0
 80042c0:	72a3      	strb	r3, [r4, #10]
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 80042c2:	336c      	adds	r3, #108	; 0x6c
 80042c4:	5cc1      	ldrb	r1, [r0, r3]
 80042c6:	0020      	movs	r0, r4
 80042c8:	f7ff ffd7 	bl	800427a <u8g2_font_decode_get_unsigned_bits>
 80042cc:	7220      	strb	r0, [r4, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 80042ce:	236d      	movs	r3, #109	; 0x6d
 80042d0:	5ce9      	ldrb	r1, [r5, r3]
 80042d2:	0020      	movs	r0, r4
 80042d4:	f7ff ffd1 	bl	800427a <u8g2_font_decode_get_unsigned_bits>
 80042d8:	7260      	strb	r0, [r4, #9]
  decode->fg_color = u8g2->draw_color;
 80042da:	2386      	movs	r3, #134	; 0x86
 80042dc:	5ceb      	ldrb	r3, [r5, r3]
 80042de:	7323      	strb	r3, [r4, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 80042e0:	425a      	negs	r2, r3
 80042e2:	4153      	adcs	r3, r2
 80042e4:	7363      	strb	r3, [r4, #13]
}
 80042e6:	bd70      	pop	{r4, r5, r6, pc}

080042e8 <u8g2_font_decode_get_signed_bits>:
{
 80042e8:	b510      	push	{r4, lr}
 80042ea:	000c      	movs	r4, r1
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80042ec:	f7ff ffc5 	bl	800427a <u8g2_font_decode_get_unsigned_bits>
  cnt--;
 80042f0:	3c01      	subs	r4, #1
 80042f2:	b2e4      	uxtb	r4, r4
  d <<= cnt;
 80042f4:	2301      	movs	r3, #1
 80042f6:	40a3      	lsls	r3, r4
  v -= d;
 80042f8:	1ac0      	subs	r0, r0, r3
 80042fa:	b240      	sxtb	r0, r0
}
 80042fc:	bd10      	pop	{r4, pc}

080042fe <u8g2_font_decode_len>:
{
 80042fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004300:	46de      	mov	lr, fp
 8004302:	4657      	mov	r7, sl
 8004304:	464e      	mov	r6, r9
 8004306:	4645      	mov	r5, r8
 8004308:	b5e0      	push	{r5, r6, r7, lr}
 800430a:	b089      	sub	sp, #36	; 0x24
 800430c:	4692      	mov	sl, r2
  lx = decode->x;
 800430e:	0003      	movs	r3, r0
 8004310:	3358      	adds	r3, #88	; 0x58
 8004312:	799a      	ldrb	r2, [r3, #6]
 8004314:	4691      	mov	r9, r2
  ly = decode->y;
 8004316:	79db      	ldrb	r3, [r3, #7]
 8004318:	000e      	movs	r6, r1
 800431a:	0005      	movs	r5, r0
 800431c:	001f      	movs	r7, r3
 800431e:	46d0      	mov	r8, sl
 8004320:	e029      	b.n	8004376 <u8g2_font_decode_len+0x78>
      current = cnt;
 8004322:	9606      	str	r6, [sp, #24]
    x = decode->target_x;
 8004324:	002b      	movs	r3, r5
 8004326:	3358      	adds	r3, #88	; 0x58
 8004328:	7918      	ldrb	r0, [r3, #4]
    y = decode->target_y;
 800432a:	795a      	ldrb	r2, [r3, #5]
 800432c:	4693      	mov	fp, r2
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 800432e:	464a      	mov	r2, r9
 8004330:	4669      	mov	r1, sp
 8004332:	730a      	strb	r2, [r1, #12]
 8004334:	466a      	mov	r2, sp
 8004336:	210c      	movs	r1, #12
 8004338:	5651      	ldrsb	r1, [r2, r1]
 800433a:	b27a      	sxtb	r2, r7
 800433c:	7b9b      	ldrb	r3, [r3, #14]
 800433e:	9303      	str	r3, [sp, #12]
 8004340:	9204      	str	r2, [sp, #16]
 8004342:	9105      	str	r1, [sp, #20]
 8004344:	f7ff ff1d 	bl	8004182 <u8g2_add_vector_x>
 8004348:	9007      	str	r0, [sp, #28]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800434a:	9b03      	ldr	r3, [sp, #12]
 800434c:	9a04      	ldr	r2, [sp, #16]
 800434e:	9905      	ldr	r1, [sp, #20]
 8004350:	4658      	mov	r0, fp
 8004352:	f7ff ff04 	bl	800415e <u8g2_add_vector_y>
    if ( is_foreground )
 8004356:	4643      	mov	r3, r8
 8004358:	2b00      	cmp	r3, #0
 800435a:	d116      	bne.n	800438a <u8g2_font_decode_len+0x8c>
    else if ( decode->is_transparent == 0 )    
 800435c:	002b      	movs	r3, r5
 800435e:	3358      	adds	r3, #88	; 0x58
 8004360:	7adb      	ldrb	r3, [r3, #11]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d01f      	beq.n	80043a6 <u8g2_font_decode_len+0xa8>
    if ( cnt < rem )
 8004366:	42a6      	cmp	r6, r4
 8004368:	d32b      	bcc.n	80043c2 <u8g2_font_decode_len+0xc4>
    cnt -= rem;
 800436a:	1b36      	subs	r6, r6, r4
 800436c:	b2f6      	uxtb	r6, r6
    ly++;
 800436e:	3701      	adds	r7, #1
 8004370:	b2ff      	uxtb	r7, r7
    lx = 0;
 8004372:	2300      	movs	r3, #0
 8004374:	4699      	mov	r9, r3
    rem = decode->glyph_width;
 8004376:	002b      	movs	r3, r5
 8004378:	3358      	adds	r3, #88	; 0x58
 800437a:	7a1c      	ldrb	r4, [r3, #8]
    rem -= lx;
 800437c:	464b      	mov	r3, r9
 800437e:	1ae4      	subs	r4, r4, r3
 8004380:	b2e4      	uxtb	r4, r4
    if ( cnt < rem )
 8004382:	42a6      	cmp	r6, r4
 8004384:	d3cd      	bcc.n	8004322 <u8g2_font_decode_len+0x24>
    current = rem;
 8004386:	9406      	str	r4, [sp, #24]
 8004388:	e7cc      	b.n	8004324 <u8g2_font_decode_len+0x26>
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 800438a:	002b      	movs	r3, r5
 800438c:	3358      	adds	r3, #88	; 0x58
 800438e:	7b1a      	ldrb	r2, [r3, #12]
 8004390:	2386      	movs	r3, #134	; 0x86
 8004392:	54ea      	strb	r2, [r5, r3]
      u8g2_DrawHVLine(u8g2, 
 8004394:	9b03      	ldr	r3, [sp, #12]
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	9b06      	ldr	r3, [sp, #24]
 800439a:	0002      	movs	r2, r0
 800439c:	9907      	ldr	r1, [sp, #28]
 800439e:	0028      	movs	r0, r5
 80043a0:	f000 fa18 	bl	80047d4 <u8g2_DrawHVLine>
 80043a4:	e7df      	b.n	8004366 <u8g2_font_decode_len+0x68>
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80043a6:	002b      	movs	r3, r5
 80043a8:	3358      	adds	r3, #88	; 0x58
 80043aa:	7b5a      	ldrb	r2, [r3, #13]
 80043ac:	2386      	movs	r3, #134	; 0x86
 80043ae:	54ea      	strb	r2, [r5, r3]
      u8g2_DrawHVLine(u8g2, 
 80043b0:	9b03      	ldr	r3, [sp, #12]
 80043b2:	9300      	str	r3, [sp, #0]
 80043b4:	9b06      	ldr	r3, [sp, #24]
 80043b6:	0002      	movs	r2, r0
 80043b8:	9907      	ldr	r1, [sp, #28]
 80043ba:	0028      	movs	r0, r5
 80043bc:	f000 fa0a 	bl	80047d4 <u8g2_DrawHVLine>
 80043c0:	e7d1      	b.n	8004366 <u8g2_font_decode_len+0x68>
 80043c2:	002f      	movs	r7, r5
  lx += cnt;
 80043c4:	0032      	movs	r2, r6
 80043c6:	444a      	add	r2, r9
  decode->x = lx;
 80043c8:	003b      	movs	r3, r7
 80043ca:	3358      	adds	r3, #88	; 0x58
 80043cc:	719a      	strb	r2, [r3, #6]
  decode->y = ly;
 80043ce:	466a      	mov	r2, sp
 80043d0:	7c12      	ldrb	r2, [r2, #16]
 80043d2:	71da      	strb	r2, [r3, #7]
}
 80043d4:	b009      	add	sp, #36	; 0x24
 80043d6:	bc3c      	pop	{r2, r3, r4, r5}
 80043d8:	4690      	mov	r8, r2
 80043da:	4699      	mov	r9, r3
 80043dc:	46a2      	mov	sl, r4
 80043de:	46ab      	mov	fp, r5
 80043e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080043e2 <u8g2_font_decode_glyph>:
{
 80043e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043e4:	46de      	mov	lr, fp
 80043e6:	4657      	mov	r7, sl
 80043e8:	464e      	mov	r6, r9
 80043ea:	4645      	mov	r5, r8
 80043ec:	b5e0      	push	{r5, r6, r7, lr}
 80043ee:	b087      	sub	sp, #28
 80043f0:	0004      	movs	r4, r0
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80043f2:	0007      	movs	r7, r0
 80043f4:	3758      	adds	r7, #88	; 0x58
  u8g2_font_setup_decode(u8g2, glyph_data);
 80043f6:	f7ff ff5d 	bl	80042b4 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80043fa:	2361      	movs	r3, #97	; 0x61
 80043fc:	56e3      	ldrsb	r3, [r4, r3]
 80043fe:	4698      	mov	r8, r3
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8004400:	236e      	movs	r3, #110	; 0x6e
 8004402:	5ce1      	ldrb	r1, [r4, r3]
 8004404:	0038      	movs	r0, r7
 8004406:	f7ff ff6f 	bl	80042e8 <u8g2_font_decode_get_signed_bits>
 800440a:	9002      	str	r0, [sp, #8]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800440c:	236f      	movs	r3, #111	; 0x6f
 800440e:	5ce1      	ldrb	r1, [r4, r3]
 8004410:	0038      	movs	r0, r7
 8004412:	f7ff ff69 	bl	80042e8 <u8g2_font_decode_get_signed_bits>
 8004416:	0005      	movs	r5, r0
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8004418:	2370      	movs	r3, #112	; 0x70
 800441a:	5ce1      	ldrb	r1, [r4, r3]
 800441c:	0038      	movs	r0, r7
 800441e:	f7ff ff63 	bl	80042e8 <u8g2_font_decode_get_signed_bits>
 8004422:	9003      	str	r0, [sp, #12]
  if ( decode->glyph_width > 0 )
 8004424:	2308      	movs	r3, #8
 8004426:	56fb      	ldrsb	r3, [r7, r3]
 8004428:	469a      	mov	sl, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	dd60      	ble.n	80044f0 <u8g2_font_decode_glyph+0x10e>
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 800442e:	4643      	mov	r3, r8
 8004430:	466a      	mov	r2, sp
 8004432:	7413      	strb	r3, [r2, #16]
 8004434:	7c13      	ldrb	r3, [r2, #16]
 8004436:	469b      	mov	fp, r3
 8004438:	445d      	add	r5, fp
 800443a:	b2ed      	uxtb	r5, r5
 800443c:	426d      	negs	r5, r5
 800443e:	b26b      	sxtb	r3, r5
 8004440:	001a      	movs	r2, r3
 8004442:	7bbd      	ldrb	r5, [r7, #14]
 8004444:	7938      	ldrb	r0, [r7, #4]
 8004446:	002b      	movs	r3, r5
 8004448:	9205      	str	r2, [sp, #20]
 800444a:	9902      	ldr	r1, [sp, #8]
 800444c:	f7ff fe99 	bl	8004182 <u8g2_add_vector_x>
 8004450:	4681      	mov	r9, r0
 8004452:	9004      	str	r0, [sp, #16]
 8004454:	7138      	strb	r0, [r7, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8004456:	7978      	ldrb	r0, [r7, #5]
 8004458:	002b      	movs	r3, r5
 800445a:	9a05      	ldr	r2, [sp, #20]
 800445c:	9902      	ldr	r1, [sp, #8]
 800445e:	f7ff fe7e 	bl	800415e <u8g2_add_vector_y>
 8004462:	0002      	movs	r2, r0
 8004464:	7178      	strb	r0, [r7, #5]
      switch(decode->dir)
 8004466:	2d01      	cmp	r5, #1
 8004468:	d04a      	beq.n	8004500 <u8g2_font_decode_glyph+0x11e>
 800446a:	2d00      	cmp	r5, #0
 800446c:	d005      	beq.n	800447a <u8g2_font_decode_glyph+0x98>
 800446e:	2d02      	cmp	r5, #2
 8004470:	d056      	beq.n	8004520 <u8g2_font_decode_glyph+0x13e>
 8004472:	2d03      	cmp	r5, #3
 8004474:	d068      	beq.n	8004548 <u8g2_font_decode_glyph+0x166>
      x1 = x0;
 8004476:	464b      	mov	r3, r9
 8004478:	e007      	b.n	800448a <u8g2_font_decode_glyph+0xa8>
	    x1 += decode->glyph_width;
 800447a:	4653      	mov	r3, sl
 800447c:	4669      	mov	r1, sp
 800447e:	720b      	strb	r3, [r1, #8]
 8004480:	7a0b      	ldrb	r3, [r1, #8]
 8004482:	444b      	add	r3, r9
 8004484:	b2db      	uxtb	r3, r3
	    y1 += h;
 8004486:	4458      	add	r0, fp
 8004488:	b2c0      	uxtb	r0, r0
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 800448a:	9000      	str	r0, [sp, #0]
 800448c:	9904      	ldr	r1, [sp, #16]
 800448e:	0020      	movs	r0, r4
 8004490:	f000 fa44 	bl	800491c <u8g2_IsIntersection>
 8004494:	2800      	cmp	r0, #0
 8004496:	d02b      	beq.n	80044f0 <u8g2_font_decode_glyph+0x10e>
    decode->x = 0;
 8004498:	0023      	movs	r3, r4
 800449a:	3358      	adds	r3, #88	; 0x58
 800449c:	2200      	movs	r2, #0
 800449e:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 80044a0:	71da      	strb	r2, [r3, #7]
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80044a2:	236a      	movs	r3, #106	; 0x6a
 80044a4:	5ce1      	ldrb	r1, [r4, r3]
 80044a6:	0038      	movs	r0, r7
 80044a8:	f7ff fee7 	bl	800427a <u8g2_font_decode_get_unsigned_bits>
 80044ac:	0006      	movs	r6, r0
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80044ae:	236b      	movs	r3, #107	; 0x6b
 80044b0:	5ce1      	ldrb	r1, [r4, r3]
 80044b2:	0038      	movs	r0, r7
 80044b4:	f7ff fee1 	bl	800427a <u8g2_font_decode_get_unsigned_bits>
 80044b8:	0005      	movs	r5, r0
	u8g2_font_decode_len(u8g2, a, 0);
 80044ba:	2200      	movs	r2, #0
 80044bc:	0031      	movs	r1, r6
 80044be:	0020      	movs	r0, r4
 80044c0:	f7ff ff1d 	bl	80042fe <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 80044c4:	2201      	movs	r2, #1
 80044c6:	0029      	movs	r1, r5
 80044c8:	0020      	movs	r0, r4
 80044ca:	f7ff ff18 	bl	80042fe <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80044ce:	2101      	movs	r1, #1
 80044d0:	0038      	movs	r0, r7
 80044d2:	f7ff fed2 	bl	800427a <u8g2_font_decode_get_unsigned_bits>
 80044d6:	2800      	cmp	r0, #0
 80044d8:	d1ef      	bne.n	80044ba <u8g2_font_decode_glyph+0xd8>
      if ( decode->y >= h )
 80044da:	0023      	movs	r3, r4
 80044dc:	3358      	adds	r3, #88	; 0x58
 80044de:	79db      	ldrb	r3, [r3, #7]
 80044e0:	b25b      	sxtb	r3, r3
 80044e2:	4598      	cmp	r8, r3
 80044e4:	dcdd      	bgt.n	80044a2 <u8g2_font_decode_glyph+0xc0>
    u8g2->draw_color = decode->fg_color;
 80044e6:	0023      	movs	r3, r4
 80044e8:	3358      	adds	r3, #88	; 0x58
 80044ea:	7b1a      	ldrb	r2, [r3, #12]
 80044ec:	2386      	movs	r3, #134	; 0x86
 80044ee:	54e2      	strb	r2, [r4, r3]
}
 80044f0:	9803      	ldr	r0, [sp, #12]
 80044f2:	b007      	add	sp, #28
 80044f4:	bc3c      	pop	{r2, r3, r4, r5}
 80044f6:	4690      	mov	r8, r2
 80044f8:	4699      	mov	r9, r3
 80044fa:	46a2      	mov	sl, r4
 80044fc:	46ab      	mov	fp, r5
 80044fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	    x0 -= h;
 8004500:	464b      	mov	r3, r9
 8004502:	4659      	mov	r1, fp
 8004504:	1a59      	subs	r1, r3, r1
 8004506:	b2c9      	uxtb	r1, r1
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004508:	3101      	adds	r1, #1
	    x1++;
 800450a:	1c5d      	adds	r5, r3, #1
 800450c:	b2eb      	uxtb	r3, r5
	    y1 += decode->glyph_width;
 800450e:	4655      	mov	r5, sl
 8004510:	466e      	mov	r6, sp
 8004512:	7235      	strb	r5, [r6, #8]
 8004514:	7a35      	ldrb	r5, [r6, #8]
 8004516:	1940      	adds	r0, r0, r5
 8004518:	b2c0      	uxtb	r0, r0
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800451a:	b2c9      	uxtb	r1, r1
 800451c:	9104      	str	r1, [sp, #16]
	    break;
 800451e:	e7b4      	b.n	800448a <u8g2_font_decode_glyph+0xa8>
	    x0 -= decode->glyph_width;
 8004520:	4653      	mov	r3, sl
 8004522:	466a      	mov	r2, sp
 8004524:	7213      	strb	r3, [r2, #8]
 8004526:	7a11      	ldrb	r1, [r2, #8]
 8004528:	464b      	mov	r3, r9
 800452a:	1a59      	subs	r1, r3, r1
 800452c:	b2c9      	uxtb	r1, r1
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800452e:	3101      	adds	r1, #1
	    x1++;
 8004530:	1c5d      	adds	r5, r3, #1
 8004532:	b2eb      	uxtb	r3, r5
	    y0 -= h;
 8004534:	465a      	mov	r2, fp
 8004536:	1a82      	subs	r2, r0, r2
 8004538:	b2d2      	uxtb	r2, r2
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800453a:	3201      	adds	r2, #1
	    y1++;
 800453c:	3001      	adds	r0, #1
 800453e:	b2c0      	uxtb	r0, r0
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004540:	b2d2      	uxtb	r2, r2
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004542:	b2c9      	uxtb	r1, r1
 8004544:	9104      	str	r1, [sp, #16]
	    break;	  
 8004546:	e7a0      	b.n	800448a <u8g2_font_decode_glyph+0xa8>
	    x1 += h;
 8004548:	465d      	mov	r5, fp
 800454a:	444d      	add	r5, r9
 800454c:	b2eb      	uxtb	r3, r5
	    y0 -= decode->glyph_width;
 800454e:	4652      	mov	r2, sl
 8004550:	4669      	mov	r1, sp
 8004552:	720a      	strb	r2, [r1, #8]
 8004554:	7a0a      	ldrb	r2, [r1, #8]
 8004556:	1a82      	subs	r2, r0, r2
 8004558:	b2d2      	uxtb	r2, r2
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800455a:	3201      	adds	r2, #1
	    y1++;
 800455c:	3001      	adds	r0, #1
 800455e:	b2c0      	uxtb	r0, r0
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004560:	b2d2      	uxtb	r2, r2
	    break;	  
 8004562:	e792      	b.n	800448a <u8g2_font_decode_glyph+0xa8>

08004564 <u8g2_font_get_glyph_data>:
{
 8004564:	b570      	push	{r4, r5, r6, lr}
 8004566:	000e      	movs	r6, r1
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8004568:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800456a:	3417      	adds	r4, #23
  if ( encoding <= 255 )
 800456c:	29ff      	cmp	r1, #255	; 0xff
 800456e:	d814      	bhi.n	800459a <u8g2_font_get_glyph_data+0x36>
    if ( encoding >= 'a' )
 8004570:	2960      	cmp	r1, #96	; 0x60
 8004572:	d90a      	bls.n	800458a <u8g2_font_get_glyph_data+0x26>
      font += u8g2->font_info.start_pos_lower_a;
 8004574:	237c      	movs	r3, #124	; 0x7c
 8004576:	5ac3      	ldrh	r3, [r0, r3]
 8004578:	18e4      	adds	r4, r4, r3
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800457a:	7863      	ldrb	r3, [r4, #1]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d028      	beq.n	80045d2 <u8g2_font_get_glyph_data+0x6e>
      if ( u8x8_pgm_read( font ) == encoding )
 8004580:	7822      	ldrb	r2, [r4, #0]
 8004582:	4296      	cmp	r6, r2
 8004584:	d007      	beq.n	8004596 <u8g2_font_get_glyph_data+0x32>
      font += u8x8_pgm_read( font + 1 );
 8004586:	18e4      	adds	r4, r4, r3
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8004588:	e7f7      	b.n	800457a <u8g2_font_get_glyph_data+0x16>
    else if ( encoding >= 'A' )
 800458a:	2940      	cmp	r1, #64	; 0x40
 800458c:	d9f5      	bls.n	800457a <u8g2_font_get_glyph_data+0x16>
      font += u8g2->font_info.start_pos_upper_A;
 800458e:	237a      	movs	r3, #122	; 0x7a
 8004590:	5ac3      	ldrh	r3, [r0, r3]
 8004592:	18e4      	adds	r4, r4, r3
 8004594:	e7f1      	b.n	800457a <u8g2_font_get_glyph_data+0x16>
	return font+2;	/* skip encoding and glyph size */
 8004596:	1ca0      	adds	r0, r4, #2
 8004598:	e01c      	b.n	80045d4 <u8g2_font_get_glyph_data+0x70>
    font += u8g2->font_info.start_pos_unicode;
 800459a:	237e      	movs	r3, #126	; 0x7e
 800459c:	5ac0      	ldrh	r0, [r0, r3]
 800459e:	1824      	adds	r4, r4, r0
    unicode_lookup_table = font; 
 80045a0:	0025      	movs	r5, r4
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 80045a2:	2100      	movs	r1, #0
 80045a4:	0028      	movs	r0, r5
 80045a6:	f7ff fdd3 	bl	8004150 <u8g2_font_get_word>
 80045aa:	1824      	adds	r4, r4, r0
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 80045ac:	2102      	movs	r1, #2
 80045ae:	0028      	movs	r0, r5
 80045b0:	f7ff fdce 	bl	8004150 <u8g2_font_get_word>
      unicode_lookup_table+=4;
 80045b4:	3504      	adds	r5, #4
    } while( e < encoding );
 80045b6:	4286      	cmp	r6, r0
 80045b8:	d8f3      	bhi.n	80045a2 <u8g2_font_get_glyph_data+0x3e>
      e = u8x8_pgm_read( font );
 80045ba:	7823      	ldrb	r3, [r4, #0]
      e <<= 8;
 80045bc:	021b      	lsls	r3, r3, #8
      e |= u8x8_pgm_read( font + 1 );
 80045be:	7862      	ldrb	r2, [r4, #1]
 80045c0:	4313      	orrs	r3, r2
      if ( e == 0 )
 80045c2:	d008      	beq.n	80045d6 <u8g2_font_get_glyph_data+0x72>
      if ( e == encoding )
 80045c4:	429e      	cmp	r6, r3
 80045c6:	d002      	beq.n	80045ce <u8g2_font_get_glyph_data+0x6a>
      font += u8x8_pgm_read( font + 2 );
 80045c8:	78a3      	ldrb	r3, [r4, #2]
 80045ca:	18e4      	adds	r4, r4, r3
      e = u8x8_pgm_read( font );
 80045cc:	e7f5      	b.n	80045ba <u8g2_font_get_glyph_data+0x56>
	return font+3;	/* skip encoding and glyph size */
 80045ce:	1ce0      	adds	r0, r4, #3
 80045d0:	e000      	b.n	80045d4 <u8g2_font_get_glyph_data+0x70>
  return NULL;
 80045d2:	2000      	movs	r0, #0
}
 80045d4:	bd70      	pop	{r4, r5, r6, pc}
  return NULL;
 80045d6:	2000      	movs	r0, #0
 80045d8:	e7fc      	b.n	80045d4 <u8g2_font_get_glyph_data+0x70>

080045da <u8g2_font_draw_glyph>:
{
 80045da:	b510      	push	{r4, lr}
 80045dc:	0004      	movs	r4, r0
  u8g2->font_decode.target_x = x;
 80045de:	205c      	movs	r0, #92	; 0x5c
 80045e0:	5421      	strb	r1, [r4, r0]
  u8g2->font_decode.target_y = y;
 80045e2:	215d      	movs	r1, #93	; 0x5d
 80045e4:	5462      	strb	r2, [r4, r1]
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80045e6:	0019      	movs	r1, r3
 80045e8:	0020      	movs	r0, r4
 80045ea:	f7ff ffbb 	bl	8004564 <u8g2_font_get_glyph_data>
  if ( glyph_data != NULL )
 80045ee:	2800      	cmp	r0, #0
 80045f0:	d005      	beq.n	80045fe <u8g2_font_draw_glyph+0x24>
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80045f2:	0001      	movs	r1, r0
 80045f4:	0020      	movs	r0, r4
 80045f6:	f7ff fef4 	bl	80043e2 <u8g2_font_decode_glyph>
 80045fa:	b2c0      	uxtb	r0, r0
}
 80045fc:	bd10      	pop	{r4, pc}
  u8g2_uint_t dx = 0;
 80045fe:	2000      	movs	r0, #0
 8004600:	e7fc      	b.n	80045fc <u8g2_font_draw_glyph+0x22>

08004602 <u8g2_DrawGlyph>:
{
 8004602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004604:	0004      	movs	r4, r0
 8004606:	000d      	movs	r5, r1
 8004608:	0016      	movs	r6, r2
 800460a:	001f      	movs	r7, r3
  switch(u8g2->font_decode.dir)
 800460c:	2366      	movs	r3, #102	; 0x66
 800460e:	5cc3      	ldrb	r3, [r0, r3]
 8004610:	2b01      	cmp	r3, #1
 8004612:	d011      	beq.n	8004638 <u8g2_DrawGlyph+0x36>
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00a      	beq.n	800462e <u8g2_DrawGlyph+0x2c>
 8004618:	2b02      	cmp	r3, #2
 800461a:	d012      	beq.n	8004642 <u8g2_DrawGlyph+0x40>
 800461c:	2b03      	cmp	r3, #3
 800461e:	d015      	beq.n	800464c <u8g2_DrawGlyph+0x4a>
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8004620:	003b      	movs	r3, r7
 8004622:	0032      	movs	r2, r6
 8004624:	0029      	movs	r1, r5
 8004626:	0020      	movs	r0, r4
 8004628:	f7ff ffd7 	bl	80045da <u8g2_font_draw_glyph>
}
 800462c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      y += u8g2->font_calc_vref(u8g2);
 800462e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004630:	4798      	blx	r3
 8004632:	1836      	adds	r6, r6, r0
 8004634:	b2f6      	uxtb	r6, r6
      break;
 8004636:	e7f3      	b.n	8004620 <u8g2_DrawGlyph+0x1e>
      x -= u8g2->font_calc_vref(u8g2);
 8004638:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800463a:	4798      	blx	r3
 800463c:	1a2d      	subs	r5, r5, r0
 800463e:	b2ed      	uxtb	r5, r5
      break;
 8004640:	e7ee      	b.n	8004620 <u8g2_DrawGlyph+0x1e>
      y -= u8g2->font_calc_vref(u8g2);
 8004642:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004644:	4798      	blx	r3
 8004646:	1a36      	subs	r6, r6, r0
 8004648:	b2f6      	uxtb	r6, r6
      break;
 800464a:	e7e9      	b.n	8004620 <u8g2_DrawGlyph+0x1e>
      x += u8g2->font_calc_vref(u8g2);
 800464c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800464e:	4798      	blx	r3
 8004650:	182d      	adds	r5, r5, r0
 8004652:	b2ed      	uxtb	r5, r5
      break;
 8004654:	e7e4      	b.n	8004620 <u8g2_DrawGlyph+0x1e>
	...

08004658 <u8g2_draw_string>:
{
 8004658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800465a:	46c6      	mov	lr, r8
 800465c:	b500      	push	{lr}
 800465e:	0004      	movs	r4, r0
 8004660:	000f      	movs	r7, r1
 8004662:	0016      	movs	r6, r2
 8004664:	001d      	movs	r5, r3
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8004666:	f000 fce9 	bl	800503c <u8x8_utf8_init>
  sum = 0;
 800466a:	2300      	movs	r3, #0
 800466c:	4698      	mov	r8, r3
 800466e:	e004      	b.n	800467a <u8g2_draw_string+0x22>
	  x += delta;
 8004670:	183f      	adds	r7, r7, r0
 8004672:	b2ff      	uxtb	r7, r7
      sum += delta;    
 8004674:	4440      	add	r0, r8
 8004676:	b2c3      	uxtb	r3, r0
 8004678:	4698      	mov	r8, r3
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800467a:	7829      	ldrb	r1, [r5, #0]
 800467c:	0020      	movs	r0, r4
 800467e:	6863      	ldr	r3, [r4, #4]
 8004680:	4798      	blx	r3
    if ( e == 0x0ffff )
 8004682:	4b12      	ldr	r3, [pc, #72]	; (80046cc <u8g2_draw_string+0x74>)
 8004684:	4298      	cmp	r0, r3
 8004686:	d01c      	beq.n	80046c2 <u8g2_draw_string+0x6a>
    str++;
 8004688:	3501      	adds	r5, #1
    if ( e != 0x0fffe )
 800468a:	4b11      	ldr	r3, [pc, #68]	; (80046d0 <u8g2_draw_string+0x78>)
 800468c:	4298      	cmp	r0, r3
 800468e:	d0f4      	beq.n	800467a <u8g2_draw_string+0x22>
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8004690:	0003      	movs	r3, r0
 8004692:	0032      	movs	r2, r6
 8004694:	0039      	movs	r1, r7
 8004696:	0020      	movs	r0, r4
 8004698:	f7ff ffb3 	bl	8004602 <u8g2_DrawGlyph>
      switch(u8g2->font_decode.dir)
 800469c:	2366      	movs	r3, #102	; 0x66
 800469e:	5ce3      	ldrb	r3, [r4, r3]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d008      	beq.n	80046b6 <u8g2_draw_string+0x5e>
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0e3      	beq.n	8004670 <u8g2_draw_string+0x18>
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d007      	beq.n	80046bc <u8g2_draw_string+0x64>
 80046ac:	2b03      	cmp	r3, #3
 80046ae:	d1e1      	bne.n	8004674 <u8g2_draw_string+0x1c>
	  y -= delta;
 80046b0:	1a36      	subs	r6, r6, r0
 80046b2:	b2f6      	uxtb	r6, r6
	  break;
 80046b4:	e7de      	b.n	8004674 <u8g2_draw_string+0x1c>
	  y += delta;
 80046b6:	1836      	adds	r6, r6, r0
 80046b8:	b2f6      	uxtb	r6, r6
	  break;
 80046ba:	e7db      	b.n	8004674 <u8g2_draw_string+0x1c>
	  x -= delta;
 80046bc:	1a3f      	subs	r7, r7, r0
 80046be:	b2ff      	uxtb	r7, r7
	  break;
 80046c0:	e7d8      	b.n	8004674 <u8g2_draw_string+0x1c>
}
 80046c2:	4640      	mov	r0, r8
 80046c4:	bc04      	pop	{r2}
 80046c6:	4690      	mov	r8, r2
 80046c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046ca:	46c0      	nop			; (mov r8, r8)
 80046cc:	0000ffff 	.word	0x0000ffff
 80046d0:	0000fffe 	.word	0x0000fffe

080046d4 <u8g2_DrawStr>:
{
 80046d4:	b510      	push	{r4, lr}
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80046d6:	4c02      	ldr	r4, [pc, #8]	; (80046e0 <u8g2_DrawStr+0xc>)
 80046d8:	6044      	str	r4, [r0, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80046da:	f7ff ffbd 	bl	8004658 <u8g2_draw_string>
}
 80046de:	bd10      	pop	{r4, pc}
 80046e0:	08004f89 	.word	0x08004f89

080046e4 <u8g2_DrawUTF8>:
{
 80046e4:	b510      	push	{r4, lr}
  u8g2->u8x8.next_cb = u8x8_utf8_next;
 80046e6:	4c02      	ldr	r4, [pc, #8]	; (80046f0 <u8g2_DrawUTF8+0xc>)
 80046e8:	6044      	str	r4, [r0, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80046ea:	f7ff ffb5 	bl	8004658 <u8g2_draw_string>
}
 80046ee:	bd10      	pop	{r4, pc}
 80046f0:	08004fa1 	.word	0x08004fa1

080046f4 <u8g2_UpdateRefHeight>:
{
 80046f4:	b530      	push	{r4, r5, lr}
  if ( u8g2->font == NULL )
 80046f6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d01d      	beq.n	8004738 <u8g2_UpdateRefHeight+0x44>
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 80046fc:	2375      	movs	r3, #117	; 0x75
 80046fe:	56c1      	ldrsb	r1, [r0, r3]
 8004700:	330d      	adds	r3, #13
 8004702:	54c1      	strb	r1, [r0, r3]
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8004704:	3b0c      	subs	r3, #12
 8004706:	56c2      	ldrsb	r2, [r0, r3]
 8004708:	330d      	adds	r3, #13
 800470a:	54c2      	strb	r2, [r0, r3]
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 800470c:	3b02      	subs	r3, #2
 800470e:	5cc3      	ldrb	r3, [r0, r3]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d011      	beq.n	8004738 <u8g2_UpdateRefHeight+0x44>
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8004714:	2b01      	cmp	r3, #1
 8004716:	d010      	beq.n	800473a <u8g2_UpdateRefHeight+0x46>
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8004718:	2372      	movs	r3, #114	; 0x72
 800471a:	56c3      	ldrsb	r3, [r0, r3]
 800471c:	2474      	movs	r4, #116	; 0x74
 800471e:	5704      	ldrsb	r4, [r0, r4]
 8004720:	191d      	adds	r5, r3, r4
 8004722:	42a9      	cmp	r1, r5
 8004724:	da04      	bge.n	8004730 <u8g2_UpdateRefHeight+0x3c>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8004726:	b2db      	uxtb	r3, r3
 8004728:	b2e1      	uxtb	r1, r4
 800472a:	185b      	adds	r3, r3, r1
 800472c:	2182      	movs	r1, #130	; 0x82
 800472e:	5443      	strb	r3, [r0, r1]
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8004730:	42a2      	cmp	r2, r4
 8004732:	dd01      	ble.n	8004738 <u8g2_UpdateRefHeight+0x44>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8004734:	2383      	movs	r3, #131	; 0x83
 8004736:	54c4      	strb	r4, [r0, r3]
}
 8004738:	bd30      	pop	{r4, r5, pc}
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 800473a:	3376      	adds	r3, #118	; 0x76
 800473c:	56c3      	ldrsb	r3, [r0, r3]
 800473e:	4299      	cmp	r1, r3
 8004740:	da01      	bge.n	8004746 <u8g2_UpdateRefHeight+0x52>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8004742:	2182      	movs	r1, #130	; 0x82
 8004744:	5443      	strb	r3, [r0, r1]
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8004746:	2378      	movs	r3, #120	; 0x78
 8004748:	56c3      	ldrsb	r3, [r0, r3]
 800474a:	429a      	cmp	r2, r3
 800474c:	ddf4      	ble.n	8004738 <u8g2_UpdateRefHeight+0x44>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 800474e:	2283      	movs	r2, #131	; 0x83
 8004750:	5483      	strb	r3, [r0, r2]
 8004752:	e7f1      	b.n	8004738 <u8g2_UpdateRefHeight+0x44>

08004754 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8004754:	4b01      	ldr	r3, [pc, #4]	; (800475c <u8g2_SetFontPosBaseline+0x8>)
 8004756:	6543      	str	r3, [r0, #84]	; 0x54
}
 8004758:	4770      	bx	lr
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	080041a7 	.word	0x080041a7

08004760 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8004760:	b510      	push	{r4, lr}
 8004762:	0004      	movs	r4, r0
  if ( u8g2->font != font )
 8004764:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004766:	428b      	cmp	r3, r1
 8004768:	d006      	beq.n	8004778 <u8g2_SetFont+0x18>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 800476a:	6501      	str	r1, [r0, #80]	; 0x50
    u8g2_read_font_info(&(u8g2->font_info), font);
 800476c:	3068      	adds	r0, #104	; 0x68
 800476e:	f7ff fd1c 	bl	80041aa <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8004772:	0020      	movs	r0, r4
 8004774:	f7ff ffbe 	bl	80046f4 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8004778:	bd10      	pop	{r4, pc}

0800477a <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 800477a:	b530      	push	{r4, r5, lr}
  u8g2_uint_t a = *ap;
 800477c:	7805      	ldrb	r5, [r0, #0]
  u8g2_uint_t b;
  b  = a;
  b += *len;
 800477e:	780c      	ldrb	r4, [r1, #0]
 8004780:	192c      	adds	r4, r5, r4
 8004782:	b2e4      	uxtb	r4, r4
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8004784:	42a5      	cmp	r5, r4
 8004786:	d903      	bls.n	8004790 <u8g2_clip_intersection2+0x16>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8004788:	429d      	cmp	r5, r3
 800478a:	d210      	bcs.n	80047ae <u8g2_clip_intersection2+0x34>
    {
      b = d;
      b--;
 800478c:	1e5c      	subs	r4, r3, #1
 800478e:	b2e4      	uxtb	r4, r4
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8004790:	429d      	cmp	r5, r3
 8004792:	d20e      	bcs.n	80047b2 <u8g2_clip_intersection2+0x38>
    return 0;
  if ( b <= c )
 8004794:	4294      	cmp	r4, r2
 8004796:	d90e      	bls.n	80047b6 <u8g2_clip_intersection2+0x3c>
    return 0;
  if ( a < c )		
 8004798:	4295      	cmp	r5, r2
 800479a:	d300      	bcc.n	800479e <u8g2_clip_intersection2+0x24>
 800479c:	002a      	movs	r2, r5
    a = c;
  if ( b > d )
 800479e:	429c      	cmp	r4, r3
 80047a0:	d800      	bhi.n	80047a4 <u8g2_clip_intersection2+0x2a>
 80047a2:	0023      	movs	r3, r4
    b = d;
  
  *ap = a;
 80047a4:	7002      	strb	r2, [r0, #0]
  b -= a;
 80047a6:	1a9b      	subs	r3, r3, r2
  *len = b;
 80047a8:	700b      	strb	r3, [r1, #0]
  return 1;
 80047aa:	2001      	movs	r0, #1
 80047ac:	e002      	b.n	80047b4 <u8g2_clip_intersection2+0x3a>
      a = c;
 80047ae:	0015      	movs	r5, r2
 80047b0:	e7ee      	b.n	8004790 <u8g2_clip_intersection2+0x16>
    return 0;
 80047b2:	2000      	movs	r0, #0
}
 80047b4:	bd30      	pop	{r4, r5, pc}
    return 0;
 80047b6:	2000      	movs	r0, #0
 80047b8:	e7fc      	b.n	80047b4 <u8g2_clip_intersection2+0x3a>

080047ba <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80047ba:	b530      	push	{r4, r5, lr}
 80047bc:	b083      	sub	sp, #12
 80047be:	ac06      	add	r4, sp, #24
 80047c0:	7825      	ldrb	r5, [r4, #0]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 80047c2:	2440      	movs	r4, #64	; 0x40
 80047c4:	5d04      	ldrb	r4, [r0, r4]
 80047c6:	1b12      	subs	r2, r2, r4
 80047c8:	b2d2      	uxtb	r2, r2
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 80047ca:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80047cc:	9500      	str	r5, [sp, #0]
 80047ce:	47a0      	blx	r4
}
 80047d0:	b003      	add	sp, #12
 80047d2:	bd30      	pop	{r4, r5, pc}

080047d4 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80047d4:	b570      	push	{r4, r5, r6, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	0004      	movs	r4, r0
 80047da:	a808      	add	r0, sp, #32
 80047dc:	7805      	ldrb	r5, [r0, #0]
 80047de:	200f      	movs	r0, #15
 80047e0:	4468      	add	r0, sp
 80047e2:	7001      	strb	r1, [r0, #0]
 80047e4:	210e      	movs	r1, #14
 80047e6:	4469      	add	r1, sp
 80047e8:	700a      	strb	r2, [r1, #0]
 80047ea:	220d      	movs	r2, #13
 80047ec:	446a      	add	r2, sp
 80047ee:	7013      	strb	r3, [r2, #0]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 80047f0:	2380      	movs	r3, #128	; 0x80
 80047f2:	5ce3      	ldrb	r3, [r4, r3]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d016      	beq.n	8004826 <u8g2_DrawHVLine+0x52>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 80047f8:	7813      	ldrb	r3, [r2, #0]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d013      	beq.n	8004826 <u8g2_DrawHVLine+0x52>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d903      	bls.n	800480a <u8g2_DrawHVLine+0x36>
      {
	if ( dir == 2 )
 8004802:	2d02      	cmp	r5, #2
 8004804:	d011      	beq.n	800482a <u8g2_DrawHVLine+0x56>
	{
	  x -= len;
	  x++;
	}
	else if ( dir == 3 )
 8004806:	2d03      	cmp	r5, #3
 8004808:	d015      	beq.n	8004836 <u8g2_DrawHVLine+0x62>
	{
	  y -= len;
	  y++;
	}
      }
      dir &= 1;  
 800480a:	2301      	movs	r3, #1
 800480c:	401d      	ands	r5, r3
      
      /* clip against the user window */
      if ( dir == 0 )
 800480e:	d135      	bne.n	800487c <u8g2_DrawHVLine+0xa8>
      {
	if ( y < u8g2->user_y0 )
 8004810:	3346      	adds	r3, #70	; 0x46
 8004812:	5ce2      	ldrb	r2, [r4, r3]
 8004814:	3b39      	subs	r3, #57	; 0x39
 8004816:	446b      	add	r3, sp
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	429a      	cmp	r2, r3
 800481c:	d803      	bhi.n	8004826 <u8g2_DrawHVLine+0x52>
	  return;
	if ( y >= u8g2->user_y1 )
 800481e:	2248      	movs	r2, #72	; 0x48
 8004820:	5ca2      	ldrb	r2, [r4, r2]
 8004822:	4293      	cmp	r3, r2
 8004824:	d30f      	bcc.n	8004846 <u8g2_DrawHVLine+0x72>
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
    }
}
 8004826:	b004      	add	sp, #16
 8004828:	bd70      	pop	{r4, r5, r6, pc}
	  x -= len;
 800482a:	7802      	ldrb	r2, [r0, #0]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	b2db      	uxtb	r3, r3
	  x++;
 8004830:	3301      	adds	r3, #1
 8004832:	7003      	strb	r3, [r0, #0]
 8004834:	e7e9      	b.n	800480a <u8g2_DrawHVLine+0x36>
	  y -= len;
 8004836:	210e      	movs	r1, #14
 8004838:	4469      	add	r1, sp
 800483a:	780a      	ldrb	r2, [r1, #0]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	b2db      	uxtb	r3, r3
	  y++;
 8004840:	3301      	adds	r3, #1
 8004842:	700b      	strb	r3, [r1, #0]
 8004844:	e7e1      	b.n	800480a <u8g2_DrawHVLine+0x36>
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8004846:	2346      	movs	r3, #70	; 0x46
 8004848:	5ce3      	ldrb	r3, [r4, r3]
 800484a:	2245      	movs	r2, #69	; 0x45
 800484c:	5ca2      	ldrb	r2, [r4, r2]
 800484e:	210d      	movs	r1, #13
 8004850:	4469      	add	r1, sp
 8004852:	200f      	movs	r0, #15
 8004854:	4468      	add	r0, sp
 8004856:	f7ff ff90 	bl	800477a <u8g2_clip_intersection2>
 800485a:	2800      	cmp	r0, #0
 800485c:	d0e3      	beq.n	8004826 <u8g2_DrawHVLine+0x52>
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 800485e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004860:	689e      	ldr	r6, [r3, #8]
 8004862:	230d      	movs	r3, #13
 8004864:	446b      	add	r3, sp
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	220e      	movs	r2, #14
 800486a:	446a      	add	r2, sp
 800486c:	7812      	ldrb	r2, [r2, #0]
 800486e:	210f      	movs	r1, #15
 8004870:	4469      	add	r1, sp
 8004872:	7809      	ldrb	r1, [r1, #0]
 8004874:	9500      	str	r5, [sp, #0]
 8004876:	0020      	movs	r0, r4
 8004878:	47b0      	blx	r6
 800487a:	e7d4      	b.n	8004826 <u8g2_DrawHVLine+0x52>
	if ( x < u8g2->user_x0 )
 800487c:	2345      	movs	r3, #69	; 0x45
 800487e:	5ce2      	ldrb	r2, [r4, r3]
 8004880:	3b36      	subs	r3, #54	; 0x36
 8004882:	446b      	add	r3, sp
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	429a      	cmp	r2, r3
 8004888:	d8cd      	bhi.n	8004826 <u8g2_DrawHVLine+0x52>
	if ( x >= u8g2->user_x1 )
 800488a:	2246      	movs	r2, #70	; 0x46
 800488c:	5ca2      	ldrb	r2, [r4, r2]
 800488e:	4293      	cmp	r3, r2
 8004890:	d2c9      	bcs.n	8004826 <u8g2_DrawHVLine+0x52>
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8004892:	2348      	movs	r3, #72	; 0x48
 8004894:	5ce3      	ldrb	r3, [r4, r3]
 8004896:	2247      	movs	r2, #71	; 0x47
 8004898:	5ca2      	ldrb	r2, [r4, r2]
 800489a:	210d      	movs	r1, #13
 800489c:	4469      	add	r1, sp
 800489e:	200e      	movs	r0, #14
 80048a0:	4468      	add	r0, sp
 80048a2:	f7ff ff6a 	bl	800477a <u8g2_clip_intersection2>
 80048a6:	2800      	cmp	r0, #0
 80048a8:	d1d9      	bne.n	800485e <u8g2_DrawHVLine+0x8a>
 80048aa:	e7bc      	b.n	8004826 <u8g2_DrawHVLine+0x52>

080048ac <u8g2_DrawHLine>:

void u8g2_DrawHLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 80048ac:	b510      	push	{r4, lr}
 80048ae:	b082      	sub	sp, #8
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 0);
 80048b0:	2400      	movs	r4, #0
 80048b2:	9400      	str	r4, [sp, #0]
 80048b4:	f7ff ff8e 	bl	80047d4 <u8g2_DrawHVLine>
}
 80048b8:	b002      	add	sp, #8
 80048ba:	bd10      	pop	{r4, pc}

080048bc <u8g2_DrawPixel>:
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
}

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 80048bc:	b500      	push	{lr}
 80048be:	b083      	sub	sp, #12
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 80048c0:	2347      	movs	r3, #71	; 0x47
 80048c2:	5cc3      	ldrb	r3, [r0, r3]
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d80b      	bhi.n	80048e0 <u8g2_DrawPixel+0x24>
    return;
  if ( y >= u8g2->user_y1 )
 80048c8:	2348      	movs	r3, #72	; 0x48
 80048ca:	5cc3      	ldrb	r3, [r0, r3]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d207      	bcs.n	80048e0 <u8g2_DrawPixel+0x24>
    return;
  if ( x < u8g2->user_x0 )
 80048d0:	2345      	movs	r3, #69	; 0x45
 80048d2:	5cc3      	ldrb	r3, [r0, r3]
 80048d4:	428b      	cmp	r3, r1
 80048d6:	d803      	bhi.n	80048e0 <u8g2_DrawPixel+0x24>
    return;
  if ( x >= u8g2->user_x1 )
 80048d8:	2346      	movs	r3, #70	; 0x46
 80048da:	5cc3      	ldrb	r3, [r0, r3]
 80048dc:	4299      	cmp	r1, r3
 80048de:	d301      	bcc.n	80048e4 <u8g2_DrawPixel+0x28>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
}
 80048e0:	b003      	add	sp, #12
 80048e2:	bd00      	pop	{pc}
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 80048e4:	2300      	movs	r3, #0
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	3301      	adds	r3, #1
 80048ea:	f7ff ff73 	bl	80047d4 <u8g2_DrawHVLine>
 80048ee:	e7f7      	b.n	80048e0 <u8g2_DrawPixel+0x24>

080048f0 <u8g2_is_intersection_decision_tree>:
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
  if ( v0 < a1 )		// v0 <= a1
 80048f0:	428a      	cmp	r2, r1
 80048f2:	d205      	bcs.n	8004900 <u8g2_is_intersection_decision_tree+0x10>
  {
    if ( v1 > a0 )	// v1 >= a0
 80048f4:	4283      	cmp	r3, r0
 80048f6:	d80b      	bhi.n	8004910 <u8g2_is_intersection_decision_tree+0x20>
    {
      return 1;
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d90b      	bls.n	8004914 <u8g2_is_intersection_decision_tree+0x24>
      {
	return 1;
 80048fc:	2001      	movs	r0, #1
 80048fe:	e008      	b.n	8004912 <u8g2_is_intersection_decision_tree+0x22>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8004900:	4283      	cmp	r3, r0
 8004902:	d909      	bls.n	8004918 <u8g2_is_intersection_decision_tree+0x28>
    {
      if ( v0 > v1 )	// v0 > v1
 8004904:	429a      	cmp	r2, r3
 8004906:	d801      	bhi.n	800490c <u8g2_is_intersection_decision_tree+0x1c>
      {
	return 1;
      }
      else
      {
	return 0;
 8004908:	2000      	movs	r0, #0
 800490a:	e002      	b.n	8004912 <u8g2_is_intersection_decision_tree+0x22>
	return 1;
 800490c:	2001      	movs	r0, #1
 800490e:	e000      	b.n	8004912 <u8g2_is_intersection_decision_tree+0x22>
      return 1;
 8004910:	2001      	movs	r0, #1
    else
    {
      return 0;
    }
  }
}
 8004912:	4770      	bx	lr
	return 0;
 8004914:	2000      	movs	r0, #0
 8004916:	e7fc      	b.n	8004912 <u8g2_is_intersection_decision_tree+0x22>
      return 0;
 8004918:	2000      	movs	r0, #0
 800491a:	e7fa      	b.n	8004912 <u8g2_is_intersection_decision_tree+0x22>

0800491c <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 800491c:	b570      	push	{r4, r5, r6, lr}
 800491e:	0006      	movs	r6, r0
 8004920:	000c      	movs	r4, r1
 8004922:	001d      	movs	r5, r3
 8004924:	ab04      	add	r3, sp, #16
 8004926:	781b      	ldrb	r3, [r3, #0]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8004928:	2148      	movs	r1, #72	; 0x48
 800492a:	5c41      	ldrb	r1, [r0, r1]
 800492c:	2047      	movs	r0, #71	; 0x47
 800492e:	5c30      	ldrb	r0, [r6, r0]
 8004930:	f7ff ffde 	bl	80048f0 <u8g2_is_intersection_decision_tree>
 8004934:	2800      	cmp	r0, #0
 8004936:	d007      	beq.n	8004948 <u8g2_IsIntersection+0x2c>
    return 0; 
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8004938:	2346      	movs	r3, #70	; 0x46
 800493a:	5cf1      	ldrb	r1, [r6, r3]
 800493c:	3b01      	subs	r3, #1
 800493e:	5cf0      	ldrb	r0, [r6, r3]
 8004940:	002b      	movs	r3, r5
 8004942:	0022      	movs	r2, r4
 8004944:	f7ff ffd4 	bl	80048f0 <u8g2_is_intersection_decision_tree>
}
 8004948:	bd70      	pop	{r4, r5, r6, pc}

0800494a <u8g2_DrawLine>:

#include "u8g2.h"


void u8g2_DrawLine(u8g2_t *u8g2, u8g2_uint_t x1, u8g2_uint_t y1, u8g2_uint_t x2, u8g2_uint_t y2)
{
 800494a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800494c:	46de      	mov	lr, fp
 800494e:	4657      	mov	r7, sl
 8004950:	464e      	mov	r6, r9
 8004952:	b5c0      	push	{r6, r7, lr}
 8004954:	b082      	sub	sp, #8
 8004956:	9000      	str	r0, [sp, #0]
 8004958:	0017      	movs	r7, r2
 800495a:	001e      	movs	r6, r3
 800495c:	ab0a      	add	r3, sp, #40	; 0x28
 800495e:	781c      	ldrb	r4, [r3, #0]

  uint8_t swapxy = 0;
  
  /* no intersection check at the moment, should be added... */

  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 8004960:	42b1      	cmp	r1, r6
 8004962:	d928      	bls.n	80049b6 <u8g2_DrawLine+0x6c>
 8004964:	1b8b      	subs	r3, r1, r6
 8004966:	b2db      	uxtb	r3, r3
 8004968:	4699      	mov	r9, r3
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 800496a:	42a7      	cmp	r7, r4
 800496c:	d927      	bls.n	80049be <u8g2_DrawLine+0x74>
 800496e:	1b3b      	subs	r3, r7, r4
 8004970:	b2db      	uxtb	r3, r3
 8004972:	469b      	mov	fp, r3

  if ( dy > dx ) 
 8004974:	45d9      	cmp	r9, fp
 8004976:	d326      	bcc.n	80049c6 <u8g2_DrawLine+0x7c>
 8004978:	465b      	mov	r3, fp
 800497a:	46cb      	mov	fp, r9
 800497c:	4699      	mov	r9, r3
 800497e:	0023      	movs	r3, r4
 8004980:	0034      	movs	r4, r6
 8004982:	001e      	movs	r6, r3
 8004984:	003b      	movs	r3, r7
 8004986:	000f      	movs	r7, r1
 8004988:	0019      	movs	r1, r3
  uint8_t swapxy = 0;
 800498a:	2300      	movs	r3, #0
 800498c:	469a      	mov	sl, r3
    swapxy = 1;
    tmp = dx; dx =dy; dy = tmp;
    tmp = x1; x1 =y1; y1 = tmp;
    tmp = x2; x2 =y2; y2 = tmp;
  }
  if ( x1 > x2 ) 
 800498e:	42a7      	cmp	r7, r4
 8004990:	d805      	bhi.n	800499e <u8g2_DrawLine+0x54>
 8004992:	0033      	movs	r3, r6
 8004994:	000e      	movs	r6, r1
 8004996:	0019      	movs	r1, r3
 8004998:	0023      	movs	r3, r4
 800499a:	003c      	movs	r4, r7
 800499c:	001f      	movs	r7, r3
  {
    tmp = x1; x1 =x2; x2 = tmp;
    tmp = y1; y1 =y2; y2 = tmp;
  }
  err = dx >> 1;
 800499e:	465b      	mov	r3, fp
 80049a0:	085d      	lsrs	r5, r3, #1
 80049a2:	b26d      	sxtb	r5, r5
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 80049a4:	428e      	cmp	r6, r1
 80049a6:	d211      	bcs.n	80049cc <u8g2_DrawLine+0x82>
 80049a8:	2301      	movs	r3, #1
 80049aa:	9301      	str	r3, [sp, #4]
  y = y1;

#ifndef  U8G2_16BIT
  if ( x2 == 255 )
 80049ac:	2fff      	cmp	r7, #255	; 0xff
 80049ae:	d11e      	bne.n	80049ee <u8g2_DrawLine+0xa4>
    x2--;
 80049b0:	3f01      	subs	r7, #1
 80049b2:	b2ff      	uxtb	r7, r7
#else
  if ( x2 == 0xffff )
    x2--;
#endif

  for( x = x1; x <= x2; x++ )
 80049b4:	e01b      	b.n	80049ee <u8g2_DrawLine+0xa4>
  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 80049b6:	1a73      	subs	r3, r6, r1
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	4699      	mov	r9, r3
 80049bc:	e7d5      	b.n	800496a <u8g2_DrawLine+0x20>
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 80049be:	1be3      	subs	r3, r4, r7
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	469b      	mov	fp, r3
 80049c4:	e7d6      	b.n	8004974 <u8g2_DrawLine+0x2a>
    swapxy = 1;
 80049c6:	2301      	movs	r3, #1
 80049c8:	469a      	mov	sl, r3
 80049ca:	e7e0      	b.n	800498e <u8g2_DrawLine+0x44>
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 80049cc:	2301      	movs	r3, #1
 80049ce:	425b      	negs	r3, r3
 80049d0:	9301      	str	r3, [sp, #4]
 80049d2:	e7eb      	b.n	80049ac <u8g2_DrawLine+0x62>
  {
    if ( swapxy == 0 ) 
      u8g2_DrawPixel(u8g2, x, y); 
    else 
      u8g2_DrawPixel(u8g2, y, x); 
 80049d4:	0022      	movs	r2, r4
 80049d6:	0031      	movs	r1, r6
 80049d8:	9800      	ldr	r0, [sp, #0]
 80049da:	f7ff ff6f 	bl	80048bc <u8g2_DrawPixel>
    err -= (uint8_t)dy;
 80049de:	464b      	mov	r3, r9
 80049e0:	1aed      	subs	r5, r5, r3
 80049e2:	b2eb      	uxtb	r3, r5
 80049e4:	b25d      	sxtb	r5, r3
    if ( err < 0 ) 
 80049e6:	2d00      	cmp	r5, #0
 80049e8:	db0c      	blt.n	8004a04 <u8g2_DrawLine+0xba>
  for( x = x1; x <= x2; x++ )
 80049ea:	3401      	adds	r4, #1
 80049ec:	b2e4      	uxtb	r4, r4
 80049ee:	42a7      	cmp	r7, r4
 80049f0:	d30f      	bcc.n	8004a12 <u8g2_DrawLine+0xc8>
    if ( swapxy == 0 ) 
 80049f2:	4653      	mov	r3, sl
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1ed      	bne.n	80049d4 <u8g2_DrawLine+0x8a>
      u8g2_DrawPixel(u8g2, x, y); 
 80049f8:	0032      	movs	r2, r6
 80049fa:	0021      	movs	r1, r4
 80049fc:	9800      	ldr	r0, [sp, #0]
 80049fe:	f7ff ff5d 	bl	80048bc <u8g2_DrawPixel>
 8004a02:	e7ec      	b.n	80049de <u8g2_DrawLine+0x94>
    {
      y += (u8g2_uint_t)ystep;
 8004a04:	466a      	mov	r2, sp
 8004a06:	7912      	ldrb	r2, [r2, #4]
 8004a08:	18b6      	adds	r6, r6, r2
 8004a0a:	b2f6      	uxtb	r6, r6
      err += (u8g2_uint_t)dx;
 8004a0c:	445b      	add	r3, fp
 8004a0e:	b25d      	sxtb	r5, r3
 8004a10:	e7eb      	b.n	80049ea <u8g2_DrawLine+0xa0>
    }
  }
}
 8004a12:	b002      	add	sp, #8
 8004a14:	bc1c      	pop	{r2, r3, r4}
 8004a16:	4691      	mov	r9, r2
 8004a18:	469a      	mov	sl, r3
 8004a1a:	46a3      	mov	fp, r4
 8004a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a1e <u8g2_ll_hvline_horizontal_right_lsb>:
  asumption: 
    all clipping done
*/

void u8g2_ll_hvline_horizontal_right_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8004a1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a20:	ac05      	add	r4, sp, #20
 8004a22:	7826      	ldrb	r6, [r4, #0]
  uint16_t offset;
  uint8_t *ptr;
  uint8_t bit_pos;
  uint8_t mask;
  uint8_t tile_width = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8004a24:	6804      	ldr	r4, [r0, #0]
 8004a26:	7c25      	ldrb	r5, [r4, #16]

  bit_pos = x;		/* overflow truncate is ok here... */
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8004a28:	2707      	movs	r7, #7
 8004a2a:	400f      	ands	r7, r1
  mask = 128;
  mask >>= bit_pos;
 8004a2c:	2480      	movs	r4, #128	; 0x80
 8004a2e:	413c      	asrs	r4, r7
 8004a30:	b2e4      	uxtb	r4, r4

  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
  offset *= tile_width;
 8004a32:	436a      	muls	r2, r5
  offset += x>>3;
 8004a34:	08c9      	lsrs	r1, r1, #3
 8004a36:	1851      	adds	r1, r2, r1
 8004a38:	b289      	uxth	r1, r1
  ptr = u8g2->tile_buf_ptr;
  ptr += offset;
 8004a3a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8004a3c:	4694      	mov	ip, r2
 8004a3e:	4461      	add	r1, ip
  
  if ( dir == 0 )
 8004a40:	2e00      	cmp	r6, #0
 8004a42:	d121      	bne.n	8004a88 <u8g2_ll_hvline_horizontal_right_lsb+0x6a>
 8004a44:	e007      	b.n	8004a56 <u8g2_ll_hvline_horizontal_right_lsb+0x38>
      
    do
    {

      if ( u8g2->draw_color <= 1 )
	*ptr |= mask;
 8004a46:	780a      	ldrb	r2, [r1, #0]
 8004a48:	4322      	orrs	r2, r4
 8004a4a:	700a      	strb	r2, [r1, #0]
 8004a4c:	e007      	b.n	8004a5e <u8g2_ll_hvline_horizontal_right_lsb+0x40>
	mask = 128;
        ptr++;
      }
      
      //x++;
      len--;
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	b2db      	uxtb	r3, r3
    } while( len != 0 );
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d024      	beq.n	8004aa0 <u8g2_ll_hvline_horizontal_right_lsb+0x82>
      if ( u8g2->draw_color <= 1 )
 8004a56:	2286      	movs	r2, #134	; 0x86
 8004a58:	5c82      	ldrb	r2, [r0, r2]
 8004a5a:	2a01      	cmp	r2, #1
 8004a5c:	d9f3      	bls.n	8004a46 <u8g2_ll_hvline_horizontal_right_lsb+0x28>
      if ( u8g2->draw_color != 1 )
 8004a5e:	2286      	movs	r2, #134	; 0x86
 8004a60:	5c82      	ldrb	r2, [r0, r2]
 8004a62:	2a01      	cmp	r2, #1
 8004a64:	d002      	beq.n	8004a6c <u8g2_ll_hvline_horizontal_right_lsb+0x4e>
	*ptr ^= mask;
 8004a66:	780a      	ldrb	r2, [r1, #0]
 8004a68:	4062      	eors	r2, r4
 8004a6a:	700a      	strb	r2, [r1, #0]
      mask >>= 1;
 8004a6c:	0864      	lsrs	r4, r4, #1
      if ( mask == 0 )
 8004a6e:	d1ee      	bne.n	8004a4e <u8g2_ll_hvline_horizontal_right_lsb+0x30>
        ptr++;
 8004a70:	3101      	adds	r1, #1
	mask = 128;
 8004a72:	3480      	adds	r4, #128	; 0x80
 8004a74:	e7eb      	b.n	8004a4e <u8g2_ll_hvline_horizontal_right_lsb+0x30>
  else
  {
    do
    {
      if ( u8g2->draw_color <= 1 )
	*ptr |= mask;
 8004a76:	780a      	ldrb	r2, [r1, #0]
 8004a78:	4322      	orrs	r2, r4
 8004a7a:	700a      	strb	r2, [r1, #0]
 8004a7c:	e008      	b.n	8004a90 <u8g2_ll_hvline_horizontal_right_lsb+0x72>
      if ( u8g2->draw_color != 1 )
	*ptr ^= mask;
      
      ptr += tile_width;
 8004a7e:	1949      	adds	r1, r1, r5
      //y++;
      len--;
 8004a80:	3b01      	subs	r3, #1
 8004a82:	b2db      	uxtb	r3, r3
    } while( len != 0 );
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00b      	beq.n	8004aa0 <u8g2_ll_hvline_horizontal_right_lsb+0x82>
      if ( u8g2->draw_color <= 1 )
 8004a88:	2286      	movs	r2, #134	; 0x86
 8004a8a:	5c82      	ldrb	r2, [r0, r2]
 8004a8c:	2a01      	cmp	r2, #1
 8004a8e:	d9f2      	bls.n	8004a76 <u8g2_ll_hvline_horizontal_right_lsb+0x58>
      if ( u8g2->draw_color != 1 )
 8004a90:	2286      	movs	r2, #134	; 0x86
 8004a92:	5c82      	ldrb	r2, [r0, r2]
 8004a94:	2a01      	cmp	r2, #1
 8004a96:	d0f2      	beq.n	8004a7e <u8g2_ll_hvline_horizontal_right_lsb+0x60>
	*ptr ^= mask;
 8004a98:	780a      	ldrb	r2, [r1, #0]
 8004a9a:	4062      	eors	r2, r4
 8004a9c:	700a      	strb	r2, [r1, #0]
 8004a9e:	e7ee      	b.n	8004a7e <u8g2_ll_hvline_horizontal_right_lsb+0x60>
  }
}
 8004aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004aa2 <pge_Next>:

/*===========================================*/
/* line draw algorithm */

static uint8_t pge_Next(struct pg_edge_struct *pge)
{
 8004aa2:	b510      	push	{r4, lr}
  if ( pge->current_y >= pge->max_y )
 8004aa4:	2308      	movs	r3, #8
 8004aa6:	5ec1      	ldrsh	r1, [r0, r3]
 8004aa8:	220a      	movs	r2, #10
 8004aaa:	5e83      	ldrsh	r3, [r0, r2]
 8004aac:	4299      	cmp	r1, r3
 8004aae:	da16      	bge.n	8004ade <pge_Next+0x3c>
    return 0;
  
  pge->current_x += pge->current_x_offset;
 8004ab0:	8882      	ldrh	r2, [r0, #4]
 8004ab2:	8983      	ldrh	r3, [r0, #12]
 8004ab4:	18d2      	adds	r2, r2, r3
 8004ab6:	b292      	uxth	r2, r2
 8004ab8:	8182      	strh	r2, [r0, #12]
  pge->error += pge->error_offset;
 8004aba:	88c3      	ldrh	r3, [r0, #6]
 8004abc:	89c4      	ldrh	r4, [r0, #14]
 8004abe:	191b      	adds	r3, r3, r4
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	b21c      	sxth	r4, r3
 8004ac4:	81c4      	strh	r4, [r0, #14]
  if ( pge->error > 0 )
 8004ac6:	2c00      	cmp	r4, #0
 8004ac8:	dd05      	ble.n	8004ad6 <pge_Next+0x34>
  {
    pge->current_x += pge->x_direction;
 8004aca:	8804      	ldrh	r4, [r0, #0]
 8004acc:	1912      	adds	r2, r2, r4
 8004ace:	8182      	strh	r2, [r0, #12]
    pge->error -= pge->height;
 8004ad0:	8842      	ldrh	r2, [r0, #2]
 8004ad2:	1a9b      	subs	r3, r3, r2
 8004ad4:	81c3      	strh	r3, [r0, #14]
  }  
  
  pge->current_y++;
 8004ad6:	3101      	adds	r1, #1
 8004ad8:	8101      	strh	r1, [r0, #8]
  return 1;
 8004ada:	2001      	movs	r0, #1
}
 8004adc:	bd10      	pop	{r4, pc}
    return 0;
 8004ade:	2000      	movs	r0, #0
 8004ae0:	e7fc      	b.n	8004adc <pge_Next+0x3a>

08004ae2 <pge_Init>:

/* assumes y2 > y1 */
static void pge_Init(struct pg_edge_struct *pge, pg_word_t x1, pg_word_t y1, pg_word_t x2, pg_word_t y2)
{
 8004ae2:	b570      	push	{r4, r5, r6, lr}
 8004ae4:	0004      	movs	r4, r0
 8004ae6:	a804      	add	r0, sp, #16
 8004ae8:	2500      	movs	r5, #0
 8004aea:	5f45      	ldrsh	r5, [r0, r5]
  pg_word_t dx = x2 - x1;
 8004aec:	1a5b      	subs	r3, r3, r1
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	b218      	sxth	r0, r3
  pg_word_t width;

  pge->height = y2 - y1;
 8004af2:	1aae      	subs	r6, r5, r2
 8004af4:	b2b6      	uxth	r6, r6
 8004af6:	8066      	strh	r6, [r4, #2]
  pge->max_y = y2;
 8004af8:	8165      	strh	r5, [r4, #10]
  pge->current_y = y1;
 8004afa:	8122      	strh	r2, [r4, #8]
  pge->current_x = x1;
 8004afc:	81a1      	strh	r1, [r4, #12]

  if ( dx >= 0 )
 8004afe:	2800      	cmp	r0, #0
 8004b00:	db10      	blt.n	8004b24 <pge_Init+0x42>
  {
    pge->x_direction = 1;
 8004b02:	2301      	movs	r3, #1
 8004b04:	8023      	strh	r3, [r4, #0]
    width = dx;
    pge->error = 0;
 8004b06:	2300      	movs	r3, #0
 8004b08:	81e3      	strh	r3, [r4, #14]
    width = dx;
 8004b0a:	0005      	movs	r5, r0
    pge->x_direction = -1;
    width = -dx;
    pge->error = 1 - pge->height;
  }
  
  pge->current_x_offset = dx / pge->height;
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	5ee6      	ldrsh	r6, [r4, r3]
 8004b10:	0031      	movs	r1, r6
 8004b12:	f7fb fb83 	bl	800021c <__divsi3>
 8004b16:	80a0      	strh	r0, [r4, #4]
  pge->error_offset = width % pge->height;
 8004b18:	0031      	movs	r1, r6
 8004b1a:	0028      	movs	r0, r5
 8004b1c:	f7fb fc64 	bl	80003e8 <__aeabi_idivmod>
 8004b20:	80e1      	strh	r1, [r4, #6]
}
 8004b22:	bd70      	pop	{r4, r5, r6, pc}
    pge->x_direction = -1;
 8004b24:	2201      	movs	r2, #1
 8004b26:	4252      	negs	r2, r2
 8004b28:	8022      	strh	r2, [r4, #0]
    width = -dx;
 8004b2a:	425b      	negs	r3, r3
 8004b2c:	b21d      	sxth	r5, r3
    pge->error = 1 - pge->height;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	1b9e      	subs	r6, r3, r6
 8004b32:	81e6      	strh	r6, [r4, #14]
 8004b34:	e7ea      	b.n	8004b0c <pge_Init+0x2a>

08004b36 <pg_inc>:
/*===========================================*/
/* convex polygon algorithm */

static uint8_t pg_inc(pg_struct *pg, uint8_t i)
{
    i++;
 8004b36:	3101      	adds	r1, #1
 8004b38:	b2c9      	uxtb	r1, r1
    if ( i >= pg->cnt )
 8004b3a:	7e03      	ldrb	r3, [r0, #24]
 8004b3c:	4299      	cmp	r1, r3
 8004b3e:	d300      	bcc.n	8004b42 <pg_inc+0xc>
      i = 0;
 8004b40:	2100      	movs	r1, #0
    return i;
}
 8004b42:	0008      	movs	r0, r1
 8004b44:	4770      	bx	lr

08004b46 <pg_dec>:

static uint8_t pg_dec(pg_struct *pg, uint8_t i)
{
    i--;
 8004b46:	3901      	subs	r1, #1
 8004b48:	b2c9      	uxtb	r1, r1
    if ( i >= pg->cnt )
 8004b4a:	7e00      	ldrb	r0, [r0, #24]
 8004b4c:	4281      	cmp	r1, r0
 8004b4e:	d301      	bcc.n	8004b54 <pg_dec+0xe>
      i = pg->cnt-1;
 8004b50:	3801      	subs	r0, #1
 8004b52:	b2c1      	uxtb	r1, r0
    return i;
}
 8004b54:	0008      	movs	r0, r1
 8004b56:	4770      	bx	lr

08004b58 <pg_expand_min_y>:

static void pg_expand_min_y(pg_struct *pg, pg_word_t min_y, uint8_t pge_idx)
{
 8004b58:	b570      	push	{r4, r5, r6, lr}
 8004b5a:	0004      	movs	r4, r0
 8004b5c:	000e      	movs	r6, r1
 8004b5e:	0015      	movs	r5, r2
  uint8_t i = pg->pge[pge_idx].curr_idx;
 8004b60:	0052      	lsls	r2, r2, #1
 8004b62:	1952      	adds	r2, r2, r5
 8004b64:	00d3      	lsls	r3, r2, #3
 8004b66:	18c3      	adds	r3, r0, r3
 8004b68:	3330      	adds	r3, #48	; 0x30
 8004b6a:	7819      	ldrb	r1, [r3, #0]
  for(;;)
  {
    i = pg->pge[pge_idx].next_idx_fn(pg, i);
 8004b6c:	006a      	lsls	r2, r5, #1
 8004b6e:	1952      	adds	r2, r2, r5
 8004b70:	00d3      	lsls	r3, r2, #3
 8004b72:	18e3      	adds	r3, r4, r3
 8004b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b76:	0020      	movs	r0, r4
 8004b78:	4798      	blx	r3
 8004b7a:	0001      	movs	r1, r0
    if ( pg->list[i].y != min_y )
 8004b7c:	0083      	lsls	r3, r0, #2
 8004b7e:	18e3      	adds	r3, r4, r3
 8004b80:	2202      	movs	r2, #2
 8004b82:	5e9b      	ldrsh	r3, [r3, r2]
 8004b84:	42b3      	cmp	r3, r6
 8004b86:	d106      	bne.n	8004b96 <pg_expand_min_y+0x3e>
      break;	
    pg->pge[pge_idx].curr_idx = i;
 8004b88:	006a      	lsls	r2, r5, #1
 8004b8a:	1952      	adds	r2, r2, r5
 8004b8c:	00d3      	lsls	r3, r2, #3
 8004b8e:	18e3      	adds	r3, r4, r3
 8004b90:	3330      	adds	r3, #48	; 0x30
 8004b92:	7018      	strb	r0, [r3, #0]
    i = pg->pge[pge_idx].next_idx_fn(pg, i);
 8004b94:	e7ea      	b.n	8004b6c <pg_expand_min_y+0x14>
  }
}
 8004b96:	bd70      	pop	{r4, r5, r6, pc}

08004b98 <pg_prepare>:

static uint8_t pg_prepare(pg_struct *pg)
{
 8004b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b9a:	0004      	movs	r4, r0
  pg_word_t max_y;
  pg_word_t min_y;
  uint8_t i;

  /* setup the next index procedures */
  pg->pge[PG_RIGHT].next_idx_fn = pg_inc;
 8004b9c:	4b27      	ldr	r3, [pc, #156]	; (8004c3c <pg_prepare+0xa4>)
 8004b9e:	6443      	str	r3, [r0, #68]	; 0x44
  pg->pge[PG_LEFT].next_idx_fn = pg_dec;
 8004ba0:	4b27      	ldr	r3, [pc, #156]	; (8004c40 <pg_prepare+0xa8>)
 8004ba2:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* search for highest and lowest point */
  max_y = pg->list[0].y;
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	5ec0      	ldrsh	r0, [r0, r3]
  min_y = pg->list[0].y;
  pg->pge[PG_LEFT].curr_idx = 0;
 8004ba8:	2200      	movs	r2, #0
 8004baa:	2330      	movs	r3, #48	; 0x30
 8004bac:	54e2      	strb	r2, [r4, r3]
  min_y = pg->list[0].y;
 8004bae:	0005      	movs	r5, r0
  for( i = 1; i < pg->cnt; i++ )
 8004bb0:	3b2f      	subs	r3, #47	; 0x2f
 8004bb2:	e001      	b.n	8004bb8 <pg_prepare+0x20>
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	7e22      	ldrb	r2, [r4, #24]
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d210      	bcs.n	8004be0 <pg_prepare+0x48>
  {
    if ( max_y < pg->list[i].y )
 8004bbe:	001e      	movs	r6, r3
 8004bc0:	009a      	lsls	r2, r3, #2
 8004bc2:	18a2      	adds	r2, r4, r2
 8004bc4:	2102      	movs	r1, #2
 8004bc6:	5e51      	ldrsh	r1, [r2, r1]
 8004bc8:	4288      	cmp	r0, r1
 8004bca:	da00      	bge.n	8004bce <pg_prepare+0x36>
    {
      max_y = pg->list[i].y;
 8004bcc:	0008      	movs	r0, r1
    }
    if ( min_y > pg->list[i].y )
 8004bce:	428d      	cmp	r5, r1
 8004bd0:	ddf0      	ble.n	8004bb4 <pg_prepare+0x1c>
    {
      pg->pge[PG_LEFT].curr_idx = i;
 8004bd2:	2230      	movs	r2, #48	; 0x30
 8004bd4:	54a3      	strb	r3, [r4, r2]
      min_y = pg->list[i].y;
 8004bd6:	00b2      	lsls	r2, r6, #2
 8004bd8:	18a2      	adds	r2, r4, r2
 8004bda:	2502      	movs	r5, #2
 8004bdc:	5f55      	ldrsh	r5, [r2, r5]
 8004bde:	e7e9      	b.n	8004bb4 <pg_prepare+0x1c>
    }
  }

  /* calculate total number of scan lines */
  pg->total_scan_line_cnt = max_y;
  pg->total_scan_line_cnt -= min_y;
 8004be0:	1b40      	subs	r0, r0, r5
 8004be2:	b200      	sxth	r0, r0
 8004be4:	8360      	strh	r0, [r4, #26]
  
  /* exit if polygon height is zero */
  if ( pg->total_scan_line_cnt == 0 )
 8004be6:	2800      	cmp	r0, #0
 8004be8:	d101      	bne.n	8004bee <pg_prepare+0x56>
    return 0;
 8004bea:	2000      	movs	r0, #0
    if ( pg->total_scan_line_cnt == 0 )
      return 0;
  }

  return 1;
}
 8004bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  pg->pge[PG_RIGHT].curr_idx = pg->pge[PG_LEFT].curr_idx;  
 8004bee:	2730      	movs	r7, #48	; 0x30
 8004bf0:	5de3      	ldrb	r3, [r4, r7]
 8004bf2:	2648      	movs	r6, #72	; 0x48
 8004bf4:	55a3      	strb	r3, [r4, r6]
  pg_expand_min_y(pg, min_y, PG_RIGHT);
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	0029      	movs	r1, r5
 8004bfa:	0020      	movs	r0, r4
 8004bfc:	f7ff ffac 	bl	8004b58 <pg_expand_min_y>
  pg_expand_min_y(pg, min_y, PG_LEFT);
 8004c00:	2200      	movs	r2, #0
 8004c02:	0029      	movs	r1, r5
 8004c04:	0020      	movs	r0, r4
 8004c06:	f7ff ffa7 	bl	8004b58 <pg_expand_min_y>
  pg->is_min_y_not_flat = 1;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	7663      	strb	r3, [r4, #25]
  if ( pg->list[pg->pge[PG_LEFT].curr_idx].x != pg->list[pg->pge[PG_RIGHT].curr_idx].x )
 8004c0e:	5de3      	ldrb	r3, [r4, r7]
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	5f1a      	ldrsh	r2, [r3, r4]
 8004c14:	5da3      	ldrb	r3, [r4, r6]
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	5f1b      	ldrsh	r3, [r3, r4]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d003      	beq.n	8004c26 <pg_prepare+0x8e>
    pg->is_min_y_not_flat = 0;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	7663      	strb	r3, [r4, #25]
  return 1;
 8004c22:	2001      	movs	r0, #1
 8004c24:	e7e2      	b.n	8004bec <pg_prepare+0x54>
    pg->total_scan_line_cnt--;
 8004c26:	221a      	movs	r2, #26
 8004c28:	5ea3      	ldrsh	r3, [r4, r2]
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	b21b      	sxth	r3, r3
 8004c2e:	8363      	strh	r3, [r4, #26]
    if ( pg->total_scan_line_cnt == 0 )
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d001      	beq.n	8004c38 <pg_prepare+0xa0>
  return 1;
 8004c34:	2001      	movs	r0, #1
 8004c36:	e7d9      	b.n	8004bec <pg_prepare+0x54>
      return 0;
 8004c38:	2000      	movs	r0, #0
 8004c3a:	e7d7      	b.n	8004bec <pg_prepare+0x54>
 8004c3c:	08004b37 	.word	0x08004b37
 8004c40:	08004b47 	.word	0x08004b47

08004c44 <pg_line_init>:
    u8g2_DrawHLine(u8g2, x2, y, x1 - x2);
  }
}

static void pg_line_init(pg_struct * const pg, uint8_t pge_index)
{
 8004c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c46:	b083      	sub	sp, #12
 8004c48:	0005      	movs	r5, r0
  struct pg_edge_struct  *pge = pg->pge+pge_index;
 8004c4a:	0004      	movs	r4, r0
 8004c4c:	341c      	adds	r4, #28
 8004c4e:	004b      	lsls	r3, r1, #1
 8004c50:	1859      	adds	r1, r3, r1
 8004c52:	00cb      	lsls	r3, r1, #3
 8004c54:	18e4      	adds	r4, r4, r3
  pg_word_t x1;
  pg_word_t y1;
  pg_word_t x2;
  pg_word_t y2;

  idx = pge->curr_idx;  
 8004c56:	7d21      	ldrb	r1, [r4, #20]
  y1 = pg->list[idx].y;
 8004c58:	008b      	lsls	r3, r1, #2
 8004c5a:	18c2      	adds	r2, r0, r3
 8004c5c:	2702      	movs	r7, #2
 8004c5e:	5fd7      	ldrsh	r7, [r2, r7]
  x1 = pg->list[idx].x;
 8004c60:	5e1e      	ldrsh	r6, [r3, r0]
  idx = pge->next_idx_fn(pg, idx);
 8004c62:	6923      	ldr	r3, [r4, #16]
 8004c64:	4798      	blx	r3
  y2 = pg->list[idx].y;
 8004c66:	0083      	lsls	r3, r0, #2
 8004c68:	18ea      	adds	r2, r5, r3
 8004c6a:	2102      	movs	r1, #2
 8004c6c:	5e52      	ldrsh	r2, [r2, r1]
  x2 = pg->list[idx].x; 
 8004c6e:	5f5b      	ldrsh	r3, [r3, r5]
  pge->curr_idx = idx;
 8004c70:	7520      	strb	r0, [r4, #20]
  
  pge_Init(pge, x1, y1, x2, y2);
 8004c72:	9200      	str	r2, [sp, #0]
 8004c74:	003a      	movs	r2, r7
 8004c76:	0031      	movs	r1, r6
 8004c78:	0020      	movs	r0, r4
 8004c7a:	f7ff ff32 	bl	8004ae2 <pge_Init>
}
 8004c7e:	b003      	add	sp, #12
 8004c80:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004c82 <pg_ClearPolygonXY>:
/*===========================================*/
/* API procedures */

static void pg_ClearPolygonXY(pg_struct *pg)
{
  pg->cnt = 0;
 8004c82:	2300      	movs	r3, #0
 8004c84:	7603      	strb	r3, [r0, #24]
}
 8004c86:	4770      	bx	lr

08004c88 <pg_AddPolygonXY>:

static void pg_AddPolygonXY(pg_struct *pg, int16_t x, int16_t y)
{
 8004c88:	b510      	push	{r4, lr}
  if ( pg->cnt < PG_MAX_POINTS )
 8004c8a:	7e03      	ldrb	r3, [r0, #24]
 8004c8c:	2b05      	cmp	r3, #5
 8004c8e:	d805      	bhi.n	8004c9c <pg_AddPolygonXY+0x14>
  {
    pg->list[pg->cnt].x = x;
 8004c90:	009c      	lsls	r4, r3, #2
 8004c92:	5221      	strh	r1, [r4, r0]
    pg->list[pg->cnt].y = y;
 8004c94:	1904      	adds	r4, r0, r4
 8004c96:	8062      	strh	r2, [r4, #2]
    pg->cnt++;
 8004c98:	3301      	adds	r3, #1
 8004c9a:	7603      	strb	r3, [r0, #24]
  }
}
 8004c9c:	bd10      	pop	{r4, pc}

08004c9e <pg_hline>:
{
 8004c9e:	b570      	push	{r4, r5, r6, lr}
 8004ca0:	000d      	movs	r5, r1
  x1 = pg->pge[PG_LEFT].current_x;
 8004ca2:	2228      	movs	r2, #40	; 0x28
 8004ca4:	5e83      	ldrsh	r3, [r0, r2]
  x2 = pg->pge[PG_RIGHT].current_x;
 8004ca6:	2240      	movs	r2, #64	; 0x40
 8004ca8:	5e84      	ldrsh	r4, [r0, r2]
  y = pg->pge[PG_RIGHT].current_y;
 8004caa:	213c      	movs	r1, #60	; 0x3c
 8004cac:	5e42      	ldrsh	r2, [r0, r1]
  if ( y < 0 )
 8004cae:	2a00      	cmp	r2, #0
 8004cb0:	db18      	blt.n	8004ce4 <pg_hline+0x46>
  if ( y >= u8g2_GetDisplayHeight(u8g2) )  // does not work for 256x64 display???
 8004cb2:	2144      	movs	r1, #68	; 0x44
 8004cb4:	5c69      	ldrb	r1, [r5, r1]
 8004cb6:	428a      	cmp	r2, r1
 8004cb8:	da14      	bge.n	8004ce4 <pg_hline+0x46>
  if ( x1 < x2 )
 8004cba:	42a3      	cmp	r3, r4
 8004cbc:	da15      	bge.n	8004cea <pg_hline+0x4c>
    if ( x2 < 0 )
 8004cbe:	2c00      	cmp	r4, #0
 8004cc0:	db10      	blt.n	8004ce4 <pg_hline+0x46>
    if ( x1 >= u8g2_GetDisplayWidth(u8g2) )
 8004cc2:	2143      	movs	r1, #67	; 0x43
 8004cc4:	5c69      	ldrb	r1, [r5, r1]
 8004cc6:	0008      	movs	r0, r1
 8004cc8:	428b      	cmp	r3, r1
 8004cca:	da0b      	bge.n	8004ce4 <pg_hline+0x46>
    if ( x1 < 0 )
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	db0a      	blt.n	8004ce6 <pg_hline+0x48>
    if ( x2 >= u8g2_GetDisplayWidth(u8g2) )
 8004cd0:	42a0      	cmp	r0, r4
 8004cd2:	dc00      	bgt.n	8004cd6 <pg_hline+0x38>
      x2 = u8g2_GetDisplayWidth(u8g2);
 8004cd4:	b20c      	sxth	r4, r1
    u8g2_DrawHLine(u8g2, x1, y, x2 - x1);
 8004cd6:	b2d9      	uxtb	r1, r3
 8004cd8:	1a63      	subs	r3, r4, r1
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	b2d2      	uxtb	r2, r2
 8004cde:	0028      	movs	r0, r5
 8004ce0:	f7ff fde4 	bl	80048ac <u8g2_DrawHLine>
}
 8004ce4:	bd70      	pop	{r4, r5, r6, pc}
      x1 = 0;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	e7f2      	b.n	8004cd0 <pg_hline+0x32>
    if ( x1 < 0 )
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	dbfa      	blt.n	8004ce4 <pg_hline+0x46>
    if ( x2 >= u8g2_GetDisplayWidth(u8g2) )
 8004cee:	2143      	movs	r1, #67	; 0x43
 8004cf0:	5c69      	ldrb	r1, [r5, r1]
 8004cf2:	0008      	movs	r0, r1
 8004cf4:	428c      	cmp	r4, r1
 8004cf6:	daf5      	bge.n	8004ce4 <pg_hline+0x46>
    if ( x2 < 0 )
 8004cf8:	2c00      	cmp	r4, #0
 8004cfa:	db0a      	blt.n	8004d12 <pg_hline+0x74>
    if ( x1 >= u8g2_GetDisplayWidth(u8g2) )
 8004cfc:	4298      	cmp	r0, r3
 8004cfe:	dc00      	bgt.n	8004d02 <pg_hline+0x64>
      x1 = u8g2_GetDisplayWidth(u8g2);
 8004d00:	b20b      	sxth	r3, r1
    u8g2_DrawHLine(u8g2, x2, y, x1 - x2);
 8004d02:	b2e1      	uxtb	r1, r4
 8004d04:	1a5b      	subs	r3, r3, r1
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	b2d2      	uxtb	r2, r2
 8004d0a:	0028      	movs	r0, r5
 8004d0c:	f7ff fdce 	bl	80048ac <u8g2_DrawHLine>
 8004d10:	e7e8      	b.n	8004ce4 <pg_hline+0x46>
      x1 = 0;
 8004d12:	2300      	movs	r3, #0
 8004d14:	e7f2      	b.n	8004cfc <pg_hline+0x5e>

08004d16 <pg_exec>:
{
 8004d16:	b570      	push	{r4, r5, r6, lr}
 8004d18:	0004      	movs	r4, r0
 8004d1a:	000d      	movs	r5, r1
  pg_word_t i = pg->total_scan_line_cnt;
 8004d1c:	231a      	movs	r3, #26
 8004d1e:	5ec6      	ldrsh	r6, [r0, r3]
  pg_line_init(pg, PG_LEFT);		
 8004d20:	2100      	movs	r1, #0
 8004d22:	f7ff ff8f 	bl	8004c44 <pg_line_init>
  pg_line_init(pg, PG_RIGHT);
 8004d26:	2101      	movs	r1, #1
 8004d28:	0020      	movs	r0, r4
 8004d2a:	f7ff ff8b 	bl	8004c44 <pg_line_init>
  if ( pg->is_min_y_not_flat != 0 )
 8004d2e:	7e63      	ldrb	r3, [r4, #25]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d021      	beq.n	8004d78 <pg_exec+0x62>
    pge_Next(&(pg->pge[PG_LEFT])); 
 8004d34:	0020      	movs	r0, r4
 8004d36:	301c      	adds	r0, #28
 8004d38:	f7ff feb3 	bl	8004aa2 <pge_Next>
    pge_Next(&(pg->pge[PG_RIGHT]));
 8004d3c:	0020      	movs	r0, r4
 8004d3e:	3034      	adds	r0, #52	; 0x34
 8004d40:	f7ff feaf 	bl	8004aa2 <pge_Next>
 8004d44:	e018      	b.n	8004d78 <pg_exec+0x62>
      pg_line_init(pg, PG_LEFT);
 8004d46:	2100      	movs	r1, #0
 8004d48:	0020      	movs	r0, r4
 8004d4a:	f7ff ff7b 	bl	8004c44 <pg_line_init>
    while ( pge_Next(&(pg->pge[PG_LEFT])) == 0 )
 8004d4e:	0020      	movs	r0, r4
 8004d50:	301c      	adds	r0, #28
 8004d52:	f7ff fea6 	bl	8004aa2 <pge_Next>
 8004d56:	2800      	cmp	r0, #0
 8004d58:	d0f5      	beq.n	8004d46 <pg_exec+0x30>
 8004d5a:	e003      	b.n	8004d64 <pg_exec+0x4e>
      pg_line_init(pg, PG_RIGHT);
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	0020      	movs	r0, r4
 8004d60:	f7ff ff70 	bl	8004c44 <pg_line_init>
    while ( pge_Next(&(pg->pge[PG_RIGHT])) == 0 )
 8004d64:	0020      	movs	r0, r4
 8004d66:	3034      	adds	r0, #52	; 0x34
 8004d68:	f7ff fe9b 	bl	8004aa2 <pge_Next>
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	d0f5      	beq.n	8004d5c <pg_exec+0x46>
    i--;
 8004d70:	3e01      	subs	r6, #1
 8004d72:	b236      	sxth	r6, r6
  } while( i > 0 );
 8004d74:	2e00      	cmp	r6, #0
 8004d76:	dd04      	ble.n	8004d82 <pg_exec+0x6c>
    pg_hline(pg, u8g2);
 8004d78:	0029      	movs	r1, r5
 8004d7a:	0020      	movs	r0, r4
 8004d7c:	f7ff ff8f 	bl	8004c9e <pg_hline>
    while ( pge_Next(&(pg->pge[PG_LEFT])) == 0 )
 8004d80:	e7e5      	b.n	8004d4e <pg_exec+0x38>
}
 8004d82:	bd70      	pop	{r4, r5, r6, pc}

08004d84 <pg_DrawPolygon>:

static void pg_DrawPolygon(pg_struct *pg, u8g2_t *u8g2)
{
 8004d84:	b570      	push	{r4, r5, r6, lr}
 8004d86:	0004      	movs	r4, r0
 8004d88:	000d      	movs	r5, r1
  if ( pg_prepare(pg) == 0 )
 8004d8a:	f7ff ff05 	bl	8004b98 <pg_prepare>
 8004d8e:	2800      	cmp	r0, #0
 8004d90:	d100      	bne.n	8004d94 <pg_DrawPolygon+0x10>
    return;
  pg_exec(pg, u8g2);
}
 8004d92:	bd70      	pop	{r4, r5, r6, pc}
  pg_exec(pg, u8g2);
 8004d94:	0029      	movs	r1, r5
 8004d96:	0020      	movs	r0, r4
 8004d98:	f7ff ffbd 	bl	8004d16 <pg_exec>
 8004d9c:	e7f9      	b.n	8004d92 <pg_DrawPolygon+0xe>
	...

08004da0 <u8g2_ClearPolygonXY>:

pg_struct u8g2_pg;

void u8g2_ClearPolygonXY(void)
{
 8004da0:	b510      	push	{r4, lr}
  pg_ClearPolygonXY(&u8g2_pg);
 8004da2:	4802      	ldr	r0, [pc, #8]	; (8004dac <u8g2_ClearPolygonXY+0xc>)
 8004da4:	f7ff ff6d 	bl	8004c82 <pg_ClearPolygonXY>
}
 8004da8:	bd10      	pop	{r4, pc}
 8004daa:	46c0      	nop			; (mov r8, r8)
 8004dac:	200006f8 	.word	0x200006f8

08004db0 <u8g2_AddPolygonXY>:

void u8g2_AddPolygonXY(U8X8_UNUSED u8g2_t *u8g2, int16_t x, int16_t y)
{
 8004db0:	b510      	push	{r4, lr}
  pg_AddPolygonXY(&u8g2_pg, x, y);
 8004db2:	4802      	ldr	r0, [pc, #8]	; (8004dbc <u8g2_AddPolygonXY+0xc>)
 8004db4:	f7ff ff68 	bl	8004c88 <pg_AddPolygonXY>
}
 8004db8:	bd10      	pop	{r4, pc}
 8004dba:	46c0      	nop			; (mov r8, r8)
 8004dbc:	200006f8 	.word	0x200006f8

08004dc0 <u8g2_DrawPolygon>:

void u8g2_DrawPolygon(u8g2_t *u8g2)
{
 8004dc0:	b510      	push	{r4, lr}
 8004dc2:	0001      	movs	r1, r0
  pg_DrawPolygon(&u8g2_pg, u8g2);
 8004dc4:	4801      	ldr	r0, [pc, #4]	; (8004dcc <u8g2_DrawPolygon+0xc>)
 8004dc6:	f7ff ffdd 	bl	8004d84 <pg_DrawPolygon>
}
 8004dca:	bd10      	pop	{r4, pc}
 8004dcc:	200006f8 	.word	0x200006f8

08004dd0 <u8g2_DrawTriangle>:

void u8g2_DrawTriangle(u8g2_t *u8g2, int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2)
{
 8004dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	0004      	movs	r4, r0
 8004dd6:	9101      	str	r1, [sp, #4]
 8004dd8:	9202      	str	r2, [sp, #8]
 8004dda:	9303      	str	r3, [sp, #12]
 8004ddc:	ab0a      	add	r3, sp, #40	; 0x28
 8004dde:	2000      	movs	r0, #0
 8004de0:	5e1f      	ldrsh	r7, [r3, r0]
 8004de2:	ab0b      	add	r3, sp, #44	; 0x2c
 8004de4:	2000      	movs	r0, #0
 8004de6:	5e1d      	ldrsh	r5, [r3, r0]
 8004de8:	ab0c      	add	r3, sp, #48	; 0x30
 8004dea:	2000      	movs	r0, #0
 8004dec:	5e1e      	ldrsh	r6, [r3, r0]
  u8g2_ClearPolygonXY();
 8004dee:	f7ff ffd7 	bl	8004da0 <u8g2_ClearPolygonXY>
  u8g2_AddPolygonXY(u8g2, x0, y0);
 8004df2:	9a02      	ldr	r2, [sp, #8]
 8004df4:	9901      	ldr	r1, [sp, #4]
 8004df6:	0020      	movs	r0, r4
 8004df8:	f7ff ffda 	bl	8004db0 <u8g2_AddPolygonXY>
  u8g2_AddPolygonXY(u8g2, x1, y1);
 8004dfc:	003a      	movs	r2, r7
 8004dfe:	9903      	ldr	r1, [sp, #12]
 8004e00:	0020      	movs	r0, r4
 8004e02:	f7ff ffd5 	bl	8004db0 <u8g2_AddPolygonXY>
  u8g2_AddPolygonXY(u8g2, x2, y2);
 8004e06:	0032      	movs	r2, r6
 8004e08:	0029      	movs	r1, r5
 8004e0a:	0020      	movs	r0, r4
 8004e0c:	f7ff ffd0 	bl	8004db0 <u8g2_AddPolygonXY>
  u8g2_DrawPolygon(u8g2);
 8004e10:	0020      	movs	r0, r4
 8004e12:	f7ff ffd5 	bl	8004dc0 <u8g2_DrawPolygon>
}
 8004e16:	b005      	add	sp, #20
 8004e18:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e1a <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8004e1a:	b570      	push	{r4, r5, r6, lr}
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8004e1c:	6801      	ldr	r1, [r0, #0]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8004e1e:	233c      	movs	r3, #60	; 0x3c
 8004e20:	5cc3      	ldrb	r3, [r0, r3]
  t *= 8;
 8004e22:	00dc      	lsls	r4, r3, #3
  u8g2->pixel_buf_height = t;
 8004e24:	223f      	movs	r2, #63	; 0x3f
 8004e26:	5484      	strb	r4, [r0, r2]
  
  t = display_info->tile_width;
 8004e28:	7c0a      	ldrb	r2, [r1, #16]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 8004e2a:	2a1f      	cmp	r2, #31
 8004e2c:	d900      	bls.n	8004e30 <u8g2_update_dimension_common+0x16>
    t = 31;
 8004e2e:	221f      	movs	r2, #31
#endif
  t *= 8;
 8004e30:	00d2      	lsls	r2, r2, #3
  u8g2->pixel_buf_width = t;
 8004e32:	243e      	movs	r4, #62	; 0x3e
 8004e34:	5502      	strb	r2, [r0, r4]
  
  t = u8g2->tile_curr_row;
 8004e36:	223d      	movs	r2, #61	; 0x3d
 8004e38:	5c85      	ldrb	r5, [r0, r2]
  t *= 8;
 8004e3a:	00ea      	lsls	r2, r5, #3
 8004e3c:	b2d2      	uxtb	r2, r2
  u8g2->pixel_curr_row = t;
 8004e3e:	3402      	adds	r4, #2
 8004e40:	5502      	strb	r2, [r0, r4]
  
  t = u8g2->tile_buf_height;
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8004e42:	195e      	adds	r6, r3, r5
 8004e44:	7c4c      	ldrb	r4, [r1, #17]
 8004e46:	42a6      	cmp	r6, r4
 8004e48:	dd01      	ble.n	8004e4e <u8g2_update_dimension_common+0x34>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8004e4a:	1b63      	subs	r3, r4, r5
 8004e4c:	b2db      	uxtb	r3, r3
  t *= 8;
 8004e4e:	00db      	lsls	r3, r3, #3
 8004e50:	b2db      	uxtb	r3, r3
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8004e52:	2441      	movs	r4, #65	; 0x41
 8004e54:	5502      	strb	r2, [r0, r4]
  u8g2->buf_y1 = u8g2->buf_y0;
  u8g2->buf_y1 += t;
 8004e56:	18d3      	adds	r3, r2, r3
 8004e58:	2242      	movs	r2, #66	; 0x42
 8004e5a:	5483      	strb	r3, [r0, r2]
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 8004e5c:	32ae      	adds	r2, #174	; 0xae
 8004e5e:	2343      	movs	r3, #67	; 0x43
 8004e60:	54c2      	strb	r2, [r0, r3]
  if ( display_info->pixel_width <= 240 )
 8004e62:	8a8b      	ldrh	r3, [r1, #20]
 8004e64:	2bf0      	cmp	r3, #240	; 0xf0
 8004e66:	d801      	bhi.n	8004e6c <u8g2_update_dimension_common+0x52>
    u8g2->width = display_info->pixel_width;
 8004e68:	3aad      	subs	r2, #173	; 0xad
 8004e6a:	5483      	strb	r3, [r0, r2]
  u8g2->height = display_info->pixel_height;
 8004e6c:	8aca      	ldrh	r2, [r1, #22]
 8004e6e:	2344      	movs	r3, #68	; 0x44
 8004e70:	54c2      	strb	r2, [r0, r3]
#endif

}
 8004e72:	bd70      	pop	{r4, r5, r6, pc}

08004e74 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8004e74:	b510      	push	{r4, lr}
  u8g2_update_dimension_common(u8g2);  
 8004e76:	f7ff ffd0 	bl	8004e1a <u8g2_update_dimension_common>
}
 8004e7a:	bd10      	pop	{r4, pc}

08004e7c <u8g2_apply_clip_window>:
{
 8004e7c:	b510      	push	{r4, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	0004      	movs	r4, r0
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8004e82:	234a      	movs	r3, #74	; 0x4a
 8004e84:	5cc3      	ldrb	r3, [r0, r3]
 8004e86:	224b      	movs	r2, #75	; 0x4b
 8004e88:	5c82      	ldrb	r2, [r0, r2]
 8004e8a:	2149      	movs	r1, #73	; 0x49
 8004e8c:	5c41      	ldrb	r1, [r0, r1]
 8004e8e:	204c      	movs	r0, #76	; 0x4c
 8004e90:	5c20      	ldrb	r0, [r4, r0]
 8004e92:	9000      	str	r0, [sp, #0]
 8004e94:	0020      	movs	r0, r4
 8004e96:	f7ff fd41 	bl	800491c <u8g2_IsIntersection>
 8004e9a:	2800      	cmp	r0, #0
 8004e9c:	d023      	beq.n	8004ee6 <u8g2_apply_clip_window+0x6a>
    u8g2->is_page_clip_window_intersection = 1;
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	2380      	movs	r3, #128	; 0x80
 8004ea2:	54e2      	strb	r2, [r4, r3]
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8004ea4:	3b3b      	subs	r3, #59	; 0x3b
 8004ea6:	5ce2      	ldrb	r2, [r4, r3]
 8004ea8:	3304      	adds	r3, #4
 8004eaa:	5ce3      	ldrb	r3, [r4, r3]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d201      	bcs.n	8004eb4 <u8g2_apply_clip_window+0x38>
      u8g2->user_x0 = u8g2->clip_x0;
 8004eb0:	2245      	movs	r2, #69	; 0x45
 8004eb2:	54a3      	strb	r3, [r4, r2]
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8004eb4:	2346      	movs	r3, #70	; 0x46
 8004eb6:	5ce2      	ldrb	r2, [r4, r3]
 8004eb8:	3304      	adds	r3, #4
 8004eba:	5ce3      	ldrb	r3, [r4, r3]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d901      	bls.n	8004ec4 <u8g2_apply_clip_window+0x48>
      u8g2->user_x1 = u8g2->clip_x1;
 8004ec0:	2246      	movs	r2, #70	; 0x46
 8004ec2:	54a3      	strb	r3, [r4, r2]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8004ec4:	2347      	movs	r3, #71	; 0x47
 8004ec6:	5ce2      	ldrb	r2, [r4, r3]
 8004ec8:	3304      	adds	r3, #4
 8004eca:	5ce3      	ldrb	r3, [r4, r3]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d201      	bcs.n	8004ed4 <u8g2_apply_clip_window+0x58>
      u8g2->user_y0 = u8g2->clip_y0;
 8004ed0:	2247      	movs	r2, #71	; 0x47
 8004ed2:	54a3      	strb	r3, [r4, r2]
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8004ed4:	2348      	movs	r3, #72	; 0x48
 8004ed6:	5ce2      	ldrb	r2, [r4, r3]
 8004ed8:	3304      	adds	r3, #4
 8004eda:	5ce3      	ldrb	r3, [r4, r3]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d905      	bls.n	8004eec <u8g2_apply_clip_window+0x70>
      u8g2->user_y1 = u8g2->clip_y1;
 8004ee0:	2248      	movs	r2, #72	; 0x48
 8004ee2:	54a3      	strb	r3, [r4, r2]
}
 8004ee4:	e002      	b.n	8004eec <u8g2_apply_clip_window+0x70>
    u8g2->is_page_clip_window_intersection = 0;
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	2380      	movs	r3, #128	; 0x80
 8004eea:	54e2      	strb	r2, [r4, r3]
}
 8004eec:	b002      	add	sp, #8
 8004eee:	bd10      	pop	{r4, pc}

08004ef0 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8004ef0:	b510      	push	{r4, lr}
  u8g2->user_x0 = 0;
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	2345      	movs	r3, #69	; 0x45
 8004ef6:	54c2      	strb	r2, [r0, r3]
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8004ef8:	3b02      	subs	r3, #2
 8004efa:	5cc2      	ldrb	r2, [r0, r3]
 8004efc:	3303      	adds	r3, #3
 8004efe:	54c2      	strb	r2, [r0, r3]
  
  u8g2->user_y0 = u8g2->buf_y0;
 8004f00:	3b05      	subs	r3, #5
 8004f02:	5cc2      	ldrb	r2, [r0, r3]
 8004f04:	3306      	adds	r3, #6
 8004f06:	54c2      	strb	r2, [r0, r3]
  u8g2->user_y1 = u8g2->buf_y1;
 8004f08:	3b05      	subs	r3, #5
 8004f0a:	5cc2      	ldrb	r2, [r0, r3]
 8004f0c:	3306      	adds	r3, #6
 8004f0e:	54c2      	strb	r2, [r0, r3]
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8004f10:	f7ff ffb4 	bl	8004e7c <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8004f14:	bd10      	pop	{r4, pc}

08004f16 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8004f16:	b510      	push	{r4, lr}
 8004f18:	b082      	sub	sp, #8
 8004f1a:	ac04      	add	r4, sp, #16
 8004f1c:	7824      	ldrb	r4, [r4, #0]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8004f1e:	9400      	str	r4, [sp, #0]
 8004f20:	f7ff fc4b 	bl	80047ba <u8g2_draw_hv_line_2dir>
}
 8004f24:	b002      	add	sp, #8
 8004f26:	bd10      	pop	{r4, pc}

08004f28 <u8g2_SetMaxClipWindow>:
{
 8004f28:	b510      	push	{r4, lr}
  u8g2->clip_x0 = 0;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	2249      	movs	r2, #73	; 0x49
 8004f2e:	5483      	strb	r3, [r0, r2]
  u8g2->clip_y0 = 0;
 8004f30:	3202      	adds	r2, #2
 8004f32:	5483      	strb	r3, [r0, r2]
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8004f34:	33ff      	adds	r3, #255	; 0xff
 8004f36:	3a01      	subs	r2, #1
 8004f38:	5483      	strb	r3, [r0, r2]
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8004f3a:	3202      	adds	r2, #2
 8004f3c:	5483      	strb	r3, [r0, r2]
  u8g2->cb->update_page_win(u8g2);
 8004f3e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	4798      	blx	r3
}
 8004f44:	bd10      	pop	{r4, pc}

08004f46 <u8g2_SetupBuffer>:
{
 8004f46:	b570      	push	{r4, r5, r6, lr}
 8004f48:	0004      	movs	r4, r0
 8004f4a:	9804      	ldr	r0, [sp, #16]
  u8g2->font = NULL;
 8004f4c:	2500      	movs	r5, #0
 8004f4e:	6525      	str	r5, [r4, #80]	; 0x50
  u8g2->ll_hvline = ll_hvline_cb;
 8004f50:	6323      	str	r3, [r4, #48]	; 0x30
  u8g2->tile_buf_ptr = buf;
 8004f52:	63a1      	str	r1, [r4, #56]	; 0x38
  u8g2->tile_buf_height = tile_buf_height;
 8004f54:	233c      	movs	r3, #60	; 0x3c
 8004f56:	54e2      	strb	r2, [r4, r3]
  u8g2->tile_curr_row = 0;
 8004f58:	3301      	adds	r3, #1
 8004f5a:	54e5      	strb	r5, [r4, r3]
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8004f5c:	3326      	adds	r3, #38	; 0x26
 8004f5e:	54e5      	strb	r5, [r4, r3]
  u8g2->bitmap_transparency = 0;
 8004f60:	3322      	adds	r3, #34	; 0x22
 8004f62:	54e5      	strb	r5, [r4, r3]
  u8g2->draw_color = 1;
 8004f64:	3b84      	subs	r3, #132	; 0x84
 8004f66:	2286      	movs	r2, #134	; 0x86
 8004f68:	54a3      	strb	r3, [r4, r2]
  u8g2->is_auto_page_clear = 1;
 8004f6a:	3201      	adds	r2, #1
 8004f6c:	54a3      	strb	r3, [r4, r2]
  u8g2->cb = u8g2_cb;
 8004f6e:	6360      	str	r0, [r4, #52]	; 0x34
  u8g2->cb->update_dimension(u8g2);
 8004f70:	6803      	ldr	r3, [r0, #0]
 8004f72:	0020      	movs	r0, r4
 8004f74:	4798      	blx	r3
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8004f76:	0020      	movs	r0, r4
 8004f78:	f7ff ffd6 	bl	8004f28 <u8g2_SetMaxClipWindow>
  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8004f7c:	0020      	movs	r0, r4
 8004f7e:	f7ff fbe9 	bl	8004754 <u8g2_SetFontPosBaseline>
  u8g2->font_decode.dir = 0;
 8004f82:	2366      	movs	r3, #102	; 0x66
 8004f84:	54e5      	strb	r5, [r4, r3]
}
 8004f86:	bd70      	pop	{r4, r5, r6, pc}

08004f88 <u8x8_ascii_next>:
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
}

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8004f88:	2900      	cmp	r1, #0
 8004f8a:	d101      	bne.n	8004f90 <u8x8_ascii_next+0x8>
    return 0x0ffff;	/* end of string detected*/
 8004f8c:	4803      	ldr	r0, [pc, #12]	; (8004f9c <u8x8_ascii_next+0x14>)
  return b;
}
 8004f8e:	4770      	bx	lr
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8004f90:	290a      	cmp	r1, #10
 8004f92:	d001      	beq.n	8004f98 <u8x8_ascii_next+0x10>
  return b;
 8004f94:	b288      	uxth	r0, r1
 8004f96:	e7fa      	b.n	8004f8e <u8x8_ascii_next+0x6>
    return 0x0ffff;	/* end of string detected*/
 8004f98:	4800      	ldr	r0, [pc, #0]	; (8004f9c <u8x8_ascii_next+0x14>)
 8004f9a:	e7f8      	b.n	8004f8e <u8x8_ascii_next+0x6>
 8004f9c:	0000ffff 	.word	0x0000ffff

08004fa0 <u8x8_utf8_next>:
    0x0fffe: no glyph, just continue
    0x0ffff: end of string
    anything else: The decoded encoding
*/
uint16_t u8x8_utf8_next(u8x8_t *u8x8, uint8_t b)
{
 8004fa0:	b510      	push	{r4, lr}
  if ( b == 0 || b == '\n' )	/* '\n' terminates the string to support the string list procedures */
 8004fa2:	2900      	cmp	r1, #0
 8004fa4:	d102      	bne.n	8004fac <u8x8_utf8_next+0xc>
    return 0x0ffff;	/* end of string detected, pending UTF8 is discarded */
 8004fa6:	4923      	ldr	r1, [pc, #140]	; (8005034 <u8x8_utf8_next+0x94>)
    u8x8->encoding |= b;
    if ( u8x8->utf8_state != 0 )
      return 0x0fffe;	/* nothing to do yet */
  }
  return u8x8->encoding;
}
 8004fa8:	0008      	movs	r0, r1
 8004faa:	bd10      	pop	{r4, pc}
  if ( b == 0 || b == '\n' )	/* '\n' terminates the string to support the string list procedures */
 8004fac:	290a      	cmp	r1, #10
 8004fae:	d03e      	beq.n	800502e <u8x8_utf8_next+0x8e>
  if ( u8x8->utf8_state == 0 )
 8004fb0:	2327      	movs	r3, #39	; 0x27
 8004fb2:	5cc3      	ldrb	r3, [r0, r3]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d12b      	bne.n	8005010 <u8x8_utf8_next+0x70>
    if ( b >= 0xfc )	/* 6 byte sequence */
 8004fb8:	29fb      	cmp	r1, #251	; 0xfb
 8004fba:	d907      	bls.n	8004fcc <u8x8_utf8_next+0x2c>
      u8x8->utf8_state = 5;
 8004fbc:	2205      	movs	r2, #5
 8004fbe:	3327      	adds	r3, #39	; 0x27
 8004fc0:	54c2      	strb	r2, [r0, r3]
      b &= 1;
 8004fc2:	3b26      	subs	r3, #38	; 0x26
 8004fc4:	4019      	ands	r1, r3
    u8x8->encoding = b;
 8004fc6:	8401      	strh	r1, [r0, #32]
    return 0x0fffe;
 8004fc8:	491b      	ldr	r1, [pc, #108]	; (8005038 <u8x8_utf8_next+0x98>)
 8004fca:	e7ed      	b.n	8004fa8 <u8x8_utf8_next+0x8>
    else if ( b >= 0xf8 )
 8004fcc:	29f7      	cmp	r1, #247	; 0xf7
 8004fce:	d905      	bls.n	8004fdc <u8x8_utf8_next+0x3c>
      u8x8->utf8_state = 4;
 8004fd0:	2204      	movs	r2, #4
 8004fd2:	2327      	movs	r3, #39	; 0x27
 8004fd4:	54c2      	strb	r2, [r0, r3]
      b &= 3;
 8004fd6:	3b24      	subs	r3, #36	; 0x24
 8004fd8:	4019      	ands	r1, r3
 8004fda:	e7f4      	b.n	8004fc6 <u8x8_utf8_next+0x26>
    else if ( b >= 0xf0 )
 8004fdc:	29ef      	cmp	r1, #239	; 0xef
 8004fde:	d905      	bls.n	8004fec <u8x8_utf8_next+0x4c>
      u8x8->utf8_state = 3;
 8004fe0:	2203      	movs	r2, #3
 8004fe2:	2327      	movs	r3, #39	; 0x27
 8004fe4:	54c2      	strb	r2, [r0, r3]
      b &= 7;      
 8004fe6:	3b20      	subs	r3, #32
 8004fe8:	4019      	ands	r1, r3
 8004fea:	e7ec      	b.n	8004fc6 <u8x8_utf8_next+0x26>
    else if ( b >= 0xe0 )
 8004fec:	29df      	cmp	r1, #223	; 0xdf
 8004fee:	d905      	bls.n	8004ffc <u8x8_utf8_next+0x5c>
      u8x8->utf8_state = 2;
 8004ff0:	2202      	movs	r2, #2
 8004ff2:	2327      	movs	r3, #39	; 0x27
 8004ff4:	54c2      	strb	r2, [r0, r3]
      b &= 15;
 8004ff6:	3b18      	subs	r3, #24
 8004ff8:	4019      	ands	r1, r3
 8004ffa:	e7e4      	b.n	8004fc6 <u8x8_utf8_next+0x26>
    else if ( b >= 0xc0 )
 8004ffc:	29bf      	cmp	r1, #191	; 0xbf
 8004ffe:	d905      	bls.n	800500c <u8x8_utf8_next+0x6c>
      u8x8->utf8_state = 1;
 8005000:	2201      	movs	r2, #1
 8005002:	2327      	movs	r3, #39	; 0x27
 8005004:	54c2      	strb	r2, [r0, r3]
      b &= 0x01f;
 8005006:	3b08      	subs	r3, #8
 8005008:	4019      	ands	r1, r3
 800500a:	e7dc      	b.n	8004fc6 <u8x8_utf8_next+0x26>
      return b;
 800500c:	b289      	uxth	r1, r1
 800500e:	e7cb      	b.n	8004fa8 <u8x8_utf8_next+0x8>
    u8x8->utf8_state--;
 8005010:	3b01      	subs	r3, #1
 8005012:	b2da      	uxtb	r2, r3
 8005014:	2327      	movs	r3, #39	; 0x27
 8005016:	54c2      	strb	r2, [r0, r3]
    u8x8->encoding<<=6;
 8005018:	8c03      	ldrh	r3, [r0, #32]
 800501a:	019b      	lsls	r3, r3, #6
 800501c:	b29b      	uxth	r3, r3
    b &= 0x03f;
 800501e:	243f      	movs	r4, #63	; 0x3f
 8005020:	4021      	ands	r1, r4
    u8x8->encoding |= b;
 8005022:	4319      	orrs	r1, r3
 8005024:	8401      	strh	r1, [r0, #32]
    if ( u8x8->utf8_state != 0 )
 8005026:	2a00      	cmp	r2, #0
 8005028:	d0be      	beq.n	8004fa8 <u8x8_utf8_next+0x8>
      return 0x0fffe;	/* nothing to do yet */
 800502a:	4903      	ldr	r1, [pc, #12]	; (8005038 <u8x8_utf8_next+0x98>)
 800502c:	e7bc      	b.n	8004fa8 <u8x8_utf8_next+0x8>
    return 0x0ffff;	/* end of string detected, pending UTF8 is discarded */
 800502e:	4901      	ldr	r1, [pc, #4]	; (8005034 <u8x8_utf8_next+0x94>)
 8005030:	e7ba      	b.n	8004fa8 <u8x8_utf8_next+0x8>
 8005032:	46c0      	nop			; (mov r8, r8)
 8005034:	0000ffff 	.word	0x0000ffff
 8005038:	0000fffe 	.word	0x0000fffe

0800503c <u8x8_utf8_init>:
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800503c:	2200      	movs	r2, #0
 800503e:	2327      	movs	r3, #39	; 0x27
 8005040:	54c2      	strb	r2, [r0, r3]
}
 8005042:	4770      	bx	lr

08005044 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8005044:	b510      	push	{r4, lr}
 8005046:	0013      	movs	r3, r2
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8005048:	6904      	ldr	r4, [r0, #16]
 800504a:	000a      	movs	r2, r1
 800504c:	2117      	movs	r1, #23
 800504e:	47a0      	blx	r4
}
 8005050:	bd10      	pop	{r4, pc}

08005052 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8005052:	b500      	push	{lr}
 8005054:	b083      	sub	sp, #12
 8005056:	466b      	mov	r3, sp
 8005058:	1dda      	adds	r2, r3, #7
 800505a:	7011      	strb	r1, [r2, #0]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800505c:	2101      	movs	r1, #1
 800505e:	f7ff fff1 	bl	8005044 <u8x8_byte_SendBytes>
}
 8005062:	b003      	add	sp, #12
 8005064:	bd00      	pop	{pc}

08005066 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8005066:	b510      	push	{r4, lr}
 8005068:	000a      	movs	r2, r1
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800506a:	68c4      	ldr	r4, [r0, #12]
 800506c:	2300      	movs	r3, #0
 800506e:	2115      	movs	r1, #21
 8005070:	47a0      	blx	r4
}
 8005072:	bd10      	pop	{r4, pc}

08005074 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8005074:	b510      	push	{r4, lr}
 8005076:	0013      	movs	r3, r2
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8005078:	68c4      	ldr	r4, [r0, #12]
 800507a:	000a      	movs	r2, r1
 800507c:	2117      	movs	r1, #23
 800507e:	47a0      	blx	r4
}
 8005080:	bd10      	pop	{r4, pc}

08005082 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8005082:	b510      	push	{r4, lr}
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8005084:	68c4      	ldr	r4, [r0, #12]
 8005086:	2300      	movs	r3, #0
 8005088:	2200      	movs	r2, #0
 800508a:	2118      	movs	r1, #24
 800508c:	47a0      	blx	r4
}
 800508e:	bd10      	pop	{r4, pc}

08005090 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8005090:	b510      	push	{r4, lr}
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8005092:	68c4      	ldr	r4, [r0, #12]
 8005094:	2300      	movs	r3, #0
 8005096:	2200      	movs	r2, #0
 8005098:	2119      	movs	r1, #25
 800509a:	47a0      	blx	r4
}
 800509c:	bd10      	pop	{r4, pc}

0800509e <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800509e:	b570      	push	{r4, r5, r6, lr}
 80050a0:	b082      	sub	sp, #8
 80050a2:	0006      	movs	r6, r0
 80050a4:	000c      	movs	r4, r1
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 80050a6:	7821      	ldrb	r1, [r4, #0]
    data++;
 80050a8:	1c65      	adds	r5, r4, #1
    switch( cmd )
 80050aa:	2917      	cmp	r1, #23
 80050ac:	d018      	beq.n	80050e0 <u8x8_cad_SendSequence+0x42>
 80050ae:	d90c      	bls.n	80050ca <u8x8_cad_SendSequence+0x2c>
 80050b0:	2919      	cmp	r1, #25
 80050b2:	d91f      	bls.n	80050f4 <u8x8_cad_SendSequence+0x56>
 80050b4:	29fe      	cmp	r1, #254	; 0xfe
 80050b6:	d124      	bne.n	8005102 <u8x8_cad_SendSequence+0x64>
      case U8X8_MSG_CAD_START_TRANSFER:
      case U8X8_MSG_CAD_END_TRANSFER:
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
	  break;
      case 0x0fe:
	  v = *data;
 80050b8:	782a      	ldrb	r2, [r5, #0]
 80050ba:	466b      	mov	r3, sp
 80050bc:	71da      	strb	r2, [r3, #7]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80050be:	2129      	movs	r1, #41	; 0x29
 80050c0:	0030      	movs	r0, r6
 80050c2:	f000 f97b 	bl	80053bc <u8x8_gpio_call>
	  data++;
 80050c6:	3402      	adds	r4, #2
	  break;
 80050c8:	e7ed      	b.n	80050a6 <u8x8_cad_SendSequence+0x8>
    switch( cmd )
 80050ca:	2915      	cmp	r1, #21
 80050cc:	d319      	bcc.n	8005102 <u8x8_cad_SendSequence+0x64>
	  v = *data;
 80050ce:	782a      	ldrb	r2, [r5, #0]
 80050d0:	466b      	mov	r3, sp
 80050d2:	71da      	strb	r2, [r3, #7]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80050d4:	2300      	movs	r3, #0
 80050d6:	0030      	movs	r0, r6
 80050d8:	68f5      	ldr	r5, [r6, #12]
 80050da:	47a8      	blx	r5
	  data++;
 80050dc:	3402      	adds	r4, #2
	  break;
 80050de:	e7e2      	b.n	80050a6 <u8x8_cad_SendSequence+0x8>
	  v = *data;
 80050e0:	7863      	ldrb	r3, [r4, #1]
 80050e2:	466a      	mov	r2, sp
 80050e4:	3207      	adds	r2, #7
 80050e6:	7013      	strb	r3, [r2, #0]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80050e8:	2101      	movs	r1, #1
 80050ea:	0030      	movs	r0, r6
 80050ec:	f7ff ffc2 	bl	8005074 <u8x8_cad_SendData>
	  data++;
 80050f0:	3402      	adds	r4, #2
	  break;
 80050f2:	e7d8      	b.n	80050a6 <u8x8_cad_SendSequence+0x8>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80050f4:	2300      	movs	r3, #0
 80050f6:	2200      	movs	r2, #0
 80050f8:	0030      	movs	r0, r6
 80050fa:	68f4      	ldr	r4, [r6, #12]
 80050fc:	47a0      	blx	r4
    data++;
 80050fe:	002c      	movs	r4, r5
	  break;
 8005100:	e7d1      	b.n	80050a6 <u8x8_cad_SendSequence+0x8>
      default:
	return;
    }
  }
}
 8005102:	b002      	add	sp, #8
 8005104:	bd70      	pop	{r4, r5, r6, pc}
	...

08005108 <u8x8_cad_st7920_spi>:
}

/* cad procedure for the ST7920 in SPI mode */
/* u8x8_byte_SetDC is not used */
uint8_t u8x8_cad_st7920_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8005108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800510a:	0004      	movs	r4, r0
 800510c:	0016      	movs	r6, r2
 800510e:	001f      	movs	r7, r3
  uint8_t b;
  uint8_t i;
  static uint8_t buf[16];
  uint8_t *ptr;
  
  switch(msg)
 8005110:	000b      	movs	r3, r1
 8005112:	3b14      	subs	r3, #20
 8005114:	b2da      	uxtb	r2, r3
 8005116:	2a05      	cmp	r2, #5
 8005118:	d900      	bls.n	800511c <u8x8_cad_st7920_spi+0x14>
 800511a:	e072      	b.n	8005202 <u8x8_cad_st7920_spi+0xfa>
 800511c:	0093      	lsls	r3, r2, #2
 800511e:	4a3a      	ldr	r2, [pc, #232]	; (8005208 <u8x8_cad_st7920_spi+0x100>)
 8005120:	58d3      	ldr	r3, [r2, r3]
 8005122:	469f      	mov	pc, r3
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SendByte(u8x8, 0x0f8);
 8005124:	21f8      	movs	r1, #248	; 0xf8
 8005126:	f7ff ff94 	bl	8005052 <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 800512a:	2201      	movs	r2, #1
 800512c:	212c      	movs	r1, #44	; 0x2c
 800512e:	0020      	movs	r0, r4
 8005130:	f000 f944 	bl	80053bc <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 8005134:	230f      	movs	r3, #15
 8005136:	0031      	movs	r1, r6
 8005138:	4399      	bics	r1, r3
 800513a:	0020      	movs	r0, r4
 800513c:	f7ff ff89 	bl	8005052 <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8005140:	2201      	movs	r2, #1
 8005142:	212c      	movs	r1, #44	; 0x2c
 8005144:	0020      	movs	r0, r4
 8005146:	f000 f939 	bl	80053bc <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 800514a:	0136      	lsls	r6, r6, #4
 800514c:	b2f1      	uxtb	r1, r6
 800514e:	0020      	movs	r0, r4
 8005150:	f7ff ff7f 	bl	8005052 <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8005154:	2201      	movs	r2, #1
 8005156:	212c      	movs	r1, #44	; 0x2c
 8005158:	0020      	movs	r0, r4
 800515a:	f000 f92f 	bl	80053bc <u8x8_gpio_call>
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
    default:
      return 0;
  }
  return 1;
 800515e:	2001      	movs	r0, #1
}
 8005160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      u8x8_byte_SendByte(u8x8, 0x0f8);
 8005162:	21f8      	movs	r1, #248	; 0xf8
 8005164:	f7ff ff75 	bl	8005052 <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 8005168:	230f      	movs	r3, #15
 800516a:	0031      	movs	r1, r6
 800516c:	4399      	bics	r1, r3
 800516e:	0020      	movs	r0, r4
 8005170:	f7ff ff6f 	bl	8005052 <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 8005174:	0136      	lsls	r6, r6, #4
 8005176:	b2f1      	uxtb	r1, r6
 8005178:	0020      	movs	r0, r4
 800517a:	f7ff ff6a 	bl	8005052 <u8x8_byte_SendByte>
  return 1;
 800517e:	2001      	movs	r0, #1
      break;
 8005180:	e7ee      	b.n	8005160 <u8x8_cad_st7920_spi+0x58>
      u8x8_byte_SendByte(u8x8, 0x0fa);
 8005182:	21fa      	movs	r1, #250	; 0xfa
 8005184:	f7ff ff65 	bl	8005052 <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8005188:	2201      	movs	r2, #1
 800518a:	212c      	movs	r1, #44	; 0x2c
 800518c:	0020      	movs	r0, r4
 800518e:	f000 f915 	bl	80053bc <u8x8_gpio_call>
      while( arg_int >= 8 )
 8005192:	e016      	b.n	80051c2 <u8x8_cad_st7920_spi+0xba>
 8005194:	491d      	ldr	r1, [pc, #116]	; (800520c <u8x8_cad_st7920_spi+0x104>)
 8005196:	2208      	movs	r2, #8
	  b = *data++;
 8005198:	1c7d      	adds	r5, r7, #1
 800519a:	783b      	ldrb	r3, [r7, #0]
	  *ptr++= b & 0x0f0;
 800519c:	200f      	movs	r0, #15
 800519e:	001f      	movs	r7, r3
 80051a0:	4387      	bics	r7, r0
 80051a2:	700f      	strb	r7, [r1, #0]
	  b <<= 4;
 80051a4:	011b      	lsls	r3, r3, #4
	  *ptr++= b;
 80051a6:	704b      	strb	r3, [r1, #1]
	  i--;
 80051a8:	3a01      	subs	r2, #1
 80051aa:	b2d2      	uxtb	r2, r2
	  b = *data++;
 80051ac:	002f      	movs	r7, r5
	  *ptr++= b;
 80051ae:	3102      	adds	r1, #2
	} while( i > 0 );
 80051b0:	2a00      	cmp	r2, #0
 80051b2:	d1f1      	bne.n	8005198 <u8x8_cad_st7920_spi+0x90>
	arg_int -= 8;
 80051b4:	3e08      	subs	r6, #8
 80051b6:	b2f6      	uxtb	r6, r6
	u8x8_byte_SendBytes(u8x8, 16, buf); 
 80051b8:	4a14      	ldr	r2, [pc, #80]	; (800520c <u8x8_cad_st7920_spi+0x104>)
 80051ba:	2110      	movs	r1, #16
 80051bc:	0020      	movs	r0, r4
 80051be:	f7ff ff41 	bl	8005044 <u8x8_byte_SendBytes>
      while( arg_int >= 8 )
 80051c2:	2e07      	cmp	r6, #7
 80051c4:	d8e6      	bhi.n	8005194 <u8x8_cad_st7920_spi+0x8c>
 80051c6:	e00e      	b.n	80051e6 <u8x8_cad_st7920_spi+0xde>
	b = *data;
 80051c8:	783d      	ldrb	r5, [r7, #0]
	u8x8_byte_SendByte(u8x8, b & 0x0f0);
 80051ca:	230f      	movs	r3, #15
 80051cc:	0029      	movs	r1, r5
 80051ce:	4399      	bics	r1, r3
 80051d0:	0020      	movs	r0, r4
 80051d2:	f7ff ff3e 	bl	8005052 <u8x8_byte_SendByte>
	u8x8_byte_SendByte(u8x8, b << 4);
 80051d6:	012d      	lsls	r5, r5, #4
 80051d8:	b2e9      	uxtb	r1, r5
 80051da:	0020      	movs	r0, r4
 80051dc:	f7ff ff39 	bl	8005052 <u8x8_byte_SendByte>
	data++;
 80051e0:	3701      	adds	r7, #1
	arg_int--;
 80051e2:	3e01      	subs	r6, #1
 80051e4:	b2f6      	uxtb	r6, r6
      while( arg_int > 0 )
 80051e6:	2e00      	cmp	r6, #0
 80051e8:	d1ee      	bne.n	80051c8 <u8x8_cad_st7920_spi+0xc0>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 80051ea:	2201      	movs	r2, #1
 80051ec:	212c      	movs	r1, #44	; 0x2c
 80051ee:	0020      	movs	r0, r4
 80051f0:	f000 f8e4 	bl	80053bc <u8x8_gpio_call>
  return 1;
 80051f4:	2001      	movs	r0, #1
      break;
 80051f6:	e7b3      	b.n	8005160 <u8x8_cad_st7920_spi+0x58>
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80051f8:	6905      	ldr	r5, [r0, #16]
 80051fa:	003b      	movs	r3, r7
 80051fc:	0032      	movs	r2, r6
 80051fe:	47a8      	blx	r5
 8005200:	e7ae      	b.n	8005160 <u8x8_cad_st7920_spi+0x58>
      return 0;
 8005202:	2000      	movs	r0, #0
 8005204:	e7ac      	b.n	8005160 <u8x8_cad_st7920_spi+0x58>
 8005206:	46c0      	nop			; (mov r8, r8)
 8005208:	080074a0 	.word	0x080074a0
 800520c:	2000018c 	.word	0x2000018c

08005210 <u8x8_d_st7920_common>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_st7920_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8005210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005212:	46d6      	mov	lr, sl
 8005214:	4647      	mov	r7, r8
 8005216:	b580      	push	{r7, lr}
 8005218:	b083      	sub	sp, #12
 800521a:	9001      	str	r0, [sp, #4]
 800521c:	001e      	movs	r6, r3
  uint8_t x, y, c, i;
  uint8_t *ptr;
  switch(msg)
 800521e:	290b      	cmp	r1, #11
 8005220:	d012      	beq.n	8005248 <u8x8_d_st7920_common+0x38>
 8005222:	290f      	cmp	r1, #15
 8005224:	d01e      	beq.n	8005264 <u8x8_d_st7920_common+0x54>
 8005226:	290a      	cmp	r1, #10
 8005228:	d001      	beq.n	800522e <u8x8_d_st7920_common+0x1e>

      u8x8_cad_EndTransfer(u8x8);

      break;
    default:
      return 0;
 800522a:	2000      	movs	r0, #0
 800522c:	e007      	b.n	800523e <u8x8_d_st7920_common+0x2e>
      u8x8_d_helper_display_init(u8x8);
 800522e:	0004      	movs	r4, r0
 8005230:	f000 f871 	bl	8005316 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_init_seq);
 8005234:	492b      	ldr	r1, [pc, #172]	; (80052e4 <u8x8_d_st7920_common+0xd4>)
 8005236:	0020      	movs	r0, r4
 8005238:	f7ff ff31 	bl	800509e <u8x8_cad_SendSequence>
  }
  return 1;
 800523c:	2001      	movs	r0, #1
}
 800523e:	b003      	add	sp, #12
 8005240:	bc0c      	pop	{r2, r3}
 8005242:	4690      	mov	r8, r2
 8005244:	469a      	mov	sl, r3
 8005246:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ( arg_int == 0 )
 8005248:	2a00      	cmp	r2, #0
 800524a:	d105      	bne.n	8005258 <u8x8_d_st7920_common+0x48>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave0_seq);
 800524c:	4926      	ldr	r1, [pc, #152]	; (80052e8 <u8x8_d_st7920_common+0xd8>)
 800524e:	9801      	ldr	r0, [sp, #4]
 8005250:	f7ff ff25 	bl	800509e <u8x8_cad_SendSequence>
  return 1;
 8005254:	2001      	movs	r0, #1
 8005256:	e7f2      	b.n	800523e <u8x8_d_st7920_common+0x2e>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
 8005258:	4924      	ldr	r1, [pc, #144]	; (80052ec <u8x8_d_st7920_common+0xdc>)
 800525a:	9801      	ldr	r0, [sp, #4]
 800525c:	f7ff ff1f 	bl	800509e <u8x8_cad_SendSequence>
  return 1;
 8005260:	2001      	movs	r0, #1
 8005262:	e7ec      	b.n	800523e <u8x8_d_st7920_common+0x2e>
      y = (((u8x8_tile_t *)arg_ptr)->y_pos);
 8005264:	799b      	ldrb	r3, [r3, #6]
      y*=8;
 8005266:	00db      	lsls	r3, r3, #3
 8005268:	b2db      	uxtb	r3, r3
 800526a:	4698      	mov	r8, r3
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 800526c:	7973      	ldrb	r3, [r6, #5]
      x /= 2;		/* not sure whether this is a clever idea, problem is, the ST7920 can address only every second tile */
 800526e:	085b      	lsrs	r3, r3, #1
 8005270:	469a      	mov	sl, r3
      if ( y >= 32 )	/* this is the adjustment for 128x64 displays */
 8005272:	4643      	mov	r3, r8
 8005274:	2b1f      	cmp	r3, #31
 8005276:	d905      	bls.n	8005284 <u8x8_d_st7920_common+0x74>
	y-=32;
 8005278:	3b20      	subs	r3, #32
 800527a:	b2db      	uxtb	r3, r3
 800527c:	4698      	mov	r8, r3
	x+=8;
 800527e:	2308      	movs	r3, #8
 8005280:	469c      	mov	ip, r3
 8005282:	44e2      	add	sl, ip
      u8x8_cad_StartTransfer(u8x8);
 8005284:	9c01      	ldr	r4, [sp, #4]
 8005286:	0020      	movs	r0, r4
 8005288:	f7ff fefb 	bl	8005082 <u8x8_cad_StartTransfer>
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;	/* data ptr to the tiles */
 800528c:	6837      	ldr	r7, [r6, #0]
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
 800528e:	213e      	movs	r1, #62	; 0x3e
 8005290:	0020      	movs	r0, r4
 8005292:	f7ff fee8 	bl	8005066 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode, issue 487 */
 8005296:	213e      	movs	r1, #62	; 0x3e
 8005298:	0020      	movs	r0, r4
 800529a:	f7ff fee4 	bl	8005066 <u8x8_cad_SendCmd>
      for( i = 0; i < 8; i++ )
 800529e:	2500      	movs	r5, #0
 80052a0:	e018      	b.n	80052d4 <u8x8_d_st7920_common+0xc4>
	u8x8_cad_SendCmd(u8x8, 0x080 | (y+i) );      /* y pos  */
 80052a2:	4643      	mov	r3, r8
 80052a4:	1959      	adds	r1, r3, r5
 80052a6:	b249      	sxtb	r1, r1
 80052a8:	2480      	movs	r4, #128	; 0x80
 80052aa:	4264      	negs	r4, r4
 80052ac:	4321      	orrs	r1, r4
 80052ae:	b2c9      	uxtb	r1, r1
 80052b0:	9801      	ldr	r0, [sp, #4]
 80052b2:	f7ff fed8 	bl	8005066 <u8x8_cad_SendCmd>
	u8x8_cad_SendCmd(u8x8, 0x080 | x );      /* set x pos */
 80052b6:	4653      	mov	r3, sl
 80052b8:	431c      	orrs	r4, r3
 80052ba:	b2e1      	uxtb	r1, r4
 80052bc:	9801      	ldr	r0, [sp, #4]
 80052be:	f7ff fed2 	bl	8005066 <u8x8_cad_SendCmd>
	c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 80052c2:	7934      	ldrb	r4, [r6, #4]
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes, send one line of data */
 80052c4:	003a      	movs	r2, r7
 80052c6:	0021      	movs	r1, r4
 80052c8:	9801      	ldr	r0, [sp, #4]
 80052ca:	f7ff fed3 	bl	8005074 <u8x8_cad_SendData>
	ptr += c;
 80052ce:	193f      	adds	r7, r7, r4
      for( i = 0; i < 8; i++ )
 80052d0:	3501      	adds	r5, #1
 80052d2:	b2ed      	uxtb	r5, r5
 80052d4:	2d07      	cmp	r5, #7
 80052d6:	d9e4      	bls.n	80052a2 <u8x8_d_st7920_common+0x92>
      u8x8_cad_EndTransfer(u8x8);
 80052d8:	9801      	ldr	r0, [sp, #4]
 80052da:	f7ff fed9 	bl	8005090 <u8x8_cad_EndTransfer>
  return 1;
 80052de:	2001      	movs	r0, #1
      break;
 80052e0:	e7ad      	b.n	800523e <u8x8_d_st7920_common+0x2e>
 80052e2:	46c0      	nop			; (mov r8, r8)
 80052e4:	080074b8 	.word	0x080074b8
 80052e8:	080074cc 	.word	0x080074cc
 80052ec:	080074d4 	.word	0x080074d4

080052f0 <u8x8_d_st7920_128x64>:
  }
  return 1;
}

uint8_t u8x8_d_st7920_128x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80052f0:	b510      	push	{r4, lr}
  switch(msg)
 80052f2:	2909      	cmp	r1, #9
 80052f4:	d002      	beq.n	80052fc <u8x8_d_st7920_128x64+0xc>
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7920_128x64_display_info);
      break;
    default:
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
 80052f6:	f7ff ff8b 	bl	8005210 <u8x8_d_st7920_common>
  }
  return 1;
}
 80052fa:	bd10      	pop	{r4, pc}
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7920_128x64_display_info);
 80052fc:	4902      	ldr	r1, [pc, #8]	; (8005308 <u8x8_d_st7920_128x64+0x18>)
 80052fe:	f000 f805 	bl	800530c <u8x8_d_helper_display_setup_memory>
  return 1;
 8005302:	2001      	movs	r0, #1
 8005304:	e7f9      	b.n	80052fa <u8x8_d_st7920_128x64+0xa>
 8005306:	46c0      	nop			; (mov r8, r8)
 8005308:	080074e0 	.word	0x080074e0

0800530c <u8x8_d_helper_display_setup_memory>:
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800530c:	6001      	str	r1, [r0, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800530e:	7c8a      	ldrb	r2, [r1, #18]
 8005310:	2322      	movs	r3, #34	; 0x22
 8005312:	54c2      	strb	r2, [r0, r3]
}
 8005314:	4770      	bx	lr

08005316 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8005316:	b570      	push	{r4, r5, r6, lr}
 8005318:	0004      	movs	r4, r0
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 800531a:	2300      	movs	r3, #0
 800531c:	2200      	movs	r2, #0
 800531e:	2128      	movs	r1, #40	; 0x28
 8005320:	6945      	ldr	r5, [r0, #20]
 8005322:	47a8      	blx	r5
      u8x8_cad_Init(u8x8);
 8005324:	2300      	movs	r3, #0
 8005326:	2200      	movs	r2, #0
 8005328:	2114      	movs	r1, #20
 800532a:	0020      	movs	r0, r4
 800532c:	68e5      	ldr	r5, [r4, #12]
 800532e:	47a8      	blx	r5

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8005330:	2201      	movs	r2, #1
 8005332:	214b      	movs	r1, #75	; 0x4b
 8005334:	0020      	movs	r0, r4
 8005336:	f000 f841 	bl	80053bc <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800533a:	6823      	ldr	r3, [r4, #0]
 800533c:	791a      	ldrb	r2, [r3, #4]
 800533e:	2129      	movs	r1, #41	; 0x29
 8005340:	0020      	movs	r0, r4
 8005342:	f000 f83b 	bl	80053bc <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8005346:	2200      	movs	r2, #0
 8005348:	214b      	movs	r1, #75	; 0x4b
 800534a:	0020      	movs	r0, r4
 800534c:	f000 f836 	bl	80053bc <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8005350:	6823      	ldr	r3, [r4, #0]
 8005352:	791a      	ldrb	r2, [r3, #4]
 8005354:	2129      	movs	r1, #41	; 0x29
 8005356:	0020      	movs	r0, r4
 8005358:	f000 f830 	bl	80053bc <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 800535c:	2201      	movs	r2, #1
 800535e:	214b      	movs	r1, #75	; 0x4b
 8005360:	0020      	movs	r0, r4
 8005362:	f000 f82b 	bl	80053bc <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8005366:	6823      	ldr	r3, [r4, #0]
 8005368:	795a      	ldrb	r2, [r3, #5]
 800536a:	2129      	movs	r1, #41	; 0x29
 800536c:	0020      	movs	r0, r4
 800536e:	f000 f825 	bl	80053bc <u8x8_gpio_call>
}    
 8005372:	bd70      	pop	{r4, r5, r6, pc}

08005374 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8005374:	b510      	push	{r4, lr}
 8005376:	b082      	sub	sp, #8
  u8x8_tile_t tile;
  tile.x_pos = x;
 8005378:	466c      	mov	r4, sp
 800537a:	7161      	strb	r1, [r4, #5]
  tile.y_pos = y;
 800537c:	71a2      	strb	r2, [r4, #6]
  tile.cnt = cnt;
 800537e:	7123      	strb	r3, [r4, #4]
  tile.tile_ptr = tile_ptr;
 8005380:	9b04      	ldr	r3, [sp, #16]
 8005382:	9300      	str	r3, [sp, #0]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8005384:	6884      	ldr	r4, [r0, #8]
 8005386:	466b      	mov	r3, sp
 8005388:	2201      	movs	r2, #1
 800538a:	210f      	movs	r1, #15
 800538c:	47a0      	blx	r4
}
 800538e:	b002      	add	sp, #8
 8005390:	bd10      	pop	{r4, pc}

08005392 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8005392:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8005394:	6884      	ldr	r4, [r0, #8]
 8005396:	2300      	movs	r3, #0
 8005398:	2200      	movs	r2, #0
 800539a:	2109      	movs	r1, #9
 800539c:	47a0      	blx	r4
}
 800539e:	bd10      	pop	{r4, pc}

080053a0 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 80053a0:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 80053a2:	6884      	ldr	r4, [r0, #8]
 80053a4:	2300      	movs	r3, #0
 80053a6:	2200      	movs	r2, #0
 80053a8:	210a      	movs	r1, #10
 80053aa:	47a0      	blx	r4
}
 80053ac:	bd10      	pop	{r4, pc}

080053ae <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80053ae:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80053b0:	6884      	ldr	r4, [r0, #8]
 80053b2:	2300      	movs	r3, #0
 80053b4:	2200      	movs	r2, #0
 80053b6:	2110      	movs	r1, #16
 80053b8:	47a0      	blx	r4
}
 80053ba:	bd10      	pop	{r4, pc}

080053bc <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80053bc:	b510      	push	{r4, lr}
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80053be:	6944      	ldr	r4, [r0, #20]
 80053c0:	2300      	movs	r3, #0
 80053c2:	47a0      	blx	r4
}
 80053c4:	bd10      	pop	{r4, pc}

080053c6 <u8x8_dummy_cb>:
/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
}
 80053c6:	2000      	movs	r0, #0
 80053c8:	4770      	bx	lr
	...

080053cc <u8x8_SetupDefaults>:
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
    u8x8->display_info = NULL;
 80053cc:	2300      	movs	r3, #0
 80053ce:	6003      	str	r3, [r0, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 80053d0:	4a08      	ldr	r2, [pc, #32]	; (80053f4 <u8x8_SetupDefaults+0x28>)
 80053d2:	6082      	str	r2, [r0, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 80053d4:	60c2      	str	r2, [r0, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 80053d6:	6102      	str	r2, [r0, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 80053d8:	6142      	str	r2, [r0, #20]
    u8x8->is_font_inverse_mode = 0;
 80053da:	2223      	movs	r2, #35	; 0x23
 80053dc:	5483      	strb	r3, [r0, r2]
    u8x8->device_address = 0;
 80053de:	3203      	adds	r2, #3
 80053e0:	5483      	strb	r3, [r0, r2]
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 80053e2:	3201      	adds	r2, #1
 80053e4:	5483      	strb	r3, [r0, r2]
    u8x8->bus_clock = 0;		/* issue 769 */
 80053e6:	6183      	str	r3, [r0, #24]
    u8x8->i2c_address = 255;
 80053e8:	33ff      	adds	r3, #255	; 0xff
 80053ea:	3a03      	subs	r2, #3
 80053ec:	5483      	strb	r3, [r0, r2]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 80053ee:	3205      	adds	r2, #5
 80053f0:	5483      	strb	r3, [r0, r2]
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 80053f2:	4770      	bx	lr
 80053f4:	080053c7 	.word	0x080053c7

080053f8 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80053f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053fa:	0004      	movs	r4, r0
 80053fc:	000f      	movs	r7, r1
 80053fe:	0016      	movs	r6, r2
 8005400:	001d      	movs	r5, r3
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8005402:	f7ff ffe3 	bl	80053cc <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8005406:	60a7      	str	r7, [r4, #8]
  u8x8->cad_cb = cad_cb;
 8005408:	60e6      	str	r6, [r4, #12]
  u8x8->byte_cb = byte_cb;
 800540a:	6125      	str	r5, [r4, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800540c:	9b06      	ldr	r3, [sp, #24]
 800540e:	6163      	str	r3, [r4, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8005410:	0020      	movs	r0, r4
 8005412:	f7ff ffbe 	bl	8005392 <u8x8_SetupMemory>
}
 8005416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005418 <__libc_init_array>:
 8005418:	b570      	push	{r4, r5, r6, lr}
 800541a:	2600      	movs	r6, #0
 800541c:	4d0c      	ldr	r5, [pc, #48]	; (8005450 <__libc_init_array+0x38>)
 800541e:	4c0d      	ldr	r4, [pc, #52]	; (8005454 <__libc_init_array+0x3c>)
 8005420:	1b64      	subs	r4, r4, r5
 8005422:	10a4      	asrs	r4, r4, #2
 8005424:	42a6      	cmp	r6, r4
 8005426:	d109      	bne.n	800543c <__libc_init_array+0x24>
 8005428:	2600      	movs	r6, #0
 800542a:	f000 f869 	bl	8005500 <_init>
 800542e:	4d0a      	ldr	r5, [pc, #40]	; (8005458 <__libc_init_array+0x40>)
 8005430:	4c0a      	ldr	r4, [pc, #40]	; (800545c <__libc_init_array+0x44>)
 8005432:	1b64      	subs	r4, r4, r5
 8005434:	10a4      	asrs	r4, r4, #2
 8005436:	42a6      	cmp	r6, r4
 8005438:	d105      	bne.n	8005446 <__libc_init_array+0x2e>
 800543a:	bd70      	pop	{r4, r5, r6, pc}
 800543c:	00b3      	lsls	r3, r6, #2
 800543e:	58eb      	ldr	r3, [r5, r3]
 8005440:	4798      	blx	r3
 8005442:	3601      	adds	r6, #1
 8005444:	e7ee      	b.n	8005424 <__libc_init_array+0xc>
 8005446:	00b3      	lsls	r3, r6, #2
 8005448:	58eb      	ldr	r3, [r5, r3]
 800544a:	4798      	blx	r3
 800544c:	3601      	adds	r6, #1
 800544e:	e7f2      	b.n	8005436 <__libc_init_array+0x1e>
 8005450:	08007520 	.word	0x08007520
 8005454:	08007520 	.word	0x08007520
 8005458:	08007520 	.word	0x08007520
 800545c:	08007524 	.word	0x08007524

08005460 <memset>:
 8005460:	0003      	movs	r3, r0
 8005462:	1882      	adds	r2, r0, r2
 8005464:	4293      	cmp	r3, r2
 8005466:	d100      	bne.n	800546a <memset+0xa>
 8005468:	4770      	bx	lr
 800546a:	7019      	strb	r1, [r3, #0]
 800546c:	3301      	adds	r3, #1
 800546e:	e7f9      	b.n	8005464 <memset+0x4>

08005470 <__utoa>:
 8005470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005472:	0017      	movs	r7, r2
 8005474:	b08f      	sub	sp, #60	; 0x3c
 8005476:	2225      	movs	r2, #37	; 0x25
 8005478:	0006      	movs	r6, r0
 800547a:	000d      	movs	r5, r1
 800547c:	a804      	add	r0, sp, #16
 800547e:	4918      	ldr	r1, [pc, #96]	; (80054e0 <__utoa+0x70>)
 8005480:	f000 f834 	bl	80054ec <memcpy>
 8005484:	aa04      	add	r2, sp, #16
 8005486:	1ebb      	subs	r3, r7, #2
 8005488:	2400      	movs	r4, #0
 800548a:	9203      	str	r2, [sp, #12]
 800548c:	2b22      	cmp	r3, #34	; 0x22
 800548e:	d905      	bls.n	800549c <__utoa+0x2c>
 8005490:	702c      	strb	r4, [r5, #0]
 8005492:	0025      	movs	r5, r4
 8005494:	0028      	movs	r0, r5
 8005496:	b00f      	add	sp, #60	; 0x3c
 8005498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800549a:	9c01      	ldr	r4, [sp, #4]
 800549c:	1c63      	adds	r3, r4, #1
 800549e:	9301      	str	r3, [sp, #4]
 80054a0:	18eb      	adds	r3, r5, r3
 80054a2:	9300      	str	r3, [sp, #0]
 80054a4:	0030      	movs	r0, r6
 80054a6:	3b01      	subs	r3, #1
 80054a8:	0039      	movs	r1, r7
 80054aa:	9302      	str	r3, [sp, #8]
 80054ac:	f7fa feb2 	bl	8000214 <__aeabi_uidivmod>
 80054b0:	9b03      	ldr	r3, [sp, #12]
 80054b2:	9a02      	ldr	r2, [sp, #8]
 80054b4:	5c5b      	ldrb	r3, [r3, r1]
 80054b6:	0030      	movs	r0, r6
 80054b8:	7013      	strb	r3, [r2, #0]
 80054ba:	0039      	movs	r1, r7
 80054bc:	f7fa fe24 	bl	8000108 <__udivsi3>
 80054c0:	1e06      	subs	r6, r0, #0
 80054c2:	d1ea      	bne.n	800549a <__utoa+0x2a>
 80054c4:	9b00      	ldr	r3, [sp, #0]
 80054c6:	7018      	strb	r0, [r3, #0]
 80054c8:	002b      	movs	r3, r5
 80054ca:	1b5a      	subs	r2, r3, r5
 80054cc:	4294      	cmp	r4, r2
 80054ce:	dde1      	ble.n	8005494 <__utoa+0x24>
 80054d0:	781a      	ldrb	r2, [r3, #0]
 80054d2:	5d29      	ldrb	r1, [r5, r4]
 80054d4:	7019      	strb	r1, [r3, #0]
 80054d6:	552a      	strb	r2, [r5, r4]
 80054d8:	3301      	adds	r3, #1
 80054da:	3c01      	subs	r4, #1
 80054dc:	e7f5      	b.n	80054ca <__utoa+0x5a>
 80054de:	46c0      	nop			; (mov r8, r8)
 80054e0:	080074f8 	.word	0x080074f8

080054e4 <utoa>:
 80054e4:	b510      	push	{r4, lr}
 80054e6:	f7ff ffc3 	bl	8005470 <__utoa>
 80054ea:	bd10      	pop	{r4, pc}

080054ec <memcpy>:
 80054ec:	2300      	movs	r3, #0
 80054ee:	b510      	push	{r4, lr}
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d100      	bne.n	80054f6 <memcpy+0xa>
 80054f4:	bd10      	pop	{r4, pc}
 80054f6:	5ccc      	ldrb	r4, [r1, r3]
 80054f8:	54c4      	strb	r4, [r0, r3]
 80054fa:	3301      	adds	r3, #1
 80054fc:	e7f8      	b.n	80054f0 <memcpy+0x4>
	...

08005500 <_init>:
 8005500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005502:	46c0      	nop			; (mov r8, r8)
 8005504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005506:	bc08      	pop	{r3}
 8005508:	469e      	mov	lr, r3
 800550a:	4770      	bx	lr

0800550c <_fini>:
 800550c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800550e:	46c0      	nop			; (mov r8, r8)
 8005510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005512:	bc08      	pop	{r3}
 8005514:	469e      	mov	lr, r3
 8005516:	4770      	bx	lr
