!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A0	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t A0;          \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon26
A0	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t A0;    \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon24
A0	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t A0;            \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon25
A1	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t A1;          \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon26
A1	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t A1;$/;"	m	struct:__anon24
A1	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t A1;            \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon25
A1	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t A1;           \/**< The derived gain A1 = -Kp - 2Kd | Kd.*\/$/;"	m	struct:__anon24
A1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t A1;                                      \/**< I2C Address Register 1, offset: 0x0 *\/$/;"	m	struct:I2C_MemMap
A1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t A1;                                      \/**< I2C Address Register 1, offset: 0x0 *\/$/;"	m	struct:I2C_MemMap
A1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t A1;                                      \/**< I2C Address Register 1, offset: 0x0 *\/$/;"	m	struct:I2C_MemMap
A1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t A1;                                      \/**< I2C Address Register 1, offset: 0x0 *\/$/;"	m	struct:I2C_MemMap
A2	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t A2;          \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon26
A2	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t A2;$/;"	m	struct:__anon24
A2	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t A2;            \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon25
A2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t A2;                                      \/**< I2C Address Register 2, offset: 0x9 *\/$/;"	m	struct:I2C_MemMap
A2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t A2;                                      \/**< I2C Address Register 2, offset: 0x9 *\/$/;"	m	struct:I2C_MemMap
A2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t A2;                                      \/**< I2C Address Register 2, offset: 0x9 *\/$/;"	m	struct:I2C_MemMap
A2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t A2;                                      \/**< I2C Address Register 2, offset: 0x9 *\/$/;"	m	struct:I2C_MemMap
ACPR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon108
ACPR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon126
ACPR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon158
ACTLR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon103
ACTLR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon121
ACTLR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon140
ACTLR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t ACTLR;                                  \/**< Auxiliary Control Register,, offset: 0x8 *\/$/;"	m	struct:SCB_MemMap
ACTLR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t ACTLR;                                  \/**< Auxiliary Control Register,, offset: 0x8 *\/$/;"	m	struct:SCB_MemMap
ACTLR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t ACTLR;                                  \/**< Auxiliary Control Register,, offset: 0x8 *\/$/;"	m	struct:SCB_MemMap
ACTLR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t ACTLR;                                  \/**< Auxiliary Control Register,, offset: 0x8 *\/$/;"	m	struct:SCB_MemMap
ADC0	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0 = 0,$/;"	e	enum:_ADC_x_
ADC0_0	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_0  = ADC0_0_PTE20,$/;"	e	enum:_ADCx_PT_
ADC0_0_PTE20	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_0_PTE20  = ( ADC_PORTxn_RE(PTE20) | ADC_x_RE(ADC0) | ADC_n_RE(0)  ),$/;"	e	enum:_ADCx_PT_
ADC0_11	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_11 = ADC0_11_PTC2,$/;"	e	enum:_ADCx_PT_
ADC0_11_PTC2	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_11_PTC2  = ( ADC_PORTxn_RE(PTC2)  | ADC_x_RE(ADC0) | ADC_n_RE(11) ),$/;"	e	enum:_ADCx_PT_
ADC0_12	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_12 = ADC0_12_PTB2,$/;"	e	enum:_ADCx_PT_
ADC0_12_PTB2	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_12_PTB2  = ( ADC_PORTxn_RE(PTB2)  | ADC_x_RE(ADC0) | ADC_n_RE(12) ),$/;"	e	enum:_ADCx_PT_
ADC0_13	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_13 = ADC0_13_PTB3,$/;"	e	enum:_ADCx_PT_
ADC0_13_PTB3	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_13_PTB3  = ( ADC_PORTxn_RE(PTB3)  | ADC_x_RE(ADC0) | ADC_n_RE(13) ),$/;"	e	enum:_ADCx_PT_
ADC0_14	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_14 = ADC0_14_PTC0,$/;"	e	enum:_ADCx_PT_
ADC0_14_PTC0	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_14_PTC0  = ( ADC_PORTxn_RE(PTC0)  | ADC_x_RE(ADC0) | ADC_n_RE(14) ),$/;"	e	enum:_ADCx_PT_
ADC0_15	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_15 = ADC0_15_PTC1,$/;"	e	enum:_ADCx_PT_
ADC0_15_PTC1	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_15_PTC1  = ( ADC_PORTxn_RE(PTC1)  | ADC_x_RE(ADC0) | ADC_n_RE(15) ),$/;"	e	enum:_ADCx_PT_
ADC0_23	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_23 = ADC0_23_PTE30,$/;"	e	enum:_ADCx_PT_
ADC0_23_PTE30	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_23_PTE30 = ( ADC_PORTxn_RE(PTE30) | ADC_x_RE(ADC0) | ADC_n_RE(23) ),$/;"	e	enum:_ADCx_PT_
ADC0_3	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_3  = ADC0_3_PTE22,$/;"	e	enum:_ADCx_PT_
ADC0_3_PTE22	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_3_PTE22  = ( ADC_PORTxn_RE(PTE22) | ADC_x_RE(ADC0) | ADC_n_RE(3)  ),$/;"	e	enum:_ADCx_PT_
ADC0_4	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_4  = ADC0_4a_PTE21,$/;"	e	enum:_ADCx_PT_
ADC0_4a_PTE21	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_4a_PTE21  = ( ADC_PORTxn_RE(PTE21) | ADC_x_RE(ADC0) | ADC_n_RE(4)  ),$/;"	e	enum:_ADCx_PT_
ADC0_7	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_7  = ADC0_7a_PTE23,$/;"	e	enum:_ADCx_PT_
ADC0_7a_PTE23	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_7a_PTE23  = ( ADC_PORTxn_RE(PTE23) | ADC_x_RE(ADC0) | ADC_n_RE(7)  ),$/;"	e	enum:_ADCx_PT_
ADC0_8	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_8  = ADC0_8_PTB0,$/;"	e	enum:_ADCx_PT_
ADC0_8_PTB0	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_8_PTB0   = ( ADC_PORTxn_RE(PTB0)  | ADC_x_RE(ADC0) | ADC_n_RE(8)  ),$/;"	e	enum:_ADCx_PT_
ADC0_9	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_9  = ADC0_9_PTB1,$/;"	e	enum:_ADCx_PT_
ADC0_9_PTB1	.\Sources\Chip_driver\ADC\adc.h	/^    ADC0_9_PTB1   = ( ADC_PORTxn_RE(PTB1)  | ADC_x_RE(ADC0) | ADC_n_RE(9)  ),$/;"	e	enum:_ADCx_PT_
ADC0_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	360;"	d
ADC0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	414;"	d
ADC0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	414;"	d
ADC0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	407;"	d
ADC0_CFG1	.\Sources\Chip_start\Header\MKL24Z4.h	378;"	d
ADC0_CFG1	.\Sources\Chip_start\Header\MKL25Z4.h	432;"	d
ADC0_CFG1	.\Sources\Chip_start\Header\MKL26Z4.h	432;"	d
ADC0_CFG1	.\Sources\Chip_start\Header\MKL46Z4.h	425;"	d
ADC0_CFG2	.\Sources\Chip_start\Header\MKL24Z4.h	379;"	d
ADC0_CFG2	.\Sources\Chip_start\Header\MKL25Z4.h	433;"	d
ADC0_CFG2	.\Sources\Chip_start\Header\MKL26Z4.h	433;"	d
ADC0_CFG2	.\Sources\Chip_start\Header\MKL46Z4.h	426;"	d
ADC0_CLM0	.\Sources\Chip_start\Header\MKL25Z4.h	456;"	d
ADC0_CLM0	.\Sources\Chip_start\Header\MKL26Z4.h	456;"	d
ADC0_CLM0	.\Sources\Chip_start\Header\MKL46Z4.h	449;"	d
ADC0_CLM1	.\Sources\Chip_start\Header\MKL25Z4.h	455;"	d
ADC0_CLM1	.\Sources\Chip_start\Header\MKL26Z4.h	455;"	d
ADC0_CLM1	.\Sources\Chip_start\Header\MKL46Z4.h	448;"	d
ADC0_CLM2	.\Sources\Chip_start\Header\MKL25Z4.h	454;"	d
ADC0_CLM2	.\Sources\Chip_start\Header\MKL26Z4.h	454;"	d
ADC0_CLM2	.\Sources\Chip_start\Header\MKL46Z4.h	447;"	d
ADC0_CLM3	.\Sources\Chip_start\Header\MKL25Z4.h	453;"	d
ADC0_CLM3	.\Sources\Chip_start\Header\MKL26Z4.h	453;"	d
ADC0_CLM3	.\Sources\Chip_start\Header\MKL46Z4.h	446;"	d
ADC0_CLM4	.\Sources\Chip_start\Header\MKL25Z4.h	452;"	d
ADC0_CLM4	.\Sources\Chip_start\Header\MKL26Z4.h	452;"	d
ADC0_CLM4	.\Sources\Chip_start\Header\MKL46Z4.h	445;"	d
ADC0_CLMD	.\Sources\Chip_start\Header\MKL25Z4.h	450;"	d
ADC0_CLMD	.\Sources\Chip_start\Header\MKL26Z4.h	450;"	d
ADC0_CLMD	.\Sources\Chip_start\Header\MKL46Z4.h	443;"	d
ADC0_CLMS	.\Sources\Chip_start\Header\MKL25Z4.h	451;"	d
ADC0_CLMS	.\Sources\Chip_start\Header\MKL26Z4.h	451;"	d
ADC0_CLMS	.\Sources\Chip_start\Header\MKL46Z4.h	444;"	d
ADC0_CLP0	.\Sources\Chip_start\Header\MKL24Z4.h	394;"	d
ADC0_CLP0	.\Sources\Chip_start\Header\MKL25Z4.h	449;"	d
ADC0_CLP0	.\Sources\Chip_start\Header\MKL26Z4.h	449;"	d
ADC0_CLP0	.\Sources\Chip_start\Header\MKL46Z4.h	442;"	d
ADC0_CLP1	.\Sources\Chip_start\Header\MKL24Z4.h	393;"	d
ADC0_CLP1	.\Sources\Chip_start\Header\MKL25Z4.h	448;"	d
ADC0_CLP1	.\Sources\Chip_start\Header\MKL26Z4.h	448;"	d
ADC0_CLP1	.\Sources\Chip_start\Header\MKL46Z4.h	441;"	d
ADC0_CLP2	.\Sources\Chip_start\Header\MKL24Z4.h	392;"	d
ADC0_CLP2	.\Sources\Chip_start\Header\MKL25Z4.h	447;"	d
ADC0_CLP2	.\Sources\Chip_start\Header\MKL26Z4.h	447;"	d
ADC0_CLP2	.\Sources\Chip_start\Header\MKL46Z4.h	440;"	d
ADC0_CLP3	.\Sources\Chip_start\Header\MKL24Z4.h	391;"	d
ADC0_CLP3	.\Sources\Chip_start\Header\MKL25Z4.h	446;"	d
ADC0_CLP3	.\Sources\Chip_start\Header\MKL26Z4.h	446;"	d
ADC0_CLP3	.\Sources\Chip_start\Header\MKL46Z4.h	439;"	d
ADC0_CLP4	.\Sources\Chip_start\Header\MKL24Z4.h	390;"	d
ADC0_CLP4	.\Sources\Chip_start\Header\MKL25Z4.h	445;"	d
ADC0_CLP4	.\Sources\Chip_start\Header\MKL26Z4.h	445;"	d
ADC0_CLP4	.\Sources\Chip_start\Header\MKL46Z4.h	438;"	d
ADC0_CLPD	.\Sources\Chip_start\Header\MKL24Z4.h	388;"	d
ADC0_CLPD	.\Sources\Chip_start\Header\MKL25Z4.h	443;"	d
ADC0_CLPD	.\Sources\Chip_start\Header\MKL26Z4.h	443;"	d
ADC0_CLPD	.\Sources\Chip_start\Header\MKL46Z4.h	436;"	d
ADC0_CLPS	.\Sources\Chip_start\Header\MKL24Z4.h	389;"	d
ADC0_CLPS	.\Sources\Chip_start\Header\MKL25Z4.h	444;"	d
ADC0_CLPS	.\Sources\Chip_start\Header\MKL26Z4.h	444;"	d
ADC0_CLPS	.\Sources\Chip_start\Header\MKL46Z4.h	437;"	d
ADC0_CV1	.\Sources\Chip_start\Header\MKL24Z4.h	382;"	d
ADC0_CV1	.\Sources\Chip_start\Header\MKL25Z4.h	436;"	d
ADC0_CV1	.\Sources\Chip_start\Header\MKL26Z4.h	436;"	d
ADC0_CV1	.\Sources\Chip_start\Header\MKL46Z4.h	429;"	d
ADC0_CV2	.\Sources\Chip_start\Header\MKL24Z4.h	383;"	d
ADC0_CV2	.\Sources\Chip_start\Header\MKL25Z4.h	437;"	d
ADC0_CV2	.\Sources\Chip_start\Header\MKL26Z4.h	437;"	d
ADC0_CV2	.\Sources\Chip_start\Header\MKL46Z4.h	430;"	d
ADC0_IRQn	.\Sources\Chip_start\vectors.h	/^    ADC0_IRQn                    = 15,               \/**< ADC0 interrupt *\/$/;"	e	enum:IRQn
ADC0_MG	.\Sources\Chip_start\Header\MKL25Z4.h	442;"	d
ADC0_MG	.\Sources\Chip_start\Header\MKL26Z4.h	442;"	d
ADC0_MG	.\Sources\Chip_start\Header\MKL46Z4.h	435;"	d
ADC0_OFS	.\Sources\Chip_start\Header\MKL24Z4.h	386;"	d
ADC0_OFS	.\Sources\Chip_start\Header\MKL25Z4.h	440;"	d
ADC0_OFS	.\Sources\Chip_start\Header\MKL26Z4.h	440;"	d
ADC0_OFS	.\Sources\Chip_start\Header\MKL46Z4.h	433;"	d
ADC0_PG	.\Sources\Chip_start\Header\MKL24Z4.h	387;"	d
ADC0_PG	.\Sources\Chip_start\Header\MKL25Z4.h	441;"	d
ADC0_PG	.\Sources\Chip_start\Header\MKL26Z4.h	441;"	d
ADC0_PG	.\Sources\Chip_start\Header\MKL46Z4.h	434;"	d
ADC0_R	.\Sources\Chip_start\Header\MKL24Z4.h	398;"	d
ADC0_R	.\Sources\Chip_start\Header\MKL25Z4.h	460;"	d
ADC0_R	.\Sources\Chip_start\Header\MKL26Z4.h	460;"	d
ADC0_R	.\Sources\Chip_start\Header\MKL46Z4.h	453;"	d
ADC0_RA	.\Sources\Chip_start\Header\MKL24Z4.h	380;"	d
ADC0_RA	.\Sources\Chip_start\Header\MKL25Z4.h	434;"	d
ADC0_RA	.\Sources\Chip_start\Header\MKL26Z4.h	434;"	d
ADC0_RA	.\Sources\Chip_start\Header\MKL46Z4.h	427;"	d
ADC0_RB	.\Sources\Chip_start\Header\MKL24Z4.h	381;"	d
ADC0_RB	.\Sources\Chip_start\Header\MKL25Z4.h	435;"	d
ADC0_RB	.\Sources\Chip_start\Header\MKL26Z4.h	435;"	d
ADC0_RB	.\Sources\Chip_start\Header\MKL46Z4.h	428;"	d
ADC0_SC1	.\Sources\Chip_start\Header\MKL24Z4.h	397;"	d
ADC0_SC1	.\Sources\Chip_start\Header\MKL25Z4.h	459;"	d
ADC0_SC1	.\Sources\Chip_start\Header\MKL26Z4.h	459;"	d
ADC0_SC1	.\Sources\Chip_start\Header\MKL46Z4.h	452;"	d
ADC0_SC1A	.\Sources\Chip_start\Header\MKL24Z4.h	376;"	d
ADC0_SC1A	.\Sources\Chip_start\Header\MKL25Z4.h	430;"	d
ADC0_SC1A	.\Sources\Chip_start\Header\MKL26Z4.h	430;"	d
ADC0_SC1A	.\Sources\Chip_start\Header\MKL46Z4.h	423;"	d
ADC0_SC1B	.\Sources\Chip_start\Header\MKL24Z4.h	377;"	d
ADC0_SC1B	.\Sources\Chip_start\Header\MKL25Z4.h	431;"	d
ADC0_SC1B	.\Sources\Chip_start\Header\MKL26Z4.h	431;"	d
ADC0_SC1B	.\Sources\Chip_start\Header\MKL46Z4.h	424;"	d
ADC0_SC2	.\Sources\Chip_start\Header\MKL24Z4.h	384;"	d
ADC0_SC2	.\Sources\Chip_start\Header\MKL25Z4.h	438;"	d
ADC0_SC2	.\Sources\Chip_start\Header\MKL26Z4.h	438;"	d
ADC0_SC2	.\Sources\Chip_start\Header\MKL46Z4.h	431;"	d
ADC0_SC3	.\Sources\Chip_start\Header\MKL24Z4.h	385;"	d
ADC0_SC3	.\Sources\Chip_start\Header\MKL25Z4.h	439;"	d
ADC0_SC3	.\Sources\Chip_start\Header\MKL26Z4.h	439;"	d
ADC0_SC3	.\Sources\Chip_start\Header\MKL46Z4.h	432;"	d
ADC_ADICLK_TypeDef	.\Sources\Chip_driver\ADC\adc.h	/^} ADC_ADICLK_TypeDef;$/;"	t	typeref:enum:_ADC_ADICLK_
ADC_ADIV_TypeDef	.\Sources\Chip_driver\ADC\adc.h	/^} ADC_ADIV_TypeDef;$/;"	t	typeref:enum:_ADC_ADIV_
ADC_ADLSMP_GET	.\Sources\Chip_driver\ADC\adc.h	128;"	d
ADC_ADLSMP_MASK	.\Sources\Chip_driver\ADC\adc.h	125;"	d
ADC_ADLSMP_RE	.\Sources\Chip_driver\ADC\adc.h	127;"	d
ADC_ADLSMP_SHIFT	.\Sources\Chip_driver\ADC\adc.h	126;"	d
ADC_ADLSTS_GET	.\Sources\Chip_driver\ADC\adc.h	133;"	d
ADC_ADLSTS_MASK	.\Sources\Chip_driver\ADC\adc.h	130;"	d
ADC_ADLSTS_RE	.\Sources\Chip_driver\ADC\adc.h	132;"	d
ADC_ADLSTS_SHIFT	.\Sources\Chip_driver\ADC\adc.h	131;"	d
ADC_ADSHC_TypeDef	.\Sources\Chip_driver\ADC\adc.h	/^} ADC_ADSHC_TypeDef;$/;"	t	typeref:enum:_ADC_ADSHC_
ADC_AVGSEN_GET	.\Sources\Chip_driver\ADC\adc.h	91;"	d
ADC_AVGSEN_MASK	.\Sources\Chip_driver\ADC\adc.h	88;"	d
ADC_AVGSEN_RE	.\Sources\Chip_driver\ADC\adc.h	90;"	d
ADC_AVGSEN_SHIFT	.\Sources\Chip_driver\ADC\adc.h	89;"	d
ADC_Average_TypeDef	.\Sources\Chip_driver\ADC\adc.h	/^} ADC_Average_TypeDef;$/;"	t	typeref:enum:_ADC_Average_
ADC_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	362;"	d
ADC_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	416;"	d
ADC_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	416;"	d
ADC_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	409;"	d
ADC_CFG1_ADICLK	.\Sources\Chip_start\Header\MKL24Z4.h	255;"	d
ADC_CFG1_ADICLK	.\Sources\Chip_start\Header\MKL25Z4.h	277;"	d
ADC_CFG1_ADICLK	.\Sources\Chip_start\Header\MKL26Z4.h	277;"	d
ADC_CFG1_ADICLK	.\Sources\Chip_start\Header\MKL46Z4.h	270;"	d
ADC_CFG1_ADICLK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	253;"	d
ADC_CFG1_ADICLK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	275;"	d
ADC_CFG1_ADICLK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	275;"	d
ADC_CFG1_ADICLK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	268;"	d
ADC_CFG1_ADICLK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	254;"	d
ADC_CFG1_ADICLK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	276;"	d
ADC_CFG1_ADICLK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	276;"	d
ADC_CFG1_ADICLK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	269;"	d
ADC_CFG1_ADIV	.\Sources\Chip_start\Header\MKL24Z4.h	263;"	d
ADC_CFG1_ADIV	.\Sources\Chip_start\Header\MKL25Z4.h	285;"	d
ADC_CFG1_ADIV	.\Sources\Chip_start\Header\MKL26Z4.h	285;"	d
ADC_CFG1_ADIV	.\Sources\Chip_start\Header\MKL46Z4.h	278;"	d
ADC_CFG1_ADIV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	261;"	d
ADC_CFG1_ADIV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	283;"	d
ADC_CFG1_ADIV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	283;"	d
ADC_CFG1_ADIV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	276;"	d
ADC_CFG1_ADIV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	262;"	d
ADC_CFG1_ADIV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	284;"	d
ADC_CFG1_ADIV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	284;"	d
ADC_CFG1_ADIV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	277;"	d
ADC_CFG1_ADLPC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	264;"	d
ADC_CFG1_ADLPC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	286;"	d
ADC_CFG1_ADLPC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	286;"	d
ADC_CFG1_ADLPC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	279;"	d
ADC_CFG1_ADLPC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	265;"	d
ADC_CFG1_ADLPC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	287;"	d
ADC_CFG1_ADLPC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	287;"	d
ADC_CFG1_ADLPC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	280;"	d
ADC_CFG1_ADLSMP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	259;"	d
ADC_CFG1_ADLSMP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	281;"	d
ADC_CFG1_ADLSMP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	281;"	d
ADC_CFG1_ADLSMP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	274;"	d
ADC_CFG1_ADLSMP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	260;"	d
ADC_CFG1_ADLSMP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	282;"	d
ADC_CFG1_ADLSMP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	282;"	d
ADC_CFG1_ADLSMP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	275;"	d
ADC_CFG1_MODE	.\Sources\Chip_start\Header\MKL24Z4.h	258;"	d
ADC_CFG1_MODE	.\Sources\Chip_start\Header\MKL25Z4.h	280;"	d
ADC_CFG1_MODE	.\Sources\Chip_start\Header\MKL26Z4.h	280;"	d
ADC_CFG1_MODE	.\Sources\Chip_start\Header\MKL46Z4.h	273;"	d
ADC_CFG1_MODE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	256;"	d
ADC_CFG1_MODE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	278;"	d
ADC_CFG1_MODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	278;"	d
ADC_CFG1_MODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	271;"	d
ADC_CFG1_MODE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	257;"	d
ADC_CFG1_MODE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	279;"	d
ADC_CFG1_MODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	279;"	d
ADC_CFG1_MODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	272;"	d
ADC_CFG1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	213;"	d
ADC_CFG1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	225;"	d
ADC_CFG1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	225;"	d
ADC_CFG1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	218;"	d
ADC_CFG2_ADACKEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	272;"	d
ADC_CFG2_ADACKEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	294;"	d
ADC_CFG2_ADACKEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	294;"	d
ADC_CFG2_ADACKEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	287;"	d
ADC_CFG2_ADACKEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	273;"	d
ADC_CFG2_ADACKEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	295;"	d
ADC_CFG2_ADACKEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	295;"	d
ADC_CFG2_ADACKEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	288;"	d
ADC_CFG2_ADHSC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	270;"	d
ADC_CFG2_ADHSC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	292;"	d
ADC_CFG2_ADHSC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	292;"	d
ADC_CFG2_ADHSC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	285;"	d
ADC_CFG2_ADHSC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	271;"	d
ADC_CFG2_ADHSC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	293;"	d
ADC_CFG2_ADHSC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	293;"	d
ADC_CFG2_ADHSC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	286;"	d
ADC_CFG2_ADLSTS	.\Sources\Chip_start\Header\MKL24Z4.h	269;"	d
ADC_CFG2_ADLSTS	.\Sources\Chip_start\Header\MKL25Z4.h	291;"	d
ADC_CFG2_ADLSTS	.\Sources\Chip_start\Header\MKL26Z4.h	291;"	d
ADC_CFG2_ADLSTS	.\Sources\Chip_start\Header\MKL46Z4.h	284;"	d
ADC_CFG2_ADLSTS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	267;"	d
ADC_CFG2_ADLSTS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	289;"	d
ADC_CFG2_ADLSTS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	289;"	d
ADC_CFG2_ADLSTS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	282;"	d
ADC_CFG2_ADLSTS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	268;"	d
ADC_CFG2_ADLSTS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	290;"	d
ADC_CFG2_ADLSTS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	290;"	d
ADC_CFG2_ADLSTS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	283;"	d
ADC_CFG2_MUXSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	274;"	d
ADC_CFG2_MUXSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	296;"	d
ADC_CFG2_MUXSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	296;"	d
ADC_CFG2_MUXSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	289;"	d
ADC_CFG2_MUXSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	275;"	d
ADC_CFG2_MUXSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	297;"	d
ADC_CFG2_MUXSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	297;"	d
ADC_CFG2_MUXSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	290;"	d
ADC_CFG2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	214;"	d
ADC_CFG2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	226;"	d
ADC_CFG2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	226;"	d
ADC_CFG2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	219;"	d
ADC_CIE_Disable	.\Sources\Chip_driver\ADC\adc.c	/^int ADC_CIE_Disable(ADCx_PT_TypeDef ADCx_PT)$/;"	f
ADC_CIE_Enable	.\Sources\Chip_driver\ADC\adc.c	/^int ADC_CIE_Enable(ADCx_PT_TypeDef ADCx_PT, ISR_CALLBACK adc_isr)$/;"	f
ADC_CLM0_CLM0	.\Sources\Chip_start\Header\MKL25Z4.h	405;"	d
ADC_CLM0_CLM0	.\Sources\Chip_start\Header\MKL26Z4.h	405;"	d
ADC_CLM0_CLM0	.\Sources\Chip_start\Header\MKL46Z4.h	398;"	d
ADC_CLM0_CLM0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	403;"	d
ADC_CLM0_CLM0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	403;"	d
ADC_CLM0_CLM0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	396;"	d
ADC_CLM0_CLM0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	404;"	d
ADC_CLM0_CLM0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	404;"	d
ADC_CLM0_CLM0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	397;"	d
ADC_CLM0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	248;"	d
ADC_CLM0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	248;"	d
ADC_CLM0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	241;"	d
ADC_CLM1_CLM1	.\Sources\Chip_start\Header\MKL25Z4.h	401;"	d
ADC_CLM1_CLM1	.\Sources\Chip_start\Header\MKL26Z4.h	401;"	d
ADC_CLM1_CLM1	.\Sources\Chip_start\Header\MKL46Z4.h	394;"	d
ADC_CLM1_CLM1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	399;"	d
ADC_CLM1_CLM1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	399;"	d
ADC_CLM1_CLM1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	392;"	d
ADC_CLM1_CLM1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	400;"	d
ADC_CLM1_CLM1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	400;"	d
ADC_CLM1_CLM1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	393;"	d
ADC_CLM1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	247;"	d
ADC_CLM1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	247;"	d
ADC_CLM1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	240;"	d
ADC_CLM2_CLM2	.\Sources\Chip_start\Header\MKL25Z4.h	397;"	d
ADC_CLM2_CLM2	.\Sources\Chip_start\Header\MKL26Z4.h	397;"	d
ADC_CLM2_CLM2	.\Sources\Chip_start\Header\MKL46Z4.h	390;"	d
ADC_CLM2_CLM2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	395;"	d
ADC_CLM2_CLM2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	395;"	d
ADC_CLM2_CLM2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	388;"	d
ADC_CLM2_CLM2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	396;"	d
ADC_CLM2_CLM2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	396;"	d
ADC_CLM2_CLM2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	389;"	d
ADC_CLM2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	246;"	d
ADC_CLM2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	246;"	d
ADC_CLM2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	239;"	d
ADC_CLM3_CLM3	.\Sources\Chip_start\Header\MKL25Z4.h	393;"	d
ADC_CLM3_CLM3	.\Sources\Chip_start\Header\MKL26Z4.h	393;"	d
ADC_CLM3_CLM3	.\Sources\Chip_start\Header\MKL46Z4.h	386;"	d
ADC_CLM3_CLM3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	391;"	d
ADC_CLM3_CLM3_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	391;"	d
ADC_CLM3_CLM3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	384;"	d
ADC_CLM3_CLM3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	392;"	d
ADC_CLM3_CLM3_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	392;"	d
ADC_CLM3_CLM3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	385;"	d
ADC_CLM3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	245;"	d
ADC_CLM3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	245;"	d
ADC_CLM3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	238;"	d
ADC_CLM4_CLM4	.\Sources\Chip_start\Header\MKL25Z4.h	389;"	d
ADC_CLM4_CLM4	.\Sources\Chip_start\Header\MKL26Z4.h	389;"	d
ADC_CLM4_CLM4	.\Sources\Chip_start\Header\MKL46Z4.h	382;"	d
ADC_CLM4_CLM4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	387;"	d
ADC_CLM4_CLM4_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	387;"	d
ADC_CLM4_CLM4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	380;"	d
ADC_CLM4_CLM4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	388;"	d
ADC_CLM4_CLM4_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	388;"	d
ADC_CLM4_CLM4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	381;"	d
ADC_CLM4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	244;"	d
ADC_CLM4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	244;"	d
ADC_CLM4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	237;"	d
ADC_CLMD_CLMD	.\Sources\Chip_start\Header\MKL25Z4.h	381;"	d
ADC_CLMD_CLMD	.\Sources\Chip_start\Header\MKL26Z4.h	381;"	d
ADC_CLMD_CLMD	.\Sources\Chip_start\Header\MKL46Z4.h	374;"	d
ADC_CLMD_CLMD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	379;"	d
ADC_CLMD_CLMD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	379;"	d
ADC_CLMD_CLMD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	372;"	d
ADC_CLMD_CLMD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	380;"	d
ADC_CLMD_CLMD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	380;"	d
ADC_CLMD_CLMD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	373;"	d
ADC_CLMD_REG	.\Sources\Chip_start\Header\MKL25Z4.h	242;"	d
ADC_CLMD_REG	.\Sources\Chip_start\Header\MKL26Z4.h	242;"	d
ADC_CLMD_REG	.\Sources\Chip_start\Header\MKL46Z4.h	235;"	d
ADC_CLMS_CLMS	.\Sources\Chip_start\Header\MKL25Z4.h	385;"	d
ADC_CLMS_CLMS	.\Sources\Chip_start\Header\MKL26Z4.h	385;"	d
ADC_CLMS_CLMS	.\Sources\Chip_start\Header\MKL46Z4.h	378;"	d
ADC_CLMS_CLMS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	383;"	d
ADC_CLMS_CLMS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	383;"	d
ADC_CLMS_CLMS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	376;"	d
ADC_CLMS_CLMS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	384;"	d
ADC_CLMS_CLMS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	384;"	d
ADC_CLMS_CLMS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	377;"	d
ADC_CLMS_REG	.\Sources\Chip_start\Header\MKL25Z4.h	243;"	d
ADC_CLMS_REG	.\Sources\Chip_start\Header\MKL26Z4.h	243;"	d
ADC_CLMS_REG	.\Sources\Chip_start\Header\MKL46Z4.h	236;"	d
ADC_CLP0_CLP0	.\Sources\Chip_start\Header\MKL24Z4.h	351;"	d
ADC_CLP0_CLP0	.\Sources\Chip_start\Header\MKL25Z4.h	377;"	d
ADC_CLP0_CLP0	.\Sources\Chip_start\Header\MKL26Z4.h	377;"	d
ADC_CLP0_CLP0	.\Sources\Chip_start\Header\MKL46Z4.h	370;"	d
ADC_CLP0_CLP0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	349;"	d
ADC_CLP0_CLP0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	375;"	d
ADC_CLP0_CLP0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	375;"	d
ADC_CLP0_CLP0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	368;"	d
ADC_CLP0_CLP0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	350;"	d
ADC_CLP0_CLP0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	376;"	d
ADC_CLP0_CLP0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	376;"	d
ADC_CLP0_CLP0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	369;"	d
ADC_CLP0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	228;"	d
ADC_CLP0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	241;"	d
ADC_CLP0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	241;"	d
ADC_CLP0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	234;"	d
ADC_CLP1_CLP1	.\Sources\Chip_start\Header\MKL24Z4.h	347;"	d
ADC_CLP1_CLP1	.\Sources\Chip_start\Header\MKL25Z4.h	373;"	d
ADC_CLP1_CLP1	.\Sources\Chip_start\Header\MKL26Z4.h	373;"	d
ADC_CLP1_CLP1	.\Sources\Chip_start\Header\MKL46Z4.h	366;"	d
ADC_CLP1_CLP1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	345;"	d
ADC_CLP1_CLP1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	371;"	d
ADC_CLP1_CLP1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	371;"	d
ADC_CLP1_CLP1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	364;"	d
ADC_CLP1_CLP1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	346;"	d
ADC_CLP1_CLP1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	372;"	d
ADC_CLP1_CLP1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	372;"	d
ADC_CLP1_CLP1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	365;"	d
ADC_CLP1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	227;"	d
ADC_CLP1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	240;"	d
ADC_CLP1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	240;"	d
ADC_CLP1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	233;"	d
ADC_CLP2_CLP2	.\Sources\Chip_start\Header\MKL24Z4.h	343;"	d
ADC_CLP2_CLP2	.\Sources\Chip_start\Header\MKL25Z4.h	369;"	d
ADC_CLP2_CLP2	.\Sources\Chip_start\Header\MKL26Z4.h	369;"	d
ADC_CLP2_CLP2	.\Sources\Chip_start\Header\MKL46Z4.h	362;"	d
ADC_CLP2_CLP2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	341;"	d
ADC_CLP2_CLP2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	367;"	d
ADC_CLP2_CLP2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	367;"	d
ADC_CLP2_CLP2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	360;"	d
ADC_CLP2_CLP2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	342;"	d
ADC_CLP2_CLP2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	368;"	d
ADC_CLP2_CLP2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	368;"	d
ADC_CLP2_CLP2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	361;"	d
ADC_CLP2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	226;"	d
ADC_CLP2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	239;"	d
ADC_CLP2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	239;"	d
ADC_CLP2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	232;"	d
ADC_CLP3_CLP3	.\Sources\Chip_start\Header\MKL24Z4.h	339;"	d
ADC_CLP3_CLP3	.\Sources\Chip_start\Header\MKL25Z4.h	365;"	d
ADC_CLP3_CLP3	.\Sources\Chip_start\Header\MKL26Z4.h	365;"	d
ADC_CLP3_CLP3	.\Sources\Chip_start\Header\MKL46Z4.h	358;"	d
ADC_CLP3_CLP3_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	337;"	d
ADC_CLP3_CLP3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	363;"	d
ADC_CLP3_CLP3_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	363;"	d
ADC_CLP3_CLP3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	356;"	d
ADC_CLP3_CLP3_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	338;"	d
ADC_CLP3_CLP3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	364;"	d
ADC_CLP3_CLP3_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	364;"	d
ADC_CLP3_CLP3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	357;"	d
ADC_CLP3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	225;"	d
ADC_CLP3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	238;"	d
ADC_CLP3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	238;"	d
ADC_CLP3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	231;"	d
ADC_CLP4_CLP4	.\Sources\Chip_start\Header\MKL24Z4.h	335;"	d
ADC_CLP4_CLP4	.\Sources\Chip_start\Header\MKL25Z4.h	361;"	d
ADC_CLP4_CLP4	.\Sources\Chip_start\Header\MKL26Z4.h	361;"	d
ADC_CLP4_CLP4	.\Sources\Chip_start\Header\MKL46Z4.h	354;"	d
ADC_CLP4_CLP4_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	333;"	d
ADC_CLP4_CLP4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	359;"	d
ADC_CLP4_CLP4_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	359;"	d
ADC_CLP4_CLP4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	352;"	d
ADC_CLP4_CLP4_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	334;"	d
ADC_CLP4_CLP4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	360;"	d
ADC_CLP4_CLP4_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	360;"	d
ADC_CLP4_CLP4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	353;"	d
ADC_CLP4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	224;"	d
ADC_CLP4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	237;"	d
ADC_CLP4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	237;"	d
ADC_CLP4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	230;"	d
ADC_CLPD_CLPD	.\Sources\Chip_start\Header\MKL24Z4.h	327;"	d
ADC_CLPD_CLPD	.\Sources\Chip_start\Header\MKL25Z4.h	353;"	d
ADC_CLPD_CLPD	.\Sources\Chip_start\Header\MKL26Z4.h	353;"	d
ADC_CLPD_CLPD	.\Sources\Chip_start\Header\MKL46Z4.h	346;"	d
ADC_CLPD_CLPD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	325;"	d
ADC_CLPD_CLPD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	351;"	d
ADC_CLPD_CLPD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	351;"	d
ADC_CLPD_CLPD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	344;"	d
ADC_CLPD_CLPD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	326;"	d
ADC_CLPD_CLPD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	352;"	d
ADC_CLPD_CLPD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	352;"	d
ADC_CLPD_CLPD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	345;"	d
ADC_CLPD_REG	.\Sources\Chip_start\Header\MKL24Z4.h	222;"	d
ADC_CLPD_REG	.\Sources\Chip_start\Header\MKL25Z4.h	235;"	d
ADC_CLPD_REG	.\Sources\Chip_start\Header\MKL26Z4.h	235;"	d
ADC_CLPD_REG	.\Sources\Chip_start\Header\MKL46Z4.h	228;"	d
ADC_CLPS_CLPS	.\Sources\Chip_start\Header\MKL24Z4.h	331;"	d
ADC_CLPS_CLPS	.\Sources\Chip_start\Header\MKL25Z4.h	357;"	d
ADC_CLPS_CLPS	.\Sources\Chip_start\Header\MKL26Z4.h	357;"	d
ADC_CLPS_CLPS	.\Sources\Chip_start\Header\MKL46Z4.h	350;"	d
ADC_CLPS_CLPS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	329;"	d
ADC_CLPS_CLPS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	355;"	d
ADC_CLPS_CLPS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	355;"	d
ADC_CLPS_CLPS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	348;"	d
ADC_CLPS_CLPS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	330;"	d
ADC_CLPS_CLPS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	356;"	d
ADC_CLPS_CLPS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	356;"	d
ADC_CLPS_CLPS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	349;"	d
ADC_CLPS_REG	.\Sources\Chip_start\Header\MKL24Z4.h	223;"	d
ADC_CLPS_REG	.\Sources\Chip_start\Header\MKL25Z4.h	236;"	d
ADC_CLPS_REG	.\Sources\Chip_start\Header\MKL26Z4.h	236;"	d
ADC_CLPS_REG	.\Sources\Chip_start\Header\MKL46Z4.h	229;"	d
ADC_CV1_CV	.\Sources\Chip_start\Header\MKL24Z4.h	283;"	d
ADC_CV1_CV	.\Sources\Chip_start\Header\MKL25Z4.h	305;"	d
ADC_CV1_CV	.\Sources\Chip_start\Header\MKL26Z4.h	305;"	d
ADC_CV1_CV	.\Sources\Chip_start\Header\MKL46Z4.h	298;"	d
ADC_CV1_CV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	281;"	d
ADC_CV1_CV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	303;"	d
ADC_CV1_CV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	303;"	d
ADC_CV1_CV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	296;"	d
ADC_CV1_CV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	282;"	d
ADC_CV1_CV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	304;"	d
ADC_CV1_CV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	304;"	d
ADC_CV1_CV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	297;"	d
ADC_CV1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	216;"	d
ADC_CV1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	228;"	d
ADC_CV1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	228;"	d
ADC_CV1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	221;"	d
ADC_CV2_CV	.\Sources\Chip_start\Header\MKL24Z4.h	287;"	d
ADC_CV2_CV	.\Sources\Chip_start\Header\MKL25Z4.h	309;"	d
ADC_CV2_CV	.\Sources\Chip_start\Header\MKL26Z4.h	309;"	d
ADC_CV2_CV	.\Sources\Chip_start\Header\MKL46Z4.h	302;"	d
ADC_CV2_CV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	285;"	d
ADC_CV2_CV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	307;"	d
ADC_CV2_CV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	307;"	d
ADC_CV2_CV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	300;"	d
ADC_CV2_CV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	286;"	d
ADC_CV2_CV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	308;"	d
ADC_CV2_CV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	308;"	d
ADC_CV2_CV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	301;"	d
ADC_CV2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	217;"	d
ADC_CV2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	229;"	d
ADC_CV2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	229;"	d
ADC_CV2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	222;"	d
ADC_DEV_NUM	.\Sources\Chip_driver\ADC\adc.c	9;"	d	file:
ADC_DMA_Disable	.\Sources\Chip_driver\ADC\adc.c	/^void ADC_DMA_Disable(ADC_x_TypeDef ADC_x)$/;"	f
ADC_DMA_Enable	.\Sources\Chip_driver\ADC\adc.c	/^void ADC_DMA_Enable(ADC_x_TypeDef ADC_x)$/;"	f
ADC_DT	.\Sources\Chip_driver\ADC\adc.h	/^    ADC_DT = ADC_SWT,$/;"	e	enum:_ADC_Trigger
ADC_Disable	.\Sources\Chip_driver\ADC\adc.c	/^int ADC_Disable(ADC_x_TypeDef ADC_x)$/;"	f
ADC_Get	.\Sources\Chip_driver\ADC\adc.c	/^int ADC_Get(ADCx_PT_TypeDef ADCx_PT, short *ADCVal)$/;"	f
ADC_HWT	.\Sources\Chip_driver\ADC\adc.h	/^    ADC_HWT = 1,$/;"	e	enum:_ADC_Trigger
ADC_HW_AVGS_GET	.\Sources\Chip_driver\ADC\adc.h	96;"	d
ADC_HW_AVGS_MASK	.\Sources\Chip_driver\ADC\adc.h	93;"	d
ADC_HW_AVGS_RE	.\Sources\Chip_driver\ADC\adc.h	95;"	d
ADC_HW_AVGS_SHIFT	.\Sources\Chip_driver\ADC\adc.h	94;"	d
ADC_IRQHandler	.\Sources\Chip_driver\ADC\adc.c	/^void ADC_IRQHandler(void)$/;"	f
ADC_ISR	.\Sources\Chip_driver\ADC\adc.c	/^volatile static ISR_CALLBACK ADC_ISR[ADC_DEV_NUM];$/;"	v	file:
ADC_Init	.\Sources\Chip_driver\ADC\adc.c	/^int ADC_Init(ADC_x_TypeDef ADC_x, ADC_Struct_TypeDef *ADC_Struct)$/;"	f
ADC_LSMP_LSTS_TypeDef	.\Sources\Chip_driver\ADC\adc.h	/^} ADC_LSMP_LSTS_TypeDef;$/;"	t	typeref:enum:_ADC_LSMP_LSTS_
ADC_MG_MG	.\Sources\Chip_start\Header\MKL25Z4.h	349;"	d
ADC_MG_MG	.\Sources\Chip_start\Header\MKL26Z4.h	349;"	d
ADC_MG_MG	.\Sources\Chip_start\Header\MKL46Z4.h	342;"	d
ADC_MG_MG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	347;"	d
ADC_MG_MG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	347;"	d
ADC_MG_MG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	340;"	d
ADC_MG_MG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	348;"	d
ADC_MG_MG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	348;"	d
ADC_MG_MG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	341;"	d
ADC_MG_REG	.\Sources\Chip_start\Header\MKL25Z4.h	234;"	d
ADC_MG_REG	.\Sources\Chip_start\Header\MKL26Z4.h	234;"	d
ADC_MG_REG	.\Sources\Chip_start\Header\MKL46Z4.h	227;"	d
ADC_Mbit_TypeDef	.\Sources\Chip_driver\ADC\adc.h	/^} ADC_Mbit_TypeDef;$/;"	t	typeref:enum:_ADC_Mbit_
ADC_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct ADC_MemMap$/;"	s
ADC_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct ADC_MemMap$/;"	s
ADC_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct ADC_MemMap$/;"	s
ADC_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct ADC_MemMap$/;"	s
ADC_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *ADC_MemMapPtr;$/;"	t
ADC_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *ADC_MemMapPtr;$/;"	t
ADC_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *ADC_MemMapPtr;$/;"	t
ADC_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *ADC_MemMapPtr;$/;"	t
ADC_OFS_OFS	.\Sources\Chip_start\Header\MKL24Z4.h	319;"	d
ADC_OFS_OFS	.\Sources\Chip_start\Header\MKL25Z4.h	341;"	d
ADC_OFS_OFS	.\Sources\Chip_start\Header\MKL26Z4.h	341;"	d
ADC_OFS_OFS	.\Sources\Chip_start\Header\MKL46Z4.h	334;"	d
ADC_OFS_OFS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	317;"	d
ADC_OFS_OFS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	339;"	d
ADC_OFS_OFS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	339;"	d
ADC_OFS_OFS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	332;"	d
ADC_OFS_OFS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	318;"	d
ADC_OFS_OFS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	340;"	d
ADC_OFS_OFS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	340;"	d
ADC_OFS_OFS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	333;"	d
ADC_OFS_REG	.\Sources\Chip_start\Header\MKL24Z4.h	220;"	d
ADC_OFS_REG	.\Sources\Chip_start\Header\MKL25Z4.h	232;"	d
ADC_OFS_REG	.\Sources\Chip_start\Header\MKL26Z4.h	232;"	d
ADC_OFS_REG	.\Sources\Chip_start\Header\MKL46Z4.h	225;"	d
ADC_PG_PG	.\Sources\Chip_start\Header\MKL24Z4.h	323;"	d
ADC_PG_PG	.\Sources\Chip_start\Header\MKL25Z4.h	345;"	d
ADC_PG_PG	.\Sources\Chip_start\Header\MKL26Z4.h	345;"	d
ADC_PG_PG	.\Sources\Chip_start\Header\MKL46Z4.h	338;"	d
ADC_PG_PG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	321;"	d
ADC_PG_PG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	343;"	d
ADC_PG_PG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	343;"	d
ADC_PG_PG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	336;"	d
ADC_PG_PG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	322;"	d
ADC_PG_PG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	344;"	d
ADC_PG_PG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	344;"	d
ADC_PG_PG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	337;"	d
ADC_PG_REG	.\Sources\Chip_start\Header\MKL24Z4.h	221;"	d
ADC_PG_REG	.\Sources\Chip_start\Header\MKL25Z4.h	233;"	d
ADC_PG_REG	.\Sources\Chip_start\Header\MKL26Z4.h	233;"	d
ADC_PG_REG	.\Sources\Chip_start\Header\MKL46Z4.h	226;"	d
ADC_PORTxn_GET	.\Sources\Chip_driver\ADC\adc.h	29;"	d
ADC_PORTxn_MASK	.\Sources\Chip_driver\ADC\adc.h	26;"	d
ADC_PORTxn_RE	.\Sources\Chip_driver\ADC\adc.h	28;"	d
ADC_PORTxn_SHIFT	.\Sources\Chip_driver\ADC\adc.h	27;"	d
ADC_R_D	.\Sources\Chip_start\Header\MKL24Z4.h	279;"	d
ADC_R_D	.\Sources\Chip_start\Header\MKL25Z4.h	301;"	d
ADC_R_D	.\Sources\Chip_start\Header\MKL26Z4.h	301;"	d
ADC_R_D	.\Sources\Chip_start\Header\MKL46Z4.h	294;"	d
ADC_R_D_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	277;"	d
ADC_R_D_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	299;"	d
ADC_R_D_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	299;"	d
ADC_R_D_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	292;"	d
ADC_R_D_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	278;"	d
ADC_R_D_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	300;"	d
ADC_R_D_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	300;"	d
ADC_R_D_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	293;"	d
ADC_R_REG	.\Sources\Chip_start\Header\MKL24Z4.h	215;"	d
ADC_R_REG	.\Sources\Chip_start\Header\MKL25Z4.h	227;"	d
ADC_R_REG	.\Sources\Chip_start\Header\MKL26Z4.h	227;"	d
ADC_R_REG	.\Sources\Chip_start\Header\MKL46Z4.h	220;"	d
ADC_Read	.\Sources\Chip_driver\ADC\adc.c	/^short ADC_Read(ADCx_PT_TypeDef ADCx_PT)$/;"	f
ADC_SC1_ADCH	.\Sources\Chip_start\Header\MKL24Z4.h	247;"	d
ADC_SC1_ADCH	.\Sources\Chip_start\Header\MKL25Z4.h	267;"	d
ADC_SC1_ADCH	.\Sources\Chip_start\Header\MKL26Z4.h	267;"	d
ADC_SC1_ADCH	.\Sources\Chip_start\Header\MKL46Z4.h	260;"	d
ADC_SC1_ADCH_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	245;"	d
ADC_SC1_ADCH_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	265;"	d
ADC_SC1_ADCH_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	265;"	d
ADC_SC1_ADCH_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	258;"	d
ADC_SC1_ADCH_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	246;"	d
ADC_SC1_ADCH_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	266;"	d
ADC_SC1_ADCH_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	266;"	d
ADC_SC1_ADCH_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	259;"	d
ADC_SC1_AIEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	248;"	d
ADC_SC1_AIEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	270;"	d
ADC_SC1_AIEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	270;"	d
ADC_SC1_AIEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	263;"	d
ADC_SC1_AIEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	249;"	d
ADC_SC1_AIEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	271;"	d
ADC_SC1_AIEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	271;"	d
ADC_SC1_AIEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	264;"	d
ADC_SC1_COCO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	250;"	d
ADC_SC1_COCO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	272;"	d
ADC_SC1_COCO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	272;"	d
ADC_SC1_COCO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	265;"	d
ADC_SC1_COCO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	251;"	d
ADC_SC1_COCO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	273;"	d
ADC_SC1_COCO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	273;"	d
ADC_SC1_COCO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	266;"	d
ADC_SC1_DIFF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	268;"	d
ADC_SC1_DIFF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	268;"	d
ADC_SC1_DIFF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	261;"	d
ADC_SC1_DIFF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	269;"	d
ADC_SC1_DIFF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	269;"	d
ADC_SC1_DIFF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	262;"	d
ADC_SC1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	212;"	d
ADC_SC1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	224;"	d
ADC_SC1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	224;"	d
ADC_SC1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	217;"	d
ADC_SC2_ACFE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	298;"	d
ADC_SC2_ACFE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	320;"	d
ADC_SC2_ACFE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	320;"	d
ADC_SC2_ACFE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	313;"	d
ADC_SC2_ACFE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	299;"	d
ADC_SC2_ACFE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	321;"	d
ADC_SC2_ACFE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	321;"	d
ADC_SC2_ACFE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	314;"	d
ADC_SC2_ACFGT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	296;"	d
ADC_SC2_ACFGT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	318;"	d
ADC_SC2_ACFGT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	318;"	d
ADC_SC2_ACFGT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	311;"	d
ADC_SC2_ACFGT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	297;"	d
ADC_SC2_ACFGT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	319;"	d
ADC_SC2_ACFGT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	319;"	d
ADC_SC2_ACFGT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	312;"	d
ADC_SC2_ACREN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	294;"	d
ADC_SC2_ACREN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	316;"	d
ADC_SC2_ACREN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	316;"	d
ADC_SC2_ACREN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	309;"	d
ADC_SC2_ACREN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	295;"	d
ADC_SC2_ACREN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	317;"	d
ADC_SC2_ACREN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	317;"	d
ADC_SC2_ACREN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	310;"	d
ADC_SC2_ADACT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	302;"	d
ADC_SC2_ADACT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	324;"	d
ADC_SC2_ADACT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	324;"	d
ADC_SC2_ADACT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	317;"	d
ADC_SC2_ADACT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	303;"	d
ADC_SC2_ADACT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	325;"	d
ADC_SC2_ADACT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	325;"	d
ADC_SC2_ADACT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	318;"	d
ADC_SC2_ADTRG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	300;"	d
ADC_SC2_ADTRG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	322;"	d
ADC_SC2_ADTRG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	322;"	d
ADC_SC2_ADTRG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	315;"	d
ADC_SC2_ADTRG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	301;"	d
ADC_SC2_ADTRG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	323;"	d
ADC_SC2_ADTRG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	323;"	d
ADC_SC2_ADTRG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	316;"	d
ADC_SC2_DMAEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	292;"	d
ADC_SC2_DMAEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	314;"	d
ADC_SC2_DMAEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	314;"	d
ADC_SC2_DMAEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	307;"	d
ADC_SC2_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	293;"	d
ADC_SC2_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	315;"	d
ADC_SC2_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	315;"	d
ADC_SC2_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	308;"	d
ADC_SC2_REFSEL	.\Sources\Chip_start\Header\MKL24Z4.h	291;"	d
ADC_SC2_REFSEL	.\Sources\Chip_start\Header\MKL25Z4.h	313;"	d
ADC_SC2_REFSEL	.\Sources\Chip_start\Header\MKL26Z4.h	313;"	d
ADC_SC2_REFSEL	.\Sources\Chip_start\Header\MKL46Z4.h	306;"	d
ADC_SC2_REFSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	289;"	d
ADC_SC2_REFSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	311;"	d
ADC_SC2_REFSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	311;"	d
ADC_SC2_REFSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	304;"	d
ADC_SC2_REFSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	290;"	d
ADC_SC2_REFSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	312;"	d
ADC_SC2_REFSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	312;"	d
ADC_SC2_REFSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	305;"	d
ADC_SC2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	218;"	d
ADC_SC2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	230;"	d
ADC_SC2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	230;"	d
ADC_SC2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	223;"	d
ADC_SC3_ADCO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	310;"	d
ADC_SC3_ADCO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	332;"	d
ADC_SC3_ADCO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	332;"	d
ADC_SC3_ADCO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	325;"	d
ADC_SC3_ADCO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	311;"	d
ADC_SC3_ADCO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	333;"	d
ADC_SC3_ADCO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	333;"	d
ADC_SC3_ADCO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	326;"	d
ADC_SC3_AVGE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	308;"	d
ADC_SC3_AVGE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	330;"	d
ADC_SC3_AVGE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	330;"	d
ADC_SC3_AVGE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	323;"	d
ADC_SC3_AVGE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	309;"	d
ADC_SC3_AVGE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	331;"	d
ADC_SC3_AVGE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	331;"	d
ADC_SC3_AVGE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	324;"	d
ADC_SC3_AVGS	.\Sources\Chip_start\Header\MKL24Z4.h	307;"	d
ADC_SC3_AVGS	.\Sources\Chip_start\Header\MKL25Z4.h	329;"	d
ADC_SC3_AVGS	.\Sources\Chip_start\Header\MKL26Z4.h	329;"	d
ADC_SC3_AVGS	.\Sources\Chip_start\Header\MKL46Z4.h	322;"	d
ADC_SC3_AVGS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	305;"	d
ADC_SC3_AVGS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	327;"	d
ADC_SC3_AVGS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	327;"	d
ADC_SC3_AVGS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	320;"	d
ADC_SC3_AVGS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	306;"	d
ADC_SC3_AVGS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	328;"	d
ADC_SC3_AVGS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	328;"	d
ADC_SC3_AVGS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	321;"	d
ADC_SC3_CALF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	312;"	d
ADC_SC3_CALF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	334;"	d
ADC_SC3_CALF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	334;"	d
ADC_SC3_CALF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	327;"	d
ADC_SC3_CALF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	313;"	d
ADC_SC3_CALF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	335;"	d
ADC_SC3_CALF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	335;"	d
ADC_SC3_CALF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	328;"	d
ADC_SC3_CAL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	314;"	d
ADC_SC3_CAL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	336;"	d
ADC_SC3_CAL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	336;"	d
ADC_SC3_CAL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	329;"	d
ADC_SC3_CAL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	315;"	d
ADC_SC3_CAL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	337;"	d
ADC_SC3_CAL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	337;"	d
ADC_SC3_CAL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	330;"	d
ADC_SC3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	219;"	d
ADC_SC3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	231;"	d
ADC_SC3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	231;"	d
ADC_SC3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	224;"	d
ADC_SWT	.\Sources\Chip_driver\ADC\adc.h	/^    ADC_SWT = 0,$/;"	e	enum:_ADC_Trigger
ADC_Start	.\Sources\Chip_driver\ADC\adc.c	/^void ADC_Start(ADCx_PT_TypeDef ADCx_PT)$/;"	f
ADC_Struct_TypeDef	.\Sources\Chip_driver\ADC\adc.h	/^} ADC_Struct_TypeDef;$/;"	t	typeref:struct:_ADC_Struct_
ADC_Trigger_TypeDef	.\Sources\Chip_driver\ADC\adc.h	/^} ADC_Trigger_TypeDef;$/;"	t	typeref:enum:_ADC_Trigger
ADC_bit_GET	.\Sources\Chip_driver\ADC\adc.h	74;"	d
ADC_bit_MASK	.\Sources\Chip_driver\ADC\adc.h	71;"	d
ADC_bit_RE	.\Sources\Chip_driver\ADC\adc.h	73;"	d
ADC_bit_SHIFT	.\Sources\Chip_driver\ADC\adc.h	72;"	d
ADC_diff_GET	.\Sources\Chip_driver\ADC\adc.h	69;"	d
ADC_diff_MASK	.\Sources\Chip_driver\ADC\adc.h	66;"	d
ADC_diff_RE	.\Sources\Chip_driver\ADC\adc.h	68;"	d
ADC_diff_SHIFT	.\Sources\Chip_driver\ADC\adc.h	67;"	d
ADC_n_GET	.\Sources\Chip_driver\ADC\adc.h	24;"	d
ADC_n_MASK	.\Sources\Chip_driver\ADC\adc.h	21;"	d
ADC_n_RE	.\Sources\Chip_driver\ADC\adc.h	23;"	d
ADC_n_SHIFT	.\Sources\Chip_driver\ADC\adc.h	22;"	d
ADC_x_GET	.\Sources\Chip_driver\ADC\adc.h	19;"	d
ADC_x_MASK	.\Sources\Chip_driver\ADC\adc.h	16;"	d
ADC_x_RE	.\Sources\Chip_driver\ADC\adc.h	18;"	d
ADC_x_SHIFT	.\Sources\Chip_driver\ADC\adc.h	17;"	d
ADC_x_TypeDef	.\Sources\Chip_driver\ADC\adc.h	/^} ADC_x_TypeDef;$/;"	t	typeref:enum:_ADC_x_
ADCx	.\Sources\Chip_driver\ADC\adc.c	/^volatile struct ADC_MemMap *ADCx[] = ADC_BASE_PTRS;$/;"	v	typeref:struct:ADC_MemMap
ADCx_PT_TypeDef	.\Sources\Chip_driver\ADC\adc.h	/^} ADCx_PT_TypeDef;$/;"	t	typeref:enum:_ADCx_PT_
ADDINFO	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t ADDINFO;                                 \/**< Peripheral Additional Info register, offset: 0xC *\/$/;"	m	struct:USB_MemMap
ADDINFO	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t ADDINFO;                                 \/**< Peripheral Additional Info register, offset: 0xC *\/$/;"	m	struct:USB_MemMap
ADDINFO	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t ADDINFO;                                 \/**< Peripheral Additional Info register, offset: 0xC *\/$/;"	m	struct:USB_MemMap
ADDINFO	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t ADDINFO;                                 \/**< Peripheral Additional Info register, offset: 0xC *\/$/;"	m	struct:USB_MemMap
ADDR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t ADDR;                                    \/**< Address register, offset: 0x98 *\/$/;"	m	struct:USB_MemMap
ADDR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t ADDR;                                    \/**< Address register, offset: 0x98 *\/$/;"	m	struct:USB_MemMap
ADDR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t ADDR;                                    \/**< Address register, offset: 0x98 *\/$/;"	m	struct:USB_MemMap
ADDR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t ADDR;                                    \/**< Address register, offset: 0x98 *\/$/;"	m	struct:USB_MemMap
ADEXT_Default	.\Sources\Chip_driver\I2C\i2c.h	/^    ADEXT_Default = I2C_Addr7b,$/;"	e	enum:_I2C_ADEXT_
ADICLK_ADACK	.\Sources\Chip_driver\ADC\adc.h	/^    ADICLK_ADACK  = 3,$/;"	e	enum:_ADC_ADICLK_
ADICLK_ALTCLK	.\Sources\Chip_driver\ADC\adc.h	/^    ADICLK_ALTCLK = 2,$/;"	e	enum:_ADC_ADICLK_
ADICLK_Bus_1	.\Sources\Chip_driver\ADC\adc.h	/^    ADICLK_Bus_1  = 0,$/;"	e	enum:_ADC_ADICLK_
ADICLK_Bus_2	.\Sources\Chip_driver\ADC\adc.h	/^    ADICLK_Bus_2  = 1,$/;"	e	enum:_ADC_ADICLK_
ADICLK_Default	.\Sources\Chip_driver\ADC\adc.h	/^    ADICLK_Default = ADICLK_Bus_2,$/;"	e	enum:_ADC_ADICLK_
ADIV_1	.\Sources\Chip_driver\ADC\adc.h	/^    ADIV_1 = 0,$/;"	e	enum:_ADC_ADIV_
ADIV_2	.\Sources\Chip_driver\ADC\adc.h	/^    ADIV_2 = 1,$/;"	e	enum:_ADC_ADIV_
ADIV_4	.\Sources\Chip_driver\ADC\adc.h	/^    ADIV_4 = 2,$/;"	e	enum:_ADC_ADIV_
ADIV_8	.\Sources\Chip_driver\ADC\adc.h	/^    ADIV_8 = 3,$/;"	e	enum:_ADC_ADIV_
ADIV_Default	.\Sources\Chip_driver\ADC\adc.h	/^    ADIV_Default = ADIV_8,$/;"	e	enum:_ADC_ADIV_
ADR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon102
ADR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon120
ADR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon152
ADSHC_Default	.\Sources\Chip_driver\ADC\adc.h	/^    ADSHC_Default = ADSHC_Normal,$/;"	e	enum:_ADC_ADSHC_
ADSHC_HighSpeed	.\Sources\Chip_driver\ADC\adc.h	/^    ADSHC_HighSpeed = 1,$/;"	e	enum:_ADC_ADSHC_
ADSHC_Normal	.\Sources\Chip_driver\ADC\adc.h	/^    ADSHC_Normal = 0,$/;"	e	enum:_ADC_ADSHC_
AFSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon102
AFSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon120
AFSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon152
AIRCR	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon79
AIRCR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon90
AIRCR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon102
AIRCR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon120
AIRCR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon139
AIRCR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon152
AIRCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t AIRCR;                                  \/**< Application Interrupt and Reset Control Register, offset: 0xD0C *\/$/;"	m	struct:SCB_MemMap
AIRCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t AIRCR;                                  \/**< Application Interrupt and Reset Control Register, offset: 0xD0C *\/$/;"	m	struct:SCB_MemMap
AIRCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t AIRCR;                                  \/**< Application Interrupt and Reset Control Register, offset: 0xD0C *\/$/;"	m	struct:SCB_MemMap
AIRCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t AIRCR;                                  \/**< Application Interrupt and Reset Control Register, offset: 0xD0C *\/$/;"	m	struct:SCB_MemMap
ALIGN4	.\Sources\Chip_start\CMSIS\arm_math.h	323;"	d
ALIGN4	.\Sources\Chip_start\CMSIS\arm_math.h	326;"	d
ALIGN4	.\Sources\Chip_start\CMSIS\arm_math.h	328;"	d
ALT0	.\Sources\Chip_driver\PORT\port.h	/^    ALT0 = 0,$/;"	e	enum:_PORT_ALT_
ALT1	.\Sources\Chip_driver\PORT\port.h	/^    ALT1,$/;"	e	enum:_PORT_ALT_
ALT2	.\Sources\Chip_driver\PORT\port.h	/^    ALT2,$/;"	e	enum:_PORT_ALT_
ALT3	.\Sources\Chip_driver\PORT\port.h	/^    ALT3,$/;"	e	enum:_PORT_ALT_
ALT4	.\Sources\Chip_driver\PORT\port.h	/^    ALT4,$/;"	e	enum:_PORT_ALT_
ALT5	.\Sources\Chip_driver\PORT\port.h	/^    ALT5,$/;"	e	enum:_PORT_ALT_
ALT6	.\Sources\Chip_driver\PORT\port.h	/^    ALT6,$/;"	e	enum:_PORT_ALT_
ALT7	.\Sources\Chip_driver\PORT\port.h	/^    ALT7,$/;"	e	enum:_PORT_ALT_
APSR_Type	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    } APSR_Type;$/;"	t	typeref:union:__anon70
APSR_Type	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    } APSR_Type;$/;"	t	typeref:union:__anon81
APSR_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } APSR_Type;$/;"	t	typeref:union:__anon93
APSR_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } APSR_Type;$/;"	t	typeref:union:__anon111
APSR_Type	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    } APSR_Type;$/;"	t	typeref:union:__anon130
APSR_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } APSR_Type;$/;"	t	typeref:union:__anon143
AR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t AR;                                     \/**< LCD Auxiliary Register, offset: 0x4 *\/$/;"	m	struct:LCD_MemMap
ARMBITREVINDEXTABLE1024_TABLE_LENGTH	.\Sources\Chip_start\CMSIS\arm_common_tables.h	79;"	d
ARMBITREVINDEXTABLE2048_TABLE_LENGTH	.\Sources\Chip_start\CMSIS\arm_common_tables.h	80;"	d
ARMBITREVINDEXTABLE4096_TABLE_LENGTH	.\Sources\Chip_start\CMSIS\arm_common_tables.h	81;"	d
ARMBITREVINDEXTABLE_128_TABLE_LENGTH	.\Sources\Chip_start\CMSIS\arm_common_tables.h	76;"	d
ARMBITREVINDEXTABLE_256_TABLE_LENGTH	.\Sources\Chip_start\CMSIS\arm_common_tables.h	77;"	d
ARMBITREVINDEXTABLE_512_TABLE_LENGTH	.\Sources\Chip_start\CMSIS\arm_common_tables.h	78;"	d
ARMBITREVINDEXTABLE__16_TABLE_LENGTH	.\Sources\Chip_start\CMSIS\arm_common_tables.h	73;"	d
ARMBITREVINDEXTABLE__32_TABLE_LENGTH	.\Sources\Chip_start\CMSIS\arm_common_tables.h	74;"	d
ARMBITREVINDEXTABLE__64_TABLE_LENGTH	.\Sources\Chip_start\CMSIS\arm_common_tables.h	75;"	d
ARM_MATH_ARGUMENT_ERROR	.\Sources\Chip_start\CMSIS\arm_math.h	/^    ARM_MATH_ARGUMENT_ERROR = -1,        \/**< One or more arguments are incorrect *\/$/;"	e	enum:__anon13
ARM_MATH_CM0_FAMILY	.\Sources\Chip_start\CMSIS\arm_math.h	275;"	d
ARM_MATH_CM0_FAMILY	.\Sources\Chip_start\CMSIS\arm_math.h	278;"	d
ARM_MATH_LENGTH_ERROR	.\Sources\Chip_start\CMSIS\arm_math.h	/^    ARM_MATH_LENGTH_ERROR = -2,          \/**< Length of data buffer is incorrect *\/$/;"	e	enum:__anon13
ARM_MATH_NANINF	.\Sources\Chip_start\CMSIS\arm_math.h	/^    ARM_MATH_NANINF = -4,                \/**< Not-a-number (NaN) or infinity is generated *\/$/;"	e	enum:__anon13
ARM_MATH_SINGULAR	.\Sources\Chip_start\CMSIS\arm_math.h	/^    ARM_MATH_SINGULAR = -5,              \/**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. *\/$/;"	e	enum:__anon13
ARM_MATH_SIZE_MISMATCH	.\Sources\Chip_start\CMSIS\arm_math.h	/^    ARM_MATH_SIZE_MISMATCH = -3,         \/**< Size of matrices is not compatible with the operation. *\/$/;"	e	enum:__anon13
ARM_MATH_SUCCESS	.\Sources\Chip_start\CMSIS\arm_math.h	/^    ARM_MATH_SUCCESS = 0,                \/**< No error *\/$/;"	e	enum:__anon13
ARM_MATH_TEST_FAILURE	.\Sources\Chip_start\CMSIS\arm_math.h	/^    ARM_MATH_TEST_FAILURE = -6           \/**< Test Failed  *\/$/;"	e	enum:__anon13
ATCVH	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t ATCVH;                                   \/**< MCG Auto Trim Compare Value High Register, offset: 0xA *\/$/;"	m	struct:MCG_MemMap
ATCVH	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t ATCVH;                                   \/**< MCG Auto Trim Compare Value High Register, offset: 0xA *\/$/;"	m	struct:MCG_MemMap
ATCVH	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t ATCVH;                                   \/**< MCG Auto Trim Compare Value High Register, offset: 0xA *\/$/;"	m	struct:MCG_MemMap
ATCVH	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t ATCVH;                                   \/**< MCG Auto Trim Compare Value High Register, offset: 0xA *\/$/;"	m	struct:MCG_MemMap
ATCVL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t ATCVL;                                   \/**< MCG Auto Trim Compare Value Low Register, offset: 0xB *\/$/;"	m	struct:MCG_MemMap
ATCVL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t ATCVL;                                   \/**< MCG Auto Trim Compare Value Low Register, offset: 0xB *\/$/;"	m	struct:MCG_MemMap
ATCVL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t ATCVL;                                   \/**< MCG Auto Trim Compare Value Low Register, offset: 0xB *\/$/;"	m	struct:MCG_MemMap
ATCVL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t ATCVL;                                   \/**< MCG Auto Trim Compare Value Low Register, offset: 0xB *\/$/;"	m	struct:MCG_MemMap
AUTHSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t AUTHSTAT;                               \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:MTB_MemMap
AUTHSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t AUTHSTAT;                               \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:MTB_MemMap
AUTHSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t AUTHSTAT;                               \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:MTB_MemMap
AUTHSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t AUTHSTAT;                               \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:MTB_MemMap
Active_Default	.\Sources\Chip_driver\SPI\spi.h	/^    Active_Default = Active_high,$/;"	e	enum:_SPI_CPOL_
Active_high	.\Sources\Chip_driver\SPI\spi.h	/^    Active_high = 0,$/;"	e	enum:_SPI_CPOL_
Active_low	.\Sources\Chip_driver\SPI\spi.h	/^    Active_low  = 1,$/;"	e	enum:_SPI_CPOL_
Addr_INC	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_AddrINC_TypeDef Addr_INC;$/;"	m	struct:_DMA_Addr_
Addr_MOD	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_AddrMOD_TypeDef Addr_MOD;$/;"	m	struct:_DMA_Addr_
Adiclk	.\Sources\Chip_driver\ADC\adc.h	/^    ADC_ADICLK_TypeDef      Adiclk;         \/\/$/;"	m	struct:_ADC_Struct_
Adiv	.\Sources\Chip_driver\ADC\adc.h	/^    ADC_ADIV_TypeDef        Adiv;           \/\/$/;"	m	struct:_ADC_Struct_
Adlsmp_lsts	.\Sources\Chip_driver\ADC\adc.h	/^    ADC_LSMP_LSTS_TypeDef   Adlsmp_lsts;    \/\/$/;"	m	struct:_ADC_Struct_
Adshc	.\Sources\Chip_driver\ADC\adc.h	/^    ADC_ADSHC_TypeDef       Adshc;          \/\/$/;"	m	struct:_ADC_Struct_
Average	.\Sources\Chip_driver\ADC\adc.h	/^    ADC_Average_TypeDef     Average;        \/\/$/;"	m	struct:_ADC_Struct_
BACKKEY0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BACKKEY0;                                \/**< Backdoor Comparison Key 0., offset: 0x3 *\/$/;"	m	struct:NV_MemMap
BACKKEY0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BACKKEY0;                                \/**< Backdoor Comparison Key 0., offset: 0x3 *\/$/;"	m	struct:NV_MemMap
BACKKEY0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BACKKEY0;                                \/**< Backdoor Comparison Key 0., offset: 0x3 *\/$/;"	m	struct:NV_MemMap
BACKKEY0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BACKKEY0;                                \/**< Backdoor Comparison Key 0., offset: 0x3 *\/$/;"	m	struct:NV_MemMap
BACKKEY1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BACKKEY1;                                \/**< Backdoor Comparison Key 1., offset: 0x2 *\/$/;"	m	struct:NV_MemMap
BACKKEY1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BACKKEY1;                                \/**< Backdoor Comparison Key 1., offset: 0x2 *\/$/;"	m	struct:NV_MemMap
BACKKEY1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BACKKEY1;                                \/**< Backdoor Comparison Key 1., offset: 0x2 *\/$/;"	m	struct:NV_MemMap
BACKKEY1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BACKKEY1;                                \/**< Backdoor Comparison Key 1., offset: 0x2 *\/$/;"	m	struct:NV_MemMap
BACKKEY2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BACKKEY2;                                \/**< Backdoor Comparison Key 2., offset: 0x1 *\/$/;"	m	struct:NV_MemMap
BACKKEY2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BACKKEY2;                                \/**< Backdoor Comparison Key 2., offset: 0x1 *\/$/;"	m	struct:NV_MemMap
BACKKEY2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BACKKEY2;                                \/**< Backdoor Comparison Key 2., offset: 0x1 *\/$/;"	m	struct:NV_MemMap
BACKKEY2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BACKKEY2;                                \/**< Backdoor Comparison Key 2., offset: 0x1 *\/$/;"	m	struct:NV_MemMap
BACKKEY3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BACKKEY3;                                \/**< Backdoor Comparison Key 3., offset: 0x0 *\/$/;"	m	struct:NV_MemMap
BACKKEY3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BACKKEY3;                                \/**< Backdoor Comparison Key 3., offset: 0x0 *\/$/;"	m	struct:NV_MemMap
BACKKEY3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BACKKEY3;                                \/**< Backdoor Comparison Key 3., offset: 0x0 *\/$/;"	m	struct:NV_MemMap
BACKKEY3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BACKKEY3;                                \/**< Backdoor Comparison Key 3., offset: 0x0 *\/$/;"	m	struct:NV_MemMap
BACKKEY4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BACKKEY4;                                \/**< Backdoor Comparison Key 4., offset: 0x7 *\/$/;"	m	struct:NV_MemMap
BACKKEY4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BACKKEY4;                                \/**< Backdoor Comparison Key 4., offset: 0x7 *\/$/;"	m	struct:NV_MemMap
BACKKEY4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BACKKEY4;                                \/**< Backdoor Comparison Key 4., offset: 0x7 *\/$/;"	m	struct:NV_MemMap
BACKKEY4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BACKKEY4;                                \/**< Backdoor Comparison Key 4., offset: 0x7 *\/$/;"	m	struct:NV_MemMap
BACKKEY5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BACKKEY5;                                \/**< Backdoor Comparison Key 5., offset: 0x6 *\/$/;"	m	struct:NV_MemMap
BACKKEY5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BACKKEY5;                                \/**< Backdoor Comparison Key 5., offset: 0x6 *\/$/;"	m	struct:NV_MemMap
BACKKEY5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BACKKEY5;                                \/**< Backdoor Comparison Key 5., offset: 0x6 *\/$/;"	m	struct:NV_MemMap
BACKKEY5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BACKKEY5;                                \/**< Backdoor Comparison Key 5., offset: 0x6 *\/$/;"	m	struct:NV_MemMap
BACKKEY6	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BACKKEY6;                                \/**< Backdoor Comparison Key 6., offset: 0x5 *\/$/;"	m	struct:NV_MemMap
BACKKEY6	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BACKKEY6;                                \/**< Backdoor Comparison Key 6., offset: 0x5 *\/$/;"	m	struct:NV_MemMap
BACKKEY6	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BACKKEY6;                                \/**< Backdoor Comparison Key 6., offset: 0x5 *\/$/;"	m	struct:NV_MemMap
BACKKEY6	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BACKKEY6;                                \/**< Backdoor Comparison Key 6., offset: 0x5 *\/$/;"	m	struct:NV_MemMap
BACKKEY7	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BACKKEY7;                                \/**< Backdoor Comparison Key 7., offset: 0x4 *\/$/;"	m	struct:NV_MemMap
BACKKEY7	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BACKKEY7;                                \/**< Backdoor Comparison Key 7., offset: 0x4 *\/$/;"	m	struct:NV_MemMap
BACKKEY7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BACKKEY7;                                \/**< Backdoor Comparison Key 7., offset: 0x4 *\/$/;"	m	struct:NV_MemMap
BACKKEY7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BACKKEY7;                                \/**< Backdoor Comparison Key 7., offset: 0x4 *\/$/;"	m	struct:NV_MemMap
BASE	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t BASE;                                   \/**< MTB Base Register, offset: 0xC *\/$/;"	m	struct:MTB_MemMap
BASE	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t BASE;                                   \/**< MTB Base Register, offset: 0xC *\/$/;"	m	struct:MTB_MemMap
BASE	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t BASE;                                   \/**< MTB Base Register, offset: 0xC *\/$/;"	m	struct:MTB_MemMap
BASE	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t BASE;                                   \/**< MTB Base Register, offset: 0xC *\/$/;"	m	struct:MTB_MemMap
BDH	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BDH;                                     \/**< UART Baud Rate Register High, offset: 0x0 *\/$/;"	m	struct:UART0_MemMap
BDH	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BDH;                                     \/**< UART Baud Rate Register: High, offset: 0x0 *\/$/;"	m	struct:UART_MemMap
BDH	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BDH;                                     \/**< UART Baud Rate Register High, offset: 0x0 *\/$/;"	m	struct:UART0_MemMap
BDH	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BDH;                                     \/**< UART Baud Rate Register: High, offset: 0x0 *\/$/;"	m	struct:UART_MemMap
BDH	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BDH;                                     \/**< UART Baud Rate Register High, offset: 0x0 *\/$/;"	m	struct:UART0_MemMap
BDH	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BDH;                                     \/**< UART Baud Rate Register: High, offset: 0x0 *\/$/;"	m	struct:UART_MemMap
BDH	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BDH;                                     \/**< UART Baud Rate Register High, offset: 0x0 *\/$/;"	m	struct:UART0_MemMap
BDH	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BDH;                                     \/**< UART Baud Rate Register: High, offset: 0x0 *\/$/;"	m	struct:UART_MemMap
BDL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BDL;                                     \/**< UART Baud Rate Register Low, offset: 0x1 *\/$/;"	m	struct:UART0_MemMap
BDL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BDL;                                     \/**< UART Baud Rate Register: Low, offset: 0x1 *\/$/;"	m	struct:UART_MemMap
BDL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BDL;                                     \/**< UART Baud Rate Register Low, offset: 0x1 *\/$/;"	m	struct:UART0_MemMap
BDL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BDL;                                     \/**< UART Baud Rate Register: Low, offset: 0x1 *\/$/;"	m	struct:UART_MemMap
BDL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BDL;                                     \/**< UART Baud Rate Register Low, offset: 0x1 *\/$/;"	m	struct:UART0_MemMap
BDL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BDL;                                     \/**< UART Baud Rate Register: Low, offset: 0x1 *\/$/;"	m	struct:UART_MemMap
BDL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BDL;                                     \/**< UART Baud Rate Register Low, offset: 0x1 *\/$/;"	m	struct:UART0_MemMap
BDL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BDL;                                     \/**< UART Baud Rate Register: Low, offset: 0x1 *\/$/;"	m	struct:UART_MemMap
BDTPAGE1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BDTPAGE1;                                \/**< BDT Page Register 1, offset: 0x9C *\/$/;"	m	struct:USB_MemMap
BDTPAGE1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BDTPAGE1;                                \/**< BDT Page Register 1, offset: 0x9C *\/$/;"	m	struct:USB_MemMap
BDTPAGE1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BDTPAGE1;                                \/**< BDT Page Register 1, offset: 0x9C *\/$/;"	m	struct:USB_MemMap
BDTPAGE1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BDTPAGE1;                                \/**< BDT Page Register 1, offset: 0x9C *\/$/;"	m	struct:USB_MemMap
BDTPAGE2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BDTPAGE2;                                \/**< BDT Page Register 2, offset: 0xB0 *\/$/;"	m	struct:USB_MemMap
BDTPAGE2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BDTPAGE2;                                \/**< BDT Page Register 2, offset: 0xB0 *\/$/;"	m	struct:USB_MemMap
BDTPAGE2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BDTPAGE2;                                \/**< BDT Page Register 2, offset: 0xB0 *\/$/;"	m	struct:USB_MemMap
BDTPAGE2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BDTPAGE2;                                \/**< BDT Page Register 2, offset: 0xB0 *\/$/;"	m	struct:USB_MemMap
BDTPAGE3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BDTPAGE3;                                \/**< BDT Page Register 3, offset: 0xB4 *\/$/;"	m	struct:USB_MemMap
BDTPAGE3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BDTPAGE3;                                \/**< BDT Page Register 3, offset: 0xB4 *\/$/;"	m	struct:USB_MemMap
BDTPAGE3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BDTPAGE3;                                \/**< BDT Page Register 3, offset: 0xB4 *\/$/;"	m	struct:USB_MemMap
BDTPAGE3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BDTPAGE3;                                \/**< BDT Page Register 3, offset: 0xB4 *\/$/;"	m	struct:USB_MemMap
BFAR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon102
BFAR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon120
BFAR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon152
BPEN	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t BPEN[2];                                \/**< LCD Back Plane Enable register, array offset: 0x18, array step: 0x4 *\/$/;"	m	struct:LCD_MemMap
BP_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	488;"	d
BP_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	550;"	d
BP_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	550;"	d
BP_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	543;"	d
BP_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	490;"	d
BP_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	552;"	d
BP_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	552;"	d
BP_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	545;"	d
BP_CID0	.\Sources\Chip_start\Header\MKL24Z4.h	515;"	d
BP_CID0	.\Sources\Chip_start\Header\MKL25Z4.h	577;"	d
BP_CID0	.\Sources\Chip_start\Header\MKL26Z4.h	577;"	d
BP_CID0	.\Sources\Chip_start\Header\MKL46Z4.h	570;"	d
BP_CID0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	461;"	d
BP_CID0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	523;"	d
BP_CID0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	523;"	d
BP_CID0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	516;"	d
BP_CID1	.\Sources\Chip_start\Header\MKL24Z4.h	516;"	d
BP_CID1	.\Sources\Chip_start\Header\MKL25Z4.h	578;"	d
BP_CID1	.\Sources\Chip_start\Header\MKL26Z4.h	578;"	d
BP_CID1	.\Sources\Chip_start\Header\MKL46Z4.h	571;"	d
BP_CID1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	462;"	d
BP_CID1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	524;"	d
BP_CID1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	524;"	d
BP_CID1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	517;"	d
BP_CID2	.\Sources\Chip_start\Header\MKL24Z4.h	517;"	d
BP_CID2	.\Sources\Chip_start\Header\MKL25Z4.h	579;"	d
BP_CID2	.\Sources\Chip_start\Header\MKL26Z4.h	579;"	d
BP_CID2	.\Sources\Chip_start\Header\MKL46Z4.h	572;"	d
BP_CID2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	463;"	d
BP_CID2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	525;"	d
BP_CID2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	525;"	d
BP_CID2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	518;"	d
BP_CID3	.\Sources\Chip_start\Header\MKL24Z4.h	518;"	d
BP_CID3	.\Sources\Chip_start\Header\MKL25Z4.h	580;"	d
BP_CID3	.\Sources\Chip_start\Header\MKL26Z4.h	580;"	d
BP_CID3	.\Sources\Chip_start\Header\MKL46Z4.h	573;"	d
BP_CID3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	464;"	d
BP_CID3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	526;"	d
BP_CID3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	526;"	d
BP_CID3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	519;"	d
BP_COMP	.\Sources\Chip_start\Header\MKL24Z4.h	521;"	d
BP_COMP	.\Sources\Chip_start\Header\MKL25Z4.h	583;"	d
BP_COMP	.\Sources\Chip_start\Header\MKL26Z4.h	583;"	d
BP_COMP	.\Sources\Chip_start\Header\MKL46Z4.h	576;"	d
BP_COMP0	.\Sources\Chip_start\Header\MKL24Z4.h	505;"	d
BP_COMP0	.\Sources\Chip_start\Header\MKL25Z4.h	567;"	d
BP_COMP0	.\Sources\Chip_start\Header\MKL26Z4.h	567;"	d
BP_COMP0	.\Sources\Chip_start\Header\MKL46Z4.h	560;"	d
BP_COMP1	.\Sources\Chip_start\Header\MKL24Z4.h	506;"	d
BP_COMP1	.\Sources\Chip_start\Header\MKL25Z4.h	568;"	d
BP_COMP1	.\Sources\Chip_start\Header\MKL26Z4.h	568;"	d
BP_COMP1	.\Sources\Chip_start\Header\MKL46Z4.h	561;"	d
BP_COMP_REG	.\Sources\Chip_start\Header\MKL24Z4.h	452;"	d
BP_COMP_REG	.\Sources\Chip_start\Header\MKL25Z4.h	514;"	d
BP_COMP_REG	.\Sources\Chip_start\Header\MKL26Z4.h	514;"	d
BP_COMP_REG	.\Sources\Chip_start\Header\MKL46Z4.h	507;"	d
BP_CTRL	.\Sources\Chip_start\Header\MKL24Z4.h	504;"	d
BP_CTRL	.\Sources\Chip_start\Header\MKL25Z4.h	566;"	d
BP_CTRL	.\Sources\Chip_start\Header\MKL26Z4.h	566;"	d
BP_CTRL	.\Sources\Chip_start\Header\MKL46Z4.h	559;"	d
BP_CTRL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	451;"	d
BP_CTRL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	513;"	d
BP_CTRL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	513;"	d
BP_CTRL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	506;"	d
BP_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct BP_MemMap$/;"	s
BP_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct BP_MemMap$/;"	s
BP_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct BP_MemMap$/;"	s
BP_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct BP_MemMap$/;"	s
BP_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *BP_MemMapPtr;$/;"	t
BP_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *BP_MemMapPtr;$/;"	t
BP_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *BP_MemMapPtr;$/;"	t
BP_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *BP_MemMapPtr;$/;"	t
BP_PID0	.\Sources\Chip_start\Header\MKL24Z4.h	511;"	d
BP_PID0	.\Sources\Chip_start\Header\MKL25Z4.h	573;"	d
BP_PID0	.\Sources\Chip_start\Header\MKL26Z4.h	573;"	d
BP_PID0	.\Sources\Chip_start\Header\MKL46Z4.h	566;"	d
BP_PID0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	457;"	d
BP_PID0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	519;"	d
BP_PID0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	519;"	d
BP_PID0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	512;"	d
BP_PID1	.\Sources\Chip_start\Header\MKL24Z4.h	512;"	d
BP_PID1	.\Sources\Chip_start\Header\MKL25Z4.h	574;"	d
BP_PID1	.\Sources\Chip_start\Header\MKL26Z4.h	574;"	d
BP_PID1	.\Sources\Chip_start\Header\MKL46Z4.h	567;"	d
BP_PID1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	458;"	d
BP_PID1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	520;"	d
BP_PID1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	520;"	d
BP_PID1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	513;"	d
BP_PID2	.\Sources\Chip_start\Header\MKL24Z4.h	513;"	d
BP_PID2	.\Sources\Chip_start\Header\MKL25Z4.h	575;"	d
BP_PID2	.\Sources\Chip_start\Header\MKL26Z4.h	575;"	d
BP_PID2	.\Sources\Chip_start\Header\MKL46Z4.h	568;"	d
BP_PID2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	459;"	d
BP_PID2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	521;"	d
BP_PID2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	521;"	d
BP_PID2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	514;"	d
BP_PID3	.\Sources\Chip_start\Header\MKL24Z4.h	514;"	d
BP_PID3	.\Sources\Chip_start\Header\MKL25Z4.h	576;"	d
BP_PID3	.\Sources\Chip_start\Header\MKL26Z4.h	576;"	d
BP_PID3	.\Sources\Chip_start\Header\MKL46Z4.h	569;"	d
BP_PID3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	460;"	d
BP_PID3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	522;"	d
BP_PID3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	522;"	d
BP_PID3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	515;"	d
BP_PID4	.\Sources\Chip_start\Header\MKL24Z4.h	507;"	d
BP_PID4	.\Sources\Chip_start\Header\MKL25Z4.h	569;"	d
BP_PID4	.\Sources\Chip_start\Header\MKL26Z4.h	569;"	d
BP_PID4	.\Sources\Chip_start\Header\MKL46Z4.h	562;"	d
BP_PID4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	453;"	d
BP_PID4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	515;"	d
BP_PID4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	515;"	d
BP_PID4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	508;"	d
BP_PID5	.\Sources\Chip_start\Header\MKL24Z4.h	508;"	d
BP_PID5	.\Sources\Chip_start\Header\MKL25Z4.h	570;"	d
BP_PID5	.\Sources\Chip_start\Header\MKL26Z4.h	570;"	d
BP_PID5	.\Sources\Chip_start\Header\MKL46Z4.h	563;"	d
BP_PID5_REG	.\Sources\Chip_start\Header\MKL24Z4.h	454;"	d
BP_PID5_REG	.\Sources\Chip_start\Header\MKL25Z4.h	516;"	d
BP_PID5_REG	.\Sources\Chip_start\Header\MKL26Z4.h	516;"	d
BP_PID5_REG	.\Sources\Chip_start\Header\MKL46Z4.h	509;"	d
BP_PID6	.\Sources\Chip_start\Header\MKL24Z4.h	509;"	d
BP_PID6	.\Sources\Chip_start\Header\MKL25Z4.h	571;"	d
BP_PID6	.\Sources\Chip_start\Header\MKL26Z4.h	571;"	d
BP_PID6	.\Sources\Chip_start\Header\MKL46Z4.h	564;"	d
BP_PID6_REG	.\Sources\Chip_start\Header\MKL24Z4.h	455;"	d
BP_PID6_REG	.\Sources\Chip_start\Header\MKL25Z4.h	517;"	d
BP_PID6_REG	.\Sources\Chip_start\Header\MKL26Z4.h	517;"	d
BP_PID6_REG	.\Sources\Chip_start\Header\MKL46Z4.h	510;"	d
BP_PID7	.\Sources\Chip_start\Header\MKL24Z4.h	510;"	d
BP_PID7	.\Sources\Chip_start\Header\MKL25Z4.h	572;"	d
BP_PID7	.\Sources\Chip_start\Header\MKL26Z4.h	572;"	d
BP_PID7	.\Sources\Chip_start\Header\MKL46Z4.h	565;"	d
BP_PID7_REG	.\Sources\Chip_start\Header\MKL24Z4.h	456;"	d
BP_PID7_REG	.\Sources\Chip_start\Header\MKL25Z4.h	518;"	d
BP_PID7_REG	.\Sources\Chip_start\Header\MKL26Z4.h	518;"	d
BP_PID7_REG	.\Sources\Chip_start\Header\MKL46Z4.h	511;"	d
BR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t BR;                                      \/**< SPI baud rate register, offset: 0x2 *\/$/;"	m	struct:SPI_MemMap
BR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t BR;                                      \/**< SPI baud rate register, offset: 0x2 *\/$/;"	m	struct:SPI_MemMap
BR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t BR;                                      \/**< SPI baud rate register, offset: 0x1 *\/$/;"	m	struct:SPI_MemMap
BR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t BR;                                      \/**< SPI baud rate register, offset: 0x1 *\/$/;"	m	struct:SPI_MemMap
Bernsen_Delta	.\Sources\Application\parameter.h	13;"	d
Bernsen_Filter	.\Sources\Application\TSLCCD\tslccd.c	/^void Bernsen_Filter(unsigned short ccddat[], unsigned char *datout)$/;"	f
Bernsen_Grow_Filter	.\Sources\Application\TSLCCD\tslccd.c	/^void Bernsen_Grow_Filter(unsigned short tmpT1, unsigned short ccddat[], unsigned char *datout)$/;"	f
Bernsen_W	.\Sources\Application\parameter.h	12;"	d
Black_Width	.\Sources\Application\TSLCCD\tslccd.h	/^    short Black_Width;$/;"	m	struct:_TSLDAT
Buffer_128B	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_128B    =  4,$/;"	e	enum:_DMA_AddrMOD_
Buffer_128K	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_128K    = 14,$/;"	e	enum:_DMA_AddrMOD_
Buffer_16B	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_16B     =  1,$/;"	e	enum:_DMA_AddrMOD_
Buffer_16K	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_16K     = 11,$/;"	e	enum:_DMA_AddrMOD_
Buffer_1K	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_1K      =  7,$/;"	e	enum:_DMA_AddrMOD_
Buffer_256B	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_256B    =  5,$/;"	e	enum:_DMA_AddrMOD_
Buffer_256K	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_256K    = 15,$/;"	e	enum:_DMA_AddrMOD_
Buffer_2K	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_2K      =  8,$/;"	e	enum:_DMA_AddrMOD_
Buffer_32B	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_32B     =  2,$/;"	e	enum:_DMA_AddrMOD_
Buffer_32K	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_32K     = 12,$/;"	e	enum:_DMA_AddrMOD_
Buffer_4K	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_4K      =  9,$/;"	e	enum:_DMA_AddrMOD_
Buffer_512B	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_512B    =  6,$/;"	e	enum:_DMA_AddrMOD_
Buffer_64B	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_64B     =  3,$/;"	e	enum:_DMA_AddrMOD_
Buffer_64K	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_64K     = 13,$/;"	e	enum:_DMA_AddrMOD_
Buffer_8K	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_8K      = 10,$/;"	e	enum:_DMA_AddrMOD_
Buffer_Default	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_Default = Buffer_Disable,$/;"	e	enum:_DMA_AddrMOD_
Buffer_Disable	.\Sources\Chip_driver\DMA\dma.h	/^    Buffer_Disable =  0,$/;"	e	enum:_DMA_AddrMOD_
Byte0	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte0;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon3
Byte0	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte0;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon7
Byte0	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte0;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon11
Byte1	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon3
Byte1	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon7
Byte1	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon11
Byte2	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte2;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon3
Byte2	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte2;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon7
Byte2	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte2;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon11
Byte3	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte3;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon3
Byte3	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte3;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon7
Byte3	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint8_t Byte3;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon11
C	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon70::__anon71
C	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon74::__anon75
C	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon81::__anon82
C	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon85::__anon86
C	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon93::__anon94
C	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon97::__anon98
C	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon111::__anon112
C	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon115::__anon116
C	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon130::__anon131
C	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon134::__anon135
C	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon143::__anon144
C	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t C: 1;                       \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon147::__anon148
C0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C0;                                      \/**< DAC Control Register, offset: 0x21 *\/$/;"	m	struct:DAC_MemMap
C0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C0;                                      \/**< DAC Control Register, offset: 0x21 *\/$/;"	m	struct:DAC_MemMap
C0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C0;                                      \/**< DAC Control Register, offset: 0x21 *\/$/;"	m	struct:DAC_MemMap
C1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C1;                                      \/**< I2C Control Register 1, offset: 0x2 *\/$/;"	m	struct:I2C_MemMap
C1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C1;                                      \/**< MCG Control 1 Register, offset: 0x0 *\/$/;"	m	struct:MCG_MemMap
C1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C1;                                      \/**< SPI control register 1, offset: 0x0 *\/$/;"	m	struct:SPI_MemMap
C1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART0_MemMap
C1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART_MemMap
C1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C1;                                      \/**< DAC Control Register 1, offset: 0x22 *\/$/;"	m	struct:DAC_MemMap
C1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C1;                                      \/**< I2C Control Register 1, offset: 0x2 *\/$/;"	m	struct:I2C_MemMap
C1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C1;                                      \/**< MCG Control 1 Register, offset: 0x0 *\/$/;"	m	struct:MCG_MemMap
C1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C1;                                      \/**< SPI control register 1, offset: 0x0 *\/$/;"	m	struct:SPI_MemMap
C1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART0_MemMap
C1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART_MemMap
C1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C1;                                      \/**< DAC Control Register 1, offset: 0x22 *\/$/;"	m	struct:DAC_MemMap
C1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C1;                                      \/**< I2C Control Register 1, offset: 0x2 *\/$/;"	m	struct:I2C_MemMap
C1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C1;                                      \/**< MCG Control 1 Register, offset: 0x0 *\/$/;"	m	struct:MCG_MemMap
C1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C1;                                      \/**< SPI control register 1, offset: 0x3 *\/$/;"	m	struct:SPI_MemMap
C1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART0_MemMap
C1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART_MemMap
C1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C1;                                      \/**< DAC Control Register 1, offset: 0x22 *\/$/;"	m	struct:DAC_MemMap
C1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C1;                                      \/**< I2C Control Register 1, offset: 0x2 *\/$/;"	m	struct:I2C_MemMap
C1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C1;                                      \/**< MCG Control 1 Register, offset: 0x0 *\/$/;"	m	struct:MCG_MemMap
C1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C1;                                      \/**< SPI control register 1, offset: 0x3 *\/$/;"	m	struct:SPI_MemMap
C1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART0_MemMap
C1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART_MemMap
C10	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C10;                                     \/**< MCG Control 10 Register, offset: 0xF *\/$/;"	m	struct:MCG_MemMap
C10	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C10;                                     \/**< MCG Control 10 Register, offset: 0xF *\/$/;"	m	struct:MCG_MemMap
C10	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C10;                                     \/**< MCG Control 10 Register, offset: 0xF *\/$/;"	m	struct:MCG_MemMap
C10	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C10;                                     \/**< MCG Control 10 Register, offset: 0xF *\/$/;"	m	struct:MCG_MemMap
C2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C2;                                      \/**< I2C Control Register 2, offset: 0x5 *\/$/;"	m	struct:I2C_MemMap
C2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C2;                                      \/**< MCG Control 2 Register, offset: 0x1 *\/$/;"	m	struct:MCG_MemMap
C2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C2;                                      \/**< SPI control register 2, offset: 0x1 *\/$/;"	m	struct:SPI_MemMap
C2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART0_MemMap
C2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART_MemMap
C2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C2;                                      \/**< DAC Control Register 2, offset: 0x23 *\/$/;"	m	struct:DAC_MemMap
C2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C2;                                      \/**< I2C Control Register 2, offset: 0x5 *\/$/;"	m	struct:I2C_MemMap
C2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C2;                                      \/**< MCG Control 2 Register, offset: 0x1 *\/$/;"	m	struct:MCG_MemMap
C2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C2;                                      \/**< SPI control register 2, offset: 0x1 *\/$/;"	m	struct:SPI_MemMap
C2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART0_MemMap
C2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART_MemMap
C2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C2;                                      \/**< DAC Control Register 2, offset: 0x23 *\/$/;"	m	struct:DAC_MemMap
C2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C2;                                      \/**< I2C Control Register 2, offset: 0x5 *\/$/;"	m	struct:I2C_MemMap
C2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C2;                                      \/**< MCG Control 2 Register, offset: 0x1 *\/$/;"	m	struct:MCG_MemMap
C2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C2;                                      \/**< SPI control register 2, offset: 0x2 *\/$/;"	m	struct:SPI_MemMap
C2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART0_MemMap
C2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART_MemMap
C2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C2;                                      \/**< DAC Control Register 2, offset: 0x23 *\/$/;"	m	struct:DAC_MemMap
C2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C2;                                      \/**< I2C Control Register 2, offset: 0x5 *\/$/;"	m	struct:I2C_MemMap
C2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C2;                                      \/**< MCG Control 2 Register, offset: 0x1 *\/$/;"	m	struct:MCG_MemMap
C2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C2;                                      \/**< SPI control register 2, offset: 0x2 *\/$/;"	m	struct:SPI_MemMap
C2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART0_MemMap
C2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART_MemMap
C3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C3;                                      \/**< MCG Control 3 Register, offset: 0x2 *\/$/;"	m	struct:MCG_MemMap
C3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART0_MemMap
C3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART_MemMap
C3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C3;                                      \/**< MCG Control 3 Register, offset: 0x2 *\/$/;"	m	struct:MCG_MemMap
C3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART0_MemMap
C3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART_MemMap
C3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C3;                                      \/**< MCG Control 3 Register, offset: 0x2 *\/$/;"	m	struct:MCG_MemMap
C3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C3;                                      \/**< SPI control register 3, offset: 0xB *\/$/;"	m	struct:SPI_MemMap
C3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART0_MemMap
C3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART_MemMap
C3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C3;                                      \/**< MCG Control 3 Register, offset: 0x2 *\/$/;"	m	struct:MCG_MemMap
C3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C3;                                      \/**< SPI control register 3, offset: 0xB *\/$/;"	m	struct:SPI_MemMap
C3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART0_MemMap
C3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART_MemMap
C4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C4;                                      \/**< MCG Control 4 Register, offset: 0x3 *\/$/;"	m	struct:MCG_MemMap
C4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C4;                                      \/**< UART Control Register 4, offset: 0x8 *\/$/;"	m	struct:UART_MemMap
C4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C4;                                      \/**< UART Control Register 4, offset: 0xA *\/$/;"	m	struct:UART0_MemMap
C4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C4;                                      \/**< MCG Control 4 Register, offset: 0x3 *\/$/;"	m	struct:MCG_MemMap
C4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C4;                                      \/**< UART Control Register 4, offset: 0x8 *\/$/;"	m	struct:UART_MemMap
C4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C4;                                      \/**< UART Control Register 4, offset: 0xA *\/$/;"	m	struct:UART0_MemMap
C4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C4;                                      \/**< MCG Control 4 Register, offset: 0x3 *\/$/;"	m	struct:MCG_MemMap
C4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C4;                                      \/**< UART Control Register 4, offset: 0x8 *\/$/;"	m	struct:UART_MemMap
C4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C4;                                      \/**< UART Control Register 4, offset: 0xA *\/$/;"	m	struct:UART0_MemMap
C4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C4;                                      \/**< MCG Control 4 Register, offset: 0x3 *\/$/;"	m	struct:MCG_MemMap
C4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C4;                                      \/**< UART Control Register 4, offset: 0x8 *\/$/;"	m	struct:UART_MemMap
C4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C4;                                      \/**< UART Control Register 4, offset: 0xA *\/$/;"	m	struct:UART0_MemMap
C5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C5;                                      \/**< MCG Control 5 Register, offset: 0x4 *\/$/;"	m	struct:MCG_MemMap
C5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C5;                                      \/**< UART Control Register 5, offset: 0xB *\/$/;"	m	struct:UART0_MemMap
C5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C5;                                      \/**< MCG Control 5 Register, offset: 0x4 *\/$/;"	m	struct:MCG_MemMap
C5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C5;                                      \/**< UART Control Register 5, offset: 0xB *\/$/;"	m	struct:UART0_MemMap
C5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C5;                                      \/**< MCG Control 5 Register, offset: 0x4 *\/$/;"	m	struct:MCG_MemMap
C5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C5;                                      \/**< UART Control Register 5, offset: 0xB *\/$/;"	m	struct:UART0_MemMap
C5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C5;                                      \/**< MCG Control 5 Register, offset: 0x4 *\/$/;"	m	struct:MCG_MemMap
C5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C5;                                      \/**< UART Control Register 5, offset: 0xB *\/$/;"	m	struct:UART0_MemMap
C6	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C6;                                      \/**< MCG Control 6 Register, offset: 0x5 *\/$/;"	m	struct:MCG_MemMap
C6	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C6;                                      \/**< MCG Control 6 Register, offset: 0x5 *\/$/;"	m	struct:MCG_MemMap
C6	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C6;                                      \/**< MCG Control 6 Register, offset: 0x5 *\/$/;"	m	struct:MCG_MemMap
C6	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C6;                                      \/**< MCG Control 6 Register, offset: 0x5 *\/$/;"	m	struct:MCG_MemMap
C7	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C7;                                      \/**< MCG Control 7 Register, offset: 0xC *\/$/;"	m	struct:MCG_MemMap
C7	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C7;                                      \/**< MCG Control 7 Register, offset: 0xC *\/$/;"	m	struct:MCG_MemMap
C7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C7;                                      \/**< MCG Control 7 Register, offset: 0xC *\/$/;"	m	struct:MCG_MemMap
C7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C7;                                      \/**< MCG Control 7 Register, offset: 0xC *\/$/;"	m	struct:MCG_MemMap
C8	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C8;                                      \/**< MCG Control 8 Register, offset: 0xD *\/$/;"	m	struct:MCG_MemMap
C8	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C8;                                      \/**< MCG Control 8 Register, offset: 0xD *\/$/;"	m	struct:MCG_MemMap
C8	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C8;                                      \/**< MCG Control 8 Register, offset: 0xD *\/$/;"	m	struct:MCG_MemMap
C8	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C8;                                      \/**< MCG Control 8 Register, offset: 0xD *\/$/;"	m	struct:MCG_MemMap
C9	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t C9;                                      \/**< MCG Control 9 Register, offset: 0xE *\/$/;"	m	struct:MCG_MemMap
C9	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t C9;                                      \/**< MCG Control 9 Register, offset: 0xE *\/$/;"	m	struct:MCG_MemMap
C9	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t C9;                                      \/**< MCG Control 9 Register, offset: 0xE *\/$/;"	m	struct:MCG_MemMap
C9	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t C9;                                      \/**< MCG Control 9 Register, offset: 0xE *\/$/;"	m	struct:MCG_MemMap
CALIB	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon80
CALIB	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon91
CALIB	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon104
CALIB	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon122
CALIB	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon141
CALIB	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon154
CALIB	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CALIB;                                  \/**< SysTick Calibration Value Register, offset: 0xC *\/$/;"	m	struct:SysTick_MemMap
CALIB	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CALIB;                                  \/**< SysTick Calibration Value Register, offset: 0xC *\/$/;"	m	struct:SysTick_MemMap
CALIB	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CALIB;                                  \/**< SysTick Calibration Value Register, offset: 0xC *\/$/;"	m	struct:SysTick_MemMap
CALIB	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CALIB;                                  \/**< SysTick Calibration Value Register, offset: 0xC *\/$/;"	m	struct:SysTick_MemMap
CCR	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon79
CCR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon90
CCR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon102
CCR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon120
CCR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon139
CCR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon152
CCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CCR;                                    \/**< Configuration and Control Register, offset: 0xD14 *\/$/;"	m	struct:SCB_MemMap
CCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CCR;                                    \/**< Configuration and Control Register, offset: 0xD14 *\/$/;"	m	struct:SCB_MemMap
CCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CCR;                                    \/**< Configuration and Control Register, offset: 0xD14 *\/$/;"	m	struct:SCB_MemMap
CCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CCR;                                    \/**< Configuration and Control Register, offset: 0xD14 *\/$/;"	m	struct:SCB_MemMap
CFG1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CFG1;                                   \/**< ADC Configuration Register 1, offset: 0x8 *\/$/;"	m	struct:ADC_MemMap
CFG1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CFG1;                                   \/**< ADC Configuration Register 1, offset: 0x8 *\/$/;"	m	struct:ADC_MemMap
CFG1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CFG1;                                   \/**< ADC Configuration Register 1, offset: 0x8 *\/$/;"	m	struct:ADC_MemMap
CFG1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CFG1;                                   \/**< ADC Configuration Register 1, offset: 0x8 *\/$/;"	m	struct:ADC_MemMap
CFG2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CFG2;                                   \/**< ADC Configuration Register 2, offset: 0xC *\/$/;"	m	struct:ADC_MemMap
CFG2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CFG2;                                   \/**< ADC Configuration Register 2, offset: 0xC *\/$/;"	m	struct:ADC_MemMap
CFG2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CFG2;                                   \/**< ADC Configuration Register 2, offset: 0xC *\/$/;"	m	struct:ADC_MemMap
CFG2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CFG2;                                   \/**< ADC Configuration Register 2, offset: 0xC *\/$/;"	m	struct:ADC_MemMap
CFSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon102
CFSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon120
CFSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon152
CHANNEL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    } CHANNEL[2];$/;"	m	struct:PIT_MemMap	typeref:struct:PIT_MemMap::__anon168
CHANNEL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    } CHANNEL[2];$/;"	m	struct:PIT_MemMap	typeref:struct:PIT_MemMap::__anon179
CHANNEL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    } CHANNEL[2];$/;"	m	struct:PIT_MemMap	typeref:struct:PIT_MemMap::__anon190
CHANNEL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    } CHANNEL[2];$/;"	m	struct:PIT_MemMap	typeref:struct:PIT_MemMap::__anon202
CHCFG	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t CHCFG[4];                                \/**< Channel Configuration register, array offset: 0x0, array step: 0x1 *\/$/;"	m	struct:DMAMUX_MemMap
CHCFG	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t CHCFG[4];                                \/**< Channel Configuration register, array offset: 0x0, array step: 0x1 *\/$/;"	m	struct:DMAMUX_MemMap
CHCFG	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t CHCFG[4];                                \/**< Channel Configuration register, array offset: 0x0, array step: 0x1 *\/$/;"	m	struct:DMAMUX_MemMap
CHCFG	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t CHCFG[4];                                \/**< Channel Configuration register, array offset: 0x0, array step: 0x1 *\/$/;"	m	struct:DMAMUX_MemMap
CI	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t CI;                                      \/**< SPI clear interrupt register, offset: 0xA *\/$/;"	m	struct:SPI_MemMap
CI	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t CI;                                      \/**< SPI clear interrupt register, offset: 0xA *\/$/;"	m	struct:SPI_MemMap
CID0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon105
CID0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon123
CID0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon155
CID0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:BP_MemMap
CID0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:BP_MemMap
CID0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:BP_MemMap
CID0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:BP_MemMap
CID1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon105
CID1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon123
CID1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon155
CID1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:BP_MemMap
CID1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:BP_MemMap
CID1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:BP_MemMap
CID1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:BP_MemMap
CID2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon105
CID2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon123
CID2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon155
CID2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:BP_MemMap
CID2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:BP_MemMap
CID2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:BP_MemMap
CID2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:BP_MemMap
CID3	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon105
CID3	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon123
CID3	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon155
CID3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:BP_MemMap
CID3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:BP_MemMap
CID3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:BP_MemMap
CID3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:BP_MemMap
CIRVal	.\Sources\Chip_driver\RTC\rtc.h	/^    unsigned char CIRVal;$/;"	m	struct:_RTC_Struct_
CLAIMCLR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon108
CLAIMCLR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon126
CLAIMCLR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon158
CLAIMSET	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon108
CLAIMSET	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon126
CLAIMSET	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon158
CLKDIV1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CLKDIV1;                                \/**< System Clock Divider Register 1, offset: 0x1044 *\/$/;"	m	struct:SIM_MemMap
CLKDIV1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLKDIV1;                                \/**< System Clock Divider Register 1, offset: 0x1044 *\/$/;"	m	struct:SIM_MemMap
CLKDIV1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLKDIV1;                                \/**< System Clock Divider Register 1, offset: 0x1044 *\/$/;"	m	struct:SIM_MemMap
CLKDIV1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLKDIV1;                                \/**< System Clock Divider Register 1, offset: 0x1044 *\/$/;"	m	struct:SIM_MemMap
CLM0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLM0;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x6C *\/$/;"	m	struct:ADC_MemMap
CLM0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLM0;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x6C *\/$/;"	m	struct:ADC_MemMap
CLM0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLM0;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x6C *\/$/;"	m	struct:ADC_MemMap
CLM1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLM1;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x68 *\/$/;"	m	struct:ADC_MemMap
CLM1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLM1;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x68 *\/$/;"	m	struct:ADC_MemMap
CLM1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLM1;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x68 *\/$/;"	m	struct:ADC_MemMap
CLM2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLM2;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x64 *\/$/;"	m	struct:ADC_MemMap
CLM2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLM2;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x64 *\/$/;"	m	struct:ADC_MemMap
CLM2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLM2;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x64 *\/$/;"	m	struct:ADC_MemMap
CLM3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLM3;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x60 *\/$/;"	m	struct:ADC_MemMap
CLM3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLM3;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x60 *\/$/;"	m	struct:ADC_MemMap
CLM3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLM3;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x60 *\/$/;"	m	struct:ADC_MemMap
CLM4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLM4;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x5C *\/$/;"	m	struct:ADC_MemMap
CLM4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLM4;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x5C *\/$/;"	m	struct:ADC_MemMap
CLM4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLM4;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x5C *\/$/;"	m	struct:ADC_MemMap
CLMD	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLMD;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x54 *\/$/;"	m	struct:ADC_MemMap
CLMD	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLMD;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x54 *\/$/;"	m	struct:ADC_MemMap
CLMD	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLMD;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x54 *\/$/;"	m	struct:ADC_MemMap
CLMS	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLMS;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x58 *\/$/;"	m	struct:ADC_MemMap
CLMS	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLMS;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x58 *\/$/;"	m	struct:ADC_MemMap
CLMS	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLMS;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x58 *\/$/;"	m	struct:ADC_MemMap
CLP0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CLP0;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x4C *\/$/;"	m	struct:ADC_MemMap
CLP0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLP0;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x4C *\/$/;"	m	struct:ADC_MemMap
CLP0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLP0;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x4C *\/$/;"	m	struct:ADC_MemMap
CLP0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLP0;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x4C *\/$/;"	m	struct:ADC_MemMap
CLP1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CLP1;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x48 *\/$/;"	m	struct:ADC_MemMap
CLP1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLP1;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x48 *\/$/;"	m	struct:ADC_MemMap
CLP1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLP1;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x48 *\/$/;"	m	struct:ADC_MemMap
CLP1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLP1;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x48 *\/$/;"	m	struct:ADC_MemMap
CLP2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CLP2;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x44 *\/$/;"	m	struct:ADC_MemMap
CLP2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLP2;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x44 *\/$/;"	m	struct:ADC_MemMap
CLP2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLP2;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x44 *\/$/;"	m	struct:ADC_MemMap
CLP2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLP2;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x44 *\/$/;"	m	struct:ADC_MemMap
CLP3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CLP3;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x40 *\/$/;"	m	struct:ADC_MemMap
CLP3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLP3;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x40 *\/$/;"	m	struct:ADC_MemMap
CLP3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLP3;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x40 *\/$/;"	m	struct:ADC_MemMap
CLP3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLP3;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x40 *\/$/;"	m	struct:ADC_MemMap
CLP4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CLP4;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x3C *\/$/;"	m	struct:ADC_MemMap
CLP4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLP4;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x3C *\/$/;"	m	struct:ADC_MemMap
CLP4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLP4;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x3C *\/$/;"	m	struct:ADC_MemMap
CLP4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLP4;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x3C *\/$/;"	m	struct:ADC_MemMap
CLPD	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CLPD;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x34 *\/$/;"	m	struct:ADC_MemMap
CLPD	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLPD;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x34 *\/$/;"	m	struct:ADC_MemMap
CLPD	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLPD;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x34 *\/$/;"	m	struct:ADC_MemMap
CLPD	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLPD;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x34 *\/$/;"	m	struct:ADC_MemMap
CLPS	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CLPS;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x38 *\/$/;"	m	struct:ADC_MemMap
CLPS	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CLPS;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x38 *\/$/;"	m	struct:ADC_MemMap
CLPS	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CLPS;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x38 *\/$/;"	m	struct:ADC_MemMap
CLPS	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CLPS;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x38 *\/$/;"	m	struct:ADC_MemMap
CMP0	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0 = 0,$/;"	e	enum:_CMP_x_
CMP0_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	651;"	d
CMP0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	713;"	d
CMP0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	713;"	d
CMP0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	706;"	d
CMP0_CR0	.\Sources\Chip_start\Header\MKL24Z4.h	667;"	d
CMP0_CR0	.\Sources\Chip_start\Header\MKL25Z4.h	729;"	d
CMP0_CR0	.\Sources\Chip_start\Header\MKL26Z4.h	729;"	d
CMP0_CR0	.\Sources\Chip_start\Header\MKL46Z4.h	722;"	d
CMP0_CR1	.\Sources\Chip_start\Header\MKL24Z4.h	668;"	d
CMP0_CR1	.\Sources\Chip_start\Header\MKL25Z4.h	730;"	d
CMP0_CR1	.\Sources\Chip_start\Header\MKL26Z4.h	730;"	d
CMP0_CR1	.\Sources\Chip_start\Header\MKL46Z4.h	723;"	d
CMP0_DACCR	.\Sources\Chip_start\Header\MKL24Z4.h	671;"	d
CMP0_DACCR	.\Sources\Chip_start\Header\MKL25Z4.h	733;"	d
CMP0_DACCR	.\Sources\Chip_start\Header\MKL26Z4.h	733;"	d
CMP0_DACCR	.\Sources\Chip_start\Header\MKL46Z4.h	726;"	d
CMP0_FPR	.\Sources\Chip_start\Header\MKL24Z4.h	669;"	d
CMP0_FPR	.\Sources\Chip_start\Header\MKL25Z4.h	731;"	d
CMP0_FPR	.\Sources\Chip_start\Header\MKL26Z4.h	731;"	d
CMP0_FPR	.\Sources\Chip_start\Header\MKL46Z4.h	724;"	d
CMP0_IN0	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN0 = CMP0_IN0_PTC6,$/;"	e	enum:_CMPxINn_PT_
CMP0_IN0_PTC6	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN0_PTC6  = ( CMP_PORTxn_RE(PTC6)  | CMP_x_RE(CMP0) | CMP_n_RE(0) ),$/;"	e	enum:_CMPxINn_PT_
CMP0_IN1	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN1 = CMP0_IN1_PTC7,$/;"	e	enum:_CMPxINn_PT_
CMP0_IN1_PTC7	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN1_PTC7  = ( CMP_PORTxn_RE(PTC7)  | CMP_x_RE(CMP0) | CMP_n_RE(1) ),$/;"	e	enum:_CMPxINn_PT_
CMP0_IN2	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN2 = CMP0_IN2_PTC8,$/;"	e	enum:_CMPxINn_PT_
CMP0_IN2_PTC8	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN2_PTC8  = ( CMP_PORTxn_RE(PTC8)  | CMP_x_RE(CMP0) | CMP_n_RE(2) ),$/;"	e	enum:_CMPxINn_PT_
CMP0_IN3	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN3 = CMP0_IN3_PTC9,$/;"	e	enum:_CMPxINn_PT_
CMP0_IN3_PTC9	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN3_PTC9  = ( CMP_PORTxn_RE(PTC9)  | CMP_x_RE(CMP0) | CMP_n_RE(3) ),$/;"	e	enum:_CMPxINn_PT_
CMP0_IN4	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN4 = CMP0_IN4_PTE30,$/;"	e	enum:_CMPxINn_PT_
CMP0_IN4_PTE30	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN4_PTE30 = ( CMP_PORTxn_RE(PTE30) | CMP_x_RE(CMP0) | CMP_n_RE(4) ),$/;"	e	enum:_CMPxINn_PT_
CMP0_IN5	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN5 = CPM0_IN5_PTE29,$/;"	e	enum:_CMPxINn_PT_
CMP0_IN_DAC	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_IN_DAC = CMP_n_RE(7),$/;"	e	enum:_CMPxINn_PT_
CMP0_IRQn	.\Sources\Chip_start\vectors.h	/^    CMP0_IRQn                    = 16,               \/**< CMP0 interrupt *\/$/;"	e	enum:IRQn
CMP0_MUXCR	.\Sources\Chip_start\Header\MKL24Z4.h	672;"	d
CMP0_MUXCR	.\Sources\Chip_start\Header\MKL25Z4.h	734;"	d
CMP0_MUXCR	.\Sources\Chip_start\Header\MKL26Z4.h	734;"	d
CMP0_MUXCR	.\Sources\Chip_start\Header\MKL46Z4.h	727;"	d
CMP0_OUT	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_OUT = CMP0_OUT_PTE0,$/;"	e	enum:_CMPxOUT_PT_
CMP0_OUT_PTB20	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_OUT_PTB20 = ( CMP_PORTxn_RE(PTB20) | CMP_x_RE(CMP0) | CMP_n_RE(0) ),$/;"	e	enum:_CMPxOUT_PT_
CMP0_OUT_PTC0	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_OUT_PTC0  = ( CMP_PORTxn_RE(PTC0)  | CMP_x_RE(CMP0) | CMP_n_RE(1) ),$/;"	e	enum:_CMPxOUT_PT_
CMP0_OUT_PTC5	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_OUT_PTC5  = ( CMP_PORTxn_RE(PTC5)  | CMP_x_RE(CMP0) | CMP_n_RE(2) ),$/;"	e	enum:_CMPxOUT_PT_
CMP0_OUT_PTE0	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP0_OUT_PTE0  = ( CMP_PORTxn_RE(PTE0)  | CMP_x_RE(CMP0) | CMP_n_RE(3) ),$/;"	e	enum:_CMPxOUT_PT_
CMP0_SCR	.\Sources\Chip_start\Header\MKL24Z4.h	670;"	d
CMP0_SCR	.\Sources\Chip_start\Header\MKL25Z4.h	732;"	d
CMP0_SCR	.\Sources\Chip_start\Header\MKL26Z4.h	732;"	d
CMP0_SCR	.\Sources\Chip_start\Header\MKL46Z4.h	725;"	d
CMP_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	653;"	d
CMP_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	715;"	d
CMP_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	715;"	d
CMP_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	708;"	d
CMP_COS_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMP_COS_TypeDef;$/;"	t	typeref:enum:_CMP_COS_
CMP_COUT	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_COUT  = 0,$/;"	e	enum:_CMP_COS_
CMP_COUTA	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_COUTA = 1,$/;"	e	enum:_CMP_COS_
CMP_CR0_FILTER_CNT	.\Sources\Chip_start\Header\MKL24Z4.h	591;"	d
CMP_CR0_FILTER_CNT	.\Sources\Chip_start\Header\MKL25Z4.h	653;"	d
CMP_CR0_FILTER_CNT	.\Sources\Chip_start\Header\MKL26Z4.h	653;"	d
CMP_CR0_FILTER_CNT	.\Sources\Chip_start\Header\MKL46Z4.h	646;"	d
CMP_CR0_FILTER_CNT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	589;"	d
CMP_CR0_FILTER_CNT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	651;"	d
CMP_CR0_FILTER_CNT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	651;"	d
CMP_CR0_FILTER_CNT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	644;"	d
CMP_CR0_FILTER_CNT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	590;"	d
CMP_CR0_FILTER_CNT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	652;"	d
CMP_CR0_FILTER_CNT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	652;"	d
CMP_CR0_FILTER_CNT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	645;"	d
CMP_CR0_HYSTCTR	.\Sources\Chip_start\Header\MKL24Z4.h	588;"	d
CMP_CR0_HYSTCTR	.\Sources\Chip_start\Header\MKL25Z4.h	650;"	d
CMP_CR0_HYSTCTR	.\Sources\Chip_start\Header\MKL26Z4.h	650;"	d
CMP_CR0_HYSTCTR	.\Sources\Chip_start\Header\MKL46Z4.h	643;"	d
CMP_CR0_HYSTCTR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	586;"	d
CMP_CR0_HYSTCTR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	648;"	d
CMP_CR0_HYSTCTR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	648;"	d
CMP_CR0_HYSTCTR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	641;"	d
CMP_CR0_HYSTCTR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	587;"	d
CMP_CR0_HYSTCTR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	649;"	d
CMP_CR0_HYSTCTR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	649;"	d
CMP_CR0_HYSTCTR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	642;"	d
CMP_CR0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	564;"	d
CMP_CR0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	626;"	d
CMP_CR0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	626;"	d
CMP_CR0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	619;"	d
CMP_CR1_COS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	597;"	d
CMP_CR1_COS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	659;"	d
CMP_CR1_COS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	659;"	d
CMP_CR1_COS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	652;"	d
CMP_CR1_COS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	598;"	d
CMP_CR1_COS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	660;"	d
CMP_CR1_COS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	660;"	d
CMP_CR1_COS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	653;"	d
CMP_CR1_EN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	593;"	d
CMP_CR1_EN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	655;"	d
CMP_CR1_EN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	655;"	d
CMP_CR1_EN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	648;"	d
CMP_CR1_EN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	594;"	d
CMP_CR1_EN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	656;"	d
CMP_CR1_EN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	656;"	d
CMP_CR1_EN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	649;"	d
CMP_CR1_INV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	599;"	d
CMP_CR1_INV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	661;"	d
CMP_CR1_INV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	661;"	d
CMP_CR1_INV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	654;"	d
CMP_CR1_INV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	600;"	d
CMP_CR1_INV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	662;"	d
CMP_CR1_INV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	662;"	d
CMP_CR1_INV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	655;"	d
CMP_CR1_OPE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	595;"	d
CMP_CR1_OPE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	657;"	d
CMP_CR1_OPE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	657;"	d
CMP_CR1_OPE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	650;"	d
CMP_CR1_OPE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	596;"	d
CMP_CR1_OPE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	658;"	d
CMP_CR1_OPE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	658;"	d
CMP_CR1_OPE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	651;"	d
CMP_CR1_PMODE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	601;"	d
CMP_CR1_PMODE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	663;"	d
CMP_CR1_PMODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	663;"	d
CMP_CR1_PMODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	656;"	d
CMP_CR1_PMODE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	602;"	d
CMP_CR1_PMODE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	664;"	d
CMP_CR1_PMODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	664;"	d
CMP_CR1_PMODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	657;"	d
CMP_CR1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	565;"	d
CMP_CR1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	627;"	d
CMP_CR1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	627;"	d
CMP_CR1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	620;"	d
CMP_CR1_SE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	607;"	d
CMP_CR1_SE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	669;"	d
CMP_CR1_SE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	669;"	d
CMP_CR1_SE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	662;"	d
CMP_CR1_SE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	608;"	d
CMP_CR1_SE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	670;"	d
CMP_CR1_SE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	670;"	d
CMP_CR1_SE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	663;"	d
CMP_CR1_TRIGM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	603;"	d
CMP_CR1_TRIGM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	665;"	d
CMP_CR1_TRIGM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	665;"	d
CMP_CR1_TRIGM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	658;"	d
CMP_CR1_TRIGM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	604;"	d
CMP_CR1_TRIGM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	666;"	d
CMP_CR1_TRIGM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	666;"	d
CMP_CR1_TRIGM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	659;"	d
CMP_CR1_WE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	605;"	d
CMP_CR1_WE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	667;"	d
CMP_CR1_WE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	667;"	d
CMP_CR1_WE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	660;"	d
CMP_CR1_WE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	606;"	d
CMP_CR1_WE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	668;"	d
CMP_CR1_WE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	668;"	d
CMP_CR1_WE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	661;"	d
CMP_DAC	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_DAC(CMP_Struct_TypeDef *CMP_Struct, CMP_DAC_VRSEL_TypeDef vrsel,$/;"	f
CMP_DACCR_DACEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	632;"	d
CMP_DACCR_DACEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	694;"	d
CMP_DACCR_DACEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	694;"	d
CMP_DACCR_DACEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	687;"	d
CMP_DACCR_DACEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	633;"	d
CMP_DACCR_DACEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	695;"	d
CMP_DACCR_DACEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	695;"	d
CMP_DACCR_DACEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	688;"	d
CMP_DACCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	568;"	d
CMP_DACCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	630;"	d
CMP_DACCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	630;"	d
CMP_DACCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	623;"	d
CMP_DACCR_VOSEL	.\Sources\Chip_start\Header\MKL24Z4.h	629;"	d
CMP_DACCR_VOSEL	.\Sources\Chip_start\Header\MKL25Z4.h	691;"	d
CMP_DACCR_VOSEL	.\Sources\Chip_start\Header\MKL26Z4.h	691;"	d
CMP_DACCR_VOSEL	.\Sources\Chip_start\Header\MKL46Z4.h	684;"	d
CMP_DACCR_VOSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	627;"	d
CMP_DACCR_VOSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	689;"	d
CMP_DACCR_VOSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	689;"	d
CMP_DACCR_VOSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	682;"	d
CMP_DACCR_VOSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	628;"	d
CMP_DACCR_VOSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	690;"	d
CMP_DACCR_VOSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	690;"	d
CMP_DACCR_VOSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	683;"	d
CMP_DACCR_VRSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	630;"	d
CMP_DACCR_VRSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	692;"	d
CMP_DACCR_VRSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	692;"	d
CMP_DACCR_VRSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	685;"	d
CMP_DACCR_VRSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	631;"	d
CMP_DACCR_VRSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	693;"	d
CMP_DACCR_VRSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	693;"	d
CMP_DACCR_VRSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	686;"	d
CMP_DAC_Default	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_DAC_Default = CMP_DAC_REF1,$/;"	e	enum:_CMP_DAC_VRSEL_
CMP_DAC_REF1	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_DAC_REF1 = 0,$/;"	e	enum:_CMP_DAC_VRSEL_
CMP_DAC_REF2	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_DAC_REF2 = 1,$/;"	e	enum:_CMP_DAC_VRSEL_
CMP_DAC_VRSEL_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMP_DAC_VRSEL_TypeDef;$/;"	t	typeref:enum:_CMP_DAC_VRSEL_
CMP_DEV_NUM	.\Sources\Chip_driver\CMP\cmp.c	9;"	d	file:
CMP_DMA_Disable	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_DMA_Disable(CMP_Struct_TypeDef *CMP_Struct)$/;"	f
CMP_DMA_Enable	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_DMA_Enable(CMP_Struct_TypeDef *CMP_Struct)$/;"	f
CMP_Disable	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_Disable(CMP_Struct_TypeDef *CMP_Struct)$/;"	f
CMP_FILTER_CNT_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMP_FILTER_CNT_TypeDef;$/;"	t	typeref:enum:_CMP_FILTER_CNT_
CMP_FPR_FILT_PER	.\Sources\Chip_start\Header\MKL24Z4.h	612;"	d
CMP_FPR_FILT_PER	.\Sources\Chip_start\Header\MKL25Z4.h	674;"	d
CMP_FPR_FILT_PER	.\Sources\Chip_start\Header\MKL26Z4.h	674;"	d
CMP_FPR_FILT_PER	.\Sources\Chip_start\Header\MKL46Z4.h	667;"	d
CMP_FPR_FILT_PER_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	610;"	d
CMP_FPR_FILT_PER_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	672;"	d
CMP_FPR_FILT_PER_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	672;"	d
CMP_FPR_FILT_PER_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	665;"	d
CMP_FPR_FILT_PER_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	611;"	d
CMP_FPR_FILT_PER_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	673;"	d
CMP_FPR_FILT_PER_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	673;"	d
CMP_FPR_FILT_PER_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	666;"	d
CMP_FPR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	566;"	d
CMP_FPR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	628;"	d
CMP_FPR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	628;"	d
CMP_FPR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	621;"	d
CMP_Filter_Disable	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_Filter_Disable(CMP_Struct_TypeDef *CMP_Struct)$/;"	f
CMP_Filter_Enable	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_Filter_Enable(CMP_Struct_TypeDef *CMP_Struct,$/;"	f
CMP_Filter_No	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Filter_No = 0,$/;"	e	enum:_CMP_FILTER_CNT_
CMP_HYSTCTR_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMP_HYSTCTR_TypeDef;$/;"	t	typeref:enum:_CMP_HYSTCTR_
CMP_IEF_Disable	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_IEF_Disable(CMP_Struct_TypeDef *CMP_Struct)$/;"	f
CMP_IEF_Enable	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_IEF_Enable(CMP_Struct_TypeDef *CMP_Struct, ISR_CALLBACK cmp_isr)$/;"	f
CMP_IER_Disable	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_IER_Disable(CMP_Struct_TypeDef *CMP_Struct)$/;"	f
CMP_IER_Enable	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_IER_Enable(CMP_Struct_TypeDef *CMP_Struct, ISR_CALLBACK cmp_isr)$/;"	f
CMP_INV_Defalut	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_INV_Defalut = CMP_INV_Disable,$/;"	e	enum:_CMP_INV_
CMP_INV_Disable	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_INV_Disable = 0,$/;"	e	enum:_CMP_INV_
CMP_INV_Enable	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_INV_Enable  = 1,$/;"	e	enum:_CMP_INV_
CMP_INV_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMP_INV_TypeDef;$/;"	t	typeref:enum:_CMP_INV_
CMP_IRQHandler	.\Sources\Chip_driver\CMP\cmp.c	/^void CMP_IRQHandler(void)$/;"	f
CMP_ISR	.\Sources\Chip_driver\CMP\cmp.c	/^volatile static ISR_CALLBACK CMP_ISR[CMP_DEV_NUM][2];$/;"	v	file:
CMP_Init	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_Init(CMP_Struct_TypeDef *CMP_Struct)$/;"	f
CMP_Level0	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Level0 = 0,$/;"	e	enum:_CMP_HYSTCTR_
CMP_Level1	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Level1 = 1,$/;"	e	enum:_CMP_HYSTCTR_
CMP_Level2	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Level2 = 2,$/;"	e	enum:_CMP_HYSTCTR_
CMP_Level3	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Level3 = 3,$/;"	e	enum:_CMP_HYSTCTR_
CMP_Level_Default	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Level_Default = CMP_Level0,$/;"	e	enum:_CMP_HYSTCTR_
CMP_MUXCR_MSEL	.\Sources\Chip_start\Header\MKL24Z4.h	637;"	d
CMP_MUXCR_MSEL	.\Sources\Chip_start\Header\MKL25Z4.h	699;"	d
CMP_MUXCR_MSEL	.\Sources\Chip_start\Header\MKL26Z4.h	699;"	d
CMP_MUXCR_MSEL	.\Sources\Chip_start\Header\MKL46Z4.h	692;"	d
CMP_MUXCR_MSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	635;"	d
CMP_MUXCR_MSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	697;"	d
CMP_MUXCR_MSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	697;"	d
CMP_MUXCR_MSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	690;"	d
CMP_MUXCR_MSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	636;"	d
CMP_MUXCR_MSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	698;"	d
CMP_MUXCR_MSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	698;"	d
CMP_MUXCR_MSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	691;"	d
CMP_MUXCR_PSEL	.\Sources\Chip_start\Header\MKL24Z4.h	640;"	d
CMP_MUXCR_PSEL	.\Sources\Chip_start\Header\MKL25Z4.h	702;"	d
CMP_MUXCR_PSEL	.\Sources\Chip_start\Header\MKL26Z4.h	702;"	d
CMP_MUXCR_PSEL	.\Sources\Chip_start\Header\MKL46Z4.h	695;"	d
CMP_MUXCR_PSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	638;"	d
CMP_MUXCR_PSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	700;"	d
CMP_MUXCR_PSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	700;"	d
CMP_MUXCR_PSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	693;"	d
CMP_MUXCR_PSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	639;"	d
CMP_MUXCR_PSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	701;"	d
CMP_MUXCR_PSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	701;"	d
CMP_MUXCR_PSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	694;"	d
CMP_MUXCR_PSTM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	641;"	d
CMP_MUXCR_PSTM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	703;"	d
CMP_MUXCR_PSTM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	703;"	d
CMP_MUXCR_PSTM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	696;"	d
CMP_MUXCR_PSTM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	642;"	d
CMP_MUXCR_PSTM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	704;"	d
CMP_MUXCR_PSTM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	704;"	d
CMP_MUXCR_PSTM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	697;"	d
CMP_MUXCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	569;"	d
CMP_MUXCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	631;"	d
CMP_MUXCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	631;"	d
CMP_MUXCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	624;"	d
CMP_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct CMP_MemMap$/;"	s
CMP_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct CMP_MemMap$/;"	s
CMP_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct CMP_MemMap$/;"	s
CMP_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct CMP_MemMap$/;"	s
CMP_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *CMP_MemMapPtr;$/;"	t
CMP_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *CMP_MemMapPtr;$/;"	t
CMP_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *CMP_MemMapPtr;$/;"	t
CMP_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *CMP_MemMapPtr;$/;"	t
CMP_Out	.\Sources\Chip_driver\CMP\cmp.c	/^int CMP_Out(CMPxOUT_PT_TypeDef CMPx_PT, CMP_COS_TypeDef cos)$/;"	f
CMP_PMODE_Default	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_PMODE_Default = CMP_PMODE_LS,$/;"	e	enum:_CMP_PMODE_
CMP_PMODE_HS	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_PMODE_HS = 1,$/;"	e	enum:_CMP_PMODE_
CMP_PMODE_LS	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_PMODE_LS = 0,$/;"	e	enum:_CMP_PMODE_
CMP_PMODE_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMP_PMODE_TypeDef;$/;"	t	typeref:enum:_CMP_PMODE_
CMP_PORTxn_GET	.\Sources\Chip_driver\CMP\cmp.h	31;"	d
CMP_PORTxn_MASK	.\Sources\Chip_driver\CMP\cmp.h	28;"	d
CMP_PORTxn_RE	.\Sources\Chip_driver\CMP\cmp.h	30;"	d
CMP_PORTxn_SHIFT	.\Sources\Chip_driver\CMP\cmp.h	29;"	d
CMP_SCR_CFF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	616;"	d
CMP_SCR_CFF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	678;"	d
CMP_SCR_CFF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	678;"	d
CMP_SCR_CFF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	671;"	d
CMP_SCR_CFF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	617;"	d
CMP_SCR_CFF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	679;"	d
CMP_SCR_CFF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	679;"	d
CMP_SCR_CFF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	672;"	d
CMP_SCR_CFR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	618;"	d
CMP_SCR_CFR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	680;"	d
CMP_SCR_CFR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	680;"	d
CMP_SCR_CFR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	673;"	d
CMP_SCR_CFR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	619;"	d
CMP_SCR_CFR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	681;"	d
CMP_SCR_CFR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	681;"	d
CMP_SCR_CFR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	674;"	d
CMP_SCR_COUT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	614;"	d
CMP_SCR_COUT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	676;"	d
CMP_SCR_COUT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	676;"	d
CMP_SCR_COUT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	669;"	d
CMP_SCR_COUT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	615;"	d
CMP_SCR_COUT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	677;"	d
CMP_SCR_COUT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	677;"	d
CMP_SCR_COUT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	670;"	d
CMP_SCR_DMAEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	624;"	d
CMP_SCR_DMAEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	686;"	d
CMP_SCR_DMAEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	686;"	d
CMP_SCR_DMAEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	679;"	d
CMP_SCR_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	625;"	d
CMP_SCR_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	687;"	d
CMP_SCR_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	687;"	d
CMP_SCR_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	680;"	d
CMP_SCR_IEF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	620;"	d
CMP_SCR_IEF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	682;"	d
CMP_SCR_IEF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	682;"	d
CMP_SCR_IEF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	675;"	d
CMP_SCR_IEF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	621;"	d
CMP_SCR_IEF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	683;"	d
CMP_SCR_IEF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	683;"	d
CMP_SCR_IEF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	676;"	d
CMP_SCR_IER_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	622;"	d
CMP_SCR_IER_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	684;"	d
CMP_SCR_IER_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	684;"	d
CMP_SCR_IER_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	677;"	d
CMP_SCR_IER_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	623;"	d
CMP_SCR_IER_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	685;"	d
CMP_SCR_IER_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	685;"	d
CMP_SCR_IER_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	678;"	d
CMP_SCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	567;"	d
CMP_SCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	629;"	d
CMP_SCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	629;"	d
CMP_SCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	622;"	d
CMP_Sample1	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Sample1  = 1,$/;"	e	enum:_CMP_FILTER_CNT_
CMP_Sample2	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Sample2  = 2,$/;"	e	enum:_CMP_FILTER_CNT_
CMP_Sample3	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Sample3  = 3,$/;"	e	enum:_CMP_FILTER_CNT_
CMP_Sample4	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Sample4  = 4,$/;"	e	enum:_CMP_FILTER_CNT_
CMP_Sample5	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Sample5  = 5,$/;"	e	enum:_CMP_FILTER_CNT_
CMP_Sample6	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Sample6  = 6,$/;"	e	enum:_CMP_FILTER_CNT_
CMP_Sample7	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Sample7  = 7,$/;"	e	enum:_CMP_FILTER_CNT_
CMP_Sample_Defult	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Sample_Defult = CMP_Filter_No,$/;"	e	enum:_CMP_FILTER_CNT_
CMP_Struct_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMP_Struct_TypeDef;$/;"	t	typeref:struct:_CMP_Struct_
CMP_TRIGM_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMP_TRIGM_TypeDef;$/;"	t	typeref:enum:_CMP_TRIGM_
CMP_Trig_Default	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Trig_Default = CMP_Trig_Disable,$/;"	e	enum:_CMP_TRIGM_
CMP_Trig_Disable	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Trig_Disable = 0,$/;"	e	enum:_CMP_TRIGM_
CMP_Trig_Enable	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Trig_Enable  = 1,$/;"	e	enum:_CMP_TRIGM_
CMP_WIN_Default	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_WIN_Default = CMP_WIN_Disable,$/;"	e	enum:_CMP_Window_
CMP_WIN_Disable	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_WIN_Disable = 0,$/;"	e	enum:_CMP_Window_
CMP_WIN_Enable	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_WIN_Enable  = 1,$/;"	e	enum:_CMP_Window_
CMP_Win	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_Window_TypeDef  CMP_Win;$/;"	m	struct:_CMP_Struct_
CMP_Window_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMP_Window_TypeDef;$/;"	t	typeref:enum:_CMP_Window_
CMP_hystctr	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_HYSTCTR_TypeDef CMP_hystctr;$/;"	m	struct:_CMP_Struct_
CMP_inm	.\Sources\Chip_driver\CMP\cmp.h	/^    CMPxINn_PT_TypeDef  CMP_inm;$/;"	m	struct:_CMP_Struct_
CMP_inp	.\Sources\Chip_driver\CMP\cmp.h	/^    CMPxINn_PT_TypeDef  CMP_inp;$/;"	m	struct:_CMP_Struct_
CMP_inv	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_INV_TypeDef     CMP_inv;$/;"	m	struct:_CMP_Struct_
CMP_n_GET	.\Sources\Chip_driver\CMP\cmp.h	26;"	d
CMP_n_MASK	.\Sources\Chip_driver\CMP\cmp.h	23;"	d
CMP_n_RE	.\Sources\Chip_driver\CMP\cmp.h	25;"	d
CMP_n_SHIFT	.\Sources\Chip_driver\CMP\cmp.h	24;"	d
CMP_pmode	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_PMODE_TypeDef   CMP_pmode;$/;"	m	struct:_CMP_Struct_
CMP_trigm	.\Sources\Chip_driver\CMP\cmp.h	/^    CMP_TRIGM_TypeDef   CMP_trigm;$/;"	m	struct:_CMP_Struct_
CMP_x_GET	.\Sources\Chip_driver\CMP\cmp.h	21;"	d
CMP_x_MASK	.\Sources\Chip_driver\CMP\cmp.h	18;"	d
CMP_x_RE	.\Sources\Chip_driver\CMP\cmp.h	20;"	d
CMP_x_SHIFT	.\Sources\Chip_driver\CMP\cmp.h	19;"	d
CMP_x_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMP_x_TypeDef;$/;"	t	typeref:enum:_CMP_x_
CMPx	.\Sources\Chip_driver\CMP\cmp.c	/^volatile struct CMP_MemMap *CMPx[] = CMP_BASE_PTRS;$/;"	v	typeref:struct:CMP_MemMap
CMPxINn_PT_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMPxINn_PT_TypeDef;$/;"	t	typeref:enum:_CMPxINn_PT_
CMPxOUT_PT_TypeDef	.\Sources\Chip_driver\CMP\cmp.h	/^} CMPxOUT_PT_TypeDef;$/;"	t	typeref:enum:_CMPxOUT_PT_
CMR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CMR;                                    \/**< Low Power Timer Compare Register, offset: 0x8 *\/$/;"	m	struct:LPTMR_MemMap
CMR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CMR;                                    \/**< Low Power Timer Compare Register, offset: 0x8 *\/$/;"	m	struct:LPTMR_MemMap
CMR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CMR;                                    \/**< Low Power Timer Compare Register, offset: 0x8 *\/$/;"	m	struct:LPTMR_MemMap
CMR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CMR;                                    \/**< Low Power Timer Compare Register, offset: 0x8 *\/$/;"	m	struct:LPTMR_MemMap
CMSIS_UNUSED	.\Sources\Chip_start\CMSIS\arm_math.h	382;"	d
CMSIS_UNUSED	.\Sources\Chip_start\CMSIS\arm_math.h	384;"	d
CMSIS_UNUSED	.\Sources\Chip_start\CMSIS\arm_math.h	388;"	d
CNR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CNR;                                    \/**< Low Power Timer Counter Register, offset: 0xC *\/$/;"	m	struct:LPTMR_MemMap
CNR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CNR;                                    \/**< Low Power Timer Counter Register, offset: 0xC *\/$/;"	m	struct:LPTMR_MemMap
CNR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CNR;                                    \/**< Low Power Timer Counter Register, offset: 0xC *\/$/;"	m	struct:LPTMR_MemMap
CNR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CNR;                                    \/**< Low Power Timer Counter Register, offset: 0xC *\/$/;"	m	struct:LPTMR_MemMap
CNT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CNT;                                    \/**< Counter, offset: 0x4 *\/$/;"	m	struct:TPM_MemMap
CNT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CNT;                                    \/**< Counter, offset: 0x4 *\/$/;"	m	struct:TPM_MemMap
CNT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CNT;                                    \/**< Counter, offset: 0x4 *\/$/;"	m	struct:TPM_MemMap
CNT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CNT;                                    \/**< Counter, offset: 0x4 *\/$/;"	m	struct:TPM_MemMap
COMP	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t COMP;                                   \/**< Comparator Register 0..Comparator Register 1, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon166
COMP	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t COMP;                                   \/**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon167
COMP	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t COMP[2];                                \/**< FlashPatch Comparator Register 0..FlashPatch Comparator Register 1, array offset: 0x8, array step: 0x4 *\/$/;"	m	struct:BP_MemMap
COMP	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t COMP;                                   \/**< Comparator Register 0..Comparator Register 1, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon177
COMP	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t COMP;                                   \/**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon178
COMP	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t COMP[2];                                \/**< FlashPatch Comparator Register 0..FlashPatch Comparator Register 1, array offset: 0x8, array step: 0x4 *\/$/;"	m	struct:BP_MemMap
COMP	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t COMP;                                   \/**< Comparator Register 0..Comparator Register 1, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon188
COMP	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t COMP;                                   \/**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon189
COMP	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t COMP[2];                                \/**< FlashPatch Comparator Register 0..FlashPatch Comparator Register 1, array offset: 0x8, array step: 0x4 *\/$/;"	m	struct:BP_MemMap
COMP	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t COMP;                                   \/**< Comparator Register 0..Comparator Register 1, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon199
COMP	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t COMP;                                   \/**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon201
COMP	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t COMP[2];                                \/**< FlashPatch Comparator Register 0..FlashPatch Comparator Register 1, array offset: 0x8, array step: 0x4 *\/$/;"	m	struct:BP_MemMap
COMP0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon107
COMP0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon125
COMP0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon157
COMP1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon107
COMP1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon125
COMP1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon157
COMP2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon107
COMP2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon125
COMP2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon157
COMP3	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon107
COMP3	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon125
COMP3	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon157
COMPARATOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    } COMPARATOR[2];$/;"	m	struct:DWT_MemMap	typeref:struct:DWT_MemMap::__anon166
COMPARATOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    } COMPARATOR[2];$/;"	m	struct:MTBDWT_MemMap	typeref:struct:MTBDWT_MemMap::__anon167
COMPARATOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    } COMPARATOR[2];$/;"	m	struct:DWT_MemMap	typeref:struct:DWT_MemMap::__anon177
COMPARATOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    } COMPARATOR[2];$/;"	m	struct:MTBDWT_MemMap	typeref:struct:MTBDWT_MemMap::__anon178
COMPARATOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    } COMPARATOR[2];$/;"	m	struct:DWT_MemMap	typeref:struct:DWT_MemMap::__anon188
COMPARATOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    } COMPARATOR[2];$/;"	m	struct:MTBDWT_MemMap	typeref:struct:MTBDWT_MemMap::__anon189
COMPARATOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    } COMPARATOR[2];$/;"	m	struct:DWT_MemMap	typeref:struct:DWT_MemMap::__anon199
COMPARATOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    } COMPARATOR[2];$/;"	m	struct:MTBDWT_MemMap	typeref:struct:MTBDWT_MemMap::__anon201
COMPID	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap
COMPID	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap
COMPID	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap
COMPID	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap
COMPID	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap
COMPID	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap
COMPID	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap
COMPID	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap
COMPID	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap
COMPID	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap
COMPID	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap
COMPID	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t COMPID[4];                              \/**< Component ID Register, array offset: 0xFF0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap
CONF	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CONF;                                   \/**< Configuration, offset: 0x84 *\/$/;"	m	struct:TPM_MemMap
CONF	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CONF;                                   \/**< Configuration, offset: 0x84 *\/$/;"	m	struct:TPM_MemMap
CONF	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CONF;                                   \/**< Configuration, offset: 0x84 *\/$/;"	m	struct:TPM_MemMap
CONF	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CONF;                                   \/**< Configuration, offset: 0x84 *\/$/;"	m	struct:TPM_MemMap
CONFIG_1	.\Sources\Chip_start\vectors.h	137;"	d
CONFIG_2	.\Sources\Chip_start\vectors.h	138;"	d
CONFIG_3	.\Sources\Chip_start\vectors.h	139;"	d
CONFIG_4	.\Sources\Chip_start\vectors.h	140;"	d
CONTROL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t CONTROL;                                 \/**< USB OTG Control register, offset: 0x108 *\/$/;"	m	struct:USB_MemMap
CONTROL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t CONTROL;                                 \/**< USB OTG Control register, offset: 0x108 *\/$/;"	m	struct:USB_MemMap
CONTROL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t CONTROL;                                 \/**< USB OTG Control register, offset: 0x108 *\/$/;"	m	struct:USB_MemMap
CONTROL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t CONTROL;                                 \/**< USB OTG Control register, offset: 0x108 *\/$/;"	m	struct:USB_MemMap
CONTROLS	.\Sources\Chip_start\Header\MKL24Z4.h	/^    } CONTROLS[6];$/;"	m	struct:TPM_MemMap	typeref:struct:TPM_MemMap::__anon169
CONTROLS	.\Sources\Chip_start\Header\MKL25Z4.h	/^    } CONTROLS[6];$/;"	m	struct:TPM_MemMap	typeref:struct:TPM_MemMap::__anon180
CONTROLS	.\Sources\Chip_start\Header\MKL26Z4.h	/^    } CONTROLS[6];$/;"	m	struct:TPM_MemMap	typeref:struct:TPM_MemMap::__anon191
CONTROLS	.\Sources\Chip_start\Header\MKL46Z4.h	/^    } CONTROLS[6];$/;"	m	struct:TPM_MemMap	typeref:struct:TPM_MemMap::__anon203
CONTROL_Type	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    } CONTROL_Type;$/;"	t	typeref:union:__anon76
CONTROL_Type	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    } CONTROL_Type;$/;"	t	typeref:union:__anon87
CONTROL_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } CONTROL_Type;$/;"	t	typeref:union:__anon99
CONTROL_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } CONTROL_Type;$/;"	t	typeref:union:__anon117
CONTROL_Type	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    } CONTROL_Type;$/;"	t	typeref:union:__anon136
CONTROL_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } CONTROL_Type;$/;"	t	typeref:union:__anon149
COPC	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t COPC;                                   \/**< COP Control Register, offset: 0x1100 *\/$/;"	m	struct:SIM_MemMap
COPC	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t COPC;                                   \/**< COP Control Register, offset: 0x1100 *\/$/;"	m	struct:SIM_MemMap
COPC	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t COPC;                                   \/**< COP Control Register, offset: 0x1100 *\/$/;"	m	struct:SIM_MemMap
COPC	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t COPC;                                   \/**< COP Control Register, offset: 0x1100 *\/$/;"	m	struct:SIM_MemMap
COP_Disable	.\Sources\Chip_driver\WDOG\wdog.h	/^    COP_Disable = 0,$/;"	e	enum:_WDOG_COPT_
CPACR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon102
CPACR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon120
CPACR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon152
CPICNT	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon107
CPICNT	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon125
CPICNT	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon157
CPM0_IN5_PTE29	.\Sources\Chip_driver\CMP\cmp.h	/^    CPM0_IN5_PTE29 = ( CMP_PORTxn_RE(PTE29) | CMP_x_RE(CMP0) | CMP_n_RE(5) ),$/;"	e	enum:_CMPxINn_PT_
CPO	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CPO;                                    \/**< Compute Operation Control Register, offset: 0x40 *\/$/;"	m	struct:MCM_MemMap
CPO	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CPO;                                    \/**< Compute Operation Control Register, offset: 0x40 *\/$/;"	m	struct:MCM_MemMap
CPO	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CPO;                                    \/**< Compute Operation Control Register, offset: 0x40 *\/$/;"	m	struct:MCM_MemMap
CPO	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CPO;                                    \/**< Compute Operation Control Register, offset: 0x40 *\/$/;"	m	struct:MCM_MemMap
CPUID	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon79
CPUID	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon90
CPUID	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon102
CPUID	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon120
CPUID	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon139
CPUID	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon152
CPUID	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CPUID;                                  \/**< CPUID Base Register, offset: 0xD00 *\/$/;"	m	struct:SCB_MemMap
CPUID	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CPUID;                                  \/**< CPUID Base Register, offset: 0xD00 *\/$/;"	m	struct:SCB_MemMap
CPUID	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CPUID;                                  \/**< CPUID Base Register, offset: 0xD00 *\/$/;"	m	struct:SCB_MemMap
CPUID	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CPUID;                                  \/**< CPUID Base Register, offset: 0xD00 *\/$/;"	m	struct:SCB_MemMap
CR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CR;                                     \/**< RTC Control Register, offset: 0x10 *\/$/;"	m	struct:RTC_MemMap
CR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t CR;                                      \/**< OSC Control Register, offset: 0x0 *\/$/;"	m	struct:OSC_MemMap
CR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CR;                                     \/**< RTC Control Register, offset: 0x10 *\/$/;"	m	struct:RTC_MemMap
CR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t CR;                                      \/**< OSC Control Register, offset: 0x0 *\/$/;"	m	struct:OSC_MemMap
CR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CR;                                     \/**< RTC Control Register, offset: 0x10 *\/$/;"	m	struct:RTC_MemMap
CR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t CR;                                      \/**< OSC Control Register, offset: 0x0 *\/$/;"	m	struct:OSC_MemMap
CR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CR;                                     \/**< RTC Control Register, offset: 0x10 *\/$/;"	m	struct:RTC_MemMap
CR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t CR;                                      \/**< OSC Control Register, offset: 0x0 *\/$/;"	m	struct:OSC_MemMap
CR0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t CR0;                                     \/**< CMP Control Register 0, offset: 0x0 *\/$/;"	m	struct:CMP_MemMap
CR0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t CR0;                                     \/**< CMP Control Register 0, offset: 0x0 *\/$/;"	m	struct:CMP_MemMap
CR0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t CR0;                                     \/**< CMP Control Register 0, offset: 0x0 *\/$/;"	m	struct:CMP_MemMap
CR0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t CR0;                                     \/**< CMP Control Register 0, offset: 0x0 *\/$/;"	m	struct:CMP_MemMap
CR1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t CR1;                                     \/**< CMP Control Register 1, offset: 0x1 *\/$/;"	m	struct:CMP_MemMap
CR1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t CR1;                                     \/**< CMP Control Register 1, offset: 0x1 *\/$/;"	m	struct:CMP_MemMap
CR1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t CR1;                                     \/**< CMP Control Register 1, offset: 0x1 *\/$/;"	m	struct:CMP_MemMap
CR1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t CR1;                                     \/**< CMP Control Register 1, offset: 0x1 *\/$/;"	m	struct:CMP_MemMap
CSPSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon108
CSPSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon126
CSPSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon158
CSR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CSR;                                    \/**< Low Power Timer Control Status Register, offset: 0x0 *\/$/;"	m	struct:LPTMR_MemMap
CSR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CSR;                                    \/**< SysTick Control and Status Register, offset: 0x0 *\/$/;"	m	struct:SysTick_MemMap
CSR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CSR;                                    \/**< Low Power Timer Control Status Register, offset: 0x0 *\/$/;"	m	struct:LPTMR_MemMap
CSR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CSR;                                    \/**< SysTick Control and Status Register, offset: 0x0 *\/$/;"	m	struct:SysTick_MemMap
CSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CSR;                                    \/**< Low Power Timer Control Status Register, offset: 0x0 *\/$/;"	m	struct:LPTMR_MemMap
CSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CSR;                                    \/**< SysTick Control and Status Register, offset: 0x0 *\/$/;"	m	struct:SysTick_MemMap
CSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CSR;                                    \/**< Low Power Timer Control Status Register, offset: 0x0 *\/$/;"	m	struct:LPTMR_MemMap
CSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CSR;                                    \/**< SysTick Control and Status Register, offset: 0x0 *\/$/;"	m	struct:SysTick_MemMap
CTL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t CTL;                                     \/**< Control register, offset: 0x94 *\/$/;"	m	struct:USB_MemMap
CTL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t CTL;                                     \/**< Control register, offset: 0x94 *\/$/;"	m	struct:USB_MemMap
CTL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t CTL;                                     \/**< Control register, offset: 0x94 *\/$/;"	m	struct:USB_MemMap
CTL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t CTL;                                     \/**< Control register, offset: 0x94 *\/$/;"	m	struct:USB_MemMap
CTRL	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon80
CTRL	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon91
CTRL	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon92
CTRL	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon107
CTRL	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon104
CTRL	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon109
CTRL	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon125
CTRL	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon122
CTRL	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon127
CTRL	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon141
CTRL	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon142
CTRL	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon157
CTRL	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon154
CTRL	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon159
CTRL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CTRL;                                   \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:DWT_MemMap
CTRL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CTRL;                                   \/**< FlashPatch Control Register, offset: 0x0 *\/$/;"	m	struct:BP_MemMap
CTRL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CTRL;                                   \/**< MTB DWT Control Register, offset: 0x0 *\/$/;"	m	struct:MTBDWT_MemMap
CTRL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CTRL;                                   \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:DWT_MemMap
CTRL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CTRL;                                   \/**< FlashPatch Control Register, offset: 0x0 *\/$/;"	m	struct:BP_MemMap
CTRL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CTRL;                                   \/**< MTB DWT Control Register, offset: 0x0 *\/$/;"	m	struct:MTBDWT_MemMap
CTRL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CTRL;                                   \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:DWT_MemMap
CTRL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CTRL;                                   \/**< FlashPatch Control Register, offset: 0x0 *\/$/;"	m	struct:BP_MemMap
CTRL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CTRL;                                   \/**< MTB DWT Control Register, offset: 0x0 *\/$/;"	m	struct:MTBDWT_MemMap
CTRL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CTRL;                                   \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:DWT_MemMap
CTRL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CTRL;                                   \/**< FlashPatch Control Register, offset: 0x0 *\/$/;"	m	struct:BP_MemMap
CTRL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CTRL;                                   \/**< MTB DWT Control Register, offset: 0x0 *\/$/;"	m	struct:MTBDWT_MemMap
CURRENT_VECTORNUM	.\Sources\Chip_start\vectors.h	14;"	d
CV1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CV1;                                    \/**< Compare Value Registers, offset: 0x18 *\/$/;"	m	struct:ADC_MemMap
CV1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CV1;                                    \/**< Compare Value Registers, offset: 0x18 *\/$/;"	m	struct:ADC_MemMap
CV1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CV1;                                    \/**< Compare Value Registers, offset: 0x18 *\/$/;"	m	struct:ADC_MemMap
CV1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CV1;                                    \/**< Compare Value Registers, offset: 0x18 *\/$/;"	m	struct:ADC_MemMap
CV2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CV2;                                    \/**< Compare Value Registers, offset: 0x1C *\/$/;"	m	struct:ADC_MemMap
CV2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CV2;                                    \/**< Compare Value Registers, offset: 0x1C *\/$/;"	m	struct:ADC_MemMap
CV2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CV2;                                    \/**< Compare Value Registers, offset: 0x1C *\/$/;"	m	struct:ADC_MemMap
CV2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CV2;                                    \/**< Compare Value Registers, offset: 0x1C *\/$/;"	m	struct:ADC_MemMap
CVAL	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t CVAL;                                   \/**< Current Timer Value Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon168
CVAL	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t CVAL;                                   \/**< Current Timer Value Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon179
CVAL	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t CVAL;                                   \/**< Current Timer Value Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon190
CVAL	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t CVAL;                                   \/**< Current Timer Value Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon202
CVR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t CVR;                                    \/**< SysTick Current Value Register, offset: 0x8 *\/$/;"	m	struct:SysTick_MemMap
CVR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t CVR;                                    \/**< SysTick Current Value Register, offset: 0x8 *\/$/;"	m	struct:SysTick_MemMap
CVR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t CVR;                                    \/**< SysTick Current Value Register, offset: 0x8 *\/$/;"	m	struct:SysTick_MemMap
CVR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t CVR;                                    \/**< SysTick Current Value Register, offset: 0x8 *\/$/;"	m	struct:SysTick_MemMap
CYCCNT	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon107
CYCCNT	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon125
CYCCNT	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon157
CalculateExposureTime	.\Sources\Application\main.c	/^void CalculateExposureTime(void)$/;"	f
Check_first_flag	.\Sources\Application\TSLCCD\tslccd.c	/^static unsigned char Check_first_flag = 0;$/;"	v	file:
CnSC	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t CnSC;                                   \/**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon169
CnSC	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t CnSC;                                   \/**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon180
CnSC	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t CnSC;                                   \/**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon191
CnSC	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t CnSC;                                   \/**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon203
CnV	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t CnV;                                    \/**< Channel (n) Value, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon169
CnV	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t CnV;                                    \/**< Channel (n) Value, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon180
CnV	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t CnV;                                    \/**< Channel (n) Value, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon191
CnV	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t CnV;                                    \/**< Channel (n) Value, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:TPM_MemMap::__anon203
Coder_Dis	.\Sources\Application\Dataout\dataout.c	/^void Coder_Dis(void)$/;"	f
Coder_Pin	.\Sources\Board_driver\interface.h	110;"	d
Coder_Pin_Struct	.\Sources\Board_driver\interface.h	/^static LPTMR_Struct_TypeDef Coder_Pin_Struct =$/;"	v
Control_Out_TypeDef	.\Sources\Application\Control\control.h	/^} Control_Out_TypeDef;$/;"	t	typeref:struct:_CONTROL_OUT_
CoreDebug	.\Sources\Chip_start\CMSIS\core_cm3.h	1250;"	d
CoreDebug	.\Sources\Chip_start\CMSIS\core_cm4.h	1389;"	d
CoreDebug	.\Sources\Chip_start\CMSIS\core_sc300.h	1221;"	d
CoreDebug_BASE	.\Sources\Chip_start\CMSIS\core_cm3.h	1238;"	d
CoreDebug_BASE	.\Sources\Chip_start\CMSIS\core_cm4.h	1377;"	d
CoreDebug_BASE	.\Sources\Chip_start\CMSIS\core_sc300.h	1209;"	d
CoreDebug_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	745;"	d
CoreDebug_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	807;"	d
CoreDebug_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	807;"	d
CoreDebug_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	800;"	d
CoreDebug_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	747;"	d
CoreDebug_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	809;"	d
CoreDebug_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	809;"	d
CoreDebug_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	802;"	d
CoreDebug_DCRSR_REGSEL_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1182;"	d
CoreDebug_DCRSR_REGSEL_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1321;"	d
CoreDebug_DCRSR_REGSEL_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1153;"	d
CoreDebug_DCRSR_REGSEL_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1181;"	d
CoreDebug_DCRSR_REGSEL_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1320;"	d
CoreDebug_DCRSR_REGSEL_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1152;"	d
CoreDebug_DCRSR_REGWnR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1179;"	d
CoreDebug_DCRSR_REGWnR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1318;"	d
CoreDebug_DCRSR_REGWnR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1150;"	d
CoreDebug_DCRSR_REGWnR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1178;"	d
CoreDebug_DCRSR_REGWnR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1317;"	d
CoreDebug_DCRSR_REGWnR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1149;"	d
CoreDebug_DEMCR_MON_EN_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1198;"	d
CoreDebug_DEMCR_MON_EN_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1337;"	d
CoreDebug_DEMCR_MON_EN_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1169;"	d
CoreDebug_DEMCR_MON_EN_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1197;"	d
CoreDebug_DEMCR_MON_EN_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1336;"	d
CoreDebug_DEMCR_MON_EN_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1168;"	d
CoreDebug_DEMCR_MON_PEND_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1195;"	d
CoreDebug_DEMCR_MON_PEND_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1334;"	d
CoreDebug_DEMCR_MON_PEND_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1166;"	d
CoreDebug_DEMCR_MON_PEND_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1194;"	d
CoreDebug_DEMCR_MON_PEND_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1333;"	d
CoreDebug_DEMCR_MON_PEND_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1165;"	d
CoreDebug_DEMCR_MON_REQ_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1189;"	d
CoreDebug_DEMCR_MON_REQ_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1328;"	d
CoreDebug_DEMCR_MON_REQ_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1160;"	d
CoreDebug_DEMCR_MON_REQ_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1188;"	d
CoreDebug_DEMCR_MON_REQ_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1327;"	d
CoreDebug_DEMCR_MON_REQ_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1159;"	d
CoreDebug_DEMCR_MON_STEP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1192;"	d
CoreDebug_DEMCR_MON_STEP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1331;"	d
CoreDebug_DEMCR_MON_STEP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1163;"	d
CoreDebug_DEMCR_MON_STEP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1191;"	d
CoreDebug_DEMCR_MON_STEP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1330;"	d
CoreDebug_DEMCR_MON_STEP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1162;"	d
CoreDebug_DEMCR_TRCENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1186;"	d
CoreDebug_DEMCR_TRCENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1325;"	d
CoreDebug_DEMCR_TRCENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1157;"	d
CoreDebug_DEMCR_TRCENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1185;"	d
CoreDebug_DEMCR_TRCENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1324;"	d
CoreDebug_DEMCR_TRCENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1156;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1207;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1346;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1178;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1206;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1345;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1177;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1213;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1352;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1184;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1212;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1351;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1183;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1222;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1361;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1193;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1221;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1360;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1192;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1201;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1340;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1172;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1200;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1339;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1171;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1204;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1343;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1175;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1203;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1342;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1174;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1219;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1358;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1190;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1218;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1357;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1189;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1216;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1355;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1187;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1215;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1354;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1186;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1210;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1349;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1181;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1209;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1348;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1180;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1175;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1314;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1146;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1174;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1313;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1145;"	d
CoreDebug_DHCSR_C_HALT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1172;"	d
CoreDebug_DHCSR_C_HALT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1311;"	d
CoreDebug_DHCSR_C_HALT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1143;"	d
CoreDebug_DHCSR_C_HALT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1171;"	d
CoreDebug_DHCSR_C_HALT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1310;"	d
CoreDebug_DHCSR_C_HALT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1142;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1166;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1305;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1137;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1165;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1304;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1136;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1163;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1302;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1134;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1162;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1301;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1133;"	d
CoreDebug_DHCSR_C_STEP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1169;"	d
CoreDebug_DHCSR_C_STEP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1308;"	d
CoreDebug_DHCSR_C_STEP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1140;"	d
CoreDebug_DHCSR_C_STEP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1168;"	d
CoreDebug_DHCSR_C_STEP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1307;"	d
CoreDebug_DHCSR_C_STEP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1139;"	d
CoreDebug_DHCSR_DBGKEY_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1142;"	d
CoreDebug_DHCSR_DBGKEY_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1281;"	d
CoreDebug_DHCSR_DBGKEY_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1113;"	d
CoreDebug_DHCSR_DBGKEY_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1141;"	d
CoreDebug_DHCSR_DBGKEY_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1280;"	d
CoreDebug_DHCSR_DBGKEY_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1112;"	d
CoreDebug_DHCSR_S_HALT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1157;"	d
CoreDebug_DHCSR_S_HALT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1296;"	d
CoreDebug_DHCSR_S_HALT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1128;"	d
CoreDebug_DHCSR_S_HALT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1156;"	d
CoreDebug_DHCSR_S_HALT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1295;"	d
CoreDebug_DHCSR_S_HALT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1127;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1151;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1290;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1122;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1150;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1289;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1121;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1160;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1299;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1131;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1159;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1298;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1130;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1145;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1284;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1116;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1144;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1283;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1115;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1148;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1287;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1119;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1147;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1286;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1118;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1154;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1293;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1125;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1153;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1292;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1124;"	d
CoreDebug_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct CoreDebug_MemMap$/;"	s
CoreDebug_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct CoreDebug_MemMap$/;"	s
CoreDebug_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct CoreDebug_MemMap$/;"	s
CoreDebug_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct CoreDebug_MemMap$/;"	s
CoreDebug_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *CoreDebug_MemMapPtr;$/;"	t
CoreDebug_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *CoreDebug_MemMapPtr;$/;"	t
CoreDebug_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *CoreDebug_MemMapPtr;$/;"	t
CoreDebug_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *CoreDebug_MemMapPtr;$/;"	t
CoreDebug_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } CoreDebug_Type;$/;"	t	typeref:struct:__anon110
CoreDebug_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } CoreDebug_Type;$/;"	t	typeref:struct:__anon129
CoreDebug_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } CoreDebug_Type;$/;"	t	typeref:struct:__anon160
CoreDebug_base_DCRDR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	720;"	d
CoreDebug_base_DCRDR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	782;"	d
CoreDebug_base_DCRDR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	782;"	d
CoreDebug_base_DCRDR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	775;"	d
CoreDebug_base_DCRSR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	719;"	d
CoreDebug_base_DCRSR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	781;"	d
CoreDebug_base_DCRSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	781;"	d
CoreDebug_base_DCRSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	774;"	d
CoreDebug_base_DEMCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	721;"	d
CoreDebug_base_DEMCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	783;"	d
CoreDebug_base_DEMCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	783;"	d
CoreDebug_base_DEMCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	776;"	d
CoreDebug_base_DHCSR_Read_REG	.\Sources\Chip_start\Header\MKL24Z4.h	717;"	d
CoreDebug_base_DHCSR_Read_REG	.\Sources\Chip_start\Header\MKL25Z4.h	779;"	d
CoreDebug_base_DHCSR_Read_REG	.\Sources\Chip_start\Header\MKL26Z4.h	779;"	d
CoreDebug_base_DHCSR_Read_REG	.\Sources\Chip_start\Header\MKL46Z4.h	772;"	d
CoreDebug_base_DHCSR_Write_REG	.\Sources\Chip_start\Header\MKL24Z4.h	718;"	d
CoreDebug_base_DHCSR_Write_REG	.\Sources\Chip_start\Header\MKL25Z4.h	780;"	d
CoreDebug_base_DHCSR_Write_REG	.\Sources\Chip_start\Header\MKL26Z4.h	780;"	d
CoreDebug_base_DHCSR_Write_REG	.\Sources\Chip_start\Header\MKL46Z4.h	773;"	d
Cruve_Speed	.\Sources\Application\parameter.h	/^    short Cruve_Speed;   \/\/$/;"	m	struct:_SWITCH_PARA
D	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t D;                                       \/**< I2C Data I\/O register, offset: 0x4 *\/$/;"	m	struct:I2C_MemMap
D	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t D;                                       \/**< SPI data register, offset: 0x5 *\/$/;"	m	struct:SPI_MemMap
D	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART0_MemMap
D	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART_MemMap
D	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t D;                                       \/**< I2C Data I\/O register, offset: 0x4 *\/$/;"	m	struct:I2C_MemMap
D	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t D;                                       \/**< SPI data register, offset: 0x5 *\/$/;"	m	struct:SPI_MemMap
D	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART0_MemMap
D	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART_MemMap
D	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t D;                                       \/**< I2C Data I\/O register, offset: 0x4 *\/$/;"	m	struct:I2C_MemMap
D	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART0_MemMap
D	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART_MemMap
D	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t D;                                       \/**< I2C Data I\/O register, offset: 0x4 *\/$/;"	m	struct:I2C_MemMap
D	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART0_MemMap
D	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART_MemMap
DAC0	.\Sources\Chip_driver\DAC\dac.h	/^    DAC0 = 0,$/;"	e	enum:_DAC_x_
DAC0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	943;"	d
DAC0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	943;"	d
DAC0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	936;"	d
DAC0_C0	.\Sources\Chip_start\Header\MKL25Z4.h	964;"	d
DAC0_C0	.\Sources\Chip_start\Header\MKL26Z4.h	964;"	d
DAC0_C0	.\Sources\Chip_start\Header\MKL46Z4.h	957;"	d
DAC0_C1	.\Sources\Chip_start\Header\MKL25Z4.h	965;"	d
DAC0_C1	.\Sources\Chip_start\Header\MKL26Z4.h	965;"	d
DAC0_C1	.\Sources\Chip_start\Header\MKL46Z4.h	958;"	d
DAC0_C2	.\Sources\Chip_start\Header\MKL25Z4.h	966;"	d
DAC0_C2	.\Sources\Chip_start\Header\MKL26Z4.h	966;"	d
DAC0_C2	.\Sources\Chip_start\Header\MKL46Z4.h	959;"	d
DAC0_DAT0H	.\Sources\Chip_start\Header\MKL25Z4.h	960;"	d
DAC0_DAT0H	.\Sources\Chip_start\Header\MKL26Z4.h	960;"	d
DAC0_DAT0H	.\Sources\Chip_start\Header\MKL46Z4.h	953;"	d
DAC0_DAT0L	.\Sources\Chip_start\Header\MKL25Z4.h	959;"	d
DAC0_DAT0L	.\Sources\Chip_start\Header\MKL26Z4.h	959;"	d
DAC0_DAT0L	.\Sources\Chip_start\Header\MKL46Z4.h	952;"	d
DAC0_DAT1H	.\Sources\Chip_start\Header\MKL25Z4.h	962;"	d
DAC0_DAT1H	.\Sources\Chip_start\Header\MKL26Z4.h	962;"	d
DAC0_DAT1H	.\Sources\Chip_start\Header\MKL46Z4.h	955;"	d
DAC0_DAT1L	.\Sources\Chip_start\Header\MKL25Z4.h	961;"	d
DAC0_DAT1L	.\Sources\Chip_start\Header\MKL26Z4.h	961;"	d
DAC0_DAT1L	.\Sources\Chip_start\Header\MKL46Z4.h	954;"	d
DAC0_DATH	.\Sources\Chip_start\Header\MKL25Z4.h	970;"	d
DAC0_DATH	.\Sources\Chip_start\Header\MKL26Z4.h	970;"	d
DAC0_DATH	.\Sources\Chip_start\Header\MKL46Z4.h	963;"	d
DAC0_DATL	.\Sources\Chip_start\Header\MKL25Z4.h	969;"	d
DAC0_DATL	.\Sources\Chip_start\Header\MKL26Z4.h	969;"	d
DAC0_DATL	.\Sources\Chip_start\Header\MKL46Z4.h	962;"	d
DAC0_IRQn	.\Sources\Chip_start\vectors.h	/^    DAC0_IRQn                    = 25,               \/**< DAC0 interrupt *\/$/;"	e	enum:IRQn
DAC0_OUT	.\Sources\Chip_driver\DAC\dac.h	/^    DAC0_OUT = DAC0_OUT_PTE30,$/;"	e	enum:_DACx_PT_
DAC0_OUT_PTE30	.\Sources\Chip_driver\DAC\dac.h	/^    DAC0_OUT_PTE30 = ( DAC_PORTxn_RE(PTE30) | DAC_x_RE(DAC0) | DAC_n_RE(0) ),$/;"	e	enum:_DACx_PT_
DAC0_SR	.\Sources\Chip_start\Header\MKL25Z4.h	963;"	d
DAC0_SR	.\Sources\Chip_start\Header\MKL26Z4.h	963;"	d
DAC0_SR	.\Sources\Chip_start\Header\MKL46Z4.h	956;"	d
DACCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t DACCR;                                   \/**< DAC Control Register, offset: 0x4 *\/$/;"	m	struct:CMP_MemMap
DACCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t DACCR;                                   \/**< DAC Control Register, offset: 0x4 *\/$/;"	m	struct:CMP_MemMap
DACCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t DACCR;                                   \/**< DAC Control Register, offset: 0x4 *\/$/;"	m	struct:CMP_MemMap
DACCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t DACCR;                                   \/**< DAC Control Register, offset: 0x4 *\/$/;"	m	struct:CMP_MemMap
DACREF_1	.\Sources\Chip_driver\DAC\dac.h	/^    DACREF_1 = 1,$/;"	e	enum:_DAC_REFSEL_
DACREF_2	.\Sources\Chip_driver\DAC\dac.h	/^    DACREF_2 = 2,$/;"	e	enum:_DAC_REFSEL_
DAC_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	945;"	d
DAC_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	945;"	d
DAC_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	938;"	d
DAC_C0_DACBBIEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	909;"	d
DAC_C0_DACBBIEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	909;"	d
DAC_C0_DACBBIEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	902;"	d
DAC_C0_DACBBIEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	910;"	d
DAC_C0_DACBBIEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	910;"	d
DAC_C0_DACBBIEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	903;"	d
DAC_C0_DACBTIEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	911;"	d
DAC_C0_DACBTIEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	911;"	d
DAC_C0_DACBTIEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	904;"	d
DAC_C0_DACBTIEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	912;"	d
DAC_C0_DACBTIEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	912;"	d
DAC_C0_DACBTIEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	905;"	d
DAC_C0_DACEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	921;"	d
DAC_C0_DACEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	921;"	d
DAC_C0_DACEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	914;"	d
DAC_C0_DACEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	922;"	d
DAC_C0_DACEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	922;"	d
DAC_C0_DACEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	915;"	d
DAC_C0_DACRFS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	919;"	d
DAC_C0_DACRFS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	919;"	d
DAC_C0_DACRFS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	912;"	d
DAC_C0_DACRFS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	920;"	d
DAC_C0_DACRFS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	920;"	d
DAC_C0_DACRFS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	913;"	d
DAC_C0_DACSWTRG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	915;"	d
DAC_C0_DACSWTRG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	915;"	d
DAC_C0_DACSWTRG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	908;"	d
DAC_C0_DACSWTRG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	916;"	d
DAC_C0_DACSWTRG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	916;"	d
DAC_C0_DACSWTRG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	909;"	d
DAC_C0_DACTRGSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	917;"	d
DAC_C0_DACTRGSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	917;"	d
DAC_C0_DACTRGSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	910;"	d
DAC_C0_DACTRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	918;"	d
DAC_C0_DACTRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	918;"	d
DAC_C0_DACTRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	911;"	d
DAC_C0_LPEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	913;"	d
DAC_C0_LPEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	913;"	d
DAC_C0_LPEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	906;"	d
DAC_C0_LPEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	914;"	d
DAC_C0_LPEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	914;"	d
DAC_C0_LPEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	907;"	d
DAC_C0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	877;"	d
DAC_C0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	877;"	d
DAC_C0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	870;"	d
DAC_C1_DACBFEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	924;"	d
DAC_C1_DACBFEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	924;"	d
DAC_C1_DACBFEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	917;"	d
DAC_C1_DACBFEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	925;"	d
DAC_C1_DACBFEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	925;"	d
DAC_C1_DACBFEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	918;"	d
DAC_C1_DACBFMD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	926;"	d
DAC_C1_DACBFMD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	926;"	d
DAC_C1_DACBFMD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	919;"	d
DAC_C1_DACBFMD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	927;"	d
DAC_C1_DACBFMD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	927;"	d
DAC_C1_DACBFMD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	920;"	d
DAC_C1_DMAEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	928;"	d
DAC_C1_DMAEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	928;"	d
DAC_C1_DMAEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	921;"	d
DAC_C1_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	929;"	d
DAC_C1_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	929;"	d
DAC_C1_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	922;"	d
DAC_C1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	878;"	d
DAC_C1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	878;"	d
DAC_C1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	871;"	d
DAC_C2_DACBFRP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	933;"	d
DAC_C2_DACBFRP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	933;"	d
DAC_C2_DACBFRP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	926;"	d
DAC_C2_DACBFRP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	934;"	d
DAC_C2_DACBFRP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	934;"	d
DAC_C2_DACBFRP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	927;"	d
DAC_C2_DACBFUP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	931;"	d
DAC_C2_DACBFUP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	931;"	d
DAC_C2_DACBFUP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	924;"	d
DAC_C2_DACBFUP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	932;"	d
DAC_C2_DACBFUP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	932;"	d
DAC_C2_DACBFUP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	925;"	d
DAC_C2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	879;"	d
DAC_C2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	879;"	d
DAC_C2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	872;"	d
DAC_DATH_DATA1	.\Sources\Chip_start\Header\MKL25Z4.h	902;"	d
DAC_DATH_DATA1	.\Sources\Chip_start\Header\MKL26Z4.h	902;"	d
DAC_DATH_DATA1	.\Sources\Chip_start\Header\MKL46Z4.h	895;"	d
DAC_DATH_DATA1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	900;"	d
DAC_DATH_DATA1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	900;"	d
DAC_DATH_DATA1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	893;"	d
DAC_DATH_DATA1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	901;"	d
DAC_DATH_DATA1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	901;"	d
DAC_DATH_DATA1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	894;"	d
DAC_DATH_REG	.\Sources\Chip_start\Header\MKL25Z4.h	875;"	d
DAC_DATH_REG	.\Sources\Chip_start\Header\MKL26Z4.h	875;"	d
DAC_DATH_REG	.\Sources\Chip_start\Header\MKL46Z4.h	868;"	d
DAC_DATL_DATA0	.\Sources\Chip_start\Header\MKL25Z4.h	898;"	d
DAC_DATL_DATA0	.\Sources\Chip_start\Header\MKL26Z4.h	898;"	d
DAC_DATL_DATA0	.\Sources\Chip_start\Header\MKL46Z4.h	891;"	d
DAC_DATL_DATA0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	896;"	d
DAC_DATL_DATA0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	896;"	d
DAC_DATL_DATA0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	889;"	d
DAC_DATL_DATA0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	897;"	d
DAC_DATL_DATA0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	897;"	d
DAC_DATL_DATA0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	890;"	d
DAC_DATL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	874;"	d
DAC_DATL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	874;"	d
DAC_DATL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	867;"	d
DAC_DEV_NUM	.\Sources\Chip_driver\DAC\dac.c	8;"	d	file:
DAC_DMA_Disable	.\Sources\Chip_driver\DAC\dac.c	/^inline void DAC_DMA_Disable(DAC_x_TypeDef DAC_x)$/;"	f
DAC_DMA_Enable	.\Sources\Chip_driver\DAC\dac.c	/^inline void DAC_DMA_Enable(DAC_x_TypeDef DAC_x)$/;"	f
DAC_Disable	.\Sources\Chip_driver\DAC\dac.c	/^int DAC_Disable(DAC_x_TypeDef DAC_x, DAC_Struct_TypeDef *DAC_Struct)$/;"	f
DAC_HWT	.\Sources\Chip_driver\DAC\dac.h	/^    DAC_HWT = 1,$/;"	e	enum:_DAC_TRIGGER_
DAC_Init	.\Sources\Chip_driver\DAC\dac.c	/^int DAC_Init(DAC_x_TypeDef DAC_x, DAC_Struct_TypeDef *DAC_Struct)$/;"	f
DAC_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct DAC_MemMap$/;"	s
DAC_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct DAC_MemMap$/;"	s
DAC_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct DAC_MemMap$/;"	s
DAC_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *DAC_MemMapPtr;$/;"	t
DAC_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *DAC_MemMapPtr;$/;"	t
DAC_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *DAC_MemMapPtr;$/;"	t
DAC_Out	.\Sources\Chip_driver\DAC\dac.c	/^int DAC_Out(DACx_PT_TypeDef DACx_PT, unsigned short Val)$/;"	f
DAC_PORTxn_GET	.\Sources\Chip_driver\DAC\dac.h	29;"	d
DAC_PORTxn_MASK	.\Sources\Chip_driver\DAC\dac.h	26;"	d
DAC_PORTxn_RE	.\Sources\Chip_driver\DAC\dac.h	28;"	d
DAC_PORTxn_SHIFT	.\Sources\Chip_driver\DAC\dac.h	27;"	d
DAC_REFSEL_TypeDef	.\Sources\Chip_driver\DAC\dac.h	/^} DAC_REFSEL_TypeDef;$/;"	t	typeref:enum:_DAC_REFSEL_
DAC_SR_DACBFRPBF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	904;"	d
DAC_SR_DACBFRPBF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	904;"	d
DAC_SR_DACBFRPBF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	897;"	d
DAC_SR_DACBFRPBF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	905;"	d
DAC_SR_DACBFRPBF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	905;"	d
DAC_SR_DACBFRPBF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	898;"	d
DAC_SR_DACBFRPTF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	906;"	d
DAC_SR_DACBFRPTF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	906;"	d
DAC_SR_DACBFRPTF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	899;"	d
DAC_SR_DACBFRPTF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	907;"	d
DAC_SR_DACBFRPTF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	907;"	d
DAC_SR_DACBFRPTF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	900;"	d
DAC_SR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	876;"	d
DAC_SR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	876;"	d
DAC_SR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	869;"	d
DAC_SWT	.\Sources\Chip_driver\DAC\dac.h	/^    DAC_SWT = 0,$/;"	e	enum:_DAC_TRIGGER_
DAC_Struct_TypeDef	.\Sources\Chip_driver\DAC\dac.h	/^} DAC_Struct_TypeDef;$/;"	t	typeref:struct:_DAC_Struct_
DAC_TRIGGER_TypeDef	.\Sources\Chip_driver\DAC\dac.h	/^} DAC_TRIGGER_TypeDef;$/;"	t	typeref:enum:_DAC_TRIGGER_
DAC_n_GET	.\Sources\Chip_driver\DAC\dac.h	24;"	d
DAC_n_MASK	.\Sources\Chip_driver\DAC\dac.h	21;"	d
DAC_n_RE	.\Sources\Chip_driver\DAC\dac.h	23;"	d
DAC_n_SHIFT	.\Sources\Chip_driver\DAC\dac.h	22;"	d
DAC_x_GET	.\Sources\Chip_driver\DAC\dac.h	19;"	d
DAC_x_MASK	.\Sources\Chip_driver\DAC\dac.h	16;"	d
DAC_x_RE	.\Sources\Chip_driver\DAC\dac.h	18;"	d
DAC_x_SHIFT	.\Sources\Chip_driver\DAC\dac.h	17;"	d
DAC_x_TypeDef	.\Sources\Chip_driver\DAC\dac.h	/^} DAC_x_TypeDef;$/;"	t	typeref:enum:_DAC_x_
DACx	.\Sources\Chip_driver\DAC\dac.c	/^volatile struct DAC_MemMap *DACx[] = DAC_BASE_PTRS;$/;"	v	typeref:struct:DAC_MemMap
DACx_PT	.\Sources\Chip_driver\DAC\dac.h	/^    DACx_PT_TypeDef         DACx_PT;$/;"	m	struct:_DAC_Struct_
DACx_PT_TypeDef	.\Sources\Chip_driver\DAC\dac.h	/^} DACx_PT_TypeDef;$/;"	t	typeref:enum:_DACx_PT_
DAR	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t DAR;                                    \/**< Destination Address Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon163
DAR	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t DAR;                                    \/**< Destination Address Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon174
DAR	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t DAR;                                    \/**< Destination Address Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon185
DAR	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t DAR;                                    \/**< Destination Address Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon196
DAT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    } DAT[2];$/;"	m	struct:DAC_MemMap	typeref:struct:DAC_MemMap::__anon173
DAT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    } DAT[2];$/;"	m	struct:DAC_MemMap	typeref:struct:DAC_MemMap::__anon184
DAT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    } DAT[2];$/;"	m	struct:DAC_MemMap	typeref:struct:DAC_MemMap::__anon195
DATA	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t DATA;                                   \/**< TSI DATA Register, offset: 0x4 *\/$/;"	m	struct:TSI_MemMap
DATA	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t DATA;                                   \/**< TSI DATA Register, offset: 0x4 *\/$/;"	m	struct:TSI_MemMap
DATA	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t DATA;                                   \/**< TSI DATA Register, offset: 0x4 *\/$/;"	m	struct:TSI_MemMap
DATAOUT_H_	.\Sources\Application\Dataout\dataout.h	9;"	d
DATH	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint8_t DATH;                                    \/**< DAC Data High Register, array offset: 0x1, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon173
DATH	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint8_t DATH;                                    \/**< DAC Data High Register, array offset: 0x1, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon184
DATH	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint8_t DATH;                                    \/**< DAC Data High Register, array offset: 0x1, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon195
DATL	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint8_t DATL;                                    \/**< DAC Data Low Register, array offset: 0x0, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon173
DATL	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint8_t DATL;                                    \/**< DAC Data Low Register, array offset: 0x0, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon184
DATL	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint8_t DATL;                                    \/**< DAC Data Low Register, array offset: 0x0, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::__anon195
DCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t DCR;                                    \/**< DMA Control Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon163
DCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t DCR;                                    \/**< DMA Control Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon174
DCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t DCR;                                    \/**< DMA Control Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon185
DCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t DCR;                                    \/**< DMA Control Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon196
DCRDR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon110
DCRDR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon129
DCRDR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon160
DCRDR	.\Sources\Chip_start\Header\MKL24Z4.h	764;"	d
DCRDR	.\Sources\Chip_start\Header\MKL25Z4.h	826;"	d
DCRDR	.\Sources\Chip_start\Header\MKL26Z4.h	826;"	d
DCRDR	.\Sources\Chip_start\Header\MKL46Z4.h	819;"	d
DCRSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon110
DCRSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon129
DCRSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon160
DCRSR	.\Sources\Chip_start\Header\MKL24Z4.h	763;"	d
DCRSR	.\Sources\Chip_start\Header\MKL25Z4.h	825;"	d
DCRSR	.\Sources\Chip_start\Header\MKL26Z4.h	825;"	d
DCRSR	.\Sources\Chip_start\Header\MKL46Z4.h	818;"	d
DDR0	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR0 : 1; uint32_t DDR1:  1; uint32_t DDR2 : 1; uint32_t DDR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR1	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR0 : 1; uint32_t DDR1:  1; uint32_t DDR2 : 1; uint32_t DDR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR10	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR8 : 1; uint32_t DDR9 : 1; uint32_t DDR10: 1; uint32_t DDR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR11	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR8 : 1; uint32_t DDR9 : 1; uint32_t DDR10: 1; uint32_t DDR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR12	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR12: 1; uint32_t DDR13: 1; uint32_t DDR14: 1; uint32_t DDR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR13	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR12: 1; uint32_t DDR13: 1; uint32_t DDR14: 1; uint32_t DDR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR14	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR12: 1; uint32_t DDR13: 1; uint32_t DDR14: 1; uint32_t DDR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR15	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR12: 1; uint32_t DDR13: 1; uint32_t DDR14: 1; uint32_t DDR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR16	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR16: 1; uint32_t DDR17: 1; uint32_t DDR18: 1; uint32_t DDR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR17	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR16: 1; uint32_t DDR17: 1; uint32_t DDR18: 1; uint32_t DDR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR18	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR16: 1; uint32_t DDR17: 1; uint32_t DDR18: 1; uint32_t DDR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR19	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR16: 1; uint32_t DDR17: 1; uint32_t DDR18: 1; uint32_t DDR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR2	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR0 : 1; uint32_t DDR1:  1; uint32_t DDR2 : 1; uint32_t DDR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR20	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR20: 1; uint32_t DDR21: 1; uint32_t DDR22: 1; uint32_t DDR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR21	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR20: 1; uint32_t DDR21: 1; uint32_t DDR22: 1; uint32_t DDR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR22	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR20: 1; uint32_t DDR21: 1; uint32_t DDR22: 1; uint32_t DDR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR23	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR20: 1; uint32_t DDR21: 1; uint32_t DDR22: 1; uint32_t DDR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR24	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR24: 1; uint32_t DDR25: 1; uint32_t DDR26: 1; uint32_t DDR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR25	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR24: 1; uint32_t DDR25: 1; uint32_t DDR26: 1; uint32_t DDR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR26	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR24: 1; uint32_t DDR25: 1; uint32_t DDR26: 1; uint32_t DDR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR27	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR24: 1; uint32_t DDR25: 1; uint32_t DDR26: 1; uint32_t DDR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR28	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR28: 1; uint32_t DDR29: 1; uint32_t DDR30: 1; uint32_t DDR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR29	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR28: 1; uint32_t DDR29: 1; uint32_t DDR30: 1; uint32_t DDR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR3	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR0 : 1; uint32_t DDR1:  1; uint32_t DDR2 : 1; uint32_t DDR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR30	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR28: 1; uint32_t DDR29: 1; uint32_t DDR30: 1; uint32_t DDR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR31	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR28: 1; uint32_t DDR29: 1; uint32_t DDR30: 1; uint32_t DDR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR4	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR4 : 1; uint32_t DDR5 : 1; uint32_t DDR6 : 1; uint32_t DDR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR5	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR4 : 1; uint32_t DDR5 : 1; uint32_t DDR6 : 1; uint32_t DDR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR6	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR4 : 1; uint32_t DDR5 : 1; uint32_t DDR6 : 1; uint32_t DDR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR7	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR4 : 1; uint32_t DDR5 : 1; uint32_t DDR6 : 1; uint32_t DDR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR8	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR8 : 1; uint32_t DDR9 : 1; uint32_t DDR10: 1; uint32_t DDR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDR9	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t DDR8 : 1; uint32_t DDR9 : 1; uint32_t DDR10: 1; uint32_t DDR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon10
DDRA0	.\Sources\Chip_driver\GPIO\gpio.h	629;"	d
DDRA1	.\Sources\Chip_driver\GPIO\gpio.h	630;"	d
DDRA10	.\Sources\Chip_driver\GPIO\gpio.h	639;"	d
DDRA11	.\Sources\Chip_driver\GPIO\gpio.h	640;"	d
DDRA12	.\Sources\Chip_driver\GPIO\gpio.h	641;"	d
DDRA13	.\Sources\Chip_driver\GPIO\gpio.h	642;"	d
DDRA14	.\Sources\Chip_driver\GPIO\gpio.h	643;"	d
DDRA15	.\Sources\Chip_driver\GPIO\gpio.h	644;"	d
DDRA16	.\Sources\Chip_driver\GPIO\gpio.h	645;"	d
DDRA17	.\Sources\Chip_driver\GPIO\gpio.h	646;"	d
DDRA18	.\Sources\Chip_driver\GPIO\gpio.h	647;"	d
DDRA19	.\Sources\Chip_driver\GPIO\gpio.h	648;"	d
DDRA2	.\Sources\Chip_driver\GPIO\gpio.h	631;"	d
DDRA20	.\Sources\Chip_driver\GPIO\gpio.h	649;"	d
DDRA21	.\Sources\Chip_driver\GPIO\gpio.h	650;"	d
DDRA22	.\Sources\Chip_driver\GPIO\gpio.h	651;"	d
DDRA23	.\Sources\Chip_driver\GPIO\gpio.h	652;"	d
DDRA24	.\Sources\Chip_driver\GPIO\gpio.h	653;"	d
DDRA25	.\Sources\Chip_driver\GPIO\gpio.h	654;"	d
DDRA26	.\Sources\Chip_driver\GPIO\gpio.h	655;"	d
DDRA27	.\Sources\Chip_driver\GPIO\gpio.h	656;"	d
DDRA28	.\Sources\Chip_driver\GPIO\gpio.h	657;"	d
DDRA29	.\Sources\Chip_driver\GPIO\gpio.h	658;"	d
DDRA3	.\Sources\Chip_driver\GPIO\gpio.h	632;"	d
DDRA30	.\Sources\Chip_driver\GPIO\gpio.h	659;"	d
DDRA31	.\Sources\Chip_driver\GPIO\gpio.h	660;"	d
DDRA4	.\Sources\Chip_driver\GPIO\gpio.h	633;"	d
DDRA5	.\Sources\Chip_driver\GPIO\gpio.h	634;"	d
DDRA6	.\Sources\Chip_driver\GPIO\gpio.h	635;"	d
DDRA7	.\Sources\Chip_driver\GPIO\gpio.h	636;"	d
DDRA8	.\Sources\Chip_driver\GPIO\gpio.h	637;"	d
DDRA9	.\Sources\Chip_driver\GPIO\gpio.h	638;"	d
DDRA_BYTE0	.\Sources\Chip_driver\GPIO\gpio.h	985;"	d
DDRA_BYTE1	.\Sources\Chip_driver\GPIO\gpio.h	986;"	d
DDRA_BYTE2	.\Sources\Chip_driver\GPIO\gpio.h	987;"	d
DDRA_BYTE3	.\Sources\Chip_driver\GPIO\gpio.h	988;"	d
DDRA_WORD0	.\Sources\Chip_driver\GPIO\gpio.h	1051;"	d
DDRA_WORD1	.\Sources\Chip_driver\GPIO\gpio.h	1052;"	d
DDRB0	.\Sources\Chip_driver\GPIO\gpio.h	662;"	d
DDRB1	.\Sources\Chip_driver\GPIO\gpio.h	663;"	d
DDRB10	.\Sources\Chip_driver\GPIO\gpio.h	672;"	d
DDRB11	.\Sources\Chip_driver\GPIO\gpio.h	673;"	d
DDRB12	.\Sources\Chip_driver\GPIO\gpio.h	674;"	d
DDRB13	.\Sources\Chip_driver\GPIO\gpio.h	675;"	d
DDRB14	.\Sources\Chip_driver\GPIO\gpio.h	676;"	d
DDRB15	.\Sources\Chip_driver\GPIO\gpio.h	677;"	d
DDRB16	.\Sources\Chip_driver\GPIO\gpio.h	678;"	d
DDRB17	.\Sources\Chip_driver\GPIO\gpio.h	679;"	d
DDRB18	.\Sources\Chip_driver\GPIO\gpio.h	680;"	d
DDRB19	.\Sources\Chip_driver\GPIO\gpio.h	681;"	d
DDRB2	.\Sources\Chip_driver\GPIO\gpio.h	664;"	d
DDRB20	.\Sources\Chip_driver\GPIO\gpio.h	682;"	d
DDRB21	.\Sources\Chip_driver\GPIO\gpio.h	683;"	d
DDRB22	.\Sources\Chip_driver\GPIO\gpio.h	684;"	d
DDRB23	.\Sources\Chip_driver\GPIO\gpio.h	685;"	d
DDRB24	.\Sources\Chip_driver\GPIO\gpio.h	686;"	d
DDRB25	.\Sources\Chip_driver\GPIO\gpio.h	687;"	d
DDRB26	.\Sources\Chip_driver\GPIO\gpio.h	688;"	d
DDRB27	.\Sources\Chip_driver\GPIO\gpio.h	689;"	d
DDRB28	.\Sources\Chip_driver\GPIO\gpio.h	690;"	d
DDRB29	.\Sources\Chip_driver\GPIO\gpio.h	691;"	d
DDRB3	.\Sources\Chip_driver\GPIO\gpio.h	665;"	d
DDRB30	.\Sources\Chip_driver\GPIO\gpio.h	692;"	d
DDRB31	.\Sources\Chip_driver\GPIO\gpio.h	693;"	d
DDRB4	.\Sources\Chip_driver\GPIO\gpio.h	666;"	d
DDRB5	.\Sources\Chip_driver\GPIO\gpio.h	667;"	d
DDRB6	.\Sources\Chip_driver\GPIO\gpio.h	668;"	d
DDRB7	.\Sources\Chip_driver\GPIO\gpio.h	669;"	d
DDRB8	.\Sources\Chip_driver\GPIO\gpio.h	670;"	d
DDRB9	.\Sources\Chip_driver\GPIO\gpio.h	671;"	d
DDRB_BYTE0	.\Sources\Chip_driver\GPIO\gpio.h	990;"	d
DDRB_BYTE1	.\Sources\Chip_driver\GPIO\gpio.h	991;"	d
DDRB_BYTE2	.\Sources\Chip_driver\GPIO\gpio.h	992;"	d
DDRB_BYTE3	.\Sources\Chip_driver\GPIO\gpio.h	993;"	d
DDRB_WORD0	.\Sources\Chip_driver\GPIO\gpio.h	1054;"	d
DDRB_WORD1	.\Sources\Chip_driver\GPIO\gpio.h	1055;"	d
DDRByte	.\Sources\Chip_driver\GPIO\gpio.h	/^        } DDRByte;$/;"	m	union:U_GPIO_MemMap::__anon9	typeref:struct:U_GPIO_MemMap::__anon9::__anon11
DDRC0	.\Sources\Chip_driver\GPIO\gpio.h	695;"	d
DDRC1	.\Sources\Chip_driver\GPIO\gpio.h	696;"	d
DDRC10	.\Sources\Chip_driver\GPIO\gpio.h	705;"	d
DDRC11	.\Sources\Chip_driver\GPIO\gpio.h	706;"	d
DDRC12	.\Sources\Chip_driver\GPIO\gpio.h	707;"	d
DDRC13	.\Sources\Chip_driver\GPIO\gpio.h	708;"	d
DDRC14	.\Sources\Chip_driver\GPIO\gpio.h	709;"	d
DDRC15	.\Sources\Chip_driver\GPIO\gpio.h	710;"	d
DDRC16	.\Sources\Chip_driver\GPIO\gpio.h	711;"	d
DDRC17	.\Sources\Chip_driver\GPIO\gpio.h	712;"	d
DDRC18	.\Sources\Chip_driver\GPIO\gpio.h	713;"	d
DDRC19	.\Sources\Chip_driver\GPIO\gpio.h	714;"	d
DDRC2	.\Sources\Chip_driver\GPIO\gpio.h	697;"	d
DDRC20	.\Sources\Chip_driver\GPIO\gpio.h	715;"	d
DDRC21	.\Sources\Chip_driver\GPIO\gpio.h	716;"	d
DDRC22	.\Sources\Chip_driver\GPIO\gpio.h	717;"	d
DDRC23	.\Sources\Chip_driver\GPIO\gpio.h	718;"	d
DDRC24	.\Sources\Chip_driver\GPIO\gpio.h	719;"	d
DDRC25	.\Sources\Chip_driver\GPIO\gpio.h	720;"	d
DDRC26	.\Sources\Chip_driver\GPIO\gpio.h	721;"	d
DDRC27	.\Sources\Chip_driver\GPIO\gpio.h	722;"	d
DDRC28	.\Sources\Chip_driver\GPIO\gpio.h	723;"	d
DDRC29	.\Sources\Chip_driver\GPIO\gpio.h	724;"	d
DDRC3	.\Sources\Chip_driver\GPIO\gpio.h	698;"	d
DDRC30	.\Sources\Chip_driver\GPIO\gpio.h	725;"	d
DDRC31	.\Sources\Chip_driver\GPIO\gpio.h	726;"	d
DDRC4	.\Sources\Chip_driver\GPIO\gpio.h	699;"	d
DDRC5	.\Sources\Chip_driver\GPIO\gpio.h	700;"	d
DDRC6	.\Sources\Chip_driver\GPIO\gpio.h	701;"	d
DDRC7	.\Sources\Chip_driver\GPIO\gpio.h	702;"	d
DDRC8	.\Sources\Chip_driver\GPIO\gpio.h	703;"	d
DDRC9	.\Sources\Chip_driver\GPIO\gpio.h	704;"	d
DDRC_BYTE0	.\Sources\Chip_driver\GPIO\gpio.h	995;"	d
DDRC_BYTE1	.\Sources\Chip_driver\GPIO\gpio.h	996;"	d
DDRC_BYTE2	.\Sources\Chip_driver\GPIO\gpio.h	997;"	d
DDRC_BYTE3	.\Sources\Chip_driver\GPIO\gpio.h	998;"	d
DDRC_WORD0	.\Sources\Chip_driver\GPIO\gpio.h	1057;"	d
DDRC_WORD1	.\Sources\Chip_driver\GPIO\gpio.h	1058;"	d
DDRD0	.\Sources\Chip_driver\GPIO\gpio.h	728;"	d
DDRD1	.\Sources\Chip_driver\GPIO\gpio.h	729;"	d
DDRD10	.\Sources\Chip_driver\GPIO\gpio.h	738;"	d
DDRD11	.\Sources\Chip_driver\GPIO\gpio.h	739;"	d
DDRD12	.\Sources\Chip_driver\GPIO\gpio.h	740;"	d
DDRD13	.\Sources\Chip_driver\GPIO\gpio.h	741;"	d
DDRD14	.\Sources\Chip_driver\GPIO\gpio.h	742;"	d
DDRD15	.\Sources\Chip_driver\GPIO\gpio.h	743;"	d
DDRD16	.\Sources\Chip_driver\GPIO\gpio.h	744;"	d
DDRD17	.\Sources\Chip_driver\GPIO\gpio.h	745;"	d
DDRD18	.\Sources\Chip_driver\GPIO\gpio.h	746;"	d
DDRD19	.\Sources\Chip_driver\GPIO\gpio.h	747;"	d
DDRD2	.\Sources\Chip_driver\GPIO\gpio.h	730;"	d
DDRD20	.\Sources\Chip_driver\GPIO\gpio.h	748;"	d
DDRD21	.\Sources\Chip_driver\GPIO\gpio.h	749;"	d
DDRD22	.\Sources\Chip_driver\GPIO\gpio.h	750;"	d
DDRD23	.\Sources\Chip_driver\GPIO\gpio.h	751;"	d
DDRD24	.\Sources\Chip_driver\GPIO\gpio.h	752;"	d
DDRD25	.\Sources\Chip_driver\GPIO\gpio.h	753;"	d
DDRD26	.\Sources\Chip_driver\GPIO\gpio.h	754;"	d
DDRD27	.\Sources\Chip_driver\GPIO\gpio.h	755;"	d
DDRD28	.\Sources\Chip_driver\GPIO\gpio.h	756;"	d
DDRD29	.\Sources\Chip_driver\GPIO\gpio.h	757;"	d
DDRD3	.\Sources\Chip_driver\GPIO\gpio.h	731;"	d
DDRD30	.\Sources\Chip_driver\GPIO\gpio.h	758;"	d
DDRD31	.\Sources\Chip_driver\GPIO\gpio.h	759;"	d
DDRD4	.\Sources\Chip_driver\GPIO\gpio.h	732;"	d
DDRD5	.\Sources\Chip_driver\GPIO\gpio.h	733;"	d
DDRD6	.\Sources\Chip_driver\GPIO\gpio.h	734;"	d
DDRD7	.\Sources\Chip_driver\GPIO\gpio.h	735;"	d
DDRD8	.\Sources\Chip_driver\GPIO\gpio.h	736;"	d
DDRD9	.\Sources\Chip_driver\GPIO\gpio.h	737;"	d
DDRD_BYTE0	.\Sources\Chip_driver\GPIO\gpio.h	1000;"	d
DDRD_BYTE1	.\Sources\Chip_driver\GPIO\gpio.h	1001;"	d
DDRD_BYTE2	.\Sources\Chip_driver\GPIO\gpio.h	1002;"	d
DDRD_BYTE3	.\Sources\Chip_driver\GPIO\gpio.h	1003;"	d
DDRD_WORD0	.\Sources\Chip_driver\GPIO\gpio.h	1060;"	d
DDRD_WORD1	.\Sources\Chip_driver\GPIO\gpio.h	1061;"	d
DDRE0	.\Sources\Chip_driver\GPIO\gpio.h	761;"	d
DDRE1	.\Sources\Chip_driver\GPIO\gpio.h	762;"	d
DDRE10	.\Sources\Chip_driver\GPIO\gpio.h	771;"	d
DDRE11	.\Sources\Chip_driver\GPIO\gpio.h	772;"	d
DDRE12	.\Sources\Chip_driver\GPIO\gpio.h	773;"	d
DDRE13	.\Sources\Chip_driver\GPIO\gpio.h	774;"	d
DDRE14	.\Sources\Chip_driver\GPIO\gpio.h	775;"	d
DDRE15	.\Sources\Chip_driver\GPIO\gpio.h	776;"	d
DDRE16	.\Sources\Chip_driver\GPIO\gpio.h	777;"	d
DDRE17	.\Sources\Chip_driver\GPIO\gpio.h	778;"	d
DDRE18	.\Sources\Chip_driver\GPIO\gpio.h	779;"	d
DDRE19	.\Sources\Chip_driver\GPIO\gpio.h	780;"	d
DDRE2	.\Sources\Chip_driver\GPIO\gpio.h	763;"	d
DDRE20	.\Sources\Chip_driver\GPIO\gpio.h	781;"	d
DDRE21	.\Sources\Chip_driver\GPIO\gpio.h	782;"	d
DDRE22	.\Sources\Chip_driver\GPIO\gpio.h	783;"	d
DDRE23	.\Sources\Chip_driver\GPIO\gpio.h	784;"	d
DDRE24	.\Sources\Chip_driver\GPIO\gpio.h	785;"	d
DDRE25	.\Sources\Chip_driver\GPIO\gpio.h	786;"	d
DDRE26	.\Sources\Chip_driver\GPIO\gpio.h	787;"	d
DDRE27	.\Sources\Chip_driver\GPIO\gpio.h	788;"	d
DDRE28	.\Sources\Chip_driver\GPIO\gpio.h	789;"	d
DDRE29	.\Sources\Chip_driver\GPIO\gpio.h	790;"	d
DDRE3	.\Sources\Chip_driver\GPIO\gpio.h	764;"	d
DDRE30	.\Sources\Chip_driver\GPIO\gpio.h	791;"	d
DDRE31	.\Sources\Chip_driver\GPIO\gpio.h	792;"	d
DDRE4	.\Sources\Chip_driver\GPIO\gpio.h	765;"	d
DDRE5	.\Sources\Chip_driver\GPIO\gpio.h	766;"	d
DDRE6	.\Sources\Chip_driver\GPIO\gpio.h	767;"	d
DDRE7	.\Sources\Chip_driver\GPIO\gpio.h	768;"	d
DDRE8	.\Sources\Chip_driver\GPIO\gpio.h	769;"	d
DDRE9	.\Sources\Chip_driver\GPIO\gpio.h	770;"	d
DDRE_BYTE0	.\Sources\Chip_driver\GPIO\gpio.h	1005;"	d
DDRE_BYTE1	.\Sources\Chip_driver\GPIO\gpio.h	1006;"	d
DDRE_BYTE2	.\Sources\Chip_driver\GPIO\gpio.h	1007;"	d
DDRE_BYTE3	.\Sources\Chip_driver\GPIO\gpio.h	1008;"	d
DDRE_WORD0	.\Sources\Chip_driver\GPIO\gpio.h	1063;"	d
DDRE_WORD1	.\Sources\Chip_driver\GPIO\gpio.h	1064;"	d
DDRWord	.\Sources\Chip_driver\GPIO\gpio.h	/^        } DDRWord;$/;"	m	union:U_GPIO_MemMap::__anon9	typeref:struct:U_GPIO_MemMap::__anon9::__anon12
DDRs	.\Sources\Chip_driver\GPIO\gpio.h	/^        } DDRs;$/;"	m	union:U_GPIO_MemMap::__anon9	typeref:struct:U_GPIO_MemMap::__anon9::__anon10
DEBUG_UART_Struct	.\Sources\Board_driver\interface.h	/^static  UART_Struct_TypeDef     DEBUG_UART_Struct =$/;"	v
DELTA_Q15	.\Sources\Chip_start\CMSIS\arm_math.h	298;"	d
DELTA_Q31	.\Sources\Chip_start\CMSIS\arm_math.h	297;"	d
DEMCR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon110
DEMCR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon129
DEMCR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon160
DEMCR	.\Sources\Chip_start\Header\MKL24Z4.h	765;"	d
DEMCR	.\Sources\Chip_start\Header\MKL25Z4.h	827;"	d
DEMCR	.\Sources\Chip_start\Header\MKL26Z4.h	827;"	d
DEMCR	.\Sources\Chip_start\Header\MKL46Z4.h	820;"	d
DEVICEARCH	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t DEVICEARCH;                             \/**< Device Architecture Register, offset: 0xFBC *\/$/;"	m	struct:MTB_MemMap
DEVICEARCH	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t DEVICEARCH;                             \/**< Device Architecture Register, offset: 0xFBC *\/$/;"	m	struct:MTB_MemMap
DEVICEARCH	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t DEVICEARCH;                             \/**< Device Architecture Register, offset: 0xFBC *\/$/;"	m	struct:MTB_MemMap
DEVICEARCH	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t DEVICEARCH;                             \/**< Device Architecture Register, offset: 0xFBC *\/$/;"	m	struct:MTB_MemMap
DEVICECFG	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTBDWT_MemMap
DEVICECFG	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTB_MemMap
DEVICECFG	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTBDWT_MemMap
DEVICECFG	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTB_MemMap
DEVICECFG	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTBDWT_MemMap
DEVICECFG	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTB_MemMap
DEVICECFG	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTBDWT_MemMap
DEVICECFG	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t DEVICECFG;                              \/**< Device Configuration Register, offset: 0xFC8 *\/$/;"	m	struct:MTB_MemMap
DEVICETYPID	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTBDWT_MemMap
DEVICETYPID	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTB_MemMap
DEVICETYPID	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTBDWT_MemMap
DEVICETYPID	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTB_MemMap
DEVICETYPID	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTBDWT_MemMap
DEVICETYPID	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTB_MemMap
DEVICETYPID	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTBDWT_MemMap
DEVICETYPID	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t DEVICETYPID;                            \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:MTB_MemMap
DEVICE_SPECIFIC_NUM	.\Sources\Chip_start\vectors.h	15;"	d
DEVID	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon108
DEVID	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon126
DEVID	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon158
DEVTYPE	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon108
DEVTYPE	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon126
DEVTYPE	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon158
DFR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon102
DFR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon120
DFR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon152
DFSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon102
DFSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon120
DFSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon152
DFSR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t DFSR;                                   \/**< Debug Fault Status Register, offset: 0xD30 *\/$/;"	m	struct:SCB_MemMap
DFSR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t DFSR;                                   \/**< Debug Fault Status Register, offset: 0xD30 *\/$/;"	m	struct:SCB_MemMap
DFSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t DFSR;                                   \/**< Debug Fault Status Register, offset: 0xD30 *\/$/;"	m	struct:SCB_MemMap
DFSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t DFSR;                                   \/**< Debug Fault Status Register, offset: 0xD30 *\/$/;"	m	struct:SCB_MemMap
DH	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t DH;                                      \/**< SPI data register high, offset: 0x7 *\/$/;"	m	struct:SPI_MemMap
DH	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t DH;                                      \/**< SPI data register high, offset: 0x7 *\/$/;"	m	struct:SPI_MemMap
DHCSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon110
DHCSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon129
DHCSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon160
DHCSR_Read	.\Sources\Chip_start\Header\MKL24Z4.h	761;"	d
DHCSR_Read	.\Sources\Chip_start\Header\MKL25Z4.h	823;"	d
DHCSR_Read	.\Sources\Chip_start\Header\MKL26Z4.h	823;"	d
DHCSR_Read	.\Sources\Chip_start\Header\MKL46Z4.h	816;"	d
DHCSR_Write	.\Sources\Chip_start\Header\MKL24Z4.h	762;"	d
DHCSR_Write	.\Sources\Chip_start\Header\MKL25Z4.h	824;"	d
DHCSR_Write	.\Sources\Chip_start\Header\MKL26Z4.h	824;"	d
DHCSR_Write	.\Sources\Chip_start\Header\MKL46Z4.h	817;"	d
DIRECT_CONTROL_COUNT	.\Sources\Application\parameter.h	35;"	d
DIRECT_CONTROL_PERIOD	.\Sources\Application\parameter.h	/^static const unsigned int DIRECT_CONTROL_PERIOD = DIRECT_CONTROL_COUNT * INTERRUPT_TIME;$/;"	v
DISPLAY_COLUMN_NUM	.\Sources\Application\printf\printf.c	103;"	d	file:
DISPLAY_FONT_WIDTH	.\Sources\Application\printf\printf.c	101;"	d	file:
DISPLAY_LINE_NUM	.\Sources\Application\printf\printf.c	102;"	d	file:
DL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t DL;                                      \/**< SPI data register low, offset: 0x6 *\/$/;"	m	struct:SPI_MemMap
DL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t DL;                                      \/**< SPI data register low, offset: 0x6 *\/$/;"	m	struct:SPI_MemMap
DMA	.\Sources\Chip_start\Header\MKL24Z4.h	/^    } DMA[4];$/;"	m	struct:DMA_MemMap	typeref:struct:DMA_MemMap::__anon163
DMA	.\Sources\Chip_start\Header\MKL25Z4.h	/^    } DMA[4];$/;"	m	struct:DMA_MemMap	typeref:struct:DMA_MemMap::__anon174
DMA	.\Sources\Chip_start\Header\MKL26Z4.h	/^    } DMA[4];$/;"	m	struct:DMA_MemMap	typeref:struct:DMA_MemMap::__anon185
DMA	.\Sources\Chip_start\Header\MKL46Z4.h	/^    } DMA[4];$/;"	m	struct:DMA_MemMap	typeref:struct:DMA_MemMap::__anon196
DMAMUX0	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0 = 0,$/;"	e	enum:_DMAMUX_x_
DMAMUX0_ADC0	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_ADC0     = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(40) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1022;"	d
DMAMUX0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1227;"	d
DMAMUX0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1227;"	d
DMAMUX0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1220;"	d
DMAMUX0_CHCFG	.\Sources\Chip_start\Header\MKL24Z4.h	1044;"	d
DMAMUX0_CHCFG	.\Sources\Chip_start\Header\MKL25Z4.h	1249;"	d
DMAMUX0_CHCFG	.\Sources\Chip_start\Header\MKL26Z4.h	1249;"	d
DMAMUX0_CHCFG	.\Sources\Chip_start\Header\MKL46Z4.h	1242;"	d
DMAMUX0_CHCFG0	.\Sources\Chip_start\Header\MKL24Z4.h	1038;"	d
DMAMUX0_CHCFG0	.\Sources\Chip_start\Header\MKL25Z4.h	1243;"	d
DMAMUX0_CHCFG0	.\Sources\Chip_start\Header\MKL26Z4.h	1243;"	d
DMAMUX0_CHCFG0	.\Sources\Chip_start\Header\MKL46Z4.h	1236;"	d
DMAMUX0_CHCFG1	.\Sources\Chip_start\Header\MKL24Z4.h	1039;"	d
DMAMUX0_CHCFG1	.\Sources\Chip_start\Header\MKL25Z4.h	1244;"	d
DMAMUX0_CHCFG1	.\Sources\Chip_start\Header\MKL26Z4.h	1244;"	d
DMAMUX0_CHCFG1	.\Sources\Chip_start\Header\MKL46Z4.h	1237;"	d
DMAMUX0_CHCFG2	.\Sources\Chip_start\Header\MKL24Z4.h	1040;"	d
DMAMUX0_CHCFG2	.\Sources\Chip_start\Header\MKL25Z4.h	1245;"	d
DMAMUX0_CHCFG2	.\Sources\Chip_start\Header\MKL26Z4.h	1245;"	d
DMAMUX0_CHCFG2	.\Sources\Chip_start\Header\MKL46Z4.h	1238;"	d
DMAMUX0_CHCFG3	.\Sources\Chip_start\Header\MKL24Z4.h	1041;"	d
DMAMUX0_CHCFG3	.\Sources\Chip_start\Header\MKL25Z4.h	1246;"	d
DMAMUX0_CHCFG3	.\Sources\Chip_start\Header\MKL26Z4.h	1246;"	d
DMAMUX0_CHCFG3	.\Sources\Chip_start\Header\MKL46Z4.h	1239;"	d
DMAMUX0_CMP0	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_CMP0     = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(42) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_DAC0	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_DAC0     = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(45) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_DMA0	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_DMA0     = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(60) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_DMA1	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_DMA1     = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(61) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_DMA2	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_DMA2     = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(62) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_DMA3	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_DMA3     = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(63) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_I2C0	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_I2C0     = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(22) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_I2C1	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_I2C1     = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(23) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_I2S0_RX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_I2S0_RX  = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(14) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_I2S0_TX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_I2S0_TX  = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(15) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_PORTA	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_PORTA    = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(49) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_PORTD	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_PORTD    = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(52) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_SPI0_RX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_SPI0_RX  = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(16) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_SPI0_TX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_SPI0_TX  = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(17) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_SPI1_RX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_SPI1_RX  = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(18) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_SPI1_TX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_SPI1_TX  = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(19) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_SoftTrig	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_SoftTrig = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(DMA_SoftTrig) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM0_0	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM0_0   = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(24) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM0_1	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM0_1   = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(25) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM0_2	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM0_2   = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(26) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM0_3	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM0_3   = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(27) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM0_4	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM0_4   = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(28) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM0_5	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM0_5   = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(29) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM0_OF	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM0_OF  = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(54) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM1_0	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM1_0   = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(32) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM1_1	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM1_1   = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(33) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM1_OF	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM1_OF  = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(55) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM2_0	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM2_0   = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(34) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM2_1	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM2_1   = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(35) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_TPM2_OF	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_TPM2_OF  = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(56) ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_UART0_RX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_UART0_RX = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(2)  ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_UART0_TX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_UART0_TX = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(3)  ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_UART1_RX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_UART1_RX = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(4)  ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_UART1_TX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_UART1_TX = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(5)  ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_UART2_RX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_UART2_RX = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(6)  ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX0_UART2_TX	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX0_UART2_TX = ( DMAMUX_x_RE(DMAMUX0) | DMAMUX_SRC_RE(7)  ),$/;"	e	enum:_DMAMUX_SRC_
DMAMUX_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	1024;"	d
DMAMUX_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	1229;"	d
DMAMUX_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	1229;"	d
DMAMUX_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	1222;"	d
DMAMUX_CHCFG_ENBL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1012;"	d
DMAMUX_CHCFG_ENBL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1217;"	d
DMAMUX_CHCFG_ENBL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1217;"	d
DMAMUX_CHCFG_ENBL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1210;"	d
DMAMUX_CHCFG_ENBL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1013;"	d
DMAMUX_CHCFG_ENBL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1218;"	d
DMAMUX_CHCFG_ENBL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1218;"	d
DMAMUX_CHCFG_ENBL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1211;"	d
DMAMUX_CHCFG_REG	.\Sources\Chip_start\Header\MKL24Z4.h	990;"	d
DMAMUX_CHCFG_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1195;"	d
DMAMUX_CHCFG_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1195;"	d
DMAMUX_CHCFG_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1188;"	d
DMAMUX_CHCFG_SOURCE	.\Sources\Chip_start\Header\MKL24Z4.h	1009;"	d
DMAMUX_CHCFG_SOURCE	.\Sources\Chip_start\Header\MKL25Z4.h	1214;"	d
DMAMUX_CHCFG_SOURCE	.\Sources\Chip_start\Header\MKL26Z4.h	1214;"	d
DMAMUX_CHCFG_SOURCE	.\Sources\Chip_start\Header\MKL46Z4.h	1207;"	d
DMAMUX_CHCFG_SOURCE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1007;"	d
DMAMUX_CHCFG_SOURCE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1212;"	d
DMAMUX_CHCFG_SOURCE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1212;"	d
DMAMUX_CHCFG_SOURCE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1205;"	d
DMAMUX_CHCFG_SOURCE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1008;"	d
DMAMUX_CHCFG_SOURCE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1213;"	d
DMAMUX_CHCFG_SOURCE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1213;"	d
DMAMUX_CHCFG_SOURCE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1206;"	d
DMAMUX_CHCFG_TRIG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1010;"	d
DMAMUX_CHCFG_TRIG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1215;"	d
DMAMUX_CHCFG_TRIG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1215;"	d
DMAMUX_CHCFG_TRIG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1208;"	d
DMAMUX_CHCFG_TRIG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1011;"	d
DMAMUX_CHCFG_TRIG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1216;"	d
DMAMUX_CHCFG_TRIG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1216;"	d
DMAMUX_CHCFG_TRIG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1209;"	d
DMAMUX_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct DMAMUX_MemMap$/;"	s
DMAMUX_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct DMAMUX_MemMap$/;"	s
DMAMUX_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct DMAMUX_MemMap$/;"	s
DMAMUX_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct DMAMUX_MemMap$/;"	s
DMAMUX_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *DMAMUX_MemMapPtr;$/;"	t
DMAMUX_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *DMAMUX_MemMapPtr;$/;"	t
DMAMUX_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *DMAMUX_MemMapPtr;$/;"	t
DMAMUX_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *DMAMUX_MemMapPtr;$/;"	t
DMAMUX_SRC_GET	.\Sources\Chip_driver\DMA\dma.h	23;"	d
DMAMUX_SRC_MASK	.\Sources\Chip_driver\DMA\dma.h	20;"	d
DMAMUX_SRC_RE	.\Sources\Chip_driver\DMA\dma.h	22;"	d
DMAMUX_SRC_SHIFT	.\Sources\Chip_driver\DMA\dma.h	21;"	d
DMAMUX_SRC_TypeDef	.\Sources\Chip_driver\DMA\dma.h	/^} DMAMUX_SRC_TypeDef;$/;"	t	typeref:enum:_DMAMUX_SRC_
DMAMUX_Source	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX_SRC_TypeDef      DMAMUX_Source;$/;"	m	struct:_DMA_Struct_
DMAMUX_TRIG_TypeDef	.\Sources\Chip_driver\DMA\dma.h	/^} DMAMUX_TRIG_TypeDef;$/;"	t	typeref:enum:_DMAMUX_TRIG_
DMAMUX_Trig	.\Sources\Chip_driver\DMA\dma.h	/^    DMAMUX_TRIG_TypeDef     DMAMUX_Trig;$/;"	m	struct:_DMA_Struct_
DMAMUX_x_GET	.\Sources\Chip_driver\DMA\dma.h	18;"	d
DMAMUX_x_MASK	.\Sources\Chip_driver\DMA\dma.h	15;"	d
DMAMUX_x_RE	.\Sources\Chip_driver\DMA\dma.h	17;"	d
DMAMUX_x_SHIFT	.\Sources\Chip_driver\DMA\dma.h	16;"	d
DMAMUX_x_TypeDef	.\Sources\Chip_driver\DMA\dma.h	/^} DMAMUX_x_TypeDef;$/;"	t	typeref:enum:_DMAMUX_x_
DMAMUXx	.\Sources\Chip_driver\DMA\dma.c	/^volatile struct DMAMUX_MemMap *DMAMUXx[] = DMAMUX_BASE_PTRS;$/;"	v	typeref:struct:DMAMUX_MemMap
DMA_ADDR_DIS	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_ADDR_DIS = 0,$/;"	e	enum:_DMA_AddrINC_
DMA_ADDR_Default	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_ADDR_Default = DMA_ADDR_DIS,$/;"	e	enum:_DMA_AddrINC_
DMA_ADDR_INC	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_ADDR_INC = 1,$/;"	e	enum:_DMA_AddrINC_
DMA_Addr	.\Sources\Chip_driver\DMA\dma.h	/^    unsigned long       DMA_Addr;$/;"	m	struct:_DMA_Addr_
DMA_AddrINC_TypeDef	.\Sources\Chip_driver\DMA\dma.h	/^} DMA_AddrINC_TypeDef;$/;"	t	typeref:enum:_DMA_AddrINC_
DMA_AddrMOD_TypeDef	.\Sources\Chip_driver\DMA\dma.h	/^} DMA_AddrMOD_TypeDef;$/;"	t	typeref:enum:_DMA_AddrMOD_
DMA_Addr_Struct	.\Sources\Chip_driver\DMA\dma.h	/^} DMA_Addr_Struct;$/;"	t	typeref:struct:_DMA_Addr_
DMA_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	910;"	d
DMA_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1115;"	d
DMA_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1115;"	d
DMA_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1108;"	d
DMA_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	912;"	d
DMA_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	1117;"	d
DMA_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	1117;"	d
DMA_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	1110;"	d
DMA_BytesCount	.\Sources\Chip_driver\DMA\dma.h	/^    unsigned long           DMA_BytesCount;$/;"	m	struct:_DMA_Struct_
DMA_CH0	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_CH0 = 0,$/;"	e	enum:_DMA_CHn_
DMA_CH0_IRQn	.\Sources\Chip_start\vectors.h	/^    DMA_CH0_IRQn                 = 0,                \/**< DMA channel 0 transfer complete\/error interrupt *\/$/;"	e	enum:IRQn
DMA_CH1	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_CH1 = 1,$/;"	e	enum:_DMA_CHn_
DMA_CH1_IRQn	.\Sources\Chip_start\vectors.h	/^    DMA_CH1_IRQn                 = 1,                \/**< DMA channel 1 transfer complete\/error interrupt *\/$/;"	e	enum:IRQn
DMA_CH2	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_CH2 = 2,$/;"	e	enum:_DMA_CHn_
DMA_CH2_IRQn	.\Sources\Chip_start\vectors.h	/^    DMA_CH2_IRQn                 = 2,                \/**< DMA channel 2 transfer complete\/error interrupt *\/$/;"	e	enum:IRQn
DMA_CH3	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_CH3 = 3,$/;"	e	enum:_DMA_CHn_
DMA_CH3_IRQn	.\Sources\Chip_start\vectors.h	/^    DMA_CH3_IRQn                 = 3,                \/**< DMA channel 3 transfer complete\/error interrupt *\/$/;"	e	enum:IRQn
DMA_CHn	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_CHn_TypeDef         DMA_CHn;$/;"	m	struct:_DMA_Struct_
DMA_CHn_TypeDef	.\Sources\Chip_driver\DMA\dma.h	/^} DMA_CHn_TypeDef;$/;"	t	typeref:enum:_DMA_CHn_
DMA_CIE_Disable	.\Sources\Chip_driver\DMA\dma.c	/^int DMA_CIE_Disable(DMA_Struct_TypeDef *DMA_Struct)$/;"	f
DMA_CIE_Enable	.\Sources\Chip_driver\DMA\dma.c	/^int DMA_CIE_Enable(DMA_Struct_TypeDef *DMA_Struct, ISR_CALLBACK dma_isr)$/;"	f
DMA_CS_Default	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_CS_Default = DMA_CycleSteal,$/;"	e	enum:_DMA_CycleSteal_
DMA_CycleSteal	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_CycleSteal = 0,$/;"	e	enum:_DMA_CycleSteal_
DMA_CycleSteal	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_CycleSteal_TypeDef  DMA_CycleSteal;$/;"	m	struct:_DMA_Struct_
DMA_CycleSteal_TypeDef	.\Sources\Chip_driver\DMA\dma.h	/^} DMA_CycleSteal_TypeDef;$/;"	t	typeref:enum:_DMA_CycleSteal_
DMA_DAR	.\Sources\Chip_start\Header\MKL24Z4.h	949;"	d
DMA_DAR	.\Sources\Chip_start\Header\MKL25Z4.h	1154;"	d
DMA_DAR	.\Sources\Chip_start\Header\MKL26Z4.h	1154;"	d
DMA_DAR	.\Sources\Chip_start\Header\MKL46Z4.h	1147;"	d
DMA_DAR0	.\Sources\Chip_start\Header\MKL24Z4.h	927;"	d
DMA_DAR0	.\Sources\Chip_start\Header\MKL25Z4.h	1132;"	d
DMA_DAR0	.\Sources\Chip_start\Header\MKL26Z4.h	1132;"	d
DMA_DAR0	.\Sources\Chip_start\Header\MKL46Z4.h	1125;"	d
DMA_DAR1	.\Sources\Chip_start\Header\MKL24Z4.h	932;"	d
DMA_DAR1	.\Sources\Chip_start\Header\MKL25Z4.h	1137;"	d
DMA_DAR1	.\Sources\Chip_start\Header\MKL26Z4.h	1137;"	d
DMA_DAR1	.\Sources\Chip_start\Header\MKL46Z4.h	1130;"	d
DMA_DAR2	.\Sources\Chip_start\Header\MKL24Z4.h	937;"	d
DMA_DAR2	.\Sources\Chip_start\Header\MKL25Z4.h	1142;"	d
DMA_DAR2	.\Sources\Chip_start\Header\MKL26Z4.h	1142;"	d
DMA_DAR2	.\Sources\Chip_start\Header\MKL46Z4.h	1135;"	d
DMA_DAR3	.\Sources\Chip_start\Header\MKL24Z4.h	942;"	d
DMA_DAR3	.\Sources\Chip_start\Header\MKL25Z4.h	1147;"	d
DMA_DAR3	.\Sources\Chip_start\Header\MKL26Z4.h	1147;"	d
DMA_DAR3	.\Sources\Chip_start\Header\MKL46Z4.h	1140;"	d
DMA_DAR_DAR	.\Sources\Chip_start\Header\MKL24Z4.h	845;"	d
DMA_DAR_DAR	.\Sources\Chip_start\Header\MKL25Z4.h	1050;"	d
DMA_DAR_DAR	.\Sources\Chip_start\Header\MKL26Z4.h	1050;"	d
DMA_DAR_DAR	.\Sources\Chip_start\Header\MKL46Z4.h	1043;"	d
DMA_DAR_DAR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	843;"	d
DMA_DAR_DAR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1048;"	d
DMA_DAR_DAR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1048;"	d
DMA_DAR_DAR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1041;"	d
DMA_DAR_DAR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	844;"	d
DMA_DAR_DAR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1049;"	d
DMA_DAR_DAR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1049;"	d
DMA_DAR_DAR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1042;"	d
DMA_DAR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	819;"	d
DMA_DAR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1024;"	d
DMA_DAR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1024;"	d
DMA_DAR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1017;"	d
DMA_DCR	.\Sources\Chip_start\Header\MKL24Z4.h	952;"	d
DMA_DCR	.\Sources\Chip_start\Header\MKL25Z4.h	1157;"	d
DMA_DCR	.\Sources\Chip_start\Header\MKL26Z4.h	1157;"	d
DMA_DCR	.\Sources\Chip_start\Header\MKL46Z4.h	1150;"	d
DMA_DCR0	.\Sources\Chip_start\Header\MKL24Z4.h	930;"	d
DMA_DCR0	.\Sources\Chip_start\Header\MKL25Z4.h	1135;"	d
DMA_DCR0	.\Sources\Chip_start\Header\MKL26Z4.h	1135;"	d
DMA_DCR0	.\Sources\Chip_start\Header\MKL46Z4.h	1128;"	d
DMA_DCR1	.\Sources\Chip_start\Header\MKL24Z4.h	935;"	d
DMA_DCR1	.\Sources\Chip_start\Header\MKL25Z4.h	1140;"	d
DMA_DCR1	.\Sources\Chip_start\Header\MKL26Z4.h	1140;"	d
DMA_DCR1	.\Sources\Chip_start\Header\MKL46Z4.h	1133;"	d
DMA_DCR2	.\Sources\Chip_start\Header\MKL24Z4.h	940;"	d
DMA_DCR2	.\Sources\Chip_start\Header\MKL25Z4.h	1145;"	d
DMA_DCR2	.\Sources\Chip_start\Header\MKL26Z4.h	1145;"	d
DMA_DCR2	.\Sources\Chip_start\Header\MKL46Z4.h	1138;"	d
DMA_DCR3	.\Sources\Chip_start\Header\MKL24Z4.h	945;"	d
DMA_DCR3	.\Sources\Chip_start\Header\MKL25Z4.h	1150;"	d
DMA_DCR3	.\Sources\Chip_start\Header\MKL26Z4.h	1150;"	d
DMA_DCR3	.\Sources\Chip_start\Header\MKL46Z4.h	1143;"	d
DMA_DCR_AA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	894;"	d
DMA_DCR_AA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1099;"	d
DMA_DCR_AA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1099;"	d
DMA_DCR_AA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1092;"	d
DMA_DCR_AA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	895;"	d
DMA_DCR_AA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1100;"	d
DMA_DCR_AA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1100;"	d
DMA_DCR_AA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1093;"	d
DMA_DCR_CS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	896;"	d
DMA_DCR_CS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1101;"	d
DMA_DCR_CS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1101;"	d
DMA_DCR_CS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1094;"	d
DMA_DCR_CS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	897;"	d
DMA_DCR_CS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1102;"	d
DMA_DCR_CS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1102;"	d
DMA_DCR_CS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1095;"	d
DMA_DCR_DINC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	885;"	d
DMA_DCR_DINC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1090;"	d
DMA_DCR_DINC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1090;"	d
DMA_DCR_DINC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1083;"	d
DMA_DCR_DINC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	886;"	d
DMA_DCR_DINC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1091;"	d
DMA_DCR_DINC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1091;"	d
DMA_DCR_DINC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1084;"	d
DMA_DCR_DMOD	.\Sources\Chip_start\Header\MKL24Z4.h	876;"	d
DMA_DCR_DMOD	.\Sources\Chip_start\Header\MKL25Z4.h	1081;"	d
DMA_DCR_DMOD	.\Sources\Chip_start\Header\MKL26Z4.h	1081;"	d
DMA_DCR_DMOD	.\Sources\Chip_start\Header\MKL46Z4.h	1074;"	d
DMA_DCR_DMOD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	874;"	d
DMA_DCR_DMOD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1079;"	d
DMA_DCR_DMOD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1079;"	d
DMA_DCR_DMOD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1072;"	d
DMA_DCR_DMOD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	875;"	d
DMA_DCR_DMOD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1080;"	d
DMA_DCR_DMOD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1080;"	d
DMA_DCR_DMOD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1073;"	d
DMA_DCR_DSIZE	.\Sources\Chip_start\Header\MKL24Z4.h	884;"	d
DMA_DCR_DSIZE	.\Sources\Chip_start\Header\MKL25Z4.h	1089;"	d
DMA_DCR_DSIZE	.\Sources\Chip_start\Header\MKL26Z4.h	1089;"	d
DMA_DCR_DSIZE	.\Sources\Chip_start\Header\MKL46Z4.h	1082;"	d
DMA_DCR_DSIZE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	882;"	d
DMA_DCR_DSIZE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1087;"	d
DMA_DCR_DSIZE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1087;"	d
DMA_DCR_DSIZE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1080;"	d
DMA_DCR_DSIZE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	883;"	d
DMA_DCR_DSIZE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1088;"	d
DMA_DCR_DSIZE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1088;"	d
DMA_DCR_DSIZE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1081;"	d
DMA_DCR_D_REQ_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	872;"	d
DMA_DCR_D_REQ_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1077;"	d
DMA_DCR_D_REQ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1077;"	d
DMA_DCR_D_REQ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1070;"	d
DMA_DCR_D_REQ_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	873;"	d
DMA_DCR_D_REQ_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1078;"	d
DMA_DCR_D_REQ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1078;"	d
DMA_DCR_D_REQ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1071;"	d
DMA_DCR_EADREQ_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	892;"	d
DMA_DCR_EADREQ_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1097;"	d
DMA_DCR_EADREQ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1097;"	d
DMA_DCR_EADREQ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1090;"	d
DMA_DCR_EADREQ_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	893;"	d
DMA_DCR_EADREQ_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1098;"	d
DMA_DCR_EADREQ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1098;"	d
DMA_DCR_EADREQ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1091;"	d
DMA_DCR_EINT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	900;"	d
DMA_DCR_EINT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1105;"	d
DMA_DCR_EINT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1105;"	d
DMA_DCR_EINT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1098;"	d
DMA_DCR_EINT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	901;"	d
DMA_DCR_EINT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1106;"	d
DMA_DCR_EINT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1106;"	d
DMA_DCR_EINT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1099;"	d
DMA_DCR_ERQ_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	898;"	d
DMA_DCR_ERQ_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1103;"	d
DMA_DCR_ERQ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1103;"	d
DMA_DCR_ERQ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1096;"	d
DMA_DCR_ERQ_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	899;"	d
DMA_DCR_ERQ_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1104;"	d
DMA_DCR_ERQ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1104;"	d
DMA_DCR_ERQ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1097;"	d
DMA_DCR_LCH1	.\Sources\Chip_start\Header\MKL24Z4.h	868;"	d
DMA_DCR_LCH1	.\Sources\Chip_start\Header\MKL25Z4.h	1073;"	d
DMA_DCR_LCH1	.\Sources\Chip_start\Header\MKL26Z4.h	1073;"	d
DMA_DCR_LCH1	.\Sources\Chip_start\Header\MKL46Z4.h	1066;"	d
DMA_DCR_LCH1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	866;"	d
DMA_DCR_LCH1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1071;"	d
DMA_DCR_LCH1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1071;"	d
DMA_DCR_LCH1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1064;"	d
DMA_DCR_LCH1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	867;"	d
DMA_DCR_LCH1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1072;"	d
DMA_DCR_LCH1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1072;"	d
DMA_DCR_LCH1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1065;"	d
DMA_DCR_LCH2	.\Sources\Chip_start\Header\MKL24Z4.h	865;"	d
DMA_DCR_LCH2	.\Sources\Chip_start\Header\MKL25Z4.h	1070;"	d
DMA_DCR_LCH2	.\Sources\Chip_start\Header\MKL26Z4.h	1070;"	d
DMA_DCR_LCH2	.\Sources\Chip_start\Header\MKL46Z4.h	1063;"	d
DMA_DCR_LCH2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	863;"	d
DMA_DCR_LCH2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1068;"	d
DMA_DCR_LCH2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1068;"	d
DMA_DCR_LCH2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1061;"	d
DMA_DCR_LCH2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	864;"	d
DMA_DCR_LCH2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1069;"	d
DMA_DCR_LCH2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1069;"	d
DMA_DCR_LCH2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1062;"	d
DMA_DCR_LINKCC	.\Sources\Chip_start\Header\MKL24Z4.h	871;"	d
DMA_DCR_LINKCC	.\Sources\Chip_start\Header\MKL25Z4.h	1076;"	d
DMA_DCR_LINKCC	.\Sources\Chip_start\Header\MKL26Z4.h	1076;"	d
DMA_DCR_LINKCC	.\Sources\Chip_start\Header\MKL46Z4.h	1069;"	d
DMA_DCR_LINKCC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	869;"	d
DMA_DCR_LINKCC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1074;"	d
DMA_DCR_LINKCC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1074;"	d
DMA_DCR_LINKCC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1067;"	d
DMA_DCR_LINKCC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	870;"	d
DMA_DCR_LINKCC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1075;"	d
DMA_DCR_LINKCC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1075;"	d
DMA_DCR_LINKCC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1068;"	d
DMA_DCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	822;"	d
DMA_DCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1027;"	d
DMA_DCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1027;"	d
DMA_DCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1020;"	d
DMA_DCR_SINC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	890;"	d
DMA_DCR_SINC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1095;"	d
DMA_DCR_SINC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1095;"	d
DMA_DCR_SINC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1088;"	d
DMA_DCR_SINC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	891;"	d
DMA_DCR_SINC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1096;"	d
DMA_DCR_SINC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1096;"	d
DMA_DCR_SINC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1089;"	d
DMA_DCR_SMOD	.\Sources\Chip_start\Header\MKL24Z4.h	879;"	d
DMA_DCR_SMOD	.\Sources\Chip_start\Header\MKL25Z4.h	1084;"	d
DMA_DCR_SMOD	.\Sources\Chip_start\Header\MKL26Z4.h	1084;"	d
DMA_DCR_SMOD	.\Sources\Chip_start\Header\MKL46Z4.h	1077;"	d
DMA_DCR_SMOD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	877;"	d
DMA_DCR_SMOD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1082;"	d
DMA_DCR_SMOD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1082;"	d
DMA_DCR_SMOD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1075;"	d
DMA_DCR_SMOD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	878;"	d
DMA_DCR_SMOD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1083;"	d
DMA_DCR_SMOD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1083;"	d
DMA_DCR_SMOD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1076;"	d
DMA_DCR_SSIZE	.\Sources\Chip_start\Header\MKL24Z4.h	889;"	d
DMA_DCR_SSIZE	.\Sources\Chip_start\Header\MKL25Z4.h	1094;"	d
DMA_DCR_SSIZE	.\Sources\Chip_start\Header\MKL26Z4.h	1094;"	d
DMA_DCR_SSIZE	.\Sources\Chip_start\Header\MKL46Z4.h	1087;"	d
DMA_DCR_SSIZE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	887;"	d
DMA_DCR_SSIZE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1092;"	d
DMA_DCR_SSIZE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1092;"	d
DMA_DCR_SSIZE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1085;"	d
DMA_DCR_SSIZE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	888;"	d
DMA_DCR_SSIZE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1093;"	d
DMA_DCR_SSIZE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1093;"	d
DMA_DCR_SSIZE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1086;"	d
DMA_DCR_START_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	880;"	d
DMA_DCR_START_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1085;"	d
DMA_DCR_START_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1085;"	d
DMA_DCR_START_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1078;"	d
DMA_DCR_START_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	881;"	d
DMA_DCR_START_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1086;"	d
DMA_DCR_START_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1086;"	d
DMA_DCR_START_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1079;"	d
DMA_DEV_NUM	.\Sources\Chip_driver\DMA\dma.c	9;"	d	file:
DMA_DSR	.\Sources\Chip_start\Header\MKL24Z4.h	951;"	d
DMA_DSR	.\Sources\Chip_start\Header\MKL25Z4.h	1156;"	d
DMA_DSR	.\Sources\Chip_start\Header\MKL26Z4.h	1156;"	d
DMA_DSR	.\Sources\Chip_start\Header\MKL46Z4.h	1149;"	d
DMA_DSR0	.\Sources\Chip_start\Header\MKL24Z4.h	929;"	d
DMA_DSR0	.\Sources\Chip_start\Header\MKL25Z4.h	1134;"	d
DMA_DSR0	.\Sources\Chip_start\Header\MKL26Z4.h	1134;"	d
DMA_DSR0	.\Sources\Chip_start\Header\MKL46Z4.h	1127;"	d
DMA_DSR1	.\Sources\Chip_start\Header\MKL24Z4.h	934;"	d
DMA_DSR1	.\Sources\Chip_start\Header\MKL25Z4.h	1139;"	d
DMA_DSR1	.\Sources\Chip_start\Header\MKL26Z4.h	1139;"	d
DMA_DSR1	.\Sources\Chip_start\Header\MKL46Z4.h	1132;"	d
DMA_DSR2	.\Sources\Chip_start\Header\MKL24Z4.h	939;"	d
DMA_DSR2	.\Sources\Chip_start\Header\MKL25Z4.h	1144;"	d
DMA_DSR2	.\Sources\Chip_start\Header\MKL26Z4.h	1144;"	d
DMA_DSR2	.\Sources\Chip_start\Header\MKL46Z4.h	1137;"	d
DMA_DSR3	.\Sources\Chip_start\Header\MKL24Z4.h	944;"	d
DMA_DSR3	.\Sources\Chip_start\Header\MKL25Z4.h	1149;"	d
DMA_DSR3	.\Sources\Chip_start\Header\MKL26Z4.h	1149;"	d
DMA_DSR3	.\Sources\Chip_start\Header\MKL46Z4.h	1142;"	d
DMA_DSR_ACCESS8BIT	.\Sources\Chip_start\Header\MKL24Z4.h	/^            } DMA_DSR_ACCESS8BIT;$/;"	m	union:DMA_MemMap::__anon163::__anon164	typeref:struct:DMA_MemMap::__anon163::__anon164::__anon165
DMA_DSR_ACCESS8BIT	.\Sources\Chip_start\Header\MKL25Z4.h	/^            } DMA_DSR_ACCESS8BIT;$/;"	m	union:DMA_MemMap::__anon174::__anon175	typeref:struct:DMA_MemMap::__anon174::__anon175::__anon176
DMA_DSR_ACCESS8BIT	.\Sources\Chip_start\Header\MKL26Z4.h	/^            } DMA_DSR_ACCESS8BIT;$/;"	m	union:DMA_MemMap::__anon185::__anon186	typeref:struct:DMA_MemMap::__anon185::__anon186::__anon187
DMA_DSR_ACCESS8BIT	.\Sources\Chip_start\Header\MKL46Z4.h	/^            } DMA_DSR_ACCESS8BIT;$/;"	m	union:DMA_MemMap::__anon196::__anon197	typeref:struct:DMA_MemMap::__anon196::__anon197::__anon198
DMA_DSR_BCR	.\Sources\Chip_start\Header\MKL24Z4.h	950;"	d
DMA_DSR_BCR	.\Sources\Chip_start\Header\MKL25Z4.h	1155;"	d
DMA_DSR_BCR	.\Sources\Chip_start\Header\MKL26Z4.h	1155;"	d
DMA_DSR_BCR	.\Sources\Chip_start\Header\MKL46Z4.h	1148;"	d
DMA_DSR_BCR0	.\Sources\Chip_start\Header\MKL24Z4.h	928;"	d
DMA_DSR_BCR0	.\Sources\Chip_start\Header\MKL25Z4.h	1133;"	d
DMA_DSR_BCR0	.\Sources\Chip_start\Header\MKL26Z4.h	1133;"	d
DMA_DSR_BCR0	.\Sources\Chip_start\Header\MKL46Z4.h	1126;"	d
DMA_DSR_BCR1	.\Sources\Chip_start\Header\MKL24Z4.h	933;"	d
DMA_DSR_BCR1	.\Sources\Chip_start\Header\MKL25Z4.h	1138;"	d
DMA_DSR_BCR1	.\Sources\Chip_start\Header\MKL26Z4.h	1138;"	d
DMA_DSR_BCR1	.\Sources\Chip_start\Header\MKL46Z4.h	1131;"	d
DMA_DSR_BCR2	.\Sources\Chip_start\Header\MKL24Z4.h	938;"	d
DMA_DSR_BCR2	.\Sources\Chip_start\Header\MKL25Z4.h	1143;"	d
DMA_DSR_BCR2	.\Sources\Chip_start\Header\MKL26Z4.h	1143;"	d
DMA_DSR_BCR2	.\Sources\Chip_start\Header\MKL46Z4.h	1136;"	d
DMA_DSR_BCR3	.\Sources\Chip_start\Header\MKL24Z4.h	943;"	d
DMA_DSR_BCR3	.\Sources\Chip_start\Header\MKL25Z4.h	1148;"	d
DMA_DSR_BCR3	.\Sources\Chip_start\Header\MKL26Z4.h	1148;"	d
DMA_DSR_BCR3	.\Sources\Chip_start\Header\MKL46Z4.h	1141;"	d
DMA_DSR_BCR_BCR	.\Sources\Chip_start\Header\MKL24Z4.h	849;"	d
DMA_DSR_BCR_BCR	.\Sources\Chip_start\Header\MKL25Z4.h	1054;"	d
DMA_DSR_BCR_BCR	.\Sources\Chip_start\Header\MKL26Z4.h	1054;"	d
DMA_DSR_BCR_BCR	.\Sources\Chip_start\Header\MKL46Z4.h	1047;"	d
DMA_DSR_BCR_BCR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	847;"	d
DMA_DSR_BCR_BCR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1052;"	d
DMA_DSR_BCR_BCR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1052;"	d
DMA_DSR_BCR_BCR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1045;"	d
DMA_DSR_BCR_BCR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	848;"	d
DMA_DSR_BCR_BCR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1053;"	d
DMA_DSR_BCR_BCR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1053;"	d
DMA_DSR_BCR_BCR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1046;"	d
DMA_DSR_BCR_BED_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	856;"	d
DMA_DSR_BCR_BED_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1061;"	d
DMA_DSR_BCR_BED_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1061;"	d
DMA_DSR_BCR_BED_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1054;"	d
DMA_DSR_BCR_BED_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	857;"	d
DMA_DSR_BCR_BED_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1062;"	d
DMA_DSR_BCR_BED_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1062;"	d
DMA_DSR_BCR_BED_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1055;"	d
DMA_DSR_BCR_BES_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	858;"	d
DMA_DSR_BCR_BES_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1063;"	d
DMA_DSR_BCR_BES_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1063;"	d
DMA_DSR_BCR_BES_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1056;"	d
DMA_DSR_BCR_BES_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	859;"	d
DMA_DSR_BCR_BES_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1064;"	d
DMA_DSR_BCR_BES_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1064;"	d
DMA_DSR_BCR_BES_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1057;"	d
DMA_DSR_BCR_BSY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	852;"	d
DMA_DSR_BCR_BSY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1057;"	d
DMA_DSR_BCR_BSY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1057;"	d
DMA_DSR_BCR_BSY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1050;"	d
DMA_DSR_BCR_BSY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	853;"	d
DMA_DSR_BCR_BSY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1058;"	d
DMA_DSR_BCR_BSY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1058;"	d
DMA_DSR_BCR_BSY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1051;"	d
DMA_DSR_BCR_CE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	860;"	d
DMA_DSR_BCR_CE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1065;"	d
DMA_DSR_BCR_CE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1065;"	d
DMA_DSR_BCR_CE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1058;"	d
DMA_DSR_BCR_CE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	861;"	d
DMA_DSR_BCR_CE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1066;"	d
DMA_DSR_BCR_CE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1066;"	d
DMA_DSR_BCR_CE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1059;"	d
DMA_DSR_BCR_DONE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	850;"	d
DMA_DSR_BCR_DONE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1055;"	d
DMA_DSR_BCR_DONE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1055;"	d
DMA_DSR_BCR_DONE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1048;"	d
DMA_DSR_BCR_DONE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	851;"	d
DMA_DSR_BCR_DONE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1056;"	d
DMA_DSR_BCR_DONE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1056;"	d
DMA_DSR_BCR_DONE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1049;"	d
DMA_DSR_BCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	820;"	d
DMA_DSR_BCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1025;"	d
DMA_DSR_BCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1025;"	d
DMA_DSR_BCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1018;"	d
DMA_DSR_BCR_REQ_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	854;"	d
DMA_DSR_BCR_REQ_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1059;"	d
DMA_DSR_BCR_REQ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1059;"	d
DMA_DSR_BCR_REQ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1052;"	d
DMA_DSR_BCR_REQ_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	855;"	d
DMA_DSR_BCR_REQ_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1060;"	d
DMA_DSR_BCR_REQ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1060;"	d
DMA_DSR_BCR_REQ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1053;"	d
DMA_DSR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	821;"	d
DMA_DSR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1026;"	d
DMA_DSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1026;"	d
DMA_DSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1019;"	d
DMA_Destination	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_Addr_Struct         DMA_Destination;$/;"	m	struct:_DMA_Struct_
DMA_Disable	.\Sources\Chip_driver\DMA\dma.c	/^int DMA_Disable(DMA_Struct_TypeDef *DMA_Struct)$/;"	f
DMA_Either	.\Sources\Chip_driver\PORT\port.h	/^    DMA_Either   =  3,$/;"	e	enum:_PORT_IRQC_
DMA_Falling	.\Sources\Chip_driver\PORT\port.h	/^    DMA_Falling  =  2,$/;"	e	enum:_PORT_IRQC_
DMA_IRQHandler	.\Sources\Chip_driver\DMA\dma.c	/^void DMA_IRQHandler(void)$/;"	f
DMA_ISR	.\Sources\Chip_driver\DMA\dma.c	/^volatile static ISR_CALLBACK DMA_ISR[DMA_DEV_NUM];$/;"	v	file:
DMA_Init	.\Sources\Chip_driver\DMA\dma.c	/^int DMA_Init(DMA_Struct_TypeDef *DMA_Struct)$/;"	f
DMA_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct DMA_MemMap$/;"	s
DMA_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct DMA_MemMap$/;"	s
DMA_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct DMA_MemMap$/;"	s
DMA_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct DMA_MemMap$/;"	s
DMA_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *DMA_MemMapPtr;$/;"	t
DMA_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *DMA_MemMapPtr;$/;"	t
DMA_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *DMA_MemMapPtr;$/;"	t
DMA_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *DMA_MemMapPtr;$/;"	t
DMA_Periodic	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_Periodic = 1,$/;"	e	enum:_DMAMUX_TRIG_
DMA_REQC0	.\Sources\Chip_start\Header\MKL24Z4.h	6665;"	d
DMA_REQC0	.\Sources\Chip_start\Header\MKL25Z4.h	7013;"	d
DMA_REQC1	.\Sources\Chip_start\Header\MKL24Z4.h	6666;"	d
DMA_REQC1	.\Sources\Chip_start\Header\MKL25Z4.h	7014;"	d
DMA_REQC2	.\Sources\Chip_start\Header\MKL24Z4.h	6667;"	d
DMA_REQC2	.\Sources\Chip_start\Header\MKL25Z4.h	7015;"	d
DMA_REQC3	.\Sources\Chip_start\Header\MKL24Z4.h	6668;"	d
DMA_REQC3	.\Sources\Chip_start\Header\MKL25Z4.h	7016;"	d
DMA_REQC_ARR	.\Sources\Chip_start\Header\MKL24Z4.h	6669;"	d
DMA_REQC_ARR	.\Sources\Chip_start\Header\MKL25Z4.h	7017;"	d
DMA_REQC_ARR_CFSM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6663;"	d
DMA_REQC_ARR_CFSM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7011;"	d
DMA_REQC_ARR_CFSM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6664;"	d
DMA_REQC_ARR_CFSM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7012;"	d
DMA_REQC_ARR_DMAC	.\Sources\Chip_start\Header\MKL24Z4.h	6662;"	d
DMA_REQC_ARR_DMAC	.\Sources\Chip_start\Header\MKL25Z4.h	7010;"	d
DMA_REQC_ARR_DMAC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6660;"	d
DMA_REQC_ARR_DMAC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7008;"	d
DMA_REQC_ARR_DMAC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6661;"	d
DMA_REQC_ARR_DMAC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7009;"	d
DMA_REQC_ARR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6659;"	d
DMA_REQC_ARR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7007;"	d
DMA_ReadBCR	.\Sources\Chip_driver\DMA\dma.c	/^inline unsigned long DMA_ReadBCR(DMA_Struct_TypeDef *DMA_Struct)$/;"	f
DMA_Rising	.\Sources\Chip_driver\PORT\port.h	/^    DMA_Rising   =  1,$/;"	e	enum:_PORT_IRQC_
DMA_SAR	.\Sources\Chip_start\Header\MKL24Z4.h	948;"	d
DMA_SAR	.\Sources\Chip_start\Header\MKL25Z4.h	1153;"	d
DMA_SAR	.\Sources\Chip_start\Header\MKL26Z4.h	1153;"	d
DMA_SAR	.\Sources\Chip_start\Header\MKL46Z4.h	1146;"	d
DMA_SAR0	.\Sources\Chip_start\Header\MKL24Z4.h	926;"	d
DMA_SAR0	.\Sources\Chip_start\Header\MKL25Z4.h	1131;"	d
DMA_SAR0	.\Sources\Chip_start\Header\MKL26Z4.h	1131;"	d
DMA_SAR0	.\Sources\Chip_start\Header\MKL46Z4.h	1124;"	d
DMA_SAR1	.\Sources\Chip_start\Header\MKL24Z4.h	931;"	d
DMA_SAR1	.\Sources\Chip_start\Header\MKL25Z4.h	1136;"	d
DMA_SAR1	.\Sources\Chip_start\Header\MKL26Z4.h	1136;"	d
DMA_SAR1	.\Sources\Chip_start\Header\MKL46Z4.h	1129;"	d
DMA_SAR2	.\Sources\Chip_start\Header\MKL24Z4.h	936;"	d
DMA_SAR2	.\Sources\Chip_start\Header\MKL25Z4.h	1141;"	d
DMA_SAR2	.\Sources\Chip_start\Header\MKL26Z4.h	1141;"	d
DMA_SAR2	.\Sources\Chip_start\Header\MKL46Z4.h	1134;"	d
DMA_SAR3	.\Sources\Chip_start\Header\MKL24Z4.h	941;"	d
DMA_SAR3	.\Sources\Chip_start\Header\MKL25Z4.h	1146;"	d
DMA_SAR3	.\Sources\Chip_start\Header\MKL26Z4.h	1146;"	d
DMA_SAR3	.\Sources\Chip_start\Header\MKL46Z4.h	1139;"	d
DMA_SAR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	818;"	d
DMA_SAR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1023;"	d
DMA_SAR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1023;"	d
DMA_SAR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1016;"	d
DMA_SAR_SAR	.\Sources\Chip_start\Header\MKL24Z4.h	841;"	d
DMA_SAR_SAR	.\Sources\Chip_start\Header\MKL25Z4.h	1046;"	d
DMA_SAR_SAR	.\Sources\Chip_start\Header\MKL26Z4.h	1046;"	d
DMA_SAR_SAR	.\Sources\Chip_start\Header\MKL46Z4.h	1039;"	d
DMA_SAR_SAR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	839;"	d
DMA_SAR_SAR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1044;"	d
DMA_SAR_SAR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1044;"	d
DMA_SAR_SAR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1037;"	d
DMA_SAR_SAR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	840;"	d
DMA_SAR_SAR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1045;"	d
DMA_SAR_SAR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1045;"	d
DMA_SAR_SAR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1038;"	d
DMA_SetBCR	.\Sources\Chip_driver\DMA\dma.c	/^inline void DMA_SetBCR(DMA_Struct_TypeDef *DMA_Struct, unsigned short DMA_bcr)$/;"	f
DMA_Simply	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_Simply = 0,$/;"	e	enum:_DMAMUX_TRIG_
DMA_Single	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_Single = 1,$/;"	e	enum:_DMA_CycleSteal_
DMA_Size_16	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_Size_16  = 2,$/;"	e	enum:_DMA_Size_
DMA_Size_32b	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_Size_32b = 0,$/;"	e	enum:_DMA_Size_
DMA_Size_8b	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_Size_8b  = 1,$/;"	e	enum:_DMA_Size_
DMA_Size_TypeDef	.\Sources\Chip_driver\DMA\dma.h	/^} DMA_Size_TypeDef;$/;"	t	typeref:enum:_DMA_Size_
DMA_SoftTrig	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_SoftTrig     = 0x80,$/;"	e	enum:_DMAMUX_SRC_
DMA_Source	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_Addr_Struct         DMA_Source;$/;"	m	struct:_DMA_Struct_
DMA_Start	.\Sources\Chip_driver\DMA\dma.c	/^void DMA_Start(DMA_Struct_TypeDef *DMA_Struct)$/;"	f
DMA_Struct_TypeDef	.\Sources\Chip_driver\DMA\dma.h	/^} DMA_Struct_TypeDef;$/;"	t	typeref:struct:_DMA_Struct_
DMAx	.\Sources\Chip_driver\DMA\dma.c	/^volatile struct DMA_MemMap *DMAx[] = DMA_BASE_PTRS;$/;"	v	typeref:struct:DMA_MemMap
DRIVER_VECTORNUM	.\Sources\Chip_start\vectors.h	16;"	d
DSR	.\Sources\Chip_start\Header\MKL24Z4.h	/^                uint8_t DSR;                                     \/**< DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon163::__anon164::__anon165
DSR	.\Sources\Chip_start\Header\MKL25Z4.h	/^                uint8_t DSR;                                     \/**< DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon174::__anon175::__anon176
DSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^                uint8_t DSR;                                     \/**< DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon185::__anon186::__anon187
DSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^                uint8_t DSR;                                     \/**< DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon196::__anon197::__anon198
DSR_BCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^            uint32_t DSR_BCR;                                \/**< DMA Status Register \/ Byte Count Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	union:DMA_MemMap::__anon163::__anon164
DSR_BCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^            uint32_t DSR_BCR;                                \/**< DMA Status Register \/ Byte Count Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	union:DMA_MemMap::__anon174::__anon175
DSR_BCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^            uint32_t DSR_BCR;                                \/**< DMA Status Register \/ Byte Count Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	union:DMA_MemMap::__anon185::__anon186
DSR_BCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^            uint32_t DSR_BCR;                                \/**< DMA Status Register \/ Byte Count Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	union:DMA_MemMap::__anon196::__anon197
DT_Filter	.\Sources\Application\TSLCCD\tslccd.c	/^unsigned short DT_Filter(_TSLDAT_ ccddat)$/;"	f
DWT	.\Sources\Chip_start\CMSIS\core_cm3.h	1248;"	d
DWT	.\Sources\Chip_start\CMSIS\core_cm4.h	1387;"	d
DWT	.\Sources\Chip_start\CMSIS\core_sc300.h	1219;"	d
DWT_BASE	.\Sources\Chip_start\CMSIS\core_cm3.h	1236;"	d
DWT_BASE	.\Sources\Chip_start\CMSIS\core_cm4.h	1375;"	d
DWT_BASE	.\Sources\Chip_start\CMSIS\core_sc300.h	1207;"	d
DWT_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1119;"	d
DWT_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1324;"	d
DWT_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1324;"	d
DWT_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1317;"	d
DWT_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	1121;"	d
DWT_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	1326;"	d
DWT_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	1326;"	d
DWT_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	1319;"	d
DWT_COMP	.\Sources\Chip_start\Header\MKL24Z4.h	1145;"	d
DWT_COMP	.\Sources\Chip_start\Header\MKL25Z4.h	1350;"	d
DWT_COMP	.\Sources\Chip_start\Header\MKL26Z4.h	1350;"	d
DWT_COMP	.\Sources\Chip_start\Header\MKL46Z4.h	1343;"	d
DWT_COMP0	.\Sources\Chip_start\Header\MKL24Z4.h	1137;"	d
DWT_COMP0	.\Sources\Chip_start\Header\MKL25Z4.h	1342;"	d
DWT_COMP0	.\Sources\Chip_start\Header\MKL26Z4.h	1342;"	d
DWT_COMP0	.\Sources\Chip_start\Header\MKL46Z4.h	1335;"	d
DWT_COMP1	.\Sources\Chip_start\Header\MKL24Z4.h	1140;"	d
DWT_COMP1	.\Sources\Chip_start\Header\MKL25Z4.h	1345;"	d
DWT_COMP1	.\Sources\Chip_start\Header\MKL26Z4.h	1345;"	d
DWT_COMP1	.\Sources\Chip_start\Header\MKL46Z4.h	1338;"	d
DWT_COMP_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1093;"	d
DWT_COMP_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1298;"	d
DWT_COMP_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1298;"	d
DWT_COMP_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1291;"	d
DWT_CPICNT_CPICNT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	825;"	d
DWT_CPICNT_CPICNT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	858;"	d
DWT_CPICNT_CPICNT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	796;"	d
DWT_CPICNT_CPICNT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	824;"	d
DWT_CPICNT_CPICNT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	857;"	d
DWT_CPICNT_CPICNT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	795;"	d
DWT_CTRL	.\Sources\Chip_start\Header\MKL24Z4.h	1135;"	d
DWT_CTRL	.\Sources\Chip_start\Header\MKL25Z4.h	1340;"	d
DWT_CTRL	.\Sources\Chip_start\Header\MKL26Z4.h	1340;"	d
DWT_CTRL	.\Sources\Chip_start\Header\MKL46Z4.h	1333;"	d
DWT_CTRL_CPIEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	800;"	d
DWT_CTRL_CPIEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	833;"	d
DWT_CTRL_CPIEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	771;"	d
DWT_CTRL_CPIEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	799;"	d
DWT_CTRL_CPIEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	832;"	d
DWT_CTRL_CPIEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	770;"	d
DWT_CTRL_CYCCNTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	821;"	d
DWT_CTRL_CYCCNTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	854;"	d
DWT_CTRL_CYCCNTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	792;"	d
DWT_CTRL_CYCCNTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	820;"	d
DWT_CTRL_CYCCNTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	853;"	d
DWT_CTRL_CYCCNTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	791;"	d
DWT_CTRL_CYCEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	785;"	d
DWT_CTRL_CYCEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	818;"	d
DWT_CTRL_CYCEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	756;"	d
DWT_CTRL_CYCEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	784;"	d
DWT_CTRL_CYCEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	817;"	d
DWT_CTRL_CYCEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	755;"	d
DWT_CTRL_CYCTAP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	812;"	d
DWT_CTRL_CYCTAP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	845;"	d
DWT_CTRL_CYCTAP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	783;"	d
DWT_CTRL_CYCTAP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	811;"	d
DWT_CTRL_CYCTAP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	844;"	d
DWT_CTRL_CYCTAP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	782;"	d
DWT_CTRL_EXCEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	797;"	d
DWT_CTRL_EXCEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	830;"	d
DWT_CTRL_EXCEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	768;"	d
DWT_CTRL_EXCEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	796;"	d
DWT_CTRL_EXCEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	829;"	d
DWT_CTRL_EXCEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	767;"	d
DWT_CTRL_EXCTRCENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	803;"	d
DWT_CTRL_EXCTRCENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	836;"	d
DWT_CTRL_EXCTRCENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	774;"	d
DWT_CTRL_EXCTRCENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	802;"	d
DWT_CTRL_EXCTRCENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	835;"	d
DWT_CTRL_EXCTRCENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	773;"	d
DWT_CTRL_FOLDEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	788;"	d
DWT_CTRL_FOLDEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	821;"	d
DWT_CTRL_FOLDEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	759;"	d
DWT_CTRL_FOLDEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	787;"	d
DWT_CTRL_FOLDEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	820;"	d
DWT_CTRL_FOLDEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	758;"	d
DWT_CTRL_LSUEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	791;"	d
DWT_CTRL_LSUEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	824;"	d
DWT_CTRL_LSUEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	762;"	d
DWT_CTRL_LSUEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	790;"	d
DWT_CTRL_LSUEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	823;"	d
DWT_CTRL_LSUEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	761;"	d
DWT_CTRL_NOCYCCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	779;"	d
DWT_CTRL_NOCYCCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	812;"	d
DWT_CTRL_NOCYCCNT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	750;"	d
DWT_CTRL_NOCYCCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	778;"	d
DWT_CTRL_NOCYCCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	811;"	d
DWT_CTRL_NOCYCCNT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	749;"	d
DWT_CTRL_NOEXTTRIG_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	776;"	d
DWT_CTRL_NOEXTTRIG_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	809;"	d
DWT_CTRL_NOEXTTRIG_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	747;"	d
DWT_CTRL_NOEXTTRIG_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	775;"	d
DWT_CTRL_NOEXTTRIG_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	808;"	d
DWT_CTRL_NOEXTTRIG_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	746;"	d
DWT_CTRL_NOPRFCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	782;"	d
DWT_CTRL_NOPRFCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	815;"	d
DWT_CTRL_NOPRFCNT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	753;"	d
DWT_CTRL_NOPRFCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	781;"	d
DWT_CTRL_NOPRFCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	814;"	d
DWT_CTRL_NOPRFCNT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	752;"	d
DWT_CTRL_NOTRCPKT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	773;"	d
DWT_CTRL_NOTRCPKT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	806;"	d
DWT_CTRL_NOTRCPKT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	744;"	d
DWT_CTRL_NOTRCPKT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	772;"	d
DWT_CTRL_NOTRCPKT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	805;"	d
DWT_CTRL_NOTRCPKT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	743;"	d
DWT_CTRL_NUMCOMP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	770;"	d
DWT_CTRL_NUMCOMP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	803;"	d
DWT_CTRL_NUMCOMP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	741;"	d
DWT_CTRL_NUMCOMP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	769;"	d
DWT_CTRL_NUMCOMP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	802;"	d
DWT_CTRL_NUMCOMP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	740;"	d
DWT_CTRL_PCSAMPLENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	806;"	d
DWT_CTRL_PCSAMPLENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	839;"	d
DWT_CTRL_PCSAMPLENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	777;"	d
DWT_CTRL_PCSAMPLENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	805;"	d
DWT_CTRL_PCSAMPLENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	838;"	d
DWT_CTRL_PCSAMPLENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	776;"	d
DWT_CTRL_POSTINIT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	815;"	d
DWT_CTRL_POSTINIT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	848;"	d
DWT_CTRL_POSTINIT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	786;"	d
DWT_CTRL_POSTINIT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	814;"	d
DWT_CTRL_POSTINIT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	847;"	d
DWT_CTRL_POSTINIT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	785;"	d
DWT_CTRL_POSTPRESET_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	818;"	d
DWT_CTRL_POSTPRESET_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	851;"	d
DWT_CTRL_POSTPRESET_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	789;"	d
DWT_CTRL_POSTPRESET_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	817;"	d
DWT_CTRL_POSTPRESET_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	850;"	d
DWT_CTRL_POSTPRESET_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	788;"	d
DWT_CTRL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1091;"	d
DWT_CTRL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1296;"	d
DWT_CTRL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1296;"	d
DWT_CTRL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1289;"	d
DWT_CTRL_SLEEPEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	794;"	d
DWT_CTRL_SLEEPEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	827;"	d
DWT_CTRL_SLEEPEVTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	765;"	d
DWT_CTRL_SLEEPEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	793;"	d
DWT_CTRL_SLEEPEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	826;"	d
DWT_CTRL_SLEEPEVTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	764;"	d
DWT_CTRL_SYNCTAP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	809;"	d
DWT_CTRL_SYNCTAP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	842;"	d
DWT_CTRL_SYNCTAP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	780;"	d
DWT_CTRL_SYNCTAP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	808;"	d
DWT_CTRL_SYNCTAP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	841;"	d
DWT_CTRL_SYNCTAP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	779;"	d
DWT_EXCCNT_EXCCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	829;"	d
DWT_EXCCNT_EXCCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	862;"	d
DWT_EXCCNT_EXCCNT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	800;"	d
DWT_EXCCNT_EXCCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	828;"	d
DWT_EXCCNT_EXCCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	861;"	d
DWT_EXCCNT_EXCCNT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	799;"	d
DWT_FOLDCNT_FOLDCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	841;"	d
DWT_FOLDCNT_FOLDCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	874;"	d
DWT_FOLDCNT_FOLDCNT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	812;"	d
DWT_FOLDCNT_FOLDCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	840;"	d
DWT_FOLDCNT_FOLDCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	873;"	d
DWT_FOLDCNT_FOLDCNT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	811;"	d
DWT_FUNCTION	.\Sources\Chip_start\Header\MKL24Z4.h	1147;"	d
DWT_FUNCTION	.\Sources\Chip_start\Header\MKL25Z4.h	1352;"	d
DWT_FUNCTION	.\Sources\Chip_start\Header\MKL26Z4.h	1352;"	d
DWT_FUNCTION	.\Sources\Chip_start\Header\MKL46Z4.h	1345;"	d
DWT_FUNCTION0	.\Sources\Chip_start\Header\MKL24Z4.h	1139;"	d
DWT_FUNCTION0	.\Sources\Chip_start\Header\MKL25Z4.h	1344;"	d
DWT_FUNCTION0	.\Sources\Chip_start\Header\MKL26Z4.h	1344;"	d
DWT_FUNCTION0	.\Sources\Chip_start\Header\MKL46Z4.h	1337;"	d
DWT_FUNCTION1	.\Sources\Chip_start\Header\MKL24Z4.h	1142;"	d
DWT_FUNCTION1	.\Sources\Chip_start\Header\MKL25Z4.h	1347;"	d
DWT_FUNCTION1	.\Sources\Chip_start\Header\MKL26Z4.h	1347;"	d
DWT_FUNCTION1	.\Sources\Chip_start\Header\MKL46Z4.h	1340;"	d
DWT_FUNCTION_CYCMATCH_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	867;"	d
DWT_FUNCTION_CYCMATCH_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	900;"	d
DWT_FUNCTION_CYCMATCH_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	838;"	d
DWT_FUNCTION_CYCMATCH_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	866;"	d
DWT_FUNCTION_CYCMATCH_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	899;"	d
DWT_FUNCTION_CYCMATCH_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	837;"	d
DWT_FUNCTION_DATAVADDR0_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	855;"	d
DWT_FUNCTION_DATAVADDR0_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	888;"	d
DWT_FUNCTION_DATAVADDR0_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	826;"	d
DWT_FUNCTION_DATAVADDR0_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	854;"	d
DWT_FUNCTION_DATAVADDR0_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	887;"	d
DWT_FUNCTION_DATAVADDR0_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	825;"	d
DWT_FUNCTION_DATAVADDR1_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	852;"	d
DWT_FUNCTION_DATAVADDR1_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	885;"	d
DWT_FUNCTION_DATAVADDR1_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	823;"	d
DWT_FUNCTION_DATAVADDR1_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	851;"	d
DWT_FUNCTION_DATAVADDR1_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	884;"	d
DWT_FUNCTION_DATAVADDR1_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	822;"	d
DWT_FUNCTION_DATAVMATCH_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	864;"	d
DWT_FUNCTION_DATAVMATCH_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	897;"	d
DWT_FUNCTION_DATAVMATCH_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	835;"	d
DWT_FUNCTION_DATAVMATCH_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	863;"	d
DWT_FUNCTION_DATAVMATCH_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	896;"	d
DWT_FUNCTION_DATAVMATCH_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	834;"	d
DWT_FUNCTION_DATAVSIZE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	858;"	d
DWT_FUNCTION_DATAVSIZE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	891;"	d
DWT_FUNCTION_DATAVSIZE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	829;"	d
DWT_FUNCTION_DATAVSIZE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	857;"	d
DWT_FUNCTION_DATAVSIZE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	890;"	d
DWT_FUNCTION_DATAVSIZE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	828;"	d
DWT_FUNCTION_EMITRANGE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	870;"	d
DWT_FUNCTION_EMITRANGE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	903;"	d
DWT_FUNCTION_EMITRANGE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	841;"	d
DWT_FUNCTION_EMITRANGE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	869;"	d
DWT_FUNCTION_EMITRANGE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	902;"	d
DWT_FUNCTION_EMITRANGE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	840;"	d
DWT_FUNCTION_FUNCTION_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	873;"	d
DWT_FUNCTION_FUNCTION_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	906;"	d
DWT_FUNCTION_FUNCTION_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	844;"	d
DWT_FUNCTION_FUNCTION_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	872;"	d
DWT_FUNCTION_FUNCTION_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	905;"	d
DWT_FUNCTION_FUNCTION_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	843;"	d
DWT_FUNCTION_LNK1ENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	861;"	d
DWT_FUNCTION_LNK1ENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	894;"	d
DWT_FUNCTION_LNK1ENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	832;"	d
DWT_FUNCTION_LNK1ENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	860;"	d
DWT_FUNCTION_LNK1ENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	893;"	d
DWT_FUNCTION_LNK1ENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	831;"	d
DWT_FUNCTION_MATCHED_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	849;"	d
DWT_FUNCTION_MATCHED_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	882;"	d
DWT_FUNCTION_MATCHED_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	820;"	d
DWT_FUNCTION_MATCHED_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	848;"	d
DWT_FUNCTION_MATCHED_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	881;"	d
DWT_FUNCTION_MATCHED_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	819;"	d
DWT_FUNCTION_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1095;"	d
DWT_FUNCTION_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1300;"	d
DWT_FUNCTION_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1300;"	d
DWT_FUNCTION_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1293;"	d
DWT_LSUCNT_LSUCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	837;"	d
DWT_LSUCNT_LSUCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	870;"	d
DWT_LSUCNT_LSUCNT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	808;"	d
DWT_LSUCNT_LSUCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	836;"	d
DWT_LSUCNT_LSUCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	869;"	d
DWT_LSUCNT_LSUCNT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	807;"	d
DWT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1146;"	d
DWT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1351;"	d
DWT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1351;"	d
DWT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1344;"	d
DWT_MASK0	.\Sources\Chip_start\Header\MKL24Z4.h	1138;"	d
DWT_MASK0	.\Sources\Chip_start\Header\MKL25Z4.h	1343;"	d
DWT_MASK0	.\Sources\Chip_start\Header\MKL26Z4.h	1343;"	d
DWT_MASK0	.\Sources\Chip_start\Header\MKL46Z4.h	1336;"	d
DWT_MASK1	.\Sources\Chip_start\Header\MKL24Z4.h	1141;"	d
DWT_MASK1	.\Sources\Chip_start\Header\MKL25Z4.h	1346;"	d
DWT_MASK1	.\Sources\Chip_start\Header\MKL26Z4.h	1346;"	d
DWT_MASK1	.\Sources\Chip_start\Header\MKL46Z4.h	1339;"	d
DWT_MASK_MASK_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	845;"	d
DWT_MASK_MASK_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	878;"	d
DWT_MASK_MASK_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	816;"	d
DWT_MASK_MASK_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	844;"	d
DWT_MASK_MASK_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	877;"	d
DWT_MASK_MASK_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	815;"	d
DWT_MASK_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1094;"	d
DWT_MASK_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1299;"	d
DWT_MASK_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1299;"	d
DWT_MASK_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1292;"	d
DWT_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct DWT_MemMap$/;"	s
DWT_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct DWT_MemMap$/;"	s
DWT_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct DWT_MemMap$/;"	s
DWT_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct DWT_MemMap$/;"	s
DWT_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *DWT_MemMapPtr;$/;"	t
DWT_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *DWT_MemMapPtr;$/;"	t
DWT_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *DWT_MemMapPtr;$/;"	t
DWT_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *DWT_MemMapPtr;$/;"	t
DWT_PCSR	.\Sources\Chip_start\Header\MKL24Z4.h	1136;"	d
DWT_PCSR	.\Sources\Chip_start\Header\MKL25Z4.h	1341;"	d
DWT_PCSR	.\Sources\Chip_start\Header\MKL26Z4.h	1341;"	d
DWT_PCSR	.\Sources\Chip_start\Header\MKL46Z4.h	1334;"	d
DWT_PCSR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1092;"	d
DWT_PCSR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1297;"	d
DWT_PCSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1297;"	d
DWT_PCSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1290;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	833;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	866;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	804;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	832;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	865;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	803;"	d
DWT_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } DWT_Type;$/;"	t	typeref:struct:__anon107
DWT_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } DWT_Type;$/;"	t	typeref:struct:__anon125
DWT_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } DWT_Type;$/;"	t	typeref:struct:__anon157
D_Direct_Control_D	.\Sources\Application\Control\control.c	/^unsigned char D_Direct_Control_P,D_Direct_Control_D;$/;"	v
D_Direct_Control_P	.\Sources\Application\Control\control.c	/^unsigned char D_Direct_Control_P,D_Direct_Control_D;$/;"	v
D_Speed_Control_D	.\Sources\Application\parameter.h	31;"	d
D_Speed_Control_I	.\Sources\Application\parameter.h	30;"	d
D_Speed_Control_P	.\Sources\Application\parameter.h	29;"	d
D_TSL_Far_Points	.\Sources\Application\parameter.h	18;"	d
D_TSL_Near_Points	.\Sources\Application\parameter.h	17;"	d
D_bit11	.\Sources\Chip_driver\ADC\adc.h	/^    D_bit11 = ADC_diff_RE(1) | ADC_bit_RE(2),$/;"	e	enum:_ADC_Mbit_
D_bit13	.\Sources\Chip_driver\ADC\adc.h	/^    D_bit13 = ADC_diff_RE(1) | ADC_bit_RE(1),$/;"	e	enum:_ADC_Mbit_
D_bit16	.\Sources\Chip_driver\ADC\adc.h	/^    D_bit16 = ADC_diff_RE(1) | ADC_bit_RE(3),$/;"	e	enum:_ADC_Mbit_
D_bit9	.\Sources\Chip_driver\ADC\adc.h	/^    D_bit9  = ADC_diff_RE(1) | ADC_bit_RE(0),$/;"	e	enum:_ADC_Mbit_
D_fTSL_MAX_MIN_Delta	.\Sources\Application\parameter.h	11;"	d
Data_Size	.\Sources\Chip_driver\DMA\dma.h	/^    DMA_Size_TypeDef    Data_Size;$/;"	m	struct:_DMA_Addr_
Delay_clk	.\Sources\Application\Init\init.c	/^void Delay_clk(unsigned long dly)$/;"	f
Delay_ms	.\Sources\Application\Init\init.c	/^void Delay_ms(unsigned long dly)$/;"	f
Delay_us	.\Sources\Application\Init\init.c	/^void Delay_us(unsigned long dly)$/;"	f
Dir_In	.\Sources\Chip_driver\GPIO\gpio.h	/^    Dir_In     = '0',$/;"	e	enum:_GPIO_Dir_
Dir_Out	.\Sources\Chip_driver\GPIO\gpio.h	/^    Dir_Out    = '1',$/;"	e	enum:_GPIO_Dir_
Direct	.\Sources\Application\Control\control.c	/^Direct_TypeDef  Direct = {0, 0, {0, 0, 0}, {0, 0, 0}};$/;"	v
Direct_Control	.\Sources\Application\Control\control.c	/^void Direct_Control(void)$/;"	f
Direct_TypeDef	.\Sources\Application\Control\control.h	/^} Direct_TypeDef;$/;"	t	typeref:struct:_Direct_
DisableInterrupts	.\Sources\Chip_start\common.h	38;"	d
Display_CLS	.\Sources\Application\printf\printf.c	/^inline void Display_CLS(void)$/;"	f
Display_CLS	.\Sources\Application\printf\printf.c	/^void Display_CLS(void)$/;"	f
Display_FlagOut	.\Sources\Application\printf\printf.c	/^static unsigned char Display_FlagOut = 0;$/;"	v	file:
Display_FontColumn	.\Sources\Application\printf\printf.c	/^static unsigned int Display_FontColumn = 0;$/;"	v	file:
Display_FontLine	.\Sources\Application\printf\printf.c	/^static unsigned int Display_FontLine = 0;$/;"	v	file:
Display_OutLine	.\Sources\Application\printf\printf.c	/^static unsigned char Display_OutLine = 0;$/;"	v	file:
Display_printf	.\Sources\Application\printf\printf.c	/^inline int Display_printf(const char *fmt, ...)$/;"	f
Display_printf	.\Sources\Application\printf\printf.c	/^int Display_printf(const char *fmt, ...)$/;"	f
Displaybuf	.\Sources\Application\printf\printf.c	/^static char Displaybuf[DISPLAY_LINE_NUM][DISPLAY_COLUMN_NUM];$/;"	v	file:
ENDPOINT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    } ENDPOINT[16];$/;"	m	struct:USB_MemMap	typeref:struct:USB_MemMap::__anon170
ENDPOINT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    } ENDPOINT[16];$/;"	m	struct:USB_MemMap	typeref:struct:USB_MemMap::__anon181
ENDPOINT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    } ENDPOINT[16];$/;"	m	struct:USB_MemMap	typeref:struct:USB_MemMap::__anon192
ENDPOINT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    } ENDPOINT[16];$/;"	m	struct:USB_MemMap	typeref:struct:USB_MemMap::__anon204
ENDPT	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint8_t ENDPT;                                   \/**< Endpoint Control register, array offset: 0xC0, array step: 0x4 *\/$/;"	m	struct:USB_MemMap::__anon170
ENDPT	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint8_t ENDPT;                                   \/**< Endpoint Control register, array offset: 0xC0, array step: 0x4 *\/$/;"	m	struct:USB_MemMap::__anon181
ENDPT	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint8_t ENDPT;                                   \/**< Endpoint Control register, array offset: 0xC0, array step: 0x4 *\/$/;"	m	struct:USB_MemMap::__anon192
ENDPT	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint8_t ENDPT;                                   \/**< Endpoint Control register, array offset: 0xC0, array step: 0x4 *\/$/;"	m	struct:USB_MemMap::__anon204
ENTRY	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t ENTRY[3];                               \/**< Entry, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap
ENTRY	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t ENTRY[3];                               \/**< Entry, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap
ENTRY	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t ENTRY[3];                               \/**< Entry, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap
ENTRY	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t ENTRY[3];                               \/**< Entry, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ROM_MemMap
ERREN	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t ERREN;                                   \/**< Error Interrupt Enable register, offset: 0x8C *\/$/;"	m	struct:USB_MemMap
ERREN	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t ERREN;                                   \/**< Error Interrupt Enable register, offset: 0x8C *\/$/;"	m	struct:USB_MemMap
ERREN	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t ERREN;                                   \/**< Error Interrupt Enable register, offset: 0x8C *\/$/;"	m	struct:USB_MemMap
ERREN	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t ERREN;                                   \/**< Error Interrupt Enable register, offset: 0x8C *\/$/;"	m	struct:USB_MemMap
ERRSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t ERRSTAT;                                 \/**< Error Interrupt Status register, offset: 0x88 *\/$/;"	m	struct:USB_MemMap
ERRSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t ERRSTAT;                                 \/**< Error Interrupt Status register, offset: 0x88 *\/$/;"	m	struct:USB_MemMap
ERRSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t ERRSTAT;                                 \/**< Error Interrupt Status register, offset: 0x88 *\/$/;"	m	struct:USB_MemMap
ERRSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t ERRSTAT;                                 \/**< Error Interrupt Status register, offset: 0x88 *\/$/;"	m	struct:USB_MemMap
ERSALL	.\Sources\Chip_driver\FTFA\ftfa.c	/^    ERSALL  = 0x44,$/;"	e	enum:_FCMD_	file:
ERSSCR	.\Sources\Chip_driver\FTFA\ftfa.c	/^    ERSSCR  = 0x09,$/;"	e	enum:_FCMD_	file:
EXCCNT	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon107
EXCCNT	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon125
EXCCNT	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon157
EnableInterrupts	.\Sources\Chip_start\common.h	37;"	d
F	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t F;                                       \/**< I2C Frequency Divider register, offset: 0x1 *\/$/;"	m	struct:I2C_MemMap
F	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t F;                                       \/**< I2C Frequency Divider register, offset: 0x1 *\/$/;"	m	struct:I2C_MemMap
F	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t F;                                       \/**< I2C Frequency Divider register, offset: 0x1 *\/$/;"	m	struct:I2C_MemMap
F	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t F;                                       \/**< I2C Frequency Divider register, offset: 0x1 *\/$/;"	m	struct:I2C_MemMap
F1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t F1;                                      \/**< LLWU Flag 1 register, offset: 0x5 *\/$/;"	m	struct:LLWU_MemMap
F1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t F1;                                      \/**< LLWU Flag 1 register, offset: 0x5 *\/$/;"	m	struct:LLWU_MemMap
F1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t F1;                                      \/**< LLWU Flag 1 register, offset: 0x5 *\/$/;"	m	struct:LLWU_MemMap
F1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t F1;                                      \/**< LLWU Flag 1 register, offset: 0x5 *\/$/;"	m	struct:LLWU_MemMap
F2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t F2;                                      \/**< LLWU Flag 2 register, offset: 0x6 *\/$/;"	m	struct:LLWU_MemMap
F2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t F2;                                      \/**< LLWU Flag 2 register, offset: 0x6 *\/$/;"	m	struct:LLWU_MemMap
F2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t F2;                                      \/**< LLWU Flag 2 register, offset: 0x6 *\/$/;"	m	struct:LLWU_MemMap
F2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t F2;                                      \/**< LLWU Flag 2 register, offset: 0x6 *\/$/;"	m	struct:LLWU_MemMap
F3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t F3;                                      \/**< LLWU Flag 3 register, offset: 0x7 *\/$/;"	m	struct:LLWU_MemMap
F3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t F3;                                      \/**< LLWU Flag 3 register, offset: 0x7 *\/$/;"	m	struct:LLWU_MemMap
F3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t F3;                                      \/**< LLWU Flag 3 register, offset: 0x7 *\/$/;"	m	struct:LLWU_MemMap
F3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t F3;                                      \/**< LLWU Flag 3 register, offset: 0x7 *\/$/;"	m	struct:LLWU_MemMap
FADDR0	.\Sources\Chip_driver\FTFA\ftfa.c	24;"	d	file:
FADDR1	.\Sources\Chip_driver\FTFA\ftfa.c	23;"	d	file:
FADDR2	.\Sources\Chip_driver\FTFA\ftfa.c	22;"	d	file:
FCCOB0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOB0;                                  \/**< Flash Common Command Object Registers, offset: 0x7 *\/$/;"	m	struct:FTFA_MemMap
FCCOB0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOB0;                                  \/**< Flash Common Command Object Registers, offset: 0x7 *\/$/;"	m	struct:FTFA_MemMap
FCCOB0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOB0;                                  \/**< Flash Common Command Object Registers, offset: 0x7 *\/$/;"	m	struct:FTFA_MemMap
FCCOB0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOB0;                                  \/**< Flash Common Command Object Registers, offset: 0x7 *\/$/;"	m	struct:FTFA_MemMap
FCCOB1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOB1;                                  \/**< Flash Common Command Object Registers, offset: 0x6 *\/$/;"	m	struct:FTFA_MemMap
FCCOB1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOB1;                                  \/**< Flash Common Command Object Registers, offset: 0x6 *\/$/;"	m	struct:FTFA_MemMap
FCCOB1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOB1;                                  \/**< Flash Common Command Object Registers, offset: 0x6 *\/$/;"	m	struct:FTFA_MemMap
FCCOB1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOB1;                                  \/**< Flash Common Command Object Registers, offset: 0x6 *\/$/;"	m	struct:FTFA_MemMap
FCCOB2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOB2;                                  \/**< Flash Common Command Object Registers, offset: 0x5 *\/$/;"	m	struct:FTFA_MemMap
FCCOB2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOB2;                                  \/**< Flash Common Command Object Registers, offset: 0x5 *\/$/;"	m	struct:FTFA_MemMap
FCCOB2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOB2;                                  \/**< Flash Common Command Object Registers, offset: 0x5 *\/$/;"	m	struct:FTFA_MemMap
FCCOB2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOB2;                                  \/**< Flash Common Command Object Registers, offset: 0x5 *\/$/;"	m	struct:FTFA_MemMap
FCCOB3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOB3;                                  \/**< Flash Common Command Object Registers, offset: 0x4 *\/$/;"	m	struct:FTFA_MemMap
FCCOB3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOB3;                                  \/**< Flash Common Command Object Registers, offset: 0x4 *\/$/;"	m	struct:FTFA_MemMap
FCCOB3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOB3;                                  \/**< Flash Common Command Object Registers, offset: 0x4 *\/$/;"	m	struct:FTFA_MemMap
FCCOB3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOB3;                                  \/**< Flash Common Command Object Registers, offset: 0x4 *\/$/;"	m	struct:FTFA_MemMap
FCCOB4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOB4;                                  \/**< Flash Common Command Object Registers, offset: 0xB *\/$/;"	m	struct:FTFA_MemMap
FCCOB4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOB4;                                  \/**< Flash Common Command Object Registers, offset: 0xB *\/$/;"	m	struct:FTFA_MemMap
FCCOB4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOB4;                                  \/**< Flash Common Command Object Registers, offset: 0xB *\/$/;"	m	struct:FTFA_MemMap
FCCOB4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOB4;                                  \/**< Flash Common Command Object Registers, offset: 0xB *\/$/;"	m	struct:FTFA_MemMap
FCCOB5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOB5;                                  \/**< Flash Common Command Object Registers, offset: 0xA *\/$/;"	m	struct:FTFA_MemMap
FCCOB5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOB5;                                  \/**< Flash Common Command Object Registers, offset: 0xA *\/$/;"	m	struct:FTFA_MemMap
FCCOB5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOB5;                                  \/**< Flash Common Command Object Registers, offset: 0xA *\/$/;"	m	struct:FTFA_MemMap
FCCOB5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOB5;                                  \/**< Flash Common Command Object Registers, offset: 0xA *\/$/;"	m	struct:FTFA_MemMap
FCCOB6	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOB6;                                  \/**< Flash Common Command Object Registers, offset: 0x9 *\/$/;"	m	struct:FTFA_MemMap
FCCOB6	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOB6;                                  \/**< Flash Common Command Object Registers, offset: 0x9 *\/$/;"	m	struct:FTFA_MemMap
FCCOB6	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOB6;                                  \/**< Flash Common Command Object Registers, offset: 0x9 *\/$/;"	m	struct:FTFA_MemMap
FCCOB6	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOB6;                                  \/**< Flash Common Command Object Registers, offset: 0x9 *\/$/;"	m	struct:FTFA_MemMap
FCCOB7	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOB7;                                  \/**< Flash Common Command Object Registers, offset: 0x8 *\/$/;"	m	struct:FTFA_MemMap
FCCOB7	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOB7;                                  \/**< Flash Common Command Object Registers, offset: 0x8 *\/$/;"	m	struct:FTFA_MemMap
FCCOB7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOB7;                                  \/**< Flash Common Command Object Registers, offset: 0x8 *\/$/;"	m	struct:FTFA_MemMap
FCCOB7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOB7;                                  \/**< Flash Common Command Object Registers, offset: 0x8 *\/$/;"	m	struct:FTFA_MemMap
FCCOB8	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOB8;                                  \/**< Flash Common Command Object Registers, offset: 0xF *\/$/;"	m	struct:FTFA_MemMap
FCCOB8	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOB8;                                  \/**< Flash Common Command Object Registers, offset: 0xF *\/$/;"	m	struct:FTFA_MemMap
FCCOB8	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOB8;                                  \/**< Flash Common Command Object Registers, offset: 0xF *\/$/;"	m	struct:FTFA_MemMap
FCCOB8	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOB8;                                  \/**< Flash Common Command Object Registers, offset: 0xF *\/$/;"	m	struct:FTFA_MemMap
FCCOB9	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOB9;                                  \/**< Flash Common Command Object Registers, offset: 0xE *\/$/;"	m	struct:FTFA_MemMap
FCCOB9	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOB9;                                  \/**< Flash Common Command Object Registers, offset: 0xE *\/$/;"	m	struct:FTFA_MemMap
FCCOB9	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOB9;                                  \/**< Flash Common Command Object Registers, offset: 0xE *\/$/;"	m	struct:FTFA_MemMap
FCCOB9	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOB9;                                  \/**< Flash Common Command Object Registers, offset: 0xE *\/$/;"	m	struct:FTFA_MemMap
FCCOBA	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOBA;                                  \/**< Flash Common Command Object Registers, offset: 0xD *\/$/;"	m	struct:FTFA_MemMap
FCCOBA	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOBA;                                  \/**< Flash Common Command Object Registers, offset: 0xD *\/$/;"	m	struct:FTFA_MemMap
FCCOBA	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOBA;                                  \/**< Flash Common Command Object Registers, offset: 0xD *\/$/;"	m	struct:FTFA_MemMap
FCCOBA	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOBA;                                  \/**< Flash Common Command Object Registers, offset: 0xD *\/$/;"	m	struct:FTFA_MemMap
FCCOBB	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCCOBB;                                  \/**< Flash Common Command Object Registers, offset: 0xC *\/$/;"	m	struct:FTFA_MemMap
FCCOBB	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCCOBB;                                  \/**< Flash Common Command Object Registers, offset: 0xC *\/$/;"	m	struct:FTFA_MemMap
FCCOBB	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCCOBB;                                  \/**< Flash Common Command Object Registers, offset: 0xC *\/$/;"	m	struct:FTFA_MemMap
FCCOBB	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCCOBB;                                  \/**< Flash Common Command Object Registers, offset: 0xC *\/$/;"	m	struct:FTFA_MemMap
FCFG1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t FCFG1;                                  \/**< Flash Configuration Register 1, offset: 0x104C *\/$/;"	m	struct:SIM_MemMap
FCFG1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t FCFG1;                                  \/**< Flash Configuration Register 1, offset: 0x104C *\/$/;"	m	struct:SIM_MemMap
FCFG1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t FCFG1;                                  \/**< Flash Configuration Register 1, offset: 0x104C *\/$/;"	m	struct:SIM_MemMap
FCFG1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t FCFG1;                                  \/**< Flash Configuration Register 1, offset: 0x104C *\/$/;"	m	struct:SIM_MemMap
FCFG2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t FCFG2;                                  \/**< Flash Configuration Register 2, offset: 0x1050 *\/$/;"	m	struct:SIM_MemMap
FCFG2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t FCFG2;                                  \/**< Flash Configuration Register 2, offset: 0x1050 *\/$/;"	m	struct:SIM_MemMap
FCFG2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t FCFG2;                                  \/**< Flash Configuration Register 2, offset: 0x1050 *\/$/;"	m	struct:SIM_MemMap
FCFG2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t FCFG2;                                  \/**< Flash Configuration Register 2, offset: 0x1050 *\/$/;"	m	struct:SIM_MemMap
FCMD	.\Sources\Chip_driver\FTFA\ftfa.c	20;"	d	file:
FCMD_TypeDef	.\Sources\Chip_driver\FTFA\ftfa.c	/^} FCMD_TypeDef;$/;"	t	typeref:enum:_FCMD_	file:
FCNFG	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FCNFG;                                   \/**< Flash Configuration Register, offset: 0x1 *\/$/;"	m	struct:FTFA_MemMap
FCNFG	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FCNFG;                                   \/**< Flash Configuration Register, offset: 0x1 *\/$/;"	m	struct:FTFA_MemMap
FCNFG	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FCNFG;                                   \/**< Flash Configuration Register, offset: 0x1 *\/$/;"	m	struct:FTFA_MemMap
FCNFG	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FCNFG;                                   \/**< Flash Configuration Register, offset: 0x1 *\/$/;"	m	struct:FTFA_MemMap
FCT	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t FCT;                                    \/**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon167
FCT	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t FCT;                                    \/**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon178
FCT	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t FCT;                                    \/**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon189
FCT	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t FCT;                                    \/**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon201
FDATA0	.\Sources\Chip_driver\FTFA\ftfa.c	26;"	d	file:
FDATA1	.\Sources\Chip_driver\FTFA\ftfa.c	27;"	d	file:
FDATA2	.\Sources\Chip_driver\FTFA\ftfa.c	28;"	d	file:
FDATA3	.\Sources\Chip_driver\FTFA\ftfa.c	29;"	d	file:
FDATA4	.\Sources\Chip_driver\FTFA\ftfa.c	30;"	d	file:
FDATA5	.\Sources\Chip_driver\FTFA\ftfa.c	31;"	d	file:
FDATA6	.\Sources\Chip_driver\FTFA\ftfa.c	32;"	d	file:
FDATA7	.\Sources\Chip_driver\FTFA\ftfa.c	33;"	d	file:
FDCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t FDCR;                                   \/**< LCD Fault Detect Control Register, offset: 0x8 *\/$/;"	m	struct:LCD_MemMap
FDSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t FDSR;                                   \/**< LCD Fault Detect Status Register, offset: 0xC *\/$/;"	m	struct:LCD_MemMap
FFCR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon108
FFCR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon126
FFCR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon158
FFSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon108
FFSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon126
FFSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon158
FGPIOA_PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	1269;"	d
FGPIOA_PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	1474;"	d
FGPIOA_PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	1474;"	d
FGPIOA_PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	1467;"	d
FGPIOA_PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	1272;"	d
FGPIOA_PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	1477;"	d
FGPIOA_PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	1477;"	d
FGPIOA_PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	1470;"	d
FGPIOA_PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	1271;"	d
FGPIOA_PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	1476;"	d
FGPIOA_PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	1476;"	d
FGPIOA_PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	1469;"	d
FGPIOA_PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	1267;"	d
FGPIOA_PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	1472;"	d
FGPIOA_PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	1472;"	d
FGPIOA_PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	1465;"	d
FGPIOA_PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	1268;"	d
FGPIOA_PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	1473;"	d
FGPIOA_PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	1473;"	d
FGPIOA_PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	1466;"	d
FGPIOA_PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	1270;"	d
FGPIOA_PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	1475;"	d
FGPIOA_PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	1475;"	d
FGPIOA_PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	1468;"	d
FGPIOB_PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	1276;"	d
FGPIOB_PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	1481;"	d
FGPIOB_PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	1481;"	d
FGPIOB_PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	1474;"	d
FGPIOB_PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	1279;"	d
FGPIOB_PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	1484;"	d
FGPIOB_PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	1484;"	d
FGPIOB_PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	1477;"	d
FGPIOB_PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	1278;"	d
FGPIOB_PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	1483;"	d
FGPIOB_PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	1483;"	d
FGPIOB_PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	1476;"	d
FGPIOB_PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	1274;"	d
FGPIOB_PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	1479;"	d
FGPIOB_PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	1479;"	d
FGPIOB_PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	1472;"	d
FGPIOB_PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	1275;"	d
FGPIOB_PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	1480;"	d
FGPIOB_PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	1480;"	d
FGPIOB_PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	1473;"	d
FGPIOB_PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	1277;"	d
FGPIOB_PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	1482;"	d
FGPIOB_PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	1482;"	d
FGPIOB_PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	1475;"	d
FGPIOC_PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	1283;"	d
FGPIOC_PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	1488;"	d
FGPIOC_PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	1488;"	d
FGPIOC_PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	1481;"	d
FGPIOC_PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	1286;"	d
FGPIOC_PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	1491;"	d
FGPIOC_PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	1491;"	d
FGPIOC_PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	1484;"	d
FGPIOC_PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	1285;"	d
FGPIOC_PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	1490;"	d
FGPIOC_PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	1490;"	d
FGPIOC_PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	1483;"	d
FGPIOC_PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	1281;"	d
FGPIOC_PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	1486;"	d
FGPIOC_PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	1486;"	d
FGPIOC_PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	1479;"	d
FGPIOC_PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	1282;"	d
FGPIOC_PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	1487;"	d
FGPIOC_PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	1487;"	d
FGPIOC_PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	1480;"	d
FGPIOC_PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	1284;"	d
FGPIOC_PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	1489;"	d
FGPIOC_PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	1489;"	d
FGPIOC_PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	1482;"	d
FGPIOD_PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	1290;"	d
FGPIOD_PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	1495;"	d
FGPIOD_PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	1495;"	d
FGPIOD_PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	1488;"	d
FGPIOD_PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	1293;"	d
FGPIOD_PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	1498;"	d
FGPIOD_PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	1498;"	d
FGPIOD_PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	1491;"	d
FGPIOD_PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	1292;"	d
FGPIOD_PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	1497;"	d
FGPIOD_PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	1497;"	d
FGPIOD_PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	1490;"	d
FGPIOD_PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	1288;"	d
FGPIOD_PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	1493;"	d
FGPIOD_PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	1493;"	d
FGPIOD_PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	1486;"	d
FGPIOD_PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	1289;"	d
FGPIOD_PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	1494;"	d
FGPIOD_PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	1494;"	d
FGPIOD_PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	1487;"	d
FGPIOD_PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	1291;"	d
FGPIOD_PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	1496;"	d
FGPIOD_PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	1496;"	d
FGPIOD_PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	1489;"	d
FGPIOE_PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	1297;"	d
FGPIOE_PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	1502;"	d
FGPIOE_PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	1502;"	d
FGPIOE_PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	1495;"	d
FGPIOE_PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	1300;"	d
FGPIOE_PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	1505;"	d
FGPIOE_PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	1505;"	d
FGPIOE_PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	1498;"	d
FGPIOE_PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	1299;"	d
FGPIOE_PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	1504;"	d
FGPIOE_PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	1504;"	d
FGPIOE_PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	1497;"	d
FGPIOE_PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	1295;"	d
FGPIOE_PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	1500;"	d
FGPIOE_PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	1500;"	d
FGPIOE_PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	1493;"	d
FGPIOE_PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	1296;"	d
FGPIOE_PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	1501;"	d
FGPIOE_PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	1501;"	d
FGPIOE_PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	1494;"	d
FGPIOE_PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	1298;"	d
FGPIOE_PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	1503;"	d
FGPIOE_PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	1503;"	d
FGPIOE_PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	1496;"	d
FGPIO_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	1253;"	d
FGPIO_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	1458;"	d
FGPIO_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	1458;"	d
FGPIO_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	1451;"	d
FGPIO_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct FGPIO_MemMap$/;"	s
FGPIO_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct FGPIO_MemMap$/;"	s
FGPIO_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct FGPIO_MemMap$/;"	s
FGPIO_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct FGPIO_MemMap$/;"	s
FGPIO_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *FGPIO_MemMapPtr;$/;"	t
FGPIO_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *FGPIO_MemMapPtr;$/;"	t
FGPIO_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *FGPIO_MemMapPtr;$/;"	t
FGPIO_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *FGPIO_MemMapPtr;$/;"	t
FGPIO_PCOR_PTCO	.\Sources\Chip_start\Header\MKL24Z4.h	1222;"	d
FGPIO_PCOR_PTCO	.\Sources\Chip_start\Header\MKL25Z4.h	1427;"	d
FGPIO_PCOR_PTCO	.\Sources\Chip_start\Header\MKL26Z4.h	1427;"	d
FGPIO_PCOR_PTCO	.\Sources\Chip_start\Header\MKL46Z4.h	1420;"	d
FGPIO_PCOR_PTCO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1220;"	d
FGPIO_PCOR_PTCO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1425;"	d
FGPIO_PCOR_PTCO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1425;"	d
FGPIO_PCOR_PTCO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1418;"	d
FGPIO_PCOR_PTCO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1221;"	d
FGPIO_PCOR_PTCO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1426;"	d
FGPIO_PCOR_PTCO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1426;"	d
FGPIO_PCOR_PTCO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1419;"	d
FGPIO_PCOR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1192;"	d
FGPIO_PCOR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1397;"	d
FGPIO_PCOR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1397;"	d
FGPIO_PCOR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1390;"	d
FGPIO_PDDR_PDD	.\Sources\Chip_start\Header\MKL24Z4.h	1234;"	d
FGPIO_PDDR_PDD	.\Sources\Chip_start\Header\MKL25Z4.h	1439;"	d
FGPIO_PDDR_PDD	.\Sources\Chip_start\Header\MKL26Z4.h	1439;"	d
FGPIO_PDDR_PDD	.\Sources\Chip_start\Header\MKL46Z4.h	1432;"	d
FGPIO_PDDR_PDD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1232;"	d
FGPIO_PDDR_PDD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1437;"	d
FGPIO_PDDR_PDD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1437;"	d
FGPIO_PDDR_PDD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1430;"	d
FGPIO_PDDR_PDD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1233;"	d
FGPIO_PDDR_PDD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1438;"	d
FGPIO_PDDR_PDD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1438;"	d
FGPIO_PDDR_PDD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1431;"	d
FGPIO_PDDR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1195;"	d
FGPIO_PDDR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1400;"	d
FGPIO_PDDR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1400;"	d
FGPIO_PDDR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1393;"	d
FGPIO_PDIR_PDI	.\Sources\Chip_start\Header\MKL24Z4.h	1230;"	d
FGPIO_PDIR_PDI	.\Sources\Chip_start\Header\MKL25Z4.h	1435;"	d
FGPIO_PDIR_PDI	.\Sources\Chip_start\Header\MKL26Z4.h	1435;"	d
FGPIO_PDIR_PDI	.\Sources\Chip_start\Header\MKL46Z4.h	1428;"	d
FGPIO_PDIR_PDI_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1228;"	d
FGPIO_PDIR_PDI_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1433;"	d
FGPIO_PDIR_PDI_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1433;"	d
FGPIO_PDIR_PDI_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1426;"	d
FGPIO_PDIR_PDI_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1229;"	d
FGPIO_PDIR_PDI_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1434;"	d
FGPIO_PDIR_PDI_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1434;"	d
FGPIO_PDIR_PDI_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1427;"	d
FGPIO_PDIR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1194;"	d
FGPIO_PDIR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1399;"	d
FGPIO_PDIR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1399;"	d
FGPIO_PDIR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1392;"	d
FGPIO_PDOR_PDO	.\Sources\Chip_start\Header\MKL24Z4.h	1214;"	d
FGPIO_PDOR_PDO	.\Sources\Chip_start\Header\MKL25Z4.h	1419;"	d
FGPIO_PDOR_PDO	.\Sources\Chip_start\Header\MKL26Z4.h	1419;"	d
FGPIO_PDOR_PDO	.\Sources\Chip_start\Header\MKL46Z4.h	1412;"	d
FGPIO_PDOR_PDO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1212;"	d
FGPIO_PDOR_PDO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1417;"	d
FGPIO_PDOR_PDO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1417;"	d
FGPIO_PDOR_PDO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1410;"	d
FGPIO_PDOR_PDO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1213;"	d
FGPIO_PDOR_PDO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1418;"	d
FGPIO_PDOR_PDO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1418;"	d
FGPIO_PDOR_PDO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1411;"	d
FGPIO_PDOR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1190;"	d
FGPIO_PDOR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1395;"	d
FGPIO_PDOR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1395;"	d
FGPIO_PDOR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1388;"	d
FGPIO_PSOR_PTSO	.\Sources\Chip_start\Header\MKL24Z4.h	1218;"	d
FGPIO_PSOR_PTSO	.\Sources\Chip_start\Header\MKL25Z4.h	1423;"	d
FGPIO_PSOR_PTSO	.\Sources\Chip_start\Header\MKL26Z4.h	1423;"	d
FGPIO_PSOR_PTSO	.\Sources\Chip_start\Header\MKL46Z4.h	1416;"	d
FGPIO_PSOR_PTSO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1216;"	d
FGPIO_PSOR_PTSO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1421;"	d
FGPIO_PSOR_PTSO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1421;"	d
FGPIO_PSOR_PTSO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1414;"	d
FGPIO_PSOR_PTSO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1217;"	d
FGPIO_PSOR_PTSO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1422;"	d
FGPIO_PSOR_PTSO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1422;"	d
FGPIO_PSOR_PTSO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1415;"	d
FGPIO_PSOR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1191;"	d
FGPIO_PSOR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1396;"	d
FGPIO_PSOR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1396;"	d
FGPIO_PSOR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1389;"	d
FGPIO_PTOR_PTTO	.\Sources\Chip_start\Header\MKL24Z4.h	1226;"	d
FGPIO_PTOR_PTTO	.\Sources\Chip_start\Header\MKL25Z4.h	1431;"	d
FGPIO_PTOR_PTTO	.\Sources\Chip_start\Header\MKL26Z4.h	1431;"	d
FGPIO_PTOR_PTTO	.\Sources\Chip_start\Header\MKL46Z4.h	1424;"	d
FGPIO_PTOR_PTTO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1224;"	d
FGPIO_PTOR_PTTO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1429;"	d
FGPIO_PTOR_PTTO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1429;"	d
FGPIO_PTOR_PTTO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1422;"	d
FGPIO_PTOR_PTTO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1225;"	d
FGPIO_PTOR_PTTO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1430;"	d
FGPIO_PTOR_PTTO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1430;"	d
FGPIO_PTOR_PTTO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1423;"	d
FGPIO_PTOR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1193;"	d
FGPIO_PTOR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1398;"	d
FGPIO_PTOR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1398;"	d
FGPIO_PTOR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1391;"	d
FIFO0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon108
FIFO0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon126
FIFO0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon158
FIFO1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon108
FIFO1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon126
FIFO1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon158
FILT1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FILT1;                                   \/**< LLWU Pin Filter 1 register, offset: 0x8 *\/$/;"	m	struct:LLWU_MemMap
FILT1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FILT1;                                   \/**< LLWU Pin Filter 1 register, offset: 0x8 *\/$/;"	m	struct:LLWU_MemMap
FILT1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FILT1;                                   \/**< LLWU Pin Filter 1 register, offset: 0x8 *\/$/;"	m	struct:LLWU_MemMap
FILT1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FILT1;                                   \/**< LLWU Pin Filter 1 register, offset: 0x8 *\/$/;"	m	struct:LLWU_MemMap
FILT2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FILT2;                                   \/**< LLWU Pin Filter 2 register, offset: 0x9 *\/$/;"	m	struct:LLWU_MemMap
FILT2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FILT2;                                   \/**< LLWU Pin Filter 2 register, offset: 0x9 *\/$/;"	m	struct:LLWU_MemMap
FILT2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FILT2;                                   \/**< LLWU Pin Filter 2 register, offset: 0x9 *\/$/;"	m	struct:LLWU_MemMap
FILT2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FILT2;                                   \/**< LLWU Pin Filter 2 register, offset: 0x9 *\/$/;"	m	struct:LLWU_MemMap
FLASH_ALIGN_ADDR	.\Sources\Chip_driver\FTFA\ftfa.h	14;"	d
FLASH_ALIGN_ADDR	.\Sources\Chip_driver\FTFA\ftfa.h	22;"	d
FLASH_ALIGN_ADDR	.\Sources\Chip_driver\FTFA\ftfa.h	30;"	d
FLASH_SECTOR_NUM	.\Sources\Chip_driver\FTFA\ftfa.h	12;"	d
FLASH_SECTOR_NUM	.\Sources\Chip_driver\FTFA\ftfa.h	20;"	d
FLASH_SECTOR_NUM	.\Sources\Chip_driver\FTFA\ftfa.h	28;"	d
FLASH_SECTOR_SIZE	.\Sources\Chip_driver\FTFA\ftfa.h	11;"	d
FLASH_SECTOR_SIZE	.\Sources\Chip_driver\FTFA\ftfa.h	19;"	d
FLASH_SECTOR_SIZE	.\Sources\Chip_driver\FTFA\ftfa.h	27;"	d
FLASH_SECTOR_SIZE_SHIFT	.\Sources\Chip_driver\FTFA\ftfa.h	13;"	d
FLASH_SECTOR_SIZE_SHIFT	.\Sources\Chip_driver\FTFA\ftfa.h	21;"	d
FLASH_SECTOR_SIZE_SHIFT	.\Sources\Chip_driver\FTFA\ftfa.h	29;"	d
FLOW	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t FLOW;                                   \/**< MTB Flow Register, offset: 0x8 *\/$/;"	m	struct:MTB_MemMap
FLOW	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t FLOW;                                   \/**< MTB Flow Register, offset: 0x8 *\/$/;"	m	struct:MTB_MemMap
FLOW	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t FLOW;                                   \/**< MTB Flow Register, offset: 0x8 *\/$/;"	m	struct:MTB_MemMap
FLOW	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t FLOW;                                   \/**< MTB Flow Register, offset: 0x8 *\/$/;"	m	struct:MTB_MemMap
FLSAH_ALIGN_ADDR_DISMASK	.\Sources\Chip_driver\FTFA\ftfa.h	16;"	d
FLSAH_ALIGN_ADDR_DISMASK	.\Sources\Chip_driver\FTFA\ftfa.h	24;"	d
FLSAH_ALIGN_ADDR_DISMASK	.\Sources\Chip_driver\FTFA\ftfa.h	32;"	d
FLSAH_ALIGN_ADDR_SHIFT	.\Sources\Chip_driver\FTFA\ftfa.h	15;"	d
FLSAH_ALIGN_ADDR_SHIFT	.\Sources\Chip_driver\FTFA\ftfa.h	23;"	d
FLSAH_ALIGN_ADDR_SHIFT	.\Sources\Chip_driver\FTFA\ftfa.h	31;"	d
FLT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FLT;                                     \/**< I2C Programmable Input Glitch Filter register, offset: 0x6 *\/$/;"	m	struct:I2C_MemMap
FLT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FLT;                                     \/**< I2C Programmable Input Glitch Filter register, offset: 0x6 *\/$/;"	m	struct:I2C_MemMap
FLT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FLT;                                     \/**< I2C Programmable Input Glitch Filter register, offset: 0x6 *\/$/;"	m	struct:I2C_MemMap
FLT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FLT;                                     \/**< I2C Programmable Input Glitch Filter register, offset: 0x6 *\/$/;"	m	struct:I2C_MemMap
FOLDCNT	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon107
FOLDCNT	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon125
FOLDCNT	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon157
FONT_NUM	.\Sources\Board_driver\SSD130x\font.h	5;"	d
FOPT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FOPT;                                    \/**< Flash Option Register, offset: 0x3 *\/$/;"	m	struct:FTFA_MemMap
FOPT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FOPT;                                    \/**< Non-volatile Flash Option Register, offset: 0xD *\/$/;"	m	struct:NV_MemMap
FOPT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FOPT;                                    \/**< Flash Option Register, offset: 0x3 *\/$/;"	m	struct:FTFA_MemMap
FOPT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FOPT;                                    \/**< Non-volatile Flash Option Register, offset: 0xD *\/$/;"	m	struct:NV_MemMap
FOPT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FOPT;                                    \/**< Flash Option Register, offset: 0x3 *\/$/;"	m	struct:FTFA_MemMap
FOPT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FOPT;                                    \/**< Non-volatile Flash Option Register, offset: 0xD *\/$/;"	m	struct:NV_MemMap
FOPT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FOPT;                                    \/**< Flash Option Register, offset: 0x3 *\/$/;"	m	struct:FTFA_MemMap
FOPT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FOPT;                                    \/**< Non-volatile Flash Option Register, offset: 0xD *\/$/;"	m	struct:NV_MemMap
FPCA	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t FPCA: 1;                    \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon76::__anon77
FPCA	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t FPCA: 1;                    \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon87::__anon88
FPCA	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t FPCA: 1;                    \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon99::__anon100
FPCA	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t FPCA: 1;                    \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon117::__anon118
FPCA	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t FPCA: 1;                    \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon136::__anon137
FPCA	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t FPCA: 1;                    \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon149::__anon150
FPCAR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon128
FPCCR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon128
FPDSCR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon128
FPR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FPR;                                     \/**< CMP Filter Period Register, offset: 0x2 *\/$/;"	m	struct:CMP_MemMap
FPR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FPR;                                     \/**< CMP Filter Period Register, offset: 0x2 *\/$/;"	m	struct:CMP_MemMap
FPR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FPR;                                     \/**< CMP Filter Period Register, offset: 0x2 *\/$/;"	m	struct:CMP_MemMap
FPR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FPR;                                     \/**< CMP Filter Period Register, offset: 0x2 *\/$/;"	m	struct:CMP_MemMap
FPROT0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FPROT0;                                  \/**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB *\/$/;"	m	struct:NV_MemMap
FPROT0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FPROT0;                                  \/**< Program Flash Protection Registers, offset: 0x13 *\/$/;"	m	struct:FTFA_MemMap
FPROT0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FPROT0;                                  \/**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB *\/$/;"	m	struct:NV_MemMap
FPROT0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FPROT0;                                  \/**< Program Flash Protection Registers, offset: 0x13 *\/$/;"	m	struct:FTFA_MemMap
FPROT0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FPROT0;                                  \/**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB *\/$/;"	m	struct:NV_MemMap
FPROT0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FPROT0;                                  \/**< Program Flash Protection Registers, offset: 0x13 *\/$/;"	m	struct:FTFA_MemMap
FPROT0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FPROT0;                                  \/**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB *\/$/;"	m	struct:NV_MemMap
FPROT0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FPROT0;                                  \/**< Program Flash Protection Registers, offset: 0x13 *\/$/;"	m	struct:FTFA_MemMap
FPROT1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FPROT1;                                  \/**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA *\/$/;"	m	struct:NV_MemMap
FPROT1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FPROT1;                                  \/**< Program Flash Protection Registers, offset: 0x12 *\/$/;"	m	struct:FTFA_MemMap
FPROT1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FPROT1;                                  \/**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA *\/$/;"	m	struct:NV_MemMap
FPROT1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FPROT1;                                  \/**< Program Flash Protection Registers, offset: 0x12 *\/$/;"	m	struct:FTFA_MemMap
FPROT1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FPROT1;                                  \/**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA *\/$/;"	m	struct:NV_MemMap
FPROT1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FPROT1;                                  \/**< Program Flash Protection Registers, offset: 0x12 *\/$/;"	m	struct:FTFA_MemMap
FPROT1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FPROT1;                                  \/**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA *\/$/;"	m	struct:NV_MemMap
FPROT1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FPROT1;                                  \/**< Program Flash Protection Registers, offset: 0x12 *\/$/;"	m	struct:FTFA_MemMap
FPROT2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FPROT2;                                  \/**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 *\/$/;"	m	struct:NV_MemMap
FPROT2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FPROT2;                                  \/**< Program Flash Protection Registers, offset: 0x11 *\/$/;"	m	struct:FTFA_MemMap
FPROT2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FPROT2;                                  \/**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 *\/$/;"	m	struct:NV_MemMap
FPROT2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FPROT2;                                  \/**< Program Flash Protection Registers, offset: 0x11 *\/$/;"	m	struct:FTFA_MemMap
FPROT2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FPROT2;                                  \/**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 *\/$/;"	m	struct:NV_MemMap
FPROT2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FPROT2;                                  \/**< Program Flash Protection Registers, offset: 0x11 *\/$/;"	m	struct:FTFA_MemMap
FPROT2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FPROT2;                                  \/**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 *\/$/;"	m	struct:NV_MemMap
FPROT2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FPROT2;                                  \/**< Program Flash Protection Registers, offset: 0x11 *\/$/;"	m	struct:FTFA_MemMap
FPROT3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FPROT3;                                  \/**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 *\/$/;"	m	struct:NV_MemMap
FPROT3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FPROT3;                                  \/**< Program Flash Protection Registers, offset: 0x10 *\/$/;"	m	struct:FTFA_MemMap
FPROT3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FPROT3;                                  \/**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 *\/$/;"	m	struct:NV_MemMap
FPROT3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FPROT3;                                  \/**< Program Flash Protection Registers, offset: 0x10 *\/$/;"	m	struct:FTFA_MemMap
FPROT3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FPROT3;                                  \/**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 *\/$/;"	m	struct:NV_MemMap
FPROT3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FPROT3;                                  \/**< Program Flash Protection Registers, offset: 0x10 *\/$/;"	m	struct:FTFA_MemMap
FPROT3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FPROT3;                                  \/**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 *\/$/;"	m	struct:NV_MemMap
FPROT3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FPROT3;                                  \/**< Program Flash Protection Registers, offset: 0x10 *\/$/;"	m	struct:FTFA_MemMap
FPTA_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1243;"	d
FPTA_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1448;"	d
FPTA_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1448;"	d
FPTA_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1441;"	d
FPTB_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1245;"	d
FPTB_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1450;"	d
FPTB_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1450;"	d
FPTB_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1443;"	d
FPTC_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1247;"	d
FPTC_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1452;"	d
FPTC_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1452;"	d
FPTC_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1445;"	d
FPTD_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1249;"	d
FPTD_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1454;"	d
FPTD_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1454;"	d
FPTD_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1447;"	d
FPTE_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1251;"	d
FPTE_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1456;"	d
FPTE_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1456;"	d
FPTE_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1449;"	d
FPU	.\Sources\Chip_start\CMSIS\core_cm4.h	1398;"	d
FPU_BASE	.\Sources\Chip_start\CMSIS\core_cm4.h	1397;"	d
FPU_FPCAR_ADDRESS_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1206;"	d
FPU_FPCAR_ADDRESS_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1205;"	d
FPU_FPCCR_ASPEN_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1178;"	d
FPU_FPCCR_ASPEN_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1177;"	d
FPU_FPCCR_BFRDY_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1187;"	d
FPU_FPCCR_BFRDY_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1186;"	d
FPU_FPCCR_HFRDY_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1193;"	d
FPU_FPCCR_HFRDY_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1192;"	d
FPU_FPCCR_LSPACT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1202;"	d
FPU_FPCCR_LSPACT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1201;"	d
FPU_FPCCR_LSPEN_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1181;"	d
FPU_FPCCR_LSPEN_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1180;"	d
FPU_FPCCR_MMRDY_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1190;"	d
FPU_FPCCR_MMRDY_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1189;"	d
FPU_FPCCR_MONRDY_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1184;"	d
FPU_FPCCR_MONRDY_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1183;"	d
FPU_FPCCR_THREAD_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1196;"	d
FPU_FPCCR_THREAD_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1195;"	d
FPU_FPCCR_USER_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1199;"	d
FPU_FPCCR_USER_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1198;"	d
FPU_FPDSCR_AHP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1210;"	d
FPU_FPDSCR_AHP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1209;"	d
FPU_FPDSCR_DN_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1213;"	d
FPU_FPDSCR_DN_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1212;"	d
FPU_FPDSCR_FZ_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1216;"	d
FPU_FPDSCR_FZ_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1215;"	d
FPU_FPDSCR_RMode_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1219;"	d
FPU_FPDSCR_RMode_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1218;"	d
FPU_MVFR0_A_SIMD_registers_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1244;"	d
FPU_MVFR0_A_SIMD_registers_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1243;"	d
FPU_MVFR0_Divide_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1232;"	d
FPU_MVFR0_Divide_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1231;"	d
FPU_MVFR0_Double_precision_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1238;"	d
FPU_MVFR0_Double_precision_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1237;"	d
FPU_MVFR0_FP_excep_trapping_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1235;"	d
FPU_MVFR0_FP_excep_trapping_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1234;"	d
FPU_MVFR0_FP_rounding_modes_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1223;"	d
FPU_MVFR0_FP_rounding_modes_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1222;"	d
FPU_MVFR0_Short_vectors_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1226;"	d
FPU_MVFR0_Short_vectors_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1225;"	d
FPU_MVFR0_Single_precision_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1241;"	d
FPU_MVFR0_Single_precision_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1240;"	d
FPU_MVFR0_Square_root_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1229;"	d
FPU_MVFR0_Square_root_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1228;"	d
FPU_MVFR1_D_NaN_mode_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1254;"	d
FPU_MVFR1_D_NaN_mode_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1253;"	d
FPU_MVFR1_FP_HPFP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1251;"	d
FPU_MVFR1_FP_HPFP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1250;"	d
FPU_MVFR1_FP_fused_MAC_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1248;"	d
FPU_MVFR1_FP_fused_MAC_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1247;"	d
FPU_MVFR1_FtZ_mode_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1257;"	d
FPU_MVFR1_FtZ_mode_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1256;"	d
FPU_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } FPU_Type;$/;"	t	typeref:struct:__anon128
FRMNUMH	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FRMNUMH;                                 \/**< Frame Number Register High, offset: 0xA4 *\/$/;"	m	struct:USB_MemMap
FRMNUMH	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FRMNUMH;                                 \/**< Frame Number Register High, offset: 0xA4 *\/$/;"	m	struct:USB_MemMap
FRMNUMH	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FRMNUMH;                                 \/**< Frame Number Register High, offset: 0xA4 *\/$/;"	m	struct:USB_MemMap
FRMNUMH	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FRMNUMH;                                 \/**< Frame Number Register High, offset: 0xA4 *\/$/;"	m	struct:USB_MemMap
FRMNUML	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FRMNUML;                                 \/**< Frame Number Register Low, offset: 0xA0 *\/$/;"	m	struct:USB_MemMap
FRMNUML	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FRMNUML;                                 \/**< Frame Number Register Low, offset: 0xA0 *\/$/;"	m	struct:USB_MemMap
FRMNUML	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FRMNUML;                                 \/**< Frame Number Register Low, offset: 0xA0 *\/$/;"	m	struct:USB_MemMap
FRMNUML	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FRMNUML;                                 \/**< Frame Number Register Low, offset: 0xA0 *\/$/;"	m	struct:USB_MemMap
FSCR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon108
FSCR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon126
FSCR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon158
FSEC	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FSEC;                                    \/**< Flash Security Register, offset: 0x2 *\/$/;"	m	struct:FTFA_MemMap
FSEC	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FSEC;                                    \/**< Non-volatile Flash Security Register, offset: 0xC *\/$/;"	m	struct:NV_MemMap
FSEC	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FSEC;                                    \/**< Flash Security Register, offset: 0x2 *\/$/;"	m	struct:FTFA_MemMap
FSEC	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FSEC;                                    \/**< Non-volatile Flash Security Register, offset: 0xC *\/$/;"	m	struct:NV_MemMap
FSEC	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FSEC;                                    \/**< Flash Security Register, offset: 0x2 *\/$/;"	m	struct:FTFA_MemMap
FSEC	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FSEC;                                    \/**< Non-volatile Flash Security Register, offset: 0xC *\/$/;"	m	struct:NV_MemMap
FSEC	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FSEC;                                    \/**< Flash Security Register, offset: 0x2 *\/$/;"	m	struct:FTFA_MemMap
FSEC	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FSEC;                                    \/**< Non-volatile Flash Security Register, offset: 0xC *\/$/;"	m	struct:NV_MemMap
FSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t FSTAT;                                   \/**< Flash Status Register, offset: 0x0 *\/$/;"	m	struct:FTFA_MemMap
FSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t FSTAT;                                   \/**< Flash Status Register, offset: 0x0 *\/$/;"	m	struct:FTFA_MemMap
FSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t FSTAT;                                   \/**< Flash Status Register, offset: 0x0 *\/$/;"	m	struct:FTFA_MemMap
FSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t FSTAT;                                   \/**< Flash Status Register, offset: 0x0 *\/$/;"	m	struct:FTFA_MemMap
FTFA_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1501;"	d
FTFA_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1706;"	d
FTFA_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1706;"	d
FTFA_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1699;"	d
FTFA_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	1503;"	d
FTFA_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	1708;"	d
FTFA_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	1708;"	d
FTFA_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	1701;"	d
FTFA_FCCOB0	.\Sources\Chip_start\Header\MKL24Z4.h	1524;"	d
FTFA_FCCOB0	.\Sources\Chip_start\Header\MKL25Z4.h	1729;"	d
FTFA_FCCOB0	.\Sources\Chip_start\Header\MKL26Z4.h	1729;"	d
FTFA_FCCOB0	.\Sources\Chip_start\Header\MKL46Z4.h	1722;"	d
FTFA_FCCOB0_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1444;"	d
FTFA_FCCOB0_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1649;"	d
FTFA_FCCOB0_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1649;"	d
FTFA_FCCOB0_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1642;"	d
FTFA_FCCOB0_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1442;"	d
FTFA_FCCOB0_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1647;"	d
FTFA_FCCOB0_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1647;"	d
FTFA_FCCOB0_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1640;"	d
FTFA_FCCOB0_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1443;"	d
FTFA_FCCOB0_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1648;"	d
FTFA_FCCOB0_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1648;"	d
FTFA_FCCOB0_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1641;"	d
FTFA_FCCOB0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1364;"	d
FTFA_FCCOB0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1569;"	d
FTFA_FCCOB0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1569;"	d
FTFA_FCCOB0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1562;"	d
FTFA_FCCOB1	.\Sources\Chip_start\Header\MKL24Z4.h	1523;"	d
FTFA_FCCOB1	.\Sources\Chip_start\Header\MKL25Z4.h	1728;"	d
FTFA_FCCOB1	.\Sources\Chip_start\Header\MKL26Z4.h	1728;"	d
FTFA_FCCOB1	.\Sources\Chip_start\Header\MKL46Z4.h	1721;"	d
FTFA_FCCOB1_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1440;"	d
FTFA_FCCOB1_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1645;"	d
FTFA_FCCOB1_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1645;"	d
FTFA_FCCOB1_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1638;"	d
FTFA_FCCOB1_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1438;"	d
FTFA_FCCOB1_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1643;"	d
FTFA_FCCOB1_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1643;"	d
FTFA_FCCOB1_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1636;"	d
FTFA_FCCOB1_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1439;"	d
FTFA_FCCOB1_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1644;"	d
FTFA_FCCOB1_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1644;"	d
FTFA_FCCOB1_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1637;"	d
FTFA_FCCOB1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1363;"	d
FTFA_FCCOB1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1568;"	d
FTFA_FCCOB1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1568;"	d
FTFA_FCCOB1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1561;"	d
FTFA_FCCOB2	.\Sources\Chip_start\Header\MKL24Z4.h	1522;"	d
FTFA_FCCOB2	.\Sources\Chip_start\Header\MKL25Z4.h	1727;"	d
FTFA_FCCOB2	.\Sources\Chip_start\Header\MKL26Z4.h	1727;"	d
FTFA_FCCOB2	.\Sources\Chip_start\Header\MKL46Z4.h	1720;"	d
FTFA_FCCOB2_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1436;"	d
FTFA_FCCOB2_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1641;"	d
FTFA_FCCOB2_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1641;"	d
FTFA_FCCOB2_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1634;"	d
FTFA_FCCOB2_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1434;"	d
FTFA_FCCOB2_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1639;"	d
FTFA_FCCOB2_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1639;"	d
FTFA_FCCOB2_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1632;"	d
FTFA_FCCOB2_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1435;"	d
FTFA_FCCOB2_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1640;"	d
FTFA_FCCOB2_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1640;"	d
FTFA_FCCOB2_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1633;"	d
FTFA_FCCOB2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1362;"	d
FTFA_FCCOB2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1567;"	d
FTFA_FCCOB2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1567;"	d
FTFA_FCCOB2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1560;"	d
FTFA_FCCOB3	.\Sources\Chip_start\Header\MKL24Z4.h	1521;"	d
FTFA_FCCOB3	.\Sources\Chip_start\Header\MKL25Z4.h	1726;"	d
FTFA_FCCOB3	.\Sources\Chip_start\Header\MKL26Z4.h	1726;"	d
FTFA_FCCOB3	.\Sources\Chip_start\Header\MKL46Z4.h	1719;"	d
FTFA_FCCOB3_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1432;"	d
FTFA_FCCOB3_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1637;"	d
FTFA_FCCOB3_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1637;"	d
FTFA_FCCOB3_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1630;"	d
FTFA_FCCOB3_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1430;"	d
FTFA_FCCOB3_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1635;"	d
FTFA_FCCOB3_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1635;"	d
FTFA_FCCOB3_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1628;"	d
FTFA_FCCOB3_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1431;"	d
FTFA_FCCOB3_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1636;"	d
FTFA_FCCOB3_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1636;"	d
FTFA_FCCOB3_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1629;"	d
FTFA_FCCOB3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1361;"	d
FTFA_FCCOB3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1566;"	d
FTFA_FCCOB3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1566;"	d
FTFA_FCCOB3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1559;"	d
FTFA_FCCOB4	.\Sources\Chip_start\Header\MKL24Z4.h	1528;"	d
FTFA_FCCOB4	.\Sources\Chip_start\Header\MKL25Z4.h	1733;"	d
FTFA_FCCOB4	.\Sources\Chip_start\Header\MKL26Z4.h	1733;"	d
FTFA_FCCOB4	.\Sources\Chip_start\Header\MKL46Z4.h	1726;"	d
FTFA_FCCOB4_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1460;"	d
FTFA_FCCOB4_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1665;"	d
FTFA_FCCOB4_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1665;"	d
FTFA_FCCOB4_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1658;"	d
FTFA_FCCOB4_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1458;"	d
FTFA_FCCOB4_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1663;"	d
FTFA_FCCOB4_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1663;"	d
FTFA_FCCOB4_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1656;"	d
FTFA_FCCOB4_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1459;"	d
FTFA_FCCOB4_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1664;"	d
FTFA_FCCOB4_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1664;"	d
FTFA_FCCOB4_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1657;"	d
FTFA_FCCOB4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1368;"	d
FTFA_FCCOB4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1573;"	d
FTFA_FCCOB4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1573;"	d
FTFA_FCCOB4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1566;"	d
FTFA_FCCOB5	.\Sources\Chip_start\Header\MKL24Z4.h	1527;"	d
FTFA_FCCOB5	.\Sources\Chip_start\Header\MKL25Z4.h	1732;"	d
FTFA_FCCOB5	.\Sources\Chip_start\Header\MKL26Z4.h	1732;"	d
FTFA_FCCOB5	.\Sources\Chip_start\Header\MKL46Z4.h	1725;"	d
FTFA_FCCOB5_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1456;"	d
FTFA_FCCOB5_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1661;"	d
FTFA_FCCOB5_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1661;"	d
FTFA_FCCOB5_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1654;"	d
FTFA_FCCOB5_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1454;"	d
FTFA_FCCOB5_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1659;"	d
FTFA_FCCOB5_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1659;"	d
FTFA_FCCOB5_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1652;"	d
FTFA_FCCOB5_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1455;"	d
FTFA_FCCOB5_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1660;"	d
FTFA_FCCOB5_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1660;"	d
FTFA_FCCOB5_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1653;"	d
FTFA_FCCOB5_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1367;"	d
FTFA_FCCOB5_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1572;"	d
FTFA_FCCOB5_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1572;"	d
FTFA_FCCOB5_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1565;"	d
FTFA_FCCOB6	.\Sources\Chip_start\Header\MKL24Z4.h	1526;"	d
FTFA_FCCOB6	.\Sources\Chip_start\Header\MKL25Z4.h	1731;"	d
FTFA_FCCOB6	.\Sources\Chip_start\Header\MKL26Z4.h	1731;"	d
FTFA_FCCOB6	.\Sources\Chip_start\Header\MKL46Z4.h	1724;"	d
FTFA_FCCOB6_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1452;"	d
FTFA_FCCOB6_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1657;"	d
FTFA_FCCOB6_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1657;"	d
FTFA_FCCOB6_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1650;"	d
FTFA_FCCOB6_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1450;"	d
FTFA_FCCOB6_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1655;"	d
FTFA_FCCOB6_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1655;"	d
FTFA_FCCOB6_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1648;"	d
FTFA_FCCOB6_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1451;"	d
FTFA_FCCOB6_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1656;"	d
FTFA_FCCOB6_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1656;"	d
FTFA_FCCOB6_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1649;"	d
FTFA_FCCOB6_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1366;"	d
FTFA_FCCOB6_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1571;"	d
FTFA_FCCOB6_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1571;"	d
FTFA_FCCOB6_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1564;"	d
FTFA_FCCOB7	.\Sources\Chip_start\Header\MKL24Z4.h	1525;"	d
FTFA_FCCOB7	.\Sources\Chip_start\Header\MKL25Z4.h	1730;"	d
FTFA_FCCOB7	.\Sources\Chip_start\Header\MKL26Z4.h	1730;"	d
FTFA_FCCOB7	.\Sources\Chip_start\Header\MKL46Z4.h	1723;"	d
FTFA_FCCOB7_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1448;"	d
FTFA_FCCOB7_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1653;"	d
FTFA_FCCOB7_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1653;"	d
FTFA_FCCOB7_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1646;"	d
FTFA_FCCOB7_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1446;"	d
FTFA_FCCOB7_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1651;"	d
FTFA_FCCOB7_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1651;"	d
FTFA_FCCOB7_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1644;"	d
FTFA_FCCOB7_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1447;"	d
FTFA_FCCOB7_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1652;"	d
FTFA_FCCOB7_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1652;"	d
FTFA_FCCOB7_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1645;"	d
FTFA_FCCOB7_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1365;"	d
FTFA_FCCOB7_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1570;"	d
FTFA_FCCOB7_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1570;"	d
FTFA_FCCOB7_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1563;"	d
FTFA_FCCOB8	.\Sources\Chip_start\Header\MKL24Z4.h	1532;"	d
FTFA_FCCOB8	.\Sources\Chip_start\Header\MKL25Z4.h	1737;"	d
FTFA_FCCOB8	.\Sources\Chip_start\Header\MKL26Z4.h	1737;"	d
FTFA_FCCOB8	.\Sources\Chip_start\Header\MKL46Z4.h	1730;"	d
FTFA_FCCOB8_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1476;"	d
FTFA_FCCOB8_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1681;"	d
FTFA_FCCOB8_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1681;"	d
FTFA_FCCOB8_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1674;"	d
FTFA_FCCOB8_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1474;"	d
FTFA_FCCOB8_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1679;"	d
FTFA_FCCOB8_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1679;"	d
FTFA_FCCOB8_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1672;"	d
FTFA_FCCOB8_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1475;"	d
FTFA_FCCOB8_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1680;"	d
FTFA_FCCOB8_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1680;"	d
FTFA_FCCOB8_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1673;"	d
FTFA_FCCOB8_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1372;"	d
FTFA_FCCOB8_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1577;"	d
FTFA_FCCOB8_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1577;"	d
FTFA_FCCOB8_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1570;"	d
FTFA_FCCOB9	.\Sources\Chip_start\Header\MKL24Z4.h	1531;"	d
FTFA_FCCOB9	.\Sources\Chip_start\Header\MKL25Z4.h	1736;"	d
FTFA_FCCOB9	.\Sources\Chip_start\Header\MKL26Z4.h	1736;"	d
FTFA_FCCOB9	.\Sources\Chip_start\Header\MKL46Z4.h	1729;"	d
FTFA_FCCOB9_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1472;"	d
FTFA_FCCOB9_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1677;"	d
FTFA_FCCOB9_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1677;"	d
FTFA_FCCOB9_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1670;"	d
FTFA_FCCOB9_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1470;"	d
FTFA_FCCOB9_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1675;"	d
FTFA_FCCOB9_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1675;"	d
FTFA_FCCOB9_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1668;"	d
FTFA_FCCOB9_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1471;"	d
FTFA_FCCOB9_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1676;"	d
FTFA_FCCOB9_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1676;"	d
FTFA_FCCOB9_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1669;"	d
FTFA_FCCOB9_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1371;"	d
FTFA_FCCOB9_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1576;"	d
FTFA_FCCOB9_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1576;"	d
FTFA_FCCOB9_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1569;"	d
FTFA_FCCOBA	.\Sources\Chip_start\Header\MKL24Z4.h	1530;"	d
FTFA_FCCOBA	.\Sources\Chip_start\Header\MKL25Z4.h	1735;"	d
FTFA_FCCOBA	.\Sources\Chip_start\Header\MKL26Z4.h	1735;"	d
FTFA_FCCOBA	.\Sources\Chip_start\Header\MKL46Z4.h	1728;"	d
FTFA_FCCOBA_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1468;"	d
FTFA_FCCOBA_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1673;"	d
FTFA_FCCOBA_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1673;"	d
FTFA_FCCOBA_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1666;"	d
FTFA_FCCOBA_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1466;"	d
FTFA_FCCOBA_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1671;"	d
FTFA_FCCOBA_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1671;"	d
FTFA_FCCOBA_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1664;"	d
FTFA_FCCOBA_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1467;"	d
FTFA_FCCOBA_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1672;"	d
FTFA_FCCOBA_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1672;"	d
FTFA_FCCOBA_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1665;"	d
FTFA_FCCOBA_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1370;"	d
FTFA_FCCOBA_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1575;"	d
FTFA_FCCOBA_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1575;"	d
FTFA_FCCOBA_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1568;"	d
FTFA_FCCOBB	.\Sources\Chip_start\Header\MKL24Z4.h	1529;"	d
FTFA_FCCOBB	.\Sources\Chip_start\Header\MKL25Z4.h	1734;"	d
FTFA_FCCOBB	.\Sources\Chip_start\Header\MKL26Z4.h	1734;"	d
FTFA_FCCOBB	.\Sources\Chip_start\Header\MKL46Z4.h	1727;"	d
FTFA_FCCOBB_CCOBn	.\Sources\Chip_start\Header\MKL24Z4.h	1464;"	d
FTFA_FCCOBB_CCOBn	.\Sources\Chip_start\Header\MKL25Z4.h	1669;"	d
FTFA_FCCOBB_CCOBn	.\Sources\Chip_start\Header\MKL26Z4.h	1669;"	d
FTFA_FCCOBB_CCOBn	.\Sources\Chip_start\Header\MKL46Z4.h	1662;"	d
FTFA_FCCOBB_CCOBn_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1462;"	d
FTFA_FCCOBB_CCOBn_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1667;"	d
FTFA_FCCOBB_CCOBn_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1667;"	d
FTFA_FCCOBB_CCOBn_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1660;"	d
FTFA_FCCOBB_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1463;"	d
FTFA_FCCOBB_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1668;"	d
FTFA_FCCOBB_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1668;"	d
FTFA_FCCOBB_CCOBn_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1661;"	d
FTFA_FCCOBB_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1369;"	d
FTFA_FCCOBB_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1574;"	d
FTFA_FCCOBB_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1574;"	d
FTFA_FCCOBB_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1567;"	d
FTFA_FCNFG	.\Sources\Chip_start\Header\MKL24Z4.h	1518;"	d
FTFA_FCNFG	.\Sources\Chip_start\Header\MKL25Z4.h	1723;"	d
FTFA_FCNFG	.\Sources\Chip_start\Header\MKL26Z4.h	1723;"	d
FTFA_FCNFG	.\Sources\Chip_start\Header\MKL46Z4.h	1716;"	d
FTFA_FCNFG_CCIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1410;"	d
FTFA_FCNFG_CCIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1615;"	d
FTFA_FCNFG_CCIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1615;"	d
FTFA_FCNFG_CCIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1608;"	d
FTFA_FCNFG_CCIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1411;"	d
FTFA_FCNFG_CCIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1616;"	d
FTFA_FCNFG_CCIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1616;"	d
FTFA_FCNFG_CCIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1609;"	d
FTFA_FCNFG_ERSAREQ_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1406;"	d
FTFA_FCNFG_ERSAREQ_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1611;"	d
FTFA_FCNFG_ERSAREQ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1611;"	d
FTFA_FCNFG_ERSAREQ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1604;"	d
FTFA_FCNFG_ERSAREQ_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1407;"	d
FTFA_FCNFG_ERSAREQ_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1612;"	d
FTFA_FCNFG_ERSAREQ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1612;"	d
FTFA_FCNFG_ERSAREQ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1605;"	d
FTFA_FCNFG_ERSSUSP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1404;"	d
FTFA_FCNFG_ERSSUSP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1609;"	d
FTFA_FCNFG_ERSSUSP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1609;"	d
FTFA_FCNFG_ERSSUSP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1602;"	d
FTFA_FCNFG_ERSSUSP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1405;"	d
FTFA_FCNFG_ERSSUSP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1610;"	d
FTFA_FCNFG_ERSSUSP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1610;"	d
FTFA_FCNFG_ERSSUSP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1603;"	d
FTFA_FCNFG_RDCOLLIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1408;"	d
FTFA_FCNFG_RDCOLLIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1613;"	d
FTFA_FCNFG_RDCOLLIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1613;"	d
FTFA_FCNFG_RDCOLLIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1606;"	d
FTFA_FCNFG_RDCOLLIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1409;"	d
FTFA_FCNFG_RDCOLLIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1614;"	d
FTFA_FCNFG_RDCOLLIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1614;"	d
FTFA_FCNFG_RDCOLLIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1607;"	d
FTFA_FCNFG_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1358;"	d
FTFA_FCNFG_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1563;"	d
FTFA_FCNFG_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1563;"	d
FTFA_FCNFG_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1556;"	d
FTFA_FOPT	.\Sources\Chip_start\Header\MKL24Z4.h	1520;"	d
FTFA_FOPT	.\Sources\Chip_start\Header\MKL25Z4.h	1725;"	d
FTFA_FOPT	.\Sources\Chip_start\Header\MKL26Z4.h	1725;"	d
FTFA_FOPT	.\Sources\Chip_start\Header\MKL46Z4.h	1718;"	d
FTFA_FOPT_OPT	.\Sources\Chip_start\Header\MKL24Z4.h	1428;"	d
FTFA_FOPT_OPT	.\Sources\Chip_start\Header\MKL25Z4.h	1633;"	d
FTFA_FOPT_OPT	.\Sources\Chip_start\Header\MKL26Z4.h	1633;"	d
FTFA_FOPT_OPT	.\Sources\Chip_start\Header\MKL46Z4.h	1626;"	d
FTFA_FOPT_OPT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1426;"	d
FTFA_FOPT_OPT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1631;"	d
FTFA_FOPT_OPT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1631;"	d
FTFA_FOPT_OPT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1624;"	d
FTFA_FOPT_OPT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1427;"	d
FTFA_FOPT_OPT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1632;"	d
FTFA_FOPT_OPT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1632;"	d
FTFA_FOPT_OPT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1625;"	d
FTFA_FOPT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1360;"	d
FTFA_FOPT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1565;"	d
FTFA_FOPT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1565;"	d
FTFA_FOPT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1558;"	d
FTFA_FPROT0	.\Sources\Chip_start\Header\MKL24Z4.h	1536;"	d
FTFA_FPROT0	.\Sources\Chip_start\Header\MKL25Z4.h	1741;"	d
FTFA_FPROT0	.\Sources\Chip_start\Header\MKL26Z4.h	1741;"	d
FTFA_FPROT0	.\Sources\Chip_start\Header\MKL46Z4.h	1734;"	d
FTFA_FPROT0_PROT	.\Sources\Chip_start\Header\MKL24Z4.h	1492;"	d
FTFA_FPROT0_PROT	.\Sources\Chip_start\Header\MKL25Z4.h	1697;"	d
FTFA_FPROT0_PROT	.\Sources\Chip_start\Header\MKL26Z4.h	1697;"	d
FTFA_FPROT0_PROT	.\Sources\Chip_start\Header\MKL46Z4.h	1690;"	d
FTFA_FPROT0_PROT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1490;"	d
FTFA_FPROT0_PROT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1695;"	d
FTFA_FPROT0_PROT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1695;"	d
FTFA_FPROT0_PROT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1688;"	d
FTFA_FPROT0_PROT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1491;"	d
FTFA_FPROT0_PROT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1696;"	d
FTFA_FPROT0_PROT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1696;"	d
FTFA_FPROT0_PROT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1689;"	d
FTFA_FPROT0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1376;"	d
FTFA_FPROT0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1581;"	d
FTFA_FPROT0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1581;"	d
FTFA_FPROT0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1574;"	d
FTFA_FPROT1	.\Sources\Chip_start\Header\MKL24Z4.h	1535;"	d
FTFA_FPROT1	.\Sources\Chip_start\Header\MKL25Z4.h	1740;"	d
FTFA_FPROT1	.\Sources\Chip_start\Header\MKL26Z4.h	1740;"	d
FTFA_FPROT1	.\Sources\Chip_start\Header\MKL46Z4.h	1733;"	d
FTFA_FPROT1_PROT	.\Sources\Chip_start\Header\MKL24Z4.h	1488;"	d
FTFA_FPROT1_PROT	.\Sources\Chip_start\Header\MKL25Z4.h	1693;"	d
FTFA_FPROT1_PROT	.\Sources\Chip_start\Header\MKL26Z4.h	1693;"	d
FTFA_FPROT1_PROT	.\Sources\Chip_start\Header\MKL46Z4.h	1686;"	d
FTFA_FPROT1_PROT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1486;"	d
FTFA_FPROT1_PROT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1691;"	d
FTFA_FPROT1_PROT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1691;"	d
FTFA_FPROT1_PROT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1684;"	d
FTFA_FPROT1_PROT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1487;"	d
FTFA_FPROT1_PROT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1692;"	d
FTFA_FPROT1_PROT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1692;"	d
FTFA_FPROT1_PROT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1685;"	d
FTFA_FPROT1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1375;"	d
FTFA_FPROT1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1580;"	d
FTFA_FPROT1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1580;"	d
FTFA_FPROT1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1573;"	d
FTFA_FPROT2	.\Sources\Chip_start\Header\MKL24Z4.h	1534;"	d
FTFA_FPROT2	.\Sources\Chip_start\Header\MKL25Z4.h	1739;"	d
FTFA_FPROT2	.\Sources\Chip_start\Header\MKL26Z4.h	1739;"	d
FTFA_FPROT2	.\Sources\Chip_start\Header\MKL46Z4.h	1732;"	d
FTFA_FPROT2_PROT	.\Sources\Chip_start\Header\MKL24Z4.h	1484;"	d
FTFA_FPROT2_PROT	.\Sources\Chip_start\Header\MKL25Z4.h	1689;"	d
FTFA_FPROT2_PROT	.\Sources\Chip_start\Header\MKL26Z4.h	1689;"	d
FTFA_FPROT2_PROT	.\Sources\Chip_start\Header\MKL46Z4.h	1682;"	d
FTFA_FPROT2_PROT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1482;"	d
FTFA_FPROT2_PROT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1687;"	d
FTFA_FPROT2_PROT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1687;"	d
FTFA_FPROT2_PROT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1680;"	d
FTFA_FPROT2_PROT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1483;"	d
FTFA_FPROT2_PROT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1688;"	d
FTFA_FPROT2_PROT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1688;"	d
FTFA_FPROT2_PROT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1681;"	d
FTFA_FPROT2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1374;"	d
FTFA_FPROT2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1579;"	d
FTFA_FPROT2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1579;"	d
FTFA_FPROT2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1572;"	d
FTFA_FPROT3	.\Sources\Chip_start\Header\MKL24Z4.h	1533;"	d
FTFA_FPROT3	.\Sources\Chip_start\Header\MKL25Z4.h	1738;"	d
FTFA_FPROT3	.\Sources\Chip_start\Header\MKL26Z4.h	1738;"	d
FTFA_FPROT3	.\Sources\Chip_start\Header\MKL46Z4.h	1731;"	d
FTFA_FPROT3_PROT	.\Sources\Chip_start\Header\MKL24Z4.h	1480;"	d
FTFA_FPROT3_PROT	.\Sources\Chip_start\Header\MKL25Z4.h	1685;"	d
FTFA_FPROT3_PROT	.\Sources\Chip_start\Header\MKL26Z4.h	1685;"	d
FTFA_FPROT3_PROT	.\Sources\Chip_start\Header\MKL46Z4.h	1678;"	d
FTFA_FPROT3_PROT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1478;"	d
FTFA_FPROT3_PROT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1683;"	d
FTFA_FPROT3_PROT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1683;"	d
FTFA_FPROT3_PROT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1676;"	d
FTFA_FPROT3_PROT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1479;"	d
FTFA_FPROT3_PROT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1684;"	d
FTFA_FPROT3_PROT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1684;"	d
FTFA_FPROT3_PROT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1677;"	d
FTFA_FPROT3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1373;"	d
FTFA_FPROT3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1578;"	d
FTFA_FPROT3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1578;"	d
FTFA_FPROT3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1571;"	d
FTFA_FSEC	.\Sources\Chip_start\Header\MKL24Z4.h	1519;"	d
FTFA_FSEC	.\Sources\Chip_start\Header\MKL25Z4.h	1724;"	d
FTFA_FSEC	.\Sources\Chip_start\Header\MKL26Z4.h	1724;"	d
FTFA_FSEC	.\Sources\Chip_start\Header\MKL46Z4.h	1717;"	d
FTFA_FSEC_FSLACC	.\Sources\Chip_start\Header\MKL24Z4.h	1418;"	d
FTFA_FSEC_FSLACC	.\Sources\Chip_start\Header\MKL25Z4.h	1623;"	d
FTFA_FSEC_FSLACC	.\Sources\Chip_start\Header\MKL26Z4.h	1623;"	d
FTFA_FSEC_FSLACC	.\Sources\Chip_start\Header\MKL46Z4.h	1616;"	d
FTFA_FSEC_FSLACC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1416;"	d
FTFA_FSEC_FSLACC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1621;"	d
FTFA_FSEC_FSLACC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1621;"	d
FTFA_FSEC_FSLACC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1614;"	d
FTFA_FSEC_FSLACC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1417;"	d
FTFA_FSEC_FSLACC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1622;"	d
FTFA_FSEC_FSLACC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1622;"	d
FTFA_FSEC_FSLACC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1615;"	d
FTFA_FSEC_KEYEN	.\Sources\Chip_start\Header\MKL24Z4.h	1424;"	d
FTFA_FSEC_KEYEN	.\Sources\Chip_start\Header\MKL25Z4.h	1629;"	d
FTFA_FSEC_KEYEN	.\Sources\Chip_start\Header\MKL26Z4.h	1629;"	d
FTFA_FSEC_KEYEN	.\Sources\Chip_start\Header\MKL46Z4.h	1622;"	d
FTFA_FSEC_KEYEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1422;"	d
FTFA_FSEC_KEYEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1627;"	d
FTFA_FSEC_KEYEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1627;"	d
FTFA_FSEC_KEYEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1620;"	d
FTFA_FSEC_KEYEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1423;"	d
FTFA_FSEC_KEYEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1628;"	d
FTFA_FSEC_KEYEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1628;"	d
FTFA_FSEC_KEYEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1621;"	d
FTFA_FSEC_MEEN	.\Sources\Chip_start\Header\MKL24Z4.h	1421;"	d
FTFA_FSEC_MEEN	.\Sources\Chip_start\Header\MKL25Z4.h	1626;"	d
FTFA_FSEC_MEEN	.\Sources\Chip_start\Header\MKL26Z4.h	1626;"	d
FTFA_FSEC_MEEN	.\Sources\Chip_start\Header\MKL46Z4.h	1619;"	d
FTFA_FSEC_MEEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1419;"	d
FTFA_FSEC_MEEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1624;"	d
FTFA_FSEC_MEEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1624;"	d
FTFA_FSEC_MEEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1617;"	d
FTFA_FSEC_MEEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1420;"	d
FTFA_FSEC_MEEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1625;"	d
FTFA_FSEC_MEEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1625;"	d
FTFA_FSEC_MEEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1618;"	d
FTFA_FSEC_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1359;"	d
FTFA_FSEC_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1564;"	d
FTFA_FSEC_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1564;"	d
FTFA_FSEC_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1557;"	d
FTFA_FSEC_SEC	.\Sources\Chip_start\Header\MKL24Z4.h	1415;"	d
FTFA_FSEC_SEC	.\Sources\Chip_start\Header\MKL25Z4.h	1620;"	d
FTFA_FSEC_SEC	.\Sources\Chip_start\Header\MKL26Z4.h	1620;"	d
FTFA_FSEC_SEC	.\Sources\Chip_start\Header\MKL46Z4.h	1613;"	d
FTFA_FSEC_SEC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1413;"	d
FTFA_FSEC_SEC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1618;"	d
FTFA_FSEC_SEC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1618;"	d
FTFA_FSEC_SEC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1611;"	d
FTFA_FSEC_SEC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1414;"	d
FTFA_FSEC_SEC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1619;"	d
FTFA_FSEC_SEC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1619;"	d
FTFA_FSEC_SEC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1612;"	d
FTFA_FSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	1517;"	d
FTFA_FSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	1722;"	d
FTFA_FSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	1722;"	d
FTFA_FSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	1715;"	d
FTFA_FSTAT_ACCERR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1397;"	d
FTFA_FSTAT_ACCERR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1602;"	d
FTFA_FSTAT_ACCERR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1602;"	d
FTFA_FSTAT_ACCERR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1595;"	d
FTFA_FSTAT_ACCERR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1398;"	d
FTFA_FSTAT_ACCERR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1603;"	d
FTFA_FSTAT_ACCERR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1603;"	d
FTFA_FSTAT_ACCERR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1596;"	d
FTFA_FSTAT_CCIF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1401;"	d
FTFA_FSTAT_CCIF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1606;"	d
FTFA_FSTAT_CCIF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1606;"	d
FTFA_FSTAT_CCIF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1599;"	d
FTFA_FSTAT_CCIF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1402;"	d
FTFA_FSTAT_CCIF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1607;"	d
FTFA_FSTAT_CCIF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1607;"	d
FTFA_FSTAT_CCIF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1600;"	d
FTFA_FSTAT_FPVIOL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1395;"	d
FTFA_FSTAT_FPVIOL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1600;"	d
FTFA_FSTAT_FPVIOL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1600;"	d
FTFA_FSTAT_FPVIOL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1593;"	d
FTFA_FSTAT_FPVIOL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1396;"	d
FTFA_FSTAT_FPVIOL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1601;"	d
FTFA_FSTAT_FPVIOL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1601;"	d
FTFA_FSTAT_FPVIOL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1594;"	d
FTFA_FSTAT_MGSTAT0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1393;"	d
FTFA_FSTAT_MGSTAT0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1598;"	d
FTFA_FSTAT_MGSTAT0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1598;"	d
FTFA_FSTAT_MGSTAT0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1591;"	d
FTFA_FSTAT_MGSTAT0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1394;"	d
FTFA_FSTAT_MGSTAT0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1599;"	d
FTFA_FSTAT_MGSTAT0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1599;"	d
FTFA_FSTAT_MGSTAT0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1592;"	d
FTFA_FSTAT_RDCOLERR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1399;"	d
FTFA_FSTAT_RDCOLERR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1604;"	d
FTFA_FSTAT_RDCOLERR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1604;"	d
FTFA_FSTAT_RDCOLERR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1597;"	d
FTFA_FSTAT_RDCOLERR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1400;"	d
FTFA_FSTAT_RDCOLERR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1605;"	d
FTFA_FSTAT_RDCOLERR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1605;"	d
FTFA_FSTAT_RDCOLERR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1598;"	d
FTFA_FSTAT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1357;"	d
FTFA_FSTAT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1562;"	d
FTFA_FSTAT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1562;"	d
FTFA_FSTAT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1555;"	d
FTFA_FlashConfig_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	3188;"	d
FTFA_FlashConfig_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	3393;"	d
FTFA_FlashConfig_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	3703;"	d
FTFA_FlashConfig_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	5180;"	d
FTFA_IRQn	.\Sources\Chip_start\vectors.h	/^    FTFA_IRQn                    = 5,                \/**< FTFA command complete\/read collision interrupt *\/$/;"	e	enum:IRQn
FTFA_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct FTFA_MemMap$/;"	s
FTFA_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct FTFA_MemMap$/;"	s
FTFA_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct FTFA_MemMap$/;"	s
FTFA_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct FTFA_MemMap$/;"	s
FTFA_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *FTFA_MemMapPtr;$/;"	t
FTFA_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *FTFA_MemMapPtr;$/;"	t
FTFA_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *FTFA_MemMapPtr;$/;"	t
FTFA_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *FTFA_MemMapPtr;$/;"	t
FUNCTION	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t FUNCTION;                               \/**< Function Register 0..Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon166
FUNCTION	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t FUNCTION;                               \/**< Function Register 0..Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon177
FUNCTION	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t FUNCTION;                               \/**< Function Register 0..Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon188
FUNCTION	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t FUNCTION;                               \/**< Function Register 0..Function Register 1, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon199
FUNCTION0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon107
FUNCTION0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon125
FUNCTION0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon157
FUNCTION1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon107
FUNCTION1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon125
FUNCTION1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon157
FUNCTION2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon107
FUNCTION2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon125
FUNCTION2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon157
FUNCTION3	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon107
FUNCTION3	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon125
FUNCTION3	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon157
Far_Direct	.\Sources\Application\parameter.h	/^    float Far_Direct;     \/\/ccd$/;"	m	struct:_SWITCH_PARA
Flash_Check	.\Sources\Chip_driver\FTFA\ftfa.c	/^RAMFUNC inline int Flash_Check(void)$/;"	f
Flash_Erase	.\Sources\Chip_driver\FTFA\ftfa.c	/^RAMFUNC int Flash_Erase(unsigned short Sector)$/;"	f
Flash_Init	.\Sources\Chip_driver\FTFA\ftfa.c	/^RAMFUNC int Flash_Init(void)$/;"	f
Flash_Read	.\Sources\Chip_driver\FTFA\ftfa.h	111;"	d
Flash_Write	.\Sources\Chip_driver\FTFA\ftfa.c	/^RAMFUNC int Flash_Write(unsigned short Sector, unsigned short Offset,$/;"	f
Flash_WriteBuf	.\Sources\Chip_driver\FTFA\ftfa.c	/^RAMFUNC int Flash_WriteBuf(unsigned short Sector, unsigned short Offset,$/;"	f
Font6x8	.\Sources\Board_driver\SSD130x\font.h	/^static const unsigned char Font6x8[][6] =$/;"	v
Font8x16	.\Sources\Board_driver\SSD130x\font.h	/^static const unsigned char Font8x16[] =$/;"	v
GCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t GCR;                                    \/**< LCD General Control Register, offset: 0x0 *\/$/;"	m	struct:LCD_MemMap
GE	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t GE: 4;                      \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon74::__anon75
GE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t GE: 4;                      \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon85::__anon86
GE	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t GE: 4;                      \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon97::__anon98
GE	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t GE: 4;                      \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon115::__anon116
GE	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t GE: 4;                      \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon134::__anon135
GE	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t GE: 4;                      \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon147::__anon148
GENCS	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t GENCS;                                  \/**< TSI General Control and Status Register, offset: 0x0 *\/$/;"	m	struct:TSI_MemMap
GENCS	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t GENCS;                                  \/**< TSI General Control and Status Register, offset: 0x0 *\/$/;"	m	struct:TSI_MemMap
GENCS	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t GENCS;                                  \/**< TSI General Control and Status Register, offset: 0x0 *\/$/;"	m	struct:TSI_MemMap
GPCHR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t GPCHR;                                  \/**< Global Pin Control High Register, offset: 0x84 *\/$/;"	m	struct:PORT_MemMap
GPCHR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t GPCHR;                                  \/**< Global Pin Control High Register, offset: 0x84 *\/$/;"	m	struct:PORT_MemMap
GPCHR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t GPCHR;                                  \/**< Global Pin Control High Register, offset: 0x84 *\/$/;"	m	struct:PORT_MemMap
GPCHR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t GPCHR;                                  \/**< Global Pin Control High Register, offset: 0x84 *\/$/;"	m	struct:PORT_MemMap
GPCLR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t GPCLR;                                  \/**< Global Pin Control Low Register, offset: 0x80 *\/$/;"	m	struct:PORT_MemMap
GPCLR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t GPCLR;                                  \/**< Global Pin Control Low Register, offset: 0x80 *\/$/;"	m	struct:PORT_MemMap
GPCLR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t GPCLR;                                  \/**< Global Pin Control Low Register, offset: 0x80 *\/$/;"	m	struct:PORT_MemMap
GPCLR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t GPCLR;                                  \/**< Global Pin Control Low Register, offset: 0x80 *\/$/;"	m	struct:PORT_MemMap
GPIOA	.\Sources\Chip_driver\GPIO\gpio.h	/^    GPIOA = 0,$/;"	e	enum:_GPIO_x_
GPIOA_PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	1658;"	d
GPIOA_PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	1863;"	d
GPIOA_PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	1863;"	d
GPIOA_PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	1856;"	d
GPIOA_PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	1661;"	d
GPIOA_PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	1866;"	d
GPIOA_PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	1866;"	d
GPIOA_PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	1859;"	d
GPIOA_PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	1660;"	d
GPIOA_PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	1865;"	d
GPIOA_PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	1865;"	d
GPIOA_PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	1858;"	d
GPIOA_PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	1656;"	d
GPIOA_PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	1861;"	d
GPIOA_PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	1861;"	d
GPIOA_PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	1854;"	d
GPIOA_PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	1657;"	d
GPIOA_PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	1862;"	d
GPIOA_PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	1862;"	d
GPIOA_PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	1855;"	d
GPIOA_PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	1659;"	d
GPIOA_PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	1864;"	d
GPIOA_PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	1864;"	d
GPIOA_PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	1857;"	d
GPIOB	.\Sources\Chip_driver\GPIO\gpio.h	/^    GPIOB = 1,$/;"	e	enum:_GPIO_x_
GPIOB_PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	1665;"	d
GPIOB_PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	1870;"	d
GPIOB_PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	1870;"	d
GPIOB_PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	1863;"	d
GPIOB_PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	1668;"	d
GPIOB_PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	1873;"	d
GPIOB_PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	1873;"	d
GPIOB_PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	1866;"	d
GPIOB_PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	1667;"	d
GPIOB_PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	1872;"	d
GPIOB_PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	1872;"	d
GPIOB_PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	1865;"	d
GPIOB_PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	1663;"	d
GPIOB_PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	1868;"	d
GPIOB_PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	1868;"	d
GPIOB_PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	1861;"	d
GPIOB_PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	1664;"	d
GPIOB_PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	1869;"	d
GPIOB_PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	1869;"	d
GPIOB_PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	1862;"	d
GPIOB_PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	1666;"	d
GPIOB_PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	1871;"	d
GPIOB_PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	1871;"	d
GPIOB_PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	1864;"	d
GPIOC	.\Sources\Chip_driver\GPIO\gpio.h	/^    GPIOC = 2,$/;"	e	enum:_GPIO_x_
GPIOC_PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	1672;"	d
GPIOC_PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	1877;"	d
GPIOC_PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	1877;"	d
GPIOC_PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	1870;"	d
GPIOC_PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	1675;"	d
GPIOC_PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	1880;"	d
GPIOC_PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	1880;"	d
GPIOC_PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	1873;"	d
GPIOC_PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	1674;"	d
GPIOC_PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	1879;"	d
GPIOC_PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	1879;"	d
GPIOC_PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	1872;"	d
GPIOC_PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	1670;"	d
GPIOC_PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	1875;"	d
GPIOC_PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	1875;"	d
GPIOC_PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	1868;"	d
GPIOC_PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	1671;"	d
GPIOC_PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	1876;"	d
GPIOC_PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	1876;"	d
GPIOC_PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	1869;"	d
GPIOC_PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	1673;"	d
GPIOC_PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	1878;"	d
GPIOC_PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	1878;"	d
GPIOC_PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	1871;"	d
GPIOD	.\Sources\Chip_driver\GPIO\gpio.h	/^    GPIOD = 3,$/;"	e	enum:_GPIO_x_
GPIOD_PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	1679;"	d
GPIOD_PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	1884;"	d
GPIOD_PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	1884;"	d
GPIOD_PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	1877;"	d
GPIOD_PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	1682;"	d
GPIOD_PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	1887;"	d
GPIOD_PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	1887;"	d
GPIOD_PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	1880;"	d
GPIOD_PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	1681;"	d
GPIOD_PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	1886;"	d
GPIOD_PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	1886;"	d
GPIOD_PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	1879;"	d
GPIOD_PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	1677;"	d
GPIOD_PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	1882;"	d
GPIOD_PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	1882;"	d
GPIOD_PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	1875;"	d
GPIOD_PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	1678;"	d
GPIOD_PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	1883;"	d
GPIOD_PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	1883;"	d
GPIOD_PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	1876;"	d
GPIOD_PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	1680;"	d
GPIOD_PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	1885;"	d
GPIOD_PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	1885;"	d
GPIOD_PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	1878;"	d
GPIOE	.\Sources\Chip_driver\GPIO\gpio.h	/^    GPIOE = 4,$/;"	e	enum:_GPIO_x_
GPIOE_PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	1686;"	d
GPIOE_PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	1891;"	d
GPIOE_PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	1891;"	d
GPIOE_PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	1884;"	d
GPIOE_PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	1689;"	d
GPIOE_PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	1894;"	d
GPIOE_PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	1894;"	d
GPIOE_PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	1887;"	d
GPIOE_PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	1688;"	d
GPIOE_PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	1893;"	d
GPIOE_PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	1893;"	d
GPIOE_PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	1886;"	d
GPIOE_PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	1684;"	d
GPIOE_PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	1889;"	d
GPIOE_PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	1889;"	d
GPIOE_PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	1882;"	d
GPIOE_PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	1685;"	d
GPIOE_PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	1890;"	d
GPIOE_PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	1890;"	d
GPIOE_PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	1883;"	d
GPIOE_PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	1687;"	d
GPIOE_PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	1892;"	d
GPIOE_PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	1892;"	d
GPIOE_PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	1885;"	d
GPIO_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	1642;"	d
GPIO_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	1847;"	d
GPIO_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	1847;"	d
GPIO_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	1840;"	d
GPIO_Dir	.\Sources\Chip_driver\GPIO\gpio.h	/^    GPIO_Dir_TypeDef    GPIO_Dir[PIN_INIT_NUMS];$/;"	m	struct:_GPIO_Struct_
GPIO_Dir_TypeDef	.\Sources\Chip_driver\GPIO\gpio.h	/^} GPIO_Dir_TypeDef;$/;"	t	typeref:enum:_GPIO_Dir_
GPIO_High	.\Sources\Chip_driver\GPIO\gpio.h	/^    GPIO_High   =   1,$/;"	e	enum:_GPIO_Out_
GPIO_Init	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Init(GPIO_Struct_TypeDef *GPIO_Struct)$/;"	f
GPIO_Low	.\Sources\Chip_driver\GPIO\gpio.h	/^    GPIO_Low    =   0,$/;"	e	enum:_GPIO_Out_
GPIO_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct GPIO_MemMap$/;"	s
GPIO_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct GPIO_MemMap$/;"	s
GPIO_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct GPIO_MemMap$/;"	s
GPIO_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct GPIO_MemMap$/;"	s
GPIO_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *GPIO_MemMapPtr;$/;"	t
GPIO_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *GPIO_MemMapPtr;$/;"	t
GPIO_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *GPIO_MemMapPtr;$/;"	t
GPIO_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *GPIO_MemMapPtr;$/;"	t
GPIO_Mode	.\Sources\Chip_driver\GPIO\gpio.h	/^    PORT_Mode_TypeDef   GPIO_Mode[PIN_INIT_NUMS];$/;"	m	struct:_GPIO_Struct_
GPIO_Out	.\Sources\Chip_driver\GPIO\gpio.h	/^    GPIO_Out_TypeDef    GPIO_Out[PIN_INIT_NUMS];$/;"	m	struct:_GPIO_Struct_
GPIO_Out_TypeDef	.\Sources\Chip_driver\GPIO\gpio.h	/^} GPIO_Out_TypeDef;$/;"	t	typeref:enum:_GPIO_Out_
GPIO_PCOR_PTCO	.\Sources\Chip_start\Header\MKL24Z4.h	1611;"	d
GPIO_PCOR_PTCO	.\Sources\Chip_start\Header\MKL25Z4.h	1816;"	d
GPIO_PCOR_PTCO	.\Sources\Chip_start\Header\MKL26Z4.h	1816;"	d
GPIO_PCOR_PTCO	.\Sources\Chip_start\Header\MKL46Z4.h	1809;"	d
GPIO_PCOR_PTCO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1609;"	d
GPIO_PCOR_PTCO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1814;"	d
GPIO_PCOR_PTCO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1814;"	d
GPIO_PCOR_PTCO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1807;"	d
GPIO_PCOR_PTCO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1610;"	d
GPIO_PCOR_PTCO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1815;"	d
GPIO_PCOR_PTCO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1815;"	d
GPIO_PCOR_PTCO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1808;"	d
GPIO_PCOR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1581;"	d
GPIO_PCOR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1786;"	d
GPIO_PCOR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1786;"	d
GPIO_PCOR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1779;"	d
GPIO_PDDR_PDD	.\Sources\Chip_start\Header\MKL24Z4.h	1623;"	d
GPIO_PDDR_PDD	.\Sources\Chip_start\Header\MKL25Z4.h	1828;"	d
GPIO_PDDR_PDD	.\Sources\Chip_start\Header\MKL26Z4.h	1828;"	d
GPIO_PDDR_PDD	.\Sources\Chip_start\Header\MKL46Z4.h	1821;"	d
GPIO_PDDR_PDD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1621;"	d
GPIO_PDDR_PDD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1826;"	d
GPIO_PDDR_PDD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1826;"	d
GPIO_PDDR_PDD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1819;"	d
GPIO_PDDR_PDD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1622;"	d
GPIO_PDDR_PDD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1827;"	d
GPIO_PDDR_PDD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1827;"	d
GPIO_PDDR_PDD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1820;"	d
GPIO_PDDR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1584;"	d
GPIO_PDDR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1789;"	d
GPIO_PDDR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1789;"	d
GPIO_PDDR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1782;"	d
GPIO_PDIR_PDI	.\Sources\Chip_start\Header\MKL24Z4.h	1619;"	d
GPIO_PDIR_PDI	.\Sources\Chip_start\Header\MKL25Z4.h	1824;"	d
GPIO_PDIR_PDI	.\Sources\Chip_start\Header\MKL26Z4.h	1824;"	d
GPIO_PDIR_PDI	.\Sources\Chip_start\Header\MKL46Z4.h	1817;"	d
GPIO_PDIR_PDI_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1617;"	d
GPIO_PDIR_PDI_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1822;"	d
GPIO_PDIR_PDI_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1822;"	d
GPIO_PDIR_PDI_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1815;"	d
GPIO_PDIR_PDI_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1618;"	d
GPIO_PDIR_PDI_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1823;"	d
GPIO_PDIR_PDI_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1823;"	d
GPIO_PDIR_PDI_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1816;"	d
GPIO_PDIR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1583;"	d
GPIO_PDIR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1788;"	d
GPIO_PDIR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1788;"	d
GPIO_PDIR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1781;"	d
GPIO_PDOR_PDO	.\Sources\Chip_start\Header\MKL24Z4.h	1603;"	d
GPIO_PDOR_PDO	.\Sources\Chip_start\Header\MKL25Z4.h	1808;"	d
GPIO_PDOR_PDO	.\Sources\Chip_start\Header\MKL26Z4.h	1808;"	d
GPIO_PDOR_PDO	.\Sources\Chip_start\Header\MKL46Z4.h	1801;"	d
GPIO_PDOR_PDO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1601;"	d
GPIO_PDOR_PDO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1806;"	d
GPIO_PDOR_PDO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1806;"	d
GPIO_PDOR_PDO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1799;"	d
GPIO_PDOR_PDO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1602;"	d
GPIO_PDOR_PDO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1807;"	d
GPIO_PDOR_PDO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1807;"	d
GPIO_PDOR_PDO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1800;"	d
GPIO_PDOR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1579;"	d
GPIO_PDOR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1784;"	d
GPIO_PDOR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1784;"	d
GPIO_PDOR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1777;"	d
GPIO_PSOR_PTSO	.\Sources\Chip_start\Header\MKL24Z4.h	1607;"	d
GPIO_PSOR_PTSO	.\Sources\Chip_start\Header\MKL25Z4.h	1812;"	d
GPIO_PSOR_PTSO	.\Sources\Chip_start\Header\MKL26Z4.h	1812;"	d
GPIO_PSOR_PTSO	.\Sources\Chip_start\Header\MKL46Z4.h	1805;"	d
GPIO_PSOR_PTSO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1605;"	d
GPIO_PSOR_PTSO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1810;"	d
GPIO_PSOR_PTSO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1810;"	d
GPIO_PSOR_PTSO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1803;"	d
GPIO_PSOR_PTSO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1606;"	d
GPIO_PSOR_PTSO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1811;"	d
GPIO_PSOR_PTSO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1811;"	d
GPIO_PSOR_PTSO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1804;"	d
GPIO_PSOR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1580;"	d
GPIO_PSOR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1785;"	d
GPIO_PSOR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1785;"	d
GPIO_PSOR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1778;"	d
GPIO_PTOR_PTTO	.\Sources\Chip_start\Header\MKL24Z4.h	1615;"	d
GPIO_PTOR_PTTO	.\Sources\Chip_start\Header\MKL25Z4.h	1820;"	d
GPIO_PTOR_PTTO	.\Sources\Chip_start\Header\MKL26Z4.h	1820;"	d
GPIO_PTOR_PTTO	.\Sources\Chip_start\Header\MKL46Z4.h	1813;"	d
GPIO_PTOR_PTTO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1613;"	d
GPIO_PTOR_PTTO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1818;"	d
GPIO_PTOR_PTTO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1818;"	d
GPIO_PTOR_PTTO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1811;"	d
GPIO_PTOR_PTTO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1614;"	d
GPIO_PTOR_PTTO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1819;"	d
GPIO_PTOR_PTTO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1819;"	d
GPIO_PTOR_PTTO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1812;"	d
GPIO_PTOR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1582;"	d
GPIO_PTOR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1787;"	d
GPIO_PTOR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1787;"	d
GPIO_PTOR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1780;"	d
GPIO_Pin	.\Sources\Chip_driver\GPIO\gpio.h	/^    PORT_Pin_TypeDef    GPIO_Pin[PIN_INIT_NUMS];$/;"	m	struct:_GPIO_Struct_
GPIO_Pin_Clr	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Pin_Clr(PORT_Pin_TypeDef *GPIO_Pin)$/;"	f
GPIO_Pin_Dir_In	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Pin_Dir_In(PORT_Pin_TypeDef *GPIO_Pin)$/;"	f
GPIO_Pin_Dir_Out	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Pin_Dir_Out(PORT_Pin_TypeDef *GPIO_Pin)$/;"	f
GPIO_Pin_Get	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Pin_Get(PORT_Pin_TypeDef *GPIO_Pin, unsigned long *inReg)$/;"	f
GPIO_Pin_Init	.\Sources\Chip_driver\GPIO\gpio.c	/^inline void GPIO_Pin_Init(PORT_Pin_TypeDef gpio_pin,$/;"	f
GPIO_Pin_Out	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Pin_Out(PORT_Pin_TypeDef *GPIO_Pin, GPIO_Out_TypeDef *GPIO_Out)$/;"	f
GPIO_Pin_OutReg	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Pin_OutReg(PORT_Pin_TypeDef *GPIO_Pin, unsigned long outReg)$/;"	f
GPIO_Pin_Read	.\Sources\Chip_driver\GPIO\gpio.c	/^inline unsigned long GPIO_Pin_Read(PORT_Pin_TypeDef *GPIO_Pin)$/;"	f
GPIO_Pin_Set	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Pin_Set(PORT_Pin_TypeDef *GPIO_Pin)$/;"	f
GPIO_Pin_Toggle	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Pin_Toggle(PORT_Pin_TypeDef *GPIO_Pin)$/;"	f
GPIO_Struct_Clr	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Struct_Clr(GPIO_Struct_TypeDef *GPIO_Struct)$/;"	f
GPIO_Struct_Dir_In	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Struct_Dir_In(GPIO_Struct_TypeDef *GPIO_Struct)$/;"	f
GPIO_Struct_Dir_Out	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Struct_Dir_Out(GPIO_Struct_TypeDef *GPIO_Struct)$/;"	f
GPIO_Struct_Get	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Struct_Get(GPIO_Struct_TypeDef *GPIO_Struct, unsigned long *inReg)$/;"	f
GPIO_Struct_Init	.\Sources\Chip_driver\GPIO\gpio.c	/^int GPIO_Struct_Init(GPIO_Struct_TypeDef *GPIO_Struct)$/;"	f
GPIO_Struct_Out	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Struct_Out(GPIO_Struct_TypeDef *GPIO_Struct, GPIO_Out_TypeDef *GPIO_Out)$/;"	f
GPIO_Struct_OutReg	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Struct_OutReg(GPIO_Struct_TypeDef *GPIO_Struct, unsigned long outReg)$/;"	f
GPIO_Struct_Read	.\Sources\Chip_driver\GPIO\gpio.c	/^inline unsigned long GPIO_Struct_Read(GPIO_Struct_TypeDef *GPIO_Struct)$/;"	f
GPIO_Struct_Set	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Struct_Set(GPIO_Struct_TypeDef *GPIO_Struct)$/;"	f
GPIO_Struct_Toggle	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_Struct_Toggle(GPIO_Struct_TypeDef *GPIO_Struct)$/;"	f
GPIO_Struct_TypeDef	.\Sources\Chip_driver\GPIO\gpio.h	/^} GPIO_Struct_TypeDef;$/;"	t	typeref:struct:_GPIO_Struct_
GPIO_bit_Clr	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_bit_Clr(PORT_Pin_TypeDef gpio_pin)$/;"	f
GPIO_bit_Dir_In	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_bit_Dir_In(PORT_Pin_TypeDef gpio_pin)$/;"	f
GPIO_bit_Dir_Out	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_bit_Dir_Out(PORT_Pin_TypeDef gpio_pin)$/;"	f
GPIO_bit_Get	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_bit_Get(PORT_Pin_TypeDef gpio_pin, unsigned long *inReg)$/;"	f
GPIO_bit_Init	.\Sources\Chip_driver\GPIO\gpio.c	/^inline void GPIO_bit_Init(PORT_Pin_TypeDef gpio_pin,$/;"	f
GPIO_bit_Out	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_bit_Out(PORT_Pin_TypeDef gpio_pin, GPIO_Out_TypeDef gpio_out)$/;"	f
GPIO_bit_OutReg	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_bit_OutReg(PORT_Pin_TypeDef gpio_pin, unsigned long outReg)$/;"	f
GPIO_bit_Read	.\Sources\Chip_driver\GPIO\gpio.c	/^inline unsigned long GPIO_bit_Read(PORT_Pin_TypeDef gpio_pin)$/;"	f
GPIO_bit_Set	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_bit_Set(PORT_Pin_TypeDef gpio_pin)$/;"	f
GPIO_bit_Toggle	.\Sources\Chip_driver\GPIO\gpio.c	/^inline int GPIO_bit_Toggle(PORT_Pin_TypeDef gpio_pin)$/;"	f
GPIO_x_TypeDef	.\Sources\Chip_driver\GPIO\gpio.h	/^} GPIO_x_TypeDef;$/;"	t	typeref:enum:_GPIO_x_
GPIOx	.\Sources\Chip_driver\GPIO\gpio.c	/^volatile struct GPIO_MemMap *GPIOx[] = GPIO_BASE_PTRS;$/;"	v	typeref:struct:GPIO_MemMap
GTime	.\Sources\Application\Control\pit_control.c	/^GTime_TypeDef GTime = {0, 0, 0, 0};$/;"	v
GTime_TypeDef	.\Sources\Application\Control\pit_control.h	/^} GTime_TypeDef;$/;"	t	typeref:struct:_GTime_
H	.\Sources\Chip_driver\GPIO\gpio.h	/^    H = High,$/;"	e	enum:_GPIO_Out_
HFSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon102
HFSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon120
HFSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon152
HW_AVGS_16	.\Sources\Chip_driver\ADC\adc.h	/^    HW_AVGS_16 = ADC_AVGSEN_RE(1) | ADC_HW_AVGS_RE(3),$/;"	e	enum:_ADC_Average_
HW_AVGS_32	.\Sources\Chip_driver\ADC\adc.h	/^    HW_AVGS_32 = ADC_AVGSEN_RE(1) | ADC_HW_AVGS_RE(4),$/;"	e	enum:_ADC_Average_
HW_AVGS_4	.\Sources\Chip_driver\ADC\adc.h	/^    HW_AVGS_4  = ADC_AVGSEN_RE(1) | ADC_HW_AVGS_RE(1),$/;"	e	enum:_ADC_Average_
HW_AVGS_8	.\Sources\Chip_driver\ADC\adc.h	/^    HW_AVGS_8  = ADC_AVGSEN_RE(1) | ADC_HW_AVGS_RE(2),$/;"	e	enum:_ADC_Average_
HW_AVGS_NO	.\Sources\Chip_driver\ADC\adc.h	/^    HW_AVGS_NO = ADC_AVGSEN_RE(0),$/;"	e	enum:_ADC_Average_
HardFault_IRQn	.\Sources\Chip_start\vectors.h	/^    HardFault_IRQn               = -13,              \/**< Cortex-M0 SV Hard Fault Interrupt *\/$/;"	e	enum:IRQn
High	.\Sources\Chip_driver\GPIO\gpio.h	/^    High = GPIO_High,$/;"	e	enum:_GPIO_Out_
I2C0	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C0 = 0,$/;"	e	enum:_I2C_x_
I2C0_A1	.\Sources\Chip_start\Header\MKL24Z4.h	1897;"	d
I2C0_A1	.\Sources\Chip_start\Header\MKL25Z4.h	2102;"	d
I2C0_A1	.\Sources\Chip_start\Header\MKL26Z4.h	2102;"	d
I2C0_A1	.\Sources\Chip_start\Header\MKL46Z4.h	2095;"	d
I2C0_A2	.\Sources\Chip_start\Header\MKL24Z4.h	1906;"	d
I2C0_A2	.\Sources\Chip_start\Header\MKL25Z4.h	2111;"	d
I2C0_A2	.\Sources\Chip_start\Header\MKL26Z4.h	2111;"	d
I2C0_A2	.\Sources\Chip_start\Header\MKL46Z4.h	2104;"	d
I2C0_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1879;"	d
I2C0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	2084;"	d
I2C0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	2084;"	d
I2C0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	2077;"	d
I2C0_C1	.\Sources\Chip_start\Header\MKL24Z4.h	1899;"	d
I2C0_C1	.\Sources\Chip_start\Header\MKL25Z4.h	2104;"	d
I2C0_C1	.\Sources\Chip_start\Header\MKL26Z4.h	2104;"	d
I2C0_C1	.\Sources\Chip_start\Header\MKL46Z4.h	2097;"	d
I2C0_C2	.\Sources\Chip_start\Header\MKL24Z4.h	1902;"	d
I2C0_C2	.\Sources\Chip_start\Header\MKL25Z4.h	2107;"	d
I2C0_C2	.\Sources\Chip_start\Header\MKL26Z4.h	2107;"	d
I2C0_C2	.\Sources\Chip_start\Header\MKL46Z4.h	2100;"	d
I2C0_D	.\Sources\Chip_start\Header\MKL24Z4.h	1901;"	d
I2C0_D	.\Sources\Chip_start\Header\MKL25Z4.h	2106;"	d
I2C0_D	.\Sources\Chip_start\Header\MKL26Z4.h	2106;"	d
I2C0_D	.\Sources\Chip_start\Header\MKL46Z4.h	2099;"	d
I2C0_F	.\Sources\Chip_start\Header\MKL24Z4.h	1898;"	d
I2C0_F	.\Sources\Chip_start\Header\MKL25Z4.h	2103;"	d
I2C0_F	.\Sources\Chip_start\Header\MKL26Z4.h	2103;"	d
I2C0_F	.\Sources\Chip_start\Header\MKL46Z4.h	2096;"	d
I2C0_FLT	.\Sources\Chip_start\Header\MKL24Z4.h	1903;"	d
I2C0_FLT	.\Sources\Chip_start\Header\MKL25Z4.h	2108;"	d
I2C0_FLT	.\Sources\Chip_start\Header\MKL26Z4.h	2108;"	d
I2C0_FLT	.\Sources\Chip_start\Header\MKL46Z4.h	2101;"	d
I2C0_IRQn	.\Sources\Chip_start\vectors.h	/^    I2C0_IRQn                    = 8,                \/**< I2C0 interrupt *\/$/;"	e	enum:IRQn
I2C0_PTB0_PTB1	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C0_PTB0_PTB1   = ( I2C_x_RE(I2C0) | I2C_SCL_RE(PTB0)  | I2C_SDA_RE(PTB1)  ),$/;"	e	enum:_I2Cx_PT_
I2C0_PTB2_PTB3	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C0_PTB2_PTB3   = ( I2C_x_RE(I2C0) | I2C_SCL_RE(PTB2)  | I2C_SDA_RE(PTB3)  ),$/;"	e	enum:_I2Cx_PT_
I2C0_PTC8_PTC9	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C0_PTC8_PTC9   = ( I2C_x_RE(I2C0) | I2C_SCL_RE(PTC8)  | I2C_SDA_RE(PTC9)  ),$/;"	e	enum:_I2Cx_PT_
I2C0_PTE19_PTE18	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C0_PTE19_PTE18 = ( I2C_x_RE(I2C0) | I2C_SCL_RE(PTE19) | I2C_SDA_RE(PTE18) ),$/;"	e	enum:_I2Cx_PT_
I2C0_PTE24_PTE25	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C0_PTE24_PTE25 = ( I2C_x_RE(I2C0) | I2C_SCL_RE(PTE24) | I2C_SDA_RE(PTE25) ),$/;"	e	enum:_I2Cx_PT_
I2C0_RA	.\Sources\Chip_start\Header\MKL24Z4.h	1904;"	d
I2C0_RA	.\Sources\Chip_start\Header\MKL25Z4.h	2109;"	d
I2C0_RA	.\Sources\Chip_start\Header\MKL26Z4.h	2109;"	d
I2C0_RA	.\Sources\Chip_start\Header\MKL46Z4.h	2102;"	d
I2C0_S	.\Sources\Chip_start\Header\MKL24Z4.h	1900;"	d
I2C0_S	.\Sources\Chip_start\Header\MKL25Z4.h	2105;"	d
I2C0_S	.\Sources\Chip_start\Header\MKL26Z4.h	2105;"	d
I2C0_S	.\Sources\Chip_start\Header\MKL46Z4.h	2098;"	d
I2C0_SCL_SDA	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C0_SCL_SDA = I2C0_PTE24_PTE25,$/;"	e	enum:_I2Cx_PT_
I2C0_SLTH	.\Sources\Chip_start\Header\MKL24Z4.h	1907;"	d
I2C0_SLTH	.\Sources\Chip_start\Header\MKL25Z4.h	2112;"	d
I2C0_SLTH	.\Sources\Chip_start\Header\MKL26Z4.h	2112;"	d
I2C0_SLTH	.\Sources\Chip_start\Header\MKL46Z4.h	2105;"	d
I2C0_SLTL	.\Sources\Chip_start\Header\MKL24Z4.h	1908;"	d
I2C0_SLTL	.\Sources\Chip_start\Header\MKL25Z4.h	2113;"	d
I2C0_SLTL	.\Sources\Chip_start\Header\MKL26Z4.h	2113;"	d
I2C0_SLTL	.\Sources\Chip_start\Header\MKL46Z4.h	2106;"	d
I2C0_SMB	.\Sources\Chip_start\Header\MKL24Z4.h	1905;"	d
I2C0_SMB	.\Sources\Chip_start\Header\MKL25Z4.h	2110;"	d
I2C0_SMB	.\Sources\Chip_start\Header\MKL26Z4.h	2110;"	d
I2C0_SMB	.\Sources\Chip_start\Header\MKL46Z4.h	2103;"	d
I2C1	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C1 = 1,$/;"	e	enum:_I2C_x_
I2C1_A1	.\Sources\Chip_start\Header\MKL24Z4.h	1910;"	d
I2C1_A1	.\Sources\Chip_start\Header\MKL25Z4.h	2115;"	d
I2C1_A1	.\Sources\Chip_start\Header\MKL26Z4.h	2115;"	d
I2C1_A1	.\Sources\Chip_start\Header\MKL46Z4.h	2108;"	d
I2C1_A2	.\Sources\Chip_start\Header\MKL24Z4.h	1919;"	d
I2C1_A2	.\Sources\Chip_start\Header\MKL25Z4.h	2124;"	d
I2C1_A2	.\Sources\Chip_start\Header\MKL26Z4.h	2124;"	d
I2C1_A2	.\Sources\Chip_start\Header\MKL46Z4.h	2117;"	d
I2C1_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1881;"	d
I2C1_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	2086;"	d
I2C1_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	2086;"	d
I2C1_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	2079;"	d
I2C1_C1	.\Sources\Chip_start\Header\MKL24Z4.h	1912;"	d
I2C1_C1	.\Sources\Chip_start\Header\MKL25Z4.h	2117;"	d
I2C1_C1	.\Sources\Chip_start\Header\MKL26Z4.h	2117;"	d
I2C1_C1	.\Sources\Chip_start\Header\MKL46Z4.h	2110;"	d
I2C1_C2	.\Sources\Chip_start\Header\MKL24Z4.h	1915;"	d
I2C1_C2	.\Sources\Chip_start\Header\MKL25Z4.h	2120;"	d
I2C1_C2	.\Sources\Chip_start\Header\MKL26Z4.h	2120;"	d
I2C1_C2	.\Sources\Chip_start\Header\MKL46Z4.h	2113;"	d
I2C1_D	.\Sources\Chip_start\Header\MKL24Z4.h	1914;"	d
I2C1_D	.\Sources\Chip_start\Header\MKL25Z4.h	2119;"	d
I2C1_D	.\Sources\Chip_start\Header\MKL26Z4.h	2119;"	d
I2C1_D	.\Sources\Chip_start\Header\MKL46Z4.h	2112;"	d
I2C1_F	.\Sources\Chip_start\Header\MKL24Z4.h	1911;"	d
I2C1_F	.\Sources\Chip_start\Header\MKL25Z4.h	2116;"	d
I2C1_F	.\Sources\Chip_start\Header\MKL26Z4.h	2116;"	d
I2C1_F	.\Sources\Chip_start\Header\MKL46Z4.h	2109;"	d
I2C1_FLT	.\Sources\Chip_start\Header\MKL24Z4.h	1916;"	d
I2C1_FLT	.\Sources\Chip_start\Header\MKL25Z4.h	2121;"	d
I2C1_FLT	.\Sources\Chip_start\Header\MKL26Z4.h	2121;"	d
I2C1_FLT	.\Sources\Chip_start\Header\MKL46Z4.h	2114;"	d
I2C1_IRQn	.\Sources\Chip_start\vectors.h	/^    I2C1_IRQn                    = 9,                \/**< I2C0 interrupt 25 *\/$/;"	e	enum:IRQn
I2C1_PTA3_PTA4	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C1_PTA3_PTA4   = ( I2C_x_RE(I2C1) | I2C_SCL_RE(PTA3)  | I2C_SDA_RE(PTA4)  ),$/;"	e	enum:_I2Cx_PT_
I2C1_PTC10_PTC11	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C1_PTC10_PTC11 = ( I2C_x_RE(I2C1) | I2C_SCL_RE(PTC10) | I2C_SDA_RE(PTC11) ),$/;"	e	enum:_I2Cx_PT_
I2C1_PTC1_PTC2	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C1_PTC1_PTC2   = ( I2C_x_RE(I2C1) | I2C_SCL_RE(PTC1)  | I2C_SDA_RE(PTC2)  ),$/;"	e	enum:_I2Cx_PT_
I2C1_PTE1_PTE0	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C1_PTE1_PTE0   = ( I2C_x_RE(I2C1) | I2C_SCL_RE(PTE1)  | I2C_SDA_RE(PTE0)  ),$/;"	e	enum:_I2Cx_PT_
I2C1_RA	.\Sources\Chip_start\Header\MKL24Z4.h	1917;"	d
I2C1_RA	.\Sources\Chip_start\Header\MKL25Z4.h	2122;"	d
I2C1_RA	.\Sources\Chip_start\Header\MKL26Z4.h	2122;"	d
I2C1_RA	.\Sources\Chip_start\Header\MKL46Z4.h	2115;"	d
I2C1_S	.\Sources\Chip_start\Header\MKL24Z4.h	1913;"	d
I2C1_S	.\Sources\Chip_start\Header\MKL25Z4.h	2118;"	d
I2C1_S	.\Sources\Chip_start\Header\MKL26Z4.h	2118;"	d
I2C1_S	.\Sources\Chip_start\Header\MKL46Z4.h	2111;"	d
I2C1_SCL_SDA	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C1_SCL_SDA = I2C1_PTE1_PTE0,$/;"	e	enum:_I2Cx_PT_
I2C1_SLTH	.\Sources\Chip_start\Header\MKL24Z4.h	1920;"	d
I2C1_SLTH	.\Sources\Chip_start\Header\MKL25Z4.h	2125;"	d
I2C1_SLTH	.\Sources\Chip_start\Header\MKL26Z4.h	2125;"	d
I2C1_SLTH	.\Sources\Chip_start\Header\MKL46Z4.h	2118;"	d
I2C1_SLTL	.\Sources\Chip_start\Header\MKL24Z4.h	1921;"	d
I2C1_SLTL	.\Sources\Chip_start\Header\MKL25Z4.h	2126;"	d
I2C1_SLTL	.\Sources\Chip_start\Header\MKL26Z4.h	2126;"	d
I2C1_SLTL	.\Sources\Chip_start\Header\MKL46Z4.h	2119;"	d
I2C1_SMB	.\Sources\Chip_start\Header\MKL24Z4.h	1918;"	d
I2C1_SMB	.\Sources\Chip_start\Header\MKL25Z4.h	2123;"	d
I2C1_SMB	.\Sources\Chip_start\Header\MKL26Z4.h	2123;"	d
I2C1_SMB	.\Sources\Chip_start\Header\MKL46Z4.h	2116;"	d
I2C_A1_AD	.\Sources\Chip_start\Header\MKL24Z4.h	1768;"	d
I2C_A1_AD	.\Sources\Chip_start\Header\MKL25Z4.h	1973;"	d
I2C_A1_AD	.\Sources\Chip_start\Header\MKL26Z4.h	1973;"	d
I2C_A1_AD	.\Sources\Chip_start\Header\MKL46Z4.h	1966;"	d
I2C_A1_AD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1766;"	d
I2C_A1_AD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1971;"	d
I2C_A1_AD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1971;"	d
I2C_A1_AD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1964;"	d
I2C_A1_AD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1767;"	d
I2C_A1_AD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1972;"	d
I2C_A1_AD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1972;"	d
I2C_A1_AD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1965;"	d
I2C_A1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1738;"	d
I2C_A1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1943;"	d
I2C_A1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1943;"	d
I2C_A1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1936;"	d
I2C_A2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1747;"	d
I2C_A2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1952;"	d
I2C_A2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1952;"	d
I2C_A2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1945;"	d
I2C_A2_SAD	.\Sources\Chip_start\Header\MKL24Z4.h	1862;"	d
I2C_A2_SAD	.\Sources\Chip_start\Header\MKL25Z4.h	2067;"	d
I2C_A2_SAD	.\Sources\Chip_start\Header\MKL26Z4.h	2067;"	d
I2C_A2_SAD	.\Sources\Chip_start\Header\MKL46Z4.h	2060;"	d
I2C_A2_SAD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1860;"	d
I2C_A2_SAD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2065;"	d
I2C_A2_SAD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2065;"	d
I2C_A2_SAD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2058;"	d
I2C_A2_SAD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1861;"	d
I2C_A2_SAD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2066;"	d
I2C_A2_SAD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2066;"	d
I2C_A2_SAD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2059;"	d
I2C_ACK	.\Sources\Chip_driver\I2C\i2c.c	/^inline void I2C_ACK(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_ADEXT_TypeDef	.\Sources\Chip_driver\I2C\i2c.h	/^} I2C_ADEXT_TypeDef;$/;"	t	typeref:enum:_I2C_ADEXT_
I2C_Addr	.\Sources\Chip_driver\I2C\i2c.h	/^    unsigned short      I2C_Addr;        \/\/ $/;"	m	struct:_I2C_Struct_
I2C_Addr10b	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C_Addr10b = 1,$/;"	e	enum:_I2C_ADEXT_
I2C_Addr7b	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C_Addr7b  = 0,$/;"	e	enum:_I2C_ADEXT_
I2C_Adext	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C_ADEXT_TypeDef   I2C_Adext;       \/\/ 7bit10bit$/;"	m	struct:_I2C_Struct_
I2C_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	1883;"	d
I2C_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	2088;"	d
I2C_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	2088;"	d
I2C_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	2081;"	d
I2C_Baud	.\Sources\Chip_driver\I2C\i2c.h	/^    unsigned int        I2C_Baud;$/;"	m	struct:_I2C_Struct_
I2C_C1_DMAEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1777;"	d
I2C_C1_DMAEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1982;"	d
I2C_C1_DMAEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1982;"	d
I2C_C1_DMAEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1975;"	d
I2C_C1_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1778;"	d
I2C_C1_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1983;"	d
I2C_C1_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1983;"	d
I2C_C1_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1976;"	d
I2C_C1_IICEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1791;"	d
I2C_C1_IICEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1996;"	d
I2C_C1_IICEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1996;"	d
I2C_C1_IICEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1989;"	d
I2C_C1_IICEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1792;"	d
I2C_C1_IICEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1997;"	d
I2C_C1_IICEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1997;"	d
I2C_C1_IICEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1990;"	d
I2C_C1_IICIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1789;"	d
I2C_C1_IICIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1994;"	d
I2C_C1_IICIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1994;"	d
I2C_C1_IICIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1987;"	d
I2C_C1_IICIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1790;"	d
I2C_C1_IICIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1995;"	d
I2C_C1_IICIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1995;"	d
I2C_C1_IICIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1988;"	d
I2C_C1_MST_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1787;"	d
I2C_C1_MST_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1992;"	d
I2C_C1_MST_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1992;"	d
I2C_C1_MST_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1985;"	d
I2C_C1_MST_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1788;"	d
I2C_C1_MST_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1993;"	d
I2C_C1_MST_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1993;"	d
I2C_C1_MST_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1986;"	d
I2C_C1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1740;"	d
I2C_C1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1945;"	d
I2C_C1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1945;"	d
I2C_C1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1938;"	d
I2C_C1_RSTA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1781;"	d
I2C_C1_RSTA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1986;"	d
I2C_C1_RSTA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1986;"	d
I2C_C1_RSTA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1979;"	d
I2C_C1_RSTA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1782;"	d
I2C_C1_RSTA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1987;"	d
I2C_C1_RSTA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1987;"	d
I2C_C1_RSTA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1980;"	d
I2C_C1_TXAK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1783;"	d
I2C_C1_TXAK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1988;"	d
I2C_C1_TXAK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1988;"	d
I2C_C1_TXAK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1981;"	d
I2C_C1_TXAK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1784;"	d
I2C_C1_TXAK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1989;"	d
I2C_C1_TXAK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1989;"	d
I2C_C1_TXAK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1982;"	d
I2C_C1_TX_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1785;"	d
I2C_C1_TX_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1990;"	d
I2C_C1_TX_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1990;"	d
I2C_C1_TX_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1983;"	d
I2C_C1_TX_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1786;"	d
I2C_C1_TX_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1991;"	d
I2C_C1_TX_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1991;"	d
I2C_C1_TX_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1984;"	d
I2C_C1_WUEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1779;"	d
I2C_C1_WUEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1984;"	d
I2C_C1_WUEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1984;"	d
I2C_C1_WUEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1977;"	d
I2C_C1_WUEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1780;"	d
I2C_C1_WUEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1985;"	d
I2C_C1_WUEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1985;"	d
I2C_C1_WUEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1978;"	d
I2C_C2_AD	.\Sources\Chip_start\Header\MKL24Z4.h	1817;"	d
I2C_C2_AD	.\Sources\Chip_start\Header\MKL25Z4.h	2022;"	d
I2C_C2_AD	.\Sources\Chip_start\Header\MKL26Z4.h	2022;"	d
I2C_C2_AD	.\Sources\Chip_start\Header\MKL46Z4.h	2015;"	d
I2C_C2_ADEXT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1824;"	d
I2C_C2_ADEXT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2029;"	d
I2C_C2_ADEXT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2029;"	d
I2C_C2_ADEXT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2022;"	d
I2C_C2_ADEXT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1825;"	d
I2C_C2_ADEXT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2030;"	d
I2C_C2_ADEXT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2030;"	d
I2C_C2_ADEXT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2023;"	d
I2C_C2_AD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1815;"	d
I2C_C2_AD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2020;"	d
I2C_C2_AD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2020;"	d
I2C_C2_AD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2013;"	d
I2C_C2_AD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1816;"	d
I2C_C2_AD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2021;"	d
I2C_C2_AD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2021;"	d
I2C_C2_AD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2014;"	d
I2C_C2_GCAEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1826;"	d
I2C_C2_GCAEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2031;"	d
I2C_C2_GCAEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2031;"	d
I2C_C2_GCAEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2024;"	d
I2C_C2_GCAEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1827;"	d
I2C_C2_GCAEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2032;"	d
I2C_C2_GCAEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2032;"	d
I2C_C2_GCAEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2025;"	d
I2C_C2_HDRS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1822;"	d
I2C_C2_HDRS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2027;"	d
I2C_C2_HDRS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2027;"	d
I2C_C2_HDRS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2020;"	d
I2C_C2_HDRS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1823;"	d
I2C_C2_HDRS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2028;"	d
I2C_C2_HDRS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2028;"	d
I2C_C2_HDRS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2021;"	d
I2C_C2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1743;"	d
I2C_C2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1948;"	d
I2C_C2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1948;"	d
I2C_C2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1941;"	d
I2C_C2_RMEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1818;"	d
I2C_C2_RMEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2023;"	d
I2C_C2_RMEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2023;"	d
I2C_C2_RMEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2016;"	d
I2C_C2_RMEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1819;"	d
I2C_C2_RMEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2024;"	d
I2C_C2_RMEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2024;"	d
I2C_C2_RMEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2017;"	d
I2C_C2_SBRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1820;"	d
I2C_C2_SBRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2025;"	d
I2C_C2_SBRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2025;"	d
I2C_C2_SBRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2018;"	d
I2C_C2_SBRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1821;"	d
I2C_C2_SBRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2026;"	d
I2C_C2_SBRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2026;"	d
I2C_C2_SBRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2019;"	d
I2C_CheckACK	.\Sources\Chip_driver\I2C\i2c.c	/^inline char I2C_CheckACK(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_CheckBusy	.\Sources\Chip_driver\I2C\i2c.c	/^inline int I2C_CheckBusy(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_DEV_NUM	.\Sources\Chip_driver\I2C\i2c.c	10;"	d	file:
I2C_DMA_Disable	.\Sources\Chip_driver\I2C\i2c.c	/^void I2C_DMA_Disable(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_DMA_Enable	.\Sources\Chip_driver\I2C\i2c.c	/^void I2C_DMA_Enable(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_D_DATA	.\Sources\Chip_start\Header\MKL24Z4.h	1813;"	d
I2C_D_DATA	.\Sources\Chip_start\Header\MKL25Z4.h	2018;"	d
I2C_D_DATA	.\Sources\Chip_start\Header\MKL26Z4.h	2018;"	d
I2C_D_DATA	.\Sources\Chip_start\Header\MKL46Z4.h	2011;"	d
I2C_D_DATA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1811;"	d
I2C_D_DATA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2016;"	d
I2C_D_DATA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2016;"	d
I2C_D_DATA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2009;"	d
I2C_D_DATA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1812;"	d
I2C_D_DATA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2017;"	d
I2C_D_DATA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2017;"	d
I2C_D_DATA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2010;"	d
I2C_D_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1742;"	d
I2C_D_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1947;"	d
I2C_D_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1947;"	d
I2C_D_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1940;"	d
I2C_Disable	.\Sources\Chip_driver\I2C\i2c.c	/^int I2C_Disable(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_FLT_FLT	.\Sources\Chip_start\Header\MKL24Z4.h	1831;"	d
I2C_FLT_FLT	.\Sources\Chip_start\Header\MKL25Z4.h	2036;"	d
I2C_FLT_FLT	.\Sources\Chip_start\Header\MKL26Z4.h	2036;"	d
I2C_FLT_FLT	.\Sources\Chip_start\Header\MKL46Z4.h	2029;"	d
I2C_FLT_FLT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1829;"	d
I2C_FLT_FLT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2034;"	d
I2C_FLT_FLT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2034;"	d
I2C_FLT_FLT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2027;"	d
I2C_FLT_FLT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1830;"	d
I2C_FLT_FLT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2035;"	d
I2C_FLT_FLT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2035;"	d
I2C_FLT_FLT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2028;"	d
I2C_FLT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1744;"	d
I2C_FLT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1949;"	d
I2C_FLT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1949;"	d
I2C_FLT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1942;"	d
I2C_FLT_SHEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1836;"	d
I2C_FLT_SHEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2041;"	d
I2C_FLT_SHEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2041;"	d
I2C_FLT_SHEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2034;"	d
I2C_FLT_SHEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1837;"	d
I2C_FLT_SHEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2042;"	d
I2C_FLT_SHEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2042;"	d
I2C_FLT_SHEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2035;"	d
I2C_FLT_STOPF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1834;"	d
I2C_FLT_STOPF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2039;"	d
I2C_FLT_STOPF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2039;"	d
I2C_FLT_STOPF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2032;"	d
I2C_FLT_STOPF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1835;"	d
I2C_FLT_STOPF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2040;"	d
I2C_FLT_STOPF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2040;"	d
I2C_FLT_STOPF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2033;"	d
I2C_FLT_STOPIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1832;"	d
I2C_FLT_STOPIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2037;"	d
I2C_FLT_STOPIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2037;"	d
I2C_FLT_STOPIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2030;"	d
I2C_FLT_STOPIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1833;"	d
I2C_FLT_STOPIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2038;"	d
I2C_FLT_STOPIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2038;"	d
I2C_FLT_STOPIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2031;"	d
I2C_F_ICR	.\Sources\Chip_start\Header\MKL24Z4.h	1772;"	d
I2C_F_ICR	.\Sources\Chip_start\Header\MKL25Z4.h	1977;"	d
I2C_F_ICR	.\Sources\Chip_start\Header\MKL26Z4.h	1977;"	d
I2C_F_ICR	.\Sources\Chip_start\Header\MKL46Z4.h	1970;"	d
I2C_F_ICR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1770;"	d
I2C_F_ICR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1975;"	d
I2C_F_ICR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1975;"	d
I2C_F_ICR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1968;"	d
I2C_F_ICR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1771;"	d
I2C_F_ICR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1976;"	d
I2C_F_ICR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1976;"	d
I2C_F_ICR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1969;"	d
I2C_F_MULT	.\Sources\Chip_start\Header\MKL24Z4.h	1775;"	d
I2C_F_MULT	.\Sources\Chip_start\Header\MKL25Z4.h	1980;"	d
I2C_F_MULT	.\Sources\Chip_start\Header\MKL26Z4.h	1980;"	d
I2C_F_MULT	.\Sources\Chip_start\Header\MKL46Z4.h	1973;"	d
I2C_F_MULT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1773;"	d
I2C_F_MULT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1978;"	d
I2C_F_MULT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1978;"	d
I2C_F_MULT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1971;"	d
I2C_F_MULT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1774;"	d
I2C_F_MULT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	1979;"	d
I2C_F_MULT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	1979;"	d
I2C_F_MULT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1972;"	d
I2C_F_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1739;"	d
I2C_F_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1944;"	d
I2C_F_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1944;"	d
I2C_F_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1937;"	d
I2C_GenerateReStart	.\Sources\Chip_driver\I2C\i2c.c	/^inline void I2C_GenerateReStart(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_GenerateStart	.\Sources\Chip_driver\I2C\i2c.c	/^inline void I2C_GenerateStart(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_GenerateStop	.\Sources\Chip_driver\I2C\i2c.c	/^inline void I2C_GenerateStop(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_IRQHandler	.\Sources\Chip_driver\I2C\i2c.c	/^void I2C_IRQHandler(void)$/;"	f
I2C_ISR	.\Sources\Chip_driver\I2C\i2c.c	/^volatile static ISR_CALLBACK I2C_ISR[I2C_DEV_NUM];$/;"	v	file:
I2C_Init	.\Sources\Chip_driver\I2C\i2c.c	/^int I2C_Init(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_MST_TypeDef	.\Sources\Chip_driver\I2C\i2c.h	/^} I2C_MST_TypeDef;$/;"	t	typeref:enum:_I2C_MST_
I2C_Master	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C_Master = 1,$/;"	e	enum:_I2C_MST_
I2C_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct I2C_MemMap$/;"	s
I2C_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct I2C_MemMap$/;"	s
I2C_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct I2C_MemMap$/;"	s
I2C_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct I2C_MemMap$/;"	s
I2C_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *I2C_MemMapPtr;$/;"	t
I2C_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *I2C_MemMapPtr;$/;"	t
I2C_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *I2C_MemMapPtr;$/;"	t
I2C_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *I2C_MemMapPtr;$/;"	t
I2C_Mode	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C_MST_TypeDef     I2C_Mode;        \/\/ $/;"	m	struct:_I2C_Struct_
I2C_Mode_Defalut	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C_Mode_Defalut = I2C_Master,$/;"	e	enum:_I2C_MST_
I2C_NACK	.\Sources\Chip_driver\I2C\i2c.c	/^inline void I2C_NACK(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_RA_RAD	.\Sources\Chip_start\Header\MKL24Z4.h	1841;"	d
I2C_RA_RAD	.\Sources\Chip_start\Header\MKL25Z4.h	2046;"	d
I2C_RA_RAD	.\Sources\Chip_start\Header\MKL26Z4.h	2046;"	d
I2C_RA_RAD	.\Sources\Chip_start\Header\MKL46Z4.h	2039;"	d
I2C_RA_RAD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1839;"	d
I2C_RA_RAD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2044;"	d
I2C_RA_RAD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2044;"	d
I2C_RA_RAD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2037;"	d
I2C_RA_RAD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1840;"	d
I2C_RA_RAD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2045;"	d
I2C_RA_RAD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2045;"	d
I2C_RA_RAD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2038;"	d
I2C_RA_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1745;"	d
I2C_RA_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1950;"	d
I2C_RA_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1950;"	d
I2C_RA_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1943;"	d
I2C_RIE_Disable	.\Sources\Chip_driver\I2C\i2c.c	/^int I2C_RIE_Disable(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_RIE_Enable	.\Sources\Chip_driver\I2C\i2c.c	/^int I2C_RIE_Enable(I2C_Struct_TypeDef *I2C_Struct, ISR_CALLBACK i2c_isr)$/;"	f
I2C_ReadByteACK	.\Sources\Chip_driver\I2C\i2c.c	/^inline char I2C_ReadByteACK(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_ReadByteNACK	.\Sources\Chip_driver\I2C\i2c.c	/^inline char I2C_ReadByteNACK(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_ReadRegByte	.\Sources\Chip_driver\I2C\i2c.c	/^unsigned char I2C_ReadRegByte(I2C_Struct_TypeDef *I2C_Struct, unsigned char slave,$/;"	f
I2C_ReadRegNBytes	.\Sources\Chip_driver\I2C\i2c.c	/^int I2C_ReadRegNBytes(I2C_Struct_TypeDef *I2C_Struct, unsigned char slave,$/;"	f
I2C_Recv	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C_Recv = 0,$/;"	e	enum:_I2C_TX_
I2C_SCL_GET	.\Sources\Chip_driver\I2C\i2c.h	26;"	d
I2C_SCL_MASK	.\Sources\Chip_driver\I2C\i2c.h	23;"	d
I2C_SCL_RE	.\Sources\Chip_driver\I2C\i2c.h	25;"	d
I2C_SCL_SHIFT	.\Sources\Chip_driver\I2C\i2c.h	24;"	d
I2C_SCL_divider	.\Sources\Chip_driver\I2C\i2c.c	/^const unsigned short I2C_SCL_divider[0x40]  =$/;"	v
I2C_SDA_GET	.\Sources\Chip_driver\I2C\i2c.h	31;"	d
I2C_SDA_MASK	.\Sources\Chip_driver\I2C\i2c.h	28;"	d
I2C_SDA_RE	.\Sources\Chip_driver\I2C\i2c.h	30;"	d
I2C_SDA_SHIFT	.\Sources\Chip_driver\I2C\i2c.h	29;"	d
I2C_SLTH_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1748;"	d
I2C_SLTH_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1953;"	d
I2C_SLTH_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1953;"	d
I2C_SLTH_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1946;"	d
I2C_SLTH_SSLT	.\Sources\Chip_start\Header\MKL24Z4.h	1866;"	d
I2C_SLTH_SSLT	.\Sources\Chip_start\Header\MKL25Z4.h	2071;"	d
I2C_SLTH_SSLT	.\Sources\Chip_start\Header\MKL26Z4.h	2071;"	d
I2C_SLTH_SSLT	.\Sources\Chip_start\Header\MKL46Z4.h	2064;"	d
I2C_SLTH_SSLT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1864;"	d
I2C_SLTH_SSLT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2069;"	d
I2C_SLTH_SSLT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2069;"	d
I2C_SLTH_SSLT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2062;"	d
I2C_SLTH_SSLT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1865;"	d
I2C_SLTH_SSLT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2070;"	d
I2C_SLTH_SSLT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2070;"	d
I2C_SLTH_SSLT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2063;"	d
I2C_SLTL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1749;"	d
I2C_SLTL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1954;"	d
I2C_SLTL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1954;"	d
I2C_SLTL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1947;"	d
I2C_SLTL_SSLT	.\Sources\Chip_start\Header\MKL24Z4.h	1870;"	d
I2C_SLTL_SSLT	.\Sources\Chip_start\Header\MKL25Z4.h	2075;"	d
I2C_SLTL_SSLT	.\Sources\Chip_start\Header\MKL26Z4.h	2075;"	d
I2C_SLTL_SSLT	.\Sources\Chip_start\Header\MKL46Z4.h	2068;"	d
I2C_SLTL_SSLT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1868;"	d
I2C_SLTL_SSLT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2073;"	d
I2C_SLTL_SSLT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2073;"	d
I2C_SLTL_SSLT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2066;"	d
I2C_SLTL_SSLT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1869;"	d
I2C_SLTL_SSLT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2074;"	d
I2C_SLTL_SSLT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2074;"	d
I2C_SLTL_SSLT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2067;"	d
I2C_SMB_ALERTEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1855;"	d
I2C_SMB_ALERTEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2060;"	d
I2C_SMB_ALERTEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2060;"	d
I2C_SMB_ALERTEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2053;"	d
I2C_SMB_ALERTEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1856;"	d
I2C_SMB_ALERTEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2061;"	d
I2C_SMB_ALERTEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2061;"	d
I2C_SMB_ALERTEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2054;"	d
I2C_SMB_FACK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1857;"	d
I2C_SMB_FACK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2062;"	d
I2C_SMB_FACK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2062;"	d
I2C_SMB_FACK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2055;"	d
I2C_SMB_FACK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1858;"	d
I2C_SMB_FACK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2063;"	d
I2C_SMB_FACK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2063;"	d
I2C_SMB_FACK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2056;"	d
I2C_SMB_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1746;"	d
I2C_SMB_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1951;"	d
I2C_SMB_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1951;"	d
I2C_SMB_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1944;"	d
I2C_SMB_SHTF1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1847;"	d
I2C_SMB_SHTF1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2052;"	d
I2C_SMB_SHTF1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2052;"	d
I2C_SMB_SHTF1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2045;"	d
I2C_SMB_SHTF1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1848;"	d
I2C_SMB_SHTF1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2053;"	d
I2C_SMB_SHTF1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2053;"	d
I2C_SMB_SHTF1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2046;"	d
I2C_SMB_SHTF2IE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1843;"	d
I2C_SMB_SHTF2IE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2048;"	d
I2C_SMB_SHTF2IE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2048;"	d
I2C_SMB_SHTF2IE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2041;"	d
I2C_SMB_SHTF2IE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1844;"	d
I2C_SMB_SHTF2IE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2049;"	d
I2C_SMB_SHTF2IE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2049;"	d
I2C_SMB_SHTF2IE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2042;"	d
I2C_SMB_SHTF2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1845;"	d
I2C_SMB_SHTF2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2050;"	d
I2C_SMB_SHTF2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2050;"	d
I2C_SMB_SHTF2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2043;"	d
I2C_SMB_SHTF2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1846;"	d
I2C_SMB_SHTF2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2051;"	d
I2C_SMB_SHTF2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2051;"	d
I2C_SMB_SHTF2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2044;"	d
I2C_SMB_SIICAEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1853;"	d
I2C_SMB_SIICAEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2058;"	d
I2C_SMB_SIICAEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2058;"	d
I2C_SMB_SIICAEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2051;"	d
I2C_SMB_SIICAEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1854;"	d
I2C_SMB_SIICAEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2059;"	d
I2C_SMB_SIICAEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2059;"	d
I2C_SMB_SIICAEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2052;"	d
I2C_SMB_SLTF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1849;"	d
I2C_SMB_SLTF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2054;"	d
I2C_SMB_SLTF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2054;"	d
I2C_SMB_SLTF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2047;"	d
I2C_SMB_SLTF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1850;"	d
I2C_SMB_SLTF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2055;"	d
I2C_SMB_SLTF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2055;"	d
I2C_SMB_SLTF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2048;"	d
I2C_SMB_TCKSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1851;"	d
I2C_SMB_TCKSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2056;"	d
I2C_SMB_TCKSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2056;"	d
I2C_SMB_TCKSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2049;"	d
I2C_SMB_TCKSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1852;"	d
I2C_SMB_TCKSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2057;"	d
I2C_SMB_TCKSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2057;"	d
I2C_SMB_TCKSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2050;"	d
I2C_S_ARBL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1802;"	d
I2C_S_ARBL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2007;"	d
I2C_S_ARBL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2007;"	d
I2C_S_ARBL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2000;"	d
I2C_S_ARBL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1803;"	d
I2C_S_ARBL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2008;"	d
I2C_S_ARBL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2008;"	d
I2C_S_ARBL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2001;"	d
I2C_S_BUSY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1804;"	d
I2C_S_BUSY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2009;"	d
I2C_S_BUSY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2009;"	d
I2C_S_BUSY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2002;"	d
I2C_S_BUSY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1805;"	d
I2C_S_BUSY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2010;"	d
I2C_S_BUSY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2010;"	d
I2C_S_BUSY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2003;"	d
I2C_S_IAAS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1806;"	d
I2C_S_IAAS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2011;"	d
I2C_S_IAAS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2011;"	d
I2C_S_IAAS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2004;"	d
I2C_S_IAAS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1807;"	d
I2C_S_IAAS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2012;"	d
I2C_S_IAAS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2012;"	d
I2C_S_IAAS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2005;"	d
I2C_S_IICIF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1796;"	d
I2C_S_IICIF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2001;"	d
I2C_S_IICIF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2001;"	d
I2C_S_IICIF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1994;"	d
I2C_S_IICIF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1797;"	d
I2C_S_IICIF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2002;"	d
I2C_S_IICIF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2002;"	d
I2C_S_IICIF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1995;"	d
I2C_S_RAM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1800;"	d
I2C_S_RAM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2005;"	d
I2C_S_RAM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2005;"	d
I2C_S_RAM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1998;"	d
I2C_S_RAM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1801;"	d
I2C_S_RAM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2006;"	d
I2C_S_RAM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2006;"	d
I2C_S_RAM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1999;"	d
I2C_S_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1741;"	d
I2C_S_REG	.\Sources\Chip_start\Header\MKL25Z4.h	1946;"	d
I2C_S_REG	.\Sources\Chip_start\Header\MKL26Z4.h	1946;"	d
I2C_S_REG	.\Sources\Chip_start\Header\MKL46Z4.h	1939;"	d
I2C_S_RXAK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1794;"	d
I2C_S_RXAK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	1999;"	d
I2C_S_RXAK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	1999;"	d
I2C_S_RXAK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1992;"	d
I2C_S_RXAK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1795;"	d
I2C_S_RXAK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2000;"	d
I2C_S_RXAK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2000;"	d
I2C_S_RXAK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1993;"	d
I2C_S_SRW_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1798;"	d
I2C_S_SRW_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2003;"	d
I2C_S_SRW_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2003;"	d
I2C_S_SRW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	1996;"	d
I2C_S_SRW_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1799;"	d
I2C_S_SRW_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2004;"	d
I2C_S_SRW_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2004;"	d
I2C_S_SRW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	1997;"	d
I2C_S_TCF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1808;"	d
I2C_S_TCF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2013;"	d
I2C_S_TCF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2013;"	d
I2C_S_TCF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2006;"	d
I2C_S_TCF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1809;"	d
I2C_S_TCF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2014;"	d
I2C_S_TCF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2014;"	d
I2C_S_TCF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2007;"	d
I2C_Send	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C_Send = 1,$/;"	e	enum:_I2C_TX_
I2C_SendByte	.\Sources\Chip_driver\I2C\i2c.c	/^inline void I2C_SendByte(I2C_Struct_TypeDef *I2C_Struct, char Tbyt)$/;"	f
I2C_SetMode	.\Sources\Chip_driver\I2C\i2c.c	/^inline void I2C_SetMode(I2C_Struct_TypeDef *I2C_Struct, I2C_TX_TypeDef I2C_TX)$/;"	f
I2C_Slave	.\Sources\Chip_driver\I2C\i2c.h	/^    I2C_Slave  = 0,$/;"	e	enum:_I2C_MST_
I2C_Struct_TypeDef	.\Sources\Chip_driver\I2C\i2c.h	/^} I2C_Struct_TypeDef;$/;"	t	typeref:struct:_I2C_Struct_
I2C_TX_TypeDef	.\Sources\Chip_driver\I2C\i2c.h	/^} I2C_TX_TypeDef;$/;"	t	typeref:enum:_I2C_TX_
I2C_Wait	.\Sources\Chip_driver\I2C\i2c.c	/^inline char I2C_Wait(I2C_Struct_TypeDef *I2C_Struct)$/;"	f
I2C_WriteRegByte	.\Sources\Chip_driver\I2C\i2c.c	/^int I2C_WriteRegByte(I2C_Struct_TypeDef *I2C_Struct, unsigned char slave,$/;"	f
I2C_WriteRegNBytes	.\Sources\Chip_driver\I2C\i2c.c	/^int I2C_WriteRegNBytes(I2C_Struct_TypeDef *I2C_Struct, unsigned char slave,$/;"	f
I2C_x_GET	.\Sources\Chip_driver\I2C\i2c.h	21;"	d
I2C_x_MASK	.\Sources\Chip_driver\I2C\i2c.h	18;"	d
I2C_x_RE	.\Sources\Chip_driver\I2C\i2c.h	20;"	d
I2C_x_SHIFT	.\Sources\Chip_driver\I2C\i2c.h	19;"	d
I2C_x_TypeDef	.\Sources\Chip_driver\I2C\i2c.h	/^} I2C_x_TypeDef;$/;"	t	typeref:enum:_I2C_x_
I2Cx	.\Sources\Chip_driver\I2C\i2c.c	/^volatile struct I2C_MemMap *I2Cx[] = I2C_BASE_PTRS;$/;"	v	typeref:struct:I2C_MemMap
I2Cx_PT	.\Sources\Chip_driver\I2C\i2c.h	/^    I2Cx_PT_TypeDef     I2Cx_PT;$/;"	m	struct:_I2C_Struct_
I2Cx_PT_TypeDef	.\Sources\Chip_driver\I2C\i2c.h	/^} I2Cx_PT_TypeDef;$/;"	t	typeref:enum:_I2Cx_PT_
I2S0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	2399;"	d
I2S0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	2392;"	d
I2S0_MCR	.\Sources\Chip_start\Header\MKL26Z4.h	2429;"	d
I2S0_MCR	.\Sources\Chip_start\Header\MKL46Z4.h	2422;"	d
I2S0_MDR	.\Sources\Chip_start\Header\MKL26Z4.h	2430;"	d
I2S0_MDR	.\Sources\Chip_start\Header\MKL46Z4.h	2423;"	d
I2S0_RCR2	.\Sources\Chip_start\Header\MKL26Z4.h	2423;"	d
I2S0_RCR2	.\Sources\Chip_start\Header\MKL46Z4.h	2416;"	d
I2S0_RCR3	.\Sources\Chip_start\Header\MKL26Z4.h	2424;"	d
I2S0_RCR3	.\Sources\Chip_start\Header\MKL46Z4.h	2417;"	d
I2S0_RCR4	.\Sources\Chip_start\Header\MKL26Z4.h	2425;"	d
I2S0_RCR4	.\Sources\Chip_start\Header\MKL46Z4.h	2418;"	d
I2S0_RCR5	.\Sources\Chip_start\Header\MKL26Z4.h	2426;"	d
I2S0_RCR5	.\Sources\Chip_start\Header\MKL46Z4.h	2419;"	d
I2S0_RCSR	.\Sources\Chip_start\Header\MKL26Z4.h	2422;"	d
I2S0_RCSR	.\Sources\Chip_start\Header\MKL46Z4.h	2415;"	d
I2S0_RDR	.\Sources\Chip_start\Header\MKL26Z4.h	2434;"	d
I2S0_RDR	.\Sources\Chip_start\Header\MKL46Z4.h	2427;"	d
I2S0_RDR0	.\Sources\Chip_start\Header\MKL26Z4.h	2427;"	d
I2S0_RDR0	.\Sources\Chip_start\Header\MKL46Z4.h	2420;"	d
I2S0_RMR	.\Sources\Chip_start\Header\MKL26Z4.h	2428;"	d
I2S0_RMR	.\Sources\Chip_start\Header\MKL46Z4.h	2421;"	d
I2S0_TCR2	.\Sources\Chip_start\Header\MKL26Z4.h	2416;"	d
I2S0_TCR2	.\Sources\Chip_start\Header\MKL46Z4.h	2409;"	d
I2S0_TCR3	.\Sources\Chip_start\Header\MKL26Z4.h	2417;"	d
I2S0_TCR3	.\Sources\Chip_start\Header\MKL46Z4.h	2410;"	d
I2S0_TCR4	.\Sources\Chip_start\Header\MKL26Z4.h	2418;"	d
I2S0_TCR4	.\Sources\Chip_start\Header\MKL46Z4.h	2411;"	d
I2S0_TCR5	.\Sources\Chip_start\Header\MKL26Z4.h	2419;"	d
I2S0_TCR5	.\Sources\Chip_start\Header\MKL46Z4.h	2412;"	d
I2S0_TCSR	.\Sources\Chip_start\Header\MKL26Z4.h	2415;"	d
I2S0_TCSR	.\Sources\Chip_start\Header\MKL46Z4.h	2408;"	d
I2S0_TDR	.\Sources\Chip_start\Header\MKL26Z4.h	2433;"	d
I2S0_TDR	.\Sources\Chip_start\Header\MKL46Z4.h	2426;"	d
I2S0_TDR0	.\Sources\Chip_start\Header\MKL26Z4.h	2420;"	d
I2S0_TDR0	.\Sources\Chip_start\Header\MKL46Z4.h	2413;"	d
I2S0_TMR	.\Sources\Chip_start\Header\MKL26Z4.h	2421;"	d
I2S0_TMR	.\Sources\Chip_start\Header\MKL46Z4.h	2414;"	d
I2S_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	2401;"	d
I2S_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	2394;"	d
I2S_MCR_DUF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2382;"	d
I2S_MCR_DUF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2375;"	d
I2S_MCR_DUF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2383;"	d
I2S_MCR_DUF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2376;"	d
I2S_MCR_MICS	.\Sources\Chip_start\Header\MKL26Z4.h	2379;"	d
I2S_MCR_MICS	.\Sources\Chip_start\Header\MKL46Z4.h	2372;"	d
I2S_MCR_MICS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2377;"	d
I2S_MCR_MICS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2370;"	d
I2S_MCR_MICS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2378;"	d
I2S_MCR_MICS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2371;"	d
I2S_MCR_MOE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2380;"	d
I2S_MCR_MOE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2373;"	d
I2S_MCR_MOE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2381;"	d
I2S_MCR_MOE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2374;"	d
I2S_MCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2201;"	d
I2S_MCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2194;"	d
I2S_MDR_DIVIDE	.\Sources\Chip_start\Header\MKL26Z4.h	2387;"	d
I2S_MDR_DIVIDE	.\Sources\Chip_start\Header\MKL46Z4.h	2380;"	d
I2S_MDR_DIVIDE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2385;"	d
I2S_MDR_DIVIDE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2378;"	d
I2S_MDR_DIVIDE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2386;"	d
I2S_MDR_DIVIDE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2379;"	d
I2S_MDR_FRACT	.\Sources\Chip_start\Header\MKL26Z4.h	2390;"	d
I2S_MDR_FRACT	.\Sources\Chip_start\Header\MKL46Z4.h	2383;"	d
I2S_MDR_FRACT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2388;"	d
I2S_MDR_FRACT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2381;"	d
I2S_MDR_FRACT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2389;"	d
I2S_MDR_FRACT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2382;"	d
I2S_MDR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2202;"	d
I2S_MDR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2195;"	d
I2S_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct I2S_MemMap$/;"	s
I2S_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct I2S_MemMap$/;"	s
I2S_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *I2S_MemMapPtr;$/;"	t
I2S_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *I2S_MemMapPtr;$/;"	t
I2S_RCR2_BCD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2332;"	d
I2S_RCR2_BCD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2325;"	d
I2S_RCR2_BCD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2333;"	d
I2S_RCR2_BCD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2326;"	d
I2S_RCR2_BCP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2334;"	d
I2S_RCR2_BCP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2327;"	d
I2S_RCR2_BCP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2335;"	d
I2S_RCR2_BCP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2328;"	d
I2S_RCR2_CLKMODE	.\Sources\Chip_start\Header\MKL26Z4.h	2338;"	d
I2S_RCR2_CLKMODE	.\Sources\Chip_start\Header\MKL46Z4.h	2331;"	d
I2S_RCR2_CLKMODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2336;"	d
I2S_RCR2_CLKMODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2329;"	d
I2S_RCR2_CLKMODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2337;"	d
I2S_RCR2_CLKMODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2330;"	d
I2S_RCR2_DIV	.\Sources\Chip_start\Header\MKL26Z4.h	2331;"	d
I2S_RCR2_DIV	.\Sources\Chip_start\Header\MKL46Z4.h	2324;"	d
I2S_RCR2_DIV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2329;"	d
I2S_RCR2_DIV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2322;"	d
I2S_RCR2_DIV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2330;"	d
I2S_RCR2_DIV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2323;"	d
I2S_RCR2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2195;"	d
I2S_RCR2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2188;"	d
I2S_RCR3_RCE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2342;"	d
I2S_RCR3_RCE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2335;"	d
I2S_RCR3_RCE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2343;"	d
I2S_RCR3_RCE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2336;"	d
I2S_RCR3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2196;"	d
I2S_RCR3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2189;"	d
I2S_RCR3_WDFL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2340;"	d
I2S_RCR3_WDFL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2333;"	d
I2S_RCR3_WDFL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2341;"	d
I2S_RCR3_WDFL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2334;"	d
I2S_RCR4_FRSZ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2356;"	d
I2S_RCR4_FRSZ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2349;"	d
I2S_RCR4_FRSZ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2357;"	d
I2S_RCR4_FRSZ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2350;"	d
I2S_RCR4_FSD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2345;"	d
I2S_RCR4_FSD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2338;"	d
I2S_RCR4_FSD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2346;"	d
I2S_RCR4_FSD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2339;"	d
I2S_RCR4_FSE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2349;"	d
I2S_RCR4_FSE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2342;"	d
I2S_RCR4_FSE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2350;"	d
I2S_RCR4_FSE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2343;"	d
I2S_RCR4_FSP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2347;"	d
I2S_RCR4_FSP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2340;"	d
I2S_RCR4_FSP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2348;"	d
I2S_RCR4_FSP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2341;"	d
I2S_RCR4_MF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2351;"	d
I2S_RCR4_MF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2344;"	d
I2S_RCR4_MF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2352;"	d
I2S_RCR4_MF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2345;"	d
I2S_RCR4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2197;"	d
I2S_RCR4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2190;"	d
I2S_RCR4_SYWD	.\Sources\Chip_start\Header\MKL26Z4.h	2355;"	d
I2S_RCR4_SYWD	.\Sources\Chip_start\Header\MKL46Z4.h	2348;"	d
I2S_RCR4_SYWD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2353;"	d
I2S_RCR4_SYWD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2346;"	d
I2S_RCR4_SYWD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2354;"	d
I2S_RCR4_SYWD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2347;"	d
I2S_RCR5_FBT	.\Sources\Chip_start\Header\MKL26Z4.h	2361;"	d
I2S_RCR5_FBT	.\Sources\Chip_start\Header\MKL46Z4.h	2354;"	d
I2S_RCR5_FBT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2359;"	d
I2S_RCR5_FBT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2352;"	d
I2S_RCR5_FBT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2360;"	d
I2S_RCR5_FBT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2353;"	d
I2S_RCR5_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2198;"	d
I2S_RCR5_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2191;"	d
I2S_RCR5_W0W	.\Sources\Chip_start\Header\MKL26Z4.h	2364;"	d
I2S_RCR5_W0W	.\Sources\Chip_start\Header\MKL46Z4.h	2357;"	d
I2S_RCR5_W0W_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2362;"	d
I2S_RCR5_W0W_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2355;"	d
I2S_RCR5_W0W_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2363;"	d
I2S_RCR5_W0W_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2356;"	d
I2S_RCR5_WNW	.\Sources\Chip_start\Header\MKL26Z4.h	2367;"	d
I2S_RCR5_WNW	.\Sources\Chip_start\Header\MKL46Z4.h	2360;"	d
I2S_RCR5_WNW_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2365;"	d
I2S_RCR5_WNW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2358;"	d
I2S_RCR5_WNW_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2366;"	d
I2S_RCR5_WNW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2359;"	d
I2S_RCSR_BCE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2320;"	d
I2S_RCSR_BCE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2313;"	d
I2S_RCSR_BCE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2321;"	d
I2S_RCSR_BCE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2314;"	d
I2S_RCSR_DBGE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2322;"	d
I2S_RCSR_DBGE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2315;"	d
I2S_RCSR_DBGE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2323;"	d
I2S_RCSR_DBGE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2316;"	d
I2S_RCSR_FEF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2310;"	d
I2S_RCSR_FEF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2303;"	d
I2S_RCSR_FEF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2311;"	d
I2S_RCSR_FEF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2304;"	d
I2S_RCSR_FEIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2302;"	d
I2S_RCSR_FEIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2295;"	d
I2S_RCSR_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2303;"	d
I2S_RCSR_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2296;"	d
I2S_RCSR_FR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2318;"	d
I2S_RCSR_FR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2311;"	d
I2S_RCSR_FR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2319;"	d
I2S_RCSR_FR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2312;"	d
I2S_RCSR_FWDE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2298;"	d
I2S_RCSR_FWDE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2291;"	d
I2S_RCSR_FWDE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2299;"	d
I2S_RCSR_FWDE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2292;"	d
I2S_RCSR_FWF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2308;"	d
I2S_RCSR_FWF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2301;"	d
I2S_RCSR_FWF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2309;"	d
I2S_RCSR_FWF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2302;"	d
I2S_RCSR_FWIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2300;"	d
I2S_RCSR_FWIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2293;"	d
I2S_RCSR_FWIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2301;"	d
I2S_RCSR_FWIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2294;"	d
I2S_RCSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2194;"	d
I2S_RCSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2187;"	d
I2S_RCSR_RE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2326;"	d
I2S_RCSR_RE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2319;"	d
I2S_RCSR_RE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2327;"	d
I2S_RCSR_RE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2320;"	d
I2S_RCSR_SEF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2312;"	d
I2S_RCSR_SEF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2305;"	d
I2S_RCSR_SEF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2313;"	d
I2S_RCSR_SEF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2306;"	d
I2S_RCSR_SEIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2304;"	d
I2S_RCSR_SEIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2297;"	d
I2S_RCSR_SEIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2305;"	d
I2S_RCSR_SEIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2298;"	d
I2S_RCSR_SR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2316;"	d
I2S_RCSR_SR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2309;"	d
I2S_RCSR_SR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2317;"	d
I2S_RCSR_SR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2310;"	d
I2S_RCSR_STOPE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2324;"	d
I2S_RCSR_STOPE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2317;"	d
I2S_RCSR_STOPE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2325;"	d
I2S_RCSR_STOPE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2318;"	d
I2S_RCSR_WSF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2314;"	d
I2S_RCSR_WSF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2307;"	d
I2S_RCSR_WSF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2315;"	d
I2S_RCSR_WSF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2308;"	d
I2S_RCSR_WSIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2306;"	d
I2S_RCSR_WSIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2299;"	d
I2S_RCSR_WSIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2307;"	d
I2S_RCSR_WSIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2300;"	d
I2S_RDR_RDR	.\Sources\Chip_start\Header\MKL26Z4.h	2371;"	d
I2S_RDR_RDR	.\Sources\Chip_start\Header\MKL46Z4.h	2364;"	d
I2S_RDR_RDR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2369;"	d
I2S_RDR_RDR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2362;"	d
I2S_RDR_RDR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2370;"	d
I2S_RDR_RDR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2363;"	d
I2S_RDR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2199;"	d
I2S_RDR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2192;"	d
I2S_RMR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2200;"	d
I2S_RMR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2193;"	d
I2S_RMR_RWM	.\Sources\Chip_start\Header\MKL26Z4.h	2375;"	d
I2S_RMR_RWM	.\Sources\Chip_start\Header\MKL46Z4.h	2368;"	d
I2S_RMR_RWM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2373;"	d
I2S_RMR_RWM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2366;"	d
I2S_RMR_RWM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2374;"	d
I2S_RMR_RWM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2367;"	d
I2S_TCR2_BCD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2253;"	d
I2S_TCR2_BCD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2246;"	d
I2S_TCR2_BCD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2254;"	d
I2S_TCR2_BCD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2247;"	d
I2S_TCR2_BCP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2255;"	d
I2S_TCR2_BCP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2248;"	d
I2S_TCR2_BCP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2256;"	d
I2S_TCR2_BCP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2249;"	d
I2S_TCR2_CLKMODE	.\Sources\Chip_start\Header\MKL26Z4.h	2259;"	d
I2S_TCR2_CLKMODE	.\Sources\Chip_start\Header\MKL46Z4.h	2252;"	d
I2S_TCR2_CLKMODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2257;"	d
I2S_TCR2_CLKMODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2250;"	d
I2S_TCR2_CLKMODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2258;"	d
I2S_TCR2_CLKMODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2251;"	d
I2S_TCR2_DIV	.\Sources\Chip_start\Header\MKL26Z4.h	2252;"	d
I2S_TCR2_DIV	.\Sources\Chip_start\Header\MKL46Z4.h	2245;"	d
I2S_TCR2_DIV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2250;"	d
I2S_TCR2_DIV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2243;"	d
I2S_TCR2_DIV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2251;"	d
I2S_TCR2_DIV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2244;"	d
I2S_TCR2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2188;"	d
I2S_TCR2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2181;"	d
I2S_TCR3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2189;"	d
I2S_TCR3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2182;"	d
I2S_TCR3_TCE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2263;"	d
I2S_TCR3_TCE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2256;"	d
I2S_TCR3_TCE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2264;"	d
I2S_TCR3_TCE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2257;"	d
I2S_TCR3_WDFL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2261;"	d
I2S_TCR3_WDFL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2254;"	d
I2S_TCR3_WDFL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2262;"	d
I2S_TCR3_WDFL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2255;"	d
I2S_TCR4_FRSZ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2277;"	d
I2S_TCR4_FRSZ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2270;"	d
I2S_TCR4_FRSZ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2278;"	d
I2S_TCR4_FRSZ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2271;"	d
I2S_TCR4_FSD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2266;"	d
I2S_TCR4_FSD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2259;"	d
I2S_TCR4_FSD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2267;"	d
I2S_TCR4_FSD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2260;"	d
I2S_TCR4_FSE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2270;"	d
I2S_TCR4_FSE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2263;"	d
I2S_TCR4_FSE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2271;"	d
I2S_TCR4_FSE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2264;"	d
I2S_TCR4_FSP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2268;"	d
I2S_TCR4_FSP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2261;"	d
I2S_TCR4_FSP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2269;"	d
I2S_TCR4_FSP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2262;"	d
I2S_TCR4_MF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2272;"	d
I2S_TCR4_MF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2265;"	d
I2S_TCR4_MF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2273;"	d
I2S_TCR4_MF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2266;"	d
I2S_TCR4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2190;"	d
I2S_TCR4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2183;"	d
I2S_TCR4_SYWD	.\Sources\Chip_start\Header\MKL26Z4.h	2276;"	d
I2S_TCR4_SYWD	.\Sources\Chip_start\Header\MKL46Z4.h	2269;"	d
I2S_TCR4_SYWD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2274;"	d
I2S_TCR4_SYWD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2267;"	d
I2S_TCR4_SYWD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2275;"	d
I2S_TCR4_SYWD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2268;"	d
I2S_TCR5_FBT	.\Sources\Chip_start\Header\MKL26Z4.h	2282;"	d
I2S_TCR5_FBT	.\Sources\Chip_start\Header\MKL46Z4.h	2275;"	d
I2S_TCR5_FBT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2280;"	d
I2S_TCR5_FBT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2273;"	d
I2S_TCR5_FBT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2281;"	d
I2S_TCR5_FBT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2274;"	d
I2S_TCR5_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2191;"	d
I2S_TCR5_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2184;"	d
I2S_TCR5_W0W	.\Sources\Chip_start\Header\MKL26Z4.h	2285;"	d
I2S_TCR5_W0W	.\Sources\Chip_start\Header\MKL46Z4.h	2278;"	d
I2S_TCR5_W0W_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2283;"	d
I2S_TCR5_W0W_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2276;"	d
I2S_TCR5_W0W_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2284;"	d
I2S_TCR5_W0W_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2277;"	d
I2S_TCR5_WNW	.\Sources\Chip_start\Header\MKL26Z4.h	2288;"	d
I2S_TCR5_WNW	.\Sources\Chip_start\Header\MKL46Z4.h	2281;"	d
I2S_TCR5_WNW_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2286;"	d
I2S_TCR5_WNW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2279;"	d
I2S_TCR5_WNW_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2287;"	d
I2S_TCR5_WNW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2280;"	d
I2S_TCSR_BCE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2241;"	d
I2S_TCSR_BCE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2234;"	d
I2S_TCSR_BCE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2242;"	d
I2S_TCSR_BCE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2235;"	d
I2S_TCSR_DBGE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2243;"	d
I2S_TCSR_DBGE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2236;"	d
I2S_TCSR_DBGE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2244;"	d
I2S_TCSR_DBGE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2237;"	d
I2S_TCSR_FEF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2231;"	d
I2S_TCSR_FEF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2224;"	d
I2S_TCSR_FEF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2232;"	d
I2S_TCSR_FEF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2225;"	d
I2S_TCSR_FEIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2223;"	d
I2S_TCSR_FEIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2216;"	d
I2S_TCSR_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2224;"	d
I2S_TCSR_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2217;"	d
I2S_TCSR_FR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2239;"	d
I2S_TCSR_FR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2232;"	d
I2S_TCSR_FR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2240;"	d
I2S_TCSR_FR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2233;"	d
I2S_TCSR_FWDE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2219;"	d
I2S_TCSR_FWDE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2212;"	d
I2S_TCSR_FWDE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2220;"	d
I2S_TCSR_FWDE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2213;"	d
I2S_TCSR_FWF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2229;"	d
I2S_TCSR_FWF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2222;"	d
I2S_TCSR_FWF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2230;"	d
I2S_TCSR_FWF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2223;"	d
I2S_TCSR_FWIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2221;"	d
I2S_TCSR_FWIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2214;"	d
I2S_TCSR_FWIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2222;"	d
I2S_TCSR_FWIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2215;"	d
I2S_TCSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2187;"	d
I2S_TCSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2180;"	d
I2S_TCSR_SEF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2233;"	d
I2S_TCSR_SEF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2226;"	d
I2S_TCSR_SEF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2234;"	d
I2S_TCSR_SEF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2227;"	d
I2S_TCSR_SEIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2225;"	d
I2S_TCSR_SEIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2218;"	d
I2S_TCSR_SEIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2226;"	d
I2S_TCSR_SEIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2219;"	d
I2S_TCSR_SR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2237;"	d
I2S_TCSR_SR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2230;"	d
I2S_TCSR_SR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2238;"	d
I2S_TCSR_SR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2231;"	d
I2S_TCSR_STOPE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2245;"	d
I2S_TCSR_STOPE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2238;"	d
I2S_TCSR_STOPE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2246;"	d
I2S_TCSR_STOPE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2239;"	d
I2S_TCSR_TE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2247;"	d
I2S_TCSR_TE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2240;"	d
I2S_TCSR_TE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2248;"	d
I2S_TCSR_TE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2241;"	d
I2S_TCSR_WSF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2235;"	d
I2S_TCSR_WSF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2228;"	d
I2S_TCSR_WSF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2236;"	d
I2S_TCSR_WSF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2229;"	d
I2S_TCSR_WSIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2227;"	d
I2S_TCSR_WSIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2220;"	d
I2S_TCSR_WSIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2228;"	d
I2S_TCSR_WSIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2221;"	d
I2S_TDR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2192;"	d
I2S_TDR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2185;"	d
I2S_TDR_TDR	.\Sources\Chip_start\Header\MKL26Z4.h	2292;"	d
I2S_TDR_TDR	.\Sources\Chip_start\Header\MKL46Z4.h	2285;"	d
I2S_TDR_TDR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2290;"	d
I2S_TDR_TDR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2283;"	d
I2S_TDR_TDR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2291;"	d
I2S_TDR_TDR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2284;"	d
I2S_TMR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2193;"	d
I2S_TMR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2186;"	d
I2S_TMR_TWM	.\Sources\Chip_start\Header\MKL26Z4.h	2296;"	d
I2S_TMR_TWM	.\Sources\Chip_start\Header\MKL46Z4.h	2289;"	d
I2S_TMR_TWM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2294;"	d
I2S_TMR_TWM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2287;"	d
I2S_TMR_TWM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2295;"	d
I2S_TMR_TWM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2288;"	d
IABR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon101
IABR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon119
IABR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon151
IAR_ONLY_LOW_OPTIMIZATION_ENTER	.\Sources\Chip_start\CMSIS\arm_math.h	7236;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	.\Sources\Chip_start\CMSIS\arm_math.h	7262;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	.\Sources\Chip_start\CMSIS\arm_math.h	7285;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	.\Sources\Chip_start\CMSIS\arm_math.h	7239;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	.\Sources\Chip_start\CMSIS\arm_math.h	7266;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	.\Sources\Chip_start\CMSIS\arm_math.h	7287;"	d
ICER	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon78
ICER	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon89
ICER	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon101
ICER	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon119
ICER	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon138
ICER	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon151
ICER	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t ICER;                                   \/**< Interrupt Clear Enable Register, offset: 0x80 *\/$/;"	m	struct:NVIC_MemMap
ICER	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t ICER;                                   \/**< Interrupt Clear Enable Register, offset: 0x80 *\/$/;"	m	struct:NVIC_MemMap
ICER	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t ICER;                                   \/**< Interrupt Clear Enable Register, offset: 0x80 *\/$/;"	m	struct:NVIC_MemMap
ICER	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t ICER;                                   \/**< Interrupt Clear Enable Register, offset: 0x80 *\/$/;"	m	struct:NVIC_MemMap
ICPR	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon78
ICPR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon89
ICPR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon101
ICPR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon119
ICPR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon138
ICPR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon151
ICPR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t ICPR;                                   \/**< Interrupt Clear Pending Register, offset: 0x180 *\/$/;"	m	struct:NVIC_MemMap
ICPR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t ICPR;                                   \/**< Interrupt Clear Pending Register, offset: 0x180 *\/$/;"	m	struct:NVIC_MemMap
ICPR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t ICPR;                                   \/**< Interrupt Clear Pending Register, offset: 0x180 *\/$/;"	m	struct:NVIC_MemMap
ICPR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t ICPR;                                   \/**< Interrupt Clear Pending Register, offset: 0x180 *\/$/;"	m	struct:NVIC_MemMap
ICSR	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon79
ICSR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon90
ICSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon102
ICSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon120
ICSR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon139
ICSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon152
ICSR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t ICSR;                                   \/**< Interrupt Control and State Register, offset: 0xD04 *\/$/;"	m	struct:SCB_MemMap
ICSR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t ICSR;                                   \/**< Interrupt Control and State Register, offset: 0xD04 *\/$/;"	m	struct:SCB_MemMap
ICSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t ICSR;                                   \/**< Interrupt Control and State Register, offset: 0xD04 *\/$/;"	m	struct:SCB_MemMap
ICSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t ICSR;                                   \/**< Interrupt Control and State Register, offset: 0xD04 *\/$/;"	m	struct:SCB_MemMap
ICTR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon103
ICTR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon121
ICTR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon153
IC_E	.\Sources\Chip_driver\TPM\tpm.h	/^    IC_E       = IC_Either,$/;"	e	enum:_TPM_Mode_
IC_Either	.\Sources\Chip_driver\TPM\tpm.h	/^    IC_Either  = (TPM_CnSC_ELSB_MASK | TPM_CnSC_ELSA_MASK),$/;"	e	enum:_TPM_Mode_
IC_F	.\Sources\Chip_driver\TPM\tpm.h	/^    IC_F       = IC_Falling,$/;"	e	enum:_TPM_Mode_
IC_Falling	.\Sources\Chip_driver\TPM\tpm.h	/^    IC_Falling = TPM_CnSC_ELSB_MASK,$/;"	e	enum:_TPM_Mode_
IC_R	.\Sources\Chip_driver\TPM\tpm.h	/^    IC_R       = IC_Rising,$/;"	e	enum:_TPM_Mode_
IC_Rising	.\Sources\Chip_driver\TPM\tpm.h	/^    IC_Rising  = TPM_CnSC_ELSA_MASK,$/;"	e	enum:_TPM_Mode_
IDCOMP	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t IDCOMP;                                  \/**< Peripheral ID Complement register, offset: 0x4 *\/$/;"	m	struct:USB_MemMap
IDCOMP	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t IDCOMP;                                  \/**< Peripheral ID Complement register, offset: 0x4 *\/$/;"	m	struct:USB_MemMap
IDCOMP	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t IDCOMP;                                  \/**< Peripheral ID Complement register, offset: 0x4 *\/$/;"	m	struct:USB_MemMap
IDCOMP	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t IDCOMP;                                  \/**< Peripheral ID Complement register, offset: 0x4 *\/$/;"	m	struct:USB_MemMap
IER	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t IER;                                    \/**< RTC Interrupt Enable Register, offset: 0x1C *\/$/;"	m	struct:RTC_MemMap
IER	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t IER;                                    \/**< RTC Interrupt Enable Register, offset: 0x1C *\/$/;"	m	struct:RTC_MemMap
IER	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t IER;                                    \/**< RTC Interrupt Enable Register, offset: 0x1C *\/$/;"	m	struct:RTC_MemMap
IER	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t IER;                                    \/**< RTC Interrupt Enable Register, offset: 0x1C *\/$/;"	m	struct:RTC_MemMap
IMCR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon105
IMCR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon123
IMCR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon155
INDEX_MASK	.\Sources\Chip_start\CMSIS\arm_math.h	299;"	d
INPUT_SPACING	.\Sources\Chip_start\CMSIS\arm_math.h	317;"	d
INTEN	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t INTEN;                                   \/**< Interrupt Enable register, offset: 0x84 *\/$/;"	m	struct:USB_MemMap
INTEN	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t INTEN;                                   \/**< Interrupt Enable register, offset: 0x84 *\/$/;"	m	struct:USB_MemMap
INTEN	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t INTEN;                                   \/**< Interrupt Enable register, offset: 0x84 *\/$/;"	m	struct:USB_MemMap
INTEN	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t INTEN;                                   \/**< Interrupt Enable register, offset: 0x84 *\/$/;"	m	struct:USB_MemMap
INTERRUPT_TIME	.\Sources\Application\parameter.h	6;"	d
INT_ADC0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_ADC0                     = 31,               \/**< ADC0 interrupt *\/$/;"	e	enum:__anon161
INT_ADC0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_ADC0                     = 31,               \/**< ADC0 interrupt *\/$/;"	e	enum:__anon171
INT_ADC0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_ADC0                     = 31,               \/**< ADC0 interrupt *\/$/;"	e	enum:__anon182
INT_ADC0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_ADC0                     = 31,               \/**< ADC0 interrupt *\/$/;"	e	enum:__anon193
INT_CMP0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_CMP0                     = 32,               \/**< CMP0 interrupt *\/$/;"	e	enum:__anon161
INT_CMP0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_CMP0                     = 32,               \/**< CMP0 interrupt *\/$/;"	e	enum:__anon171
INT_CMP0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_CMP0                     = 32,               \/**< CMP0 interrupt *\/$/;"	e	enum:__anon182
INT_CMP0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_CMP0                     = 32,               \/**< CMP0 interrupt *\/$/;"	e	enum:__anon193
INT_DAC0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_DAC0                     = 41,               \/**< DAC0 interrupt *\/$/;"	e	enum:__anon161
INT_DAC0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_DAC0                     = 41,               \/**< DAC0 interrupt *\/$/;"	e	enum:__anon171
INT_DAC0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_DAC0                     = 41,               \/**< DAC0 interrupt *\/$/;"	e	enum:__anon182
INT_DAC0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_DAC0                     = 41,               \/**< DAC0 interrupt *\/$/;"	e	enum:__anon193
INT_DMA0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_DMA0                     = 16,               \/**< DMA channel 0 transfer complete\/error interrupt *\/$/;"	e	enum:__anon161
INT_DMA0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_DMA0                     = 16,               \/**< DMA channel 0 transfer complete\/error interrupt *\/$/;"	e	enum:__anon171
INT_DMA0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_DMA0                     = 16,               \/**< DMA channel 0 transfer complete\/error interrupt *\/$/;"	e	enum:__anon182
INT_DMA0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_DMA0                     = 16,               \/**< DMA channel 0 transfer complete\/error interrupt *\/$/;"	e	enum:__anon193
INT_DMA1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_DMA1                     = 17,               \/**< DMA channel 1 transfer complete\/error interrupt *\/$/;"	e	enum:__anon161
INT_DMA1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_DMA1                     = 17,               \/**< DMA channel 1 transfer complete\/error interrupt *\/$/;"	e	enum:__anon171
INT_DMA1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_DMA1                     = 17,               \/**< DMA channel 1 transfer complete\/error interrupt *\/$/;"	e	enum:__anon182
INT_DMA1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_DMA1                     = 17,               \/**< DMA channel 1 transfer complete\/error interrupt *\/$/;"	e	enum:__anon193
INT_DMA2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_DMA2                     = 18,               \/**< DMA channel 2 transfer complete\/error interrupt *\/$/;"	e	enum:__anon161
INT_DMA2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_DMA2                     = 18,               \/**< DMA channel 2 transfer complete\/error interrupt *\/$/;"	e	enum:__anon171
INT_DMA2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_DMA2                     = 18,               \/**< DMA channel 2 transfer complete\/error interrupt *\/$/;"	e	enum:__anon182
INT_DMA2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_DMA2                     = 18,               \/**< DMA channel 2 transfer complete\/error interrupt *\/$/;"	e	enum:__anon193
INT_DMA3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_DMA3                     = 19,               \/**< DMA channel 3 transfer complete\/error interrupt *\/$/;"	e	enum:__anon161
INT_DMA3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_DMA3                     = 19,               \/**< DMA channel 3 transfer complete\/error interrupt *\/$/;"	e	enum:__anon171
INT_DMA3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_DMA3                     = 19,               \/**< DMA channel 3 transfer complete\/error interrupt *\/$/;"	e	enum:__anon182
INT_DMA3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_DMA3                     = 19,               \/**< DMA channel 3 transfer complete\/error interrupt *\/$/;"	e	enum:__anon193
INT_FTFA	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_FTFA                     = 21,               \/**< FTFA command complete\/read collision interrupt *\/$/;"	e	enum:__anon161
INT_FTFA	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_FTFA                     = 21,               \/**< FTFA command complete\/read collision interrupt *\/$/;"	e	enum:__anon171
INT_FTFA	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_FTFA                     = 21,               \/**< FTFA command complete\/read collision interrupt *\/$/;"	e	enum:__anon182
INT_FTFA	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_FTFA                     = 21,               \/**< FTFA command complete\/read collision interrupt *\/$/;"	e	enum:__anon193
INT_Hard_Fault	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Hard_Fault               = 3,                \/**< Hard fault exception *\/$/;"	e	enum:__anon161
INT_Hard_Fault	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Hard_Fault               = 3,                \/**< Hard fault exception *\/$/;"	e	enum:__anon171
INT_Hard_Fault	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Hard_Fault               = 3,                \/**< Hard fault exception *\/$/;"	e	enum:__anon182
INT_Hard_Fault	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Hard_Fault               = 3,                \/**< Hard fault exception *\/$/;"	e	enum:__anon193
INT_I2C0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_I2C0                     = 24,               \/**< I2C0 interrupt *\/$/;"	e	enum:__anon161
INT_I2C0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_I2C0                     = 24,               \/**< I2C0 interrupt *\/$/;"	e	enum:__anon171
INT_I2C0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_I2C0                     = 24,               \/**< I2C0 interrupt *\/$/;"	e	enum:__anon182
INT_I2C0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_I2C0                     = 24,               \/**< I2C0 interrupt *\/$/;"	e	enum:__anon193
INT_I2C1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_I2C1                     = 25,               \/**< I2C0 interrupt 25 *\/$/;"	e	enum:__anon161
INT_I2C1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_I2C1                     = 25,               \/**< I2C0 interrupt 25 *\/$/;"	e	enum:__anon171
INT_I2C1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_I2C1                     = 25,               \/**< I2C0 interrupt 25 *\/$/;"	e	enum:__anon182
INT_I2C1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_I2C1                     = 25,               \/**< I2C0 interrupt 25 *\/$/;"	e	enum:__anon193
INT_I2S0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_I2S0                     = 39,               \/**< I2S0 transmit interrupt *\/$/;"	e	enum:__anon182
INT_I2S0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_I2S0                     = 39,               \/**< I2S0 transmit interrupt *\/$/;"	e	enum:__anon193
INT_Initial_Program_Counter	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Initial_Program_Counter  = 1,                \/**< Initial program counter *\/$/;"	e	enum:__anon161
INT_Initial_Program_Counter	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Initial_Program_Counter  = 1,                \/**< Initial program counter *\/$/;"	e	enum:__anon171
INT_Initial_Program_Counter	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Initial_Program_Counter  = 1,                \/**< Initial program counter *\/$/;"	e	enum:__anon182
INT_Initial_Program_Counter	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Initial_Program_Counter  = 1,                \/**< Initial program counter *\/$/;"	e	enum:__anon193
INT_Initial_Stack_Pointer	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Initial_Stack_Pointer    = 0,                \/**< Initial stack pointer *\/$/;"	e	enum:__anon161
INT_Initial_Stack_Pointer	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Initial_Stack_Pointer    = 0,                \/**< Initial stack pointer *\/$/;"	e	enum:__anon171
INT_Initial_Stack_Pointer	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Initial_Stack_Pointer    = 0,                \/**< Initial stack pointer *\/$/;"	e	enum:__anon182
INT_Initial_Stack_Pointer	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Initial_Stack_Pointer    = 0,                \/**< Initial stack pointer *\/$/;"	e	enum:__anon193
INT_LCD	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_LCD                      = 45,               \/**< Segment LCD Interrupt *\/$/;"	e	enum:__anon193
INT_LLW	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_LLW                      = 23,               \/**< Low Leakage Wakeup *\/$/;"	e	enum:__anon161
INT_LLW	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_LLW                      = 23,               \/**< Low Leakage Wakeup *\/$/;"	e	enum:__anon171
INT_LLW	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_LLW                      = 23,               \/**< Low Leakage Wakeup *\/$/;"	e	enum:__anon182
INT_LLW	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_LLW                      = 23,               \/**< Low Leakage Wakeup *\/$/;"	e	enum:__anon193
INT_LPTimer	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_LPTimer                  = 44,               \/**< LPTimer interrupt *\/$/;"	e	enum:__anon161
INT_LPTimer	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_LPTimer                  = 44,               \/**< LPTimer interrupt *\/$/;"	e	enum:__anon171
INT_LPTimer	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_LPTimer                  = 44,               \/**< LPTimer interrupt *\/$/;"	e	enum:__anon182
INT_LPTimer	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_LPTimer                  = 44,               \/**< LPTimer interrupt *\/$/;"	e	enum:__anon193
INT_LVD_LVW	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_LVD_LVW                  = 22,               \/**< Low Voltage Detect, Low Voltage Warning *\/$/;"	e	enum:__anon161
INT_LVD_LVW	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_LVD_LVW                  = 22,               \/**< Low Voltage Detect, Low Voltage Warning *\/$/;"	e	enum:__anon171
INT_LVD_LVW	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_LVD_LVW                  = 22,               \/**< Low Voltage Detect, Low Voltage Warning *\/$/;"	e	enum:__anon182
INT_LVD_LVW	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_LVD_LVW                  = 22,               \/**< Low Voltage Detect, Low Voltage Warning *\/$/;"	e	enum:__anon193
INT_MCG	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_MCG                      = 43,               \/**< MCG interrupt *\/$/;"	e	enum:__anon161
INT_MCG	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_MCG                      = 43,               \/**< MCG interrupt *\/$/;"	e	enum:__anon171
INT_MCG	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_MCG                      = 43,               \/**< MCG interrupt *\/$/;"	e	enum:__anon182
INT_MCG	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_MCG                      = 43,               \/**< MCG interrupt *\/$/;"	e	enum:__anon193
INT_NMI	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_NMI                      = 2,                \/**< Non-maskable interrupt *\/$/;"	e	enum:__anon161
INT_NMI	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_NMI                      = 2,                \/**< Non-maskable interrupt *\/$/;"	e	enum:__anon171
INT_NMI	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_NMI                      = 2,                \/**< Non-maskable interrupt *\/$/;"	e	enum:__anon182
INT_NMI	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_NMI                      = 2,                \/**< Non-maskable interrupt *\/$/;"	e	enum:__anon193
INT_PIT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_PIT                      = 38,               \/**< PIT timer interrupt *\/$/;"	e	enum:__anon161
INT_PIT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_PIT                      = 38,               \/**< PIT timer interrupt *\/$/;"	e	enum:__anon171
INT_PIT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_PIT                      = 38,               \/**< PIT timer interrupt *\/$/;"	e	enum:__anon182
INT_PIT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_PIT                      = 38,               \/**< PIT timer interrupt *\/$/;"	e	enum:__anon193
INT_PORTA	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_PORTA                    = 46,               \/**< Port A interrupt *\/$/;"	e	enum:__anon161
INT_PORTA	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_PORTA                    = 46,               \/**< Port A interrupt *\/$/;"	e	enum:__anon171
INT_PORTA	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_PORTA                    = 46,               \/**< Port A interrupt *\/$/;"	e	enum:__anon182
INT_PORTA	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_PORTA                    = 46,               \/**< Port A interrupt *\/$/;"	e	enum:__anon193
INT_PORTC_PORTD	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_PORTC_PORTD              = 47                \/**< Port C and port D interrupt *\/$/;"	e	enum:__anon182
INT_PORTC_PORTD	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_PORTC_PORTD              = 47                \/**< Port C and port D interrupt *\/$/;"	e	enum:__anon193
INT_PORTD	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_PORTD                    = 47                \/**< Port D interrupt *\/$/;"	e	enum:__anon161
INT_PORTD	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_PORTD                    = 47                \/**< Port D interrupt *\/$/;"	e	enum:__anon171
INT_PendableSrvReq	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_PendableSrvReq           = 14,               \/**< PendSV exception - request for system level service *\/$/;"	e	enum:__anon161
INT_PendableSrvReq	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_PendableSrvReq           = 14,               \/**< PendSV exception - request for system level service *\/$/;"	e	enum:__anon171
INT_PendableSrvReq	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_PendableSrvReq           = 14,               \/**< PendSV exception - request for system level service *\/$/;"	e	enum:__anon182
INT_PendableSrvReq	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_PendableSrvReq           = 14,               \/**< PendSV exception - request for system level service *\/$/;"	e	enum:__anon193
INT_RTC	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_RTC                      = 36,               \/**< RTC interrupt *\/$/;"	e	enum:__anon161
INT_RTC	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_RTC                      = 36,               \/**< RTC interrupt *\/$/;"	e	enum:__anon171
INT_RTC	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_RTC                      = 36,               \/**< RTC interrupt *\/$/;"	e	enum:__anon182
INT_RTC	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_RTC                      = 36,               \/**< RTC interrupt *\/$/;"	e	enum:__anon193
INT_RTC_Seconds	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_RTC_Seconds              = 37,               \/**< RTC seconds interrupt *\/$/;"	e	enum:__anon161
INT_RTC_Seconds	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_RTC_Seconds              = 37,               \/**< RTC seconds interrupt *\/$/;"	e	enum:__anon171
INT_RTC_Seconds	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_RTC_Seconds              = 37,               \/**< RTC seconds interrupt *\/$/;"	e	enum:__anon182
INT_RTC_Seconds	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_RTC_Seconds              = 37,               \/**< RTC seconds interrupt *\/$/;"	e	enum:__anon193
INT_Reserved10	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved10               = 10,               \/**< Reserved interrupt 10 *\/$/;"	e	enum:__anon161
INT_Reserved10	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved10               = 10,               \/**< Reserved interrupt 10 *\/$/;"	e	enum:__anon171
INT_Reserved10	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved10               = 10,               \/**< Reserved interrupt 10 *\/$/;"	e	enum:__anon182
INT_Reserved10	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Reserved10               = 10,               \/**< Reserved interrupt 10 *\/$/;"	e	enum:__anon193
INT_Reserved12	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved12               = 12,               \/**< Reserved interrupt 12 *\/$/;"	e	enum:__anon161
INT_Reserved12	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved12               = 12,               \/**< Reserved interrupt 12 *\/$/;"	e	enum:__anon171
INT_Reserved12	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved12               = 12,               \/**< Reserved interrupt 12 *\/$/;"	e	enum:__anon182
INT_Reserved12	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Reserved12               = 12,               \/**< Reserved interrupt 12 *\/$/;"	e	enum:__anon193
INT_Reserved13	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved13               = 13,               \/**< Reserved interrupt 13 *\/$/;"	e	enum:__anon161
INT_Reserved13	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved13               = 13,               \/**< Reserved interrupt 13 *\/$/;"	e	enum:__anon171
INT_Reserved13	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved13               = 13,               \/**< Reserved interrupt 13 *\/$/;"	e	enum:__anon182
INT_Reserved13	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Reserved13               = 13,               \/**< Reserved interrupt 13 *\/$/;"	e	enum:__anon193
INT_Reserved20	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved20               = 20,               \/**< Reserved interrupt 20 *\/$/;"	e	enum:__anon161
INT_Reserved20	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved20               = 20,               \/**< Reserved interrupt 20 *\/$/;"	e	enum:__anon171
INT_Reserved20	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved20               = 20,               \/**< Reserved interrupt 20 *\/$/;"	e	enum:__anon182
INT_Reserved20	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Reserved20               = 20,               \/**< Reserved interrupt 20 *\/$/;"	e	enum:__anon193
INT_Reserved39	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved39               = 39,               \/**< Reserved interrupt 39 *\/$/;"	e	enum:__anon161
INT_Reserved39	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved39               = 39,               \/**< Reserved interrupt 39 *\/$/;"	e	enum:__anon171
INT_Reserved4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved4                = 4,                \/**< Reserved interrupt 4 *\/$/;"	e	enum:__anon161
INT_Reserved4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved4                = 4,                \/**< Reserved interrupt 4 *\/$/;"	e	enum:__anon171
INT_Reserved4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved4                = 4,                \/**< Reserved interrupt 4 *\/$/;"	e	enum:__anon182
INT_Reserved4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Reserved4                = 4,                \/**< Reserved interrupt 4 *\/$/;"	e	enum:__anon193
INT_Reserved45	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved45               = 45,               \/**< Reserved interrupt 45 *\/$/;"	e	enum:__anon161
INT_Reserved45	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved45               = 45,               \/**< Reserved interrupt 45 *\/$/;"	e	enum:__anon171
INT_Reserved45	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved45               = 45,               \/**< Reserved interrupt 45 *\/$/;"	e	enum:__anon182
INT_Reserved5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved5                = 5,                \/**< Reserved interrupt 5 *\/$/;"	e	enum:__anon161
INT_Reserved5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved5                = 5,                \/**< Reserved interrupt 5 *\/$/;"	e	enum:__anon171
INT_Reserved5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved5                = 5,                \/**< Reserved interrupt 5 *\/$/;"	e	enum:__anon182
INT_Reserved5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Reserved5                = 5,                \/**< Reserved interrupt 5 *\/$/;"	e	enum:__anon193
INT_Reserved6	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved6                = 6,                \/**< Reserved interrupt 6 *\/$/;"	e	enum:__anon161
INT_Reserved6	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved6                = 6,                \/**< Reserved interrupt 6 *\/$/;"	e	enum:__anon171
INT_Reserved6	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved6                = 6,                \/**< Reserved interrupt 6 *\/$/;"	e	enum:__anon182
INT_Reserved6	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Reserved6                = 6,                \/**< Reserved interrupt 6 *\/$/;"	e	enum:__anon193
INT_Reserved7	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved7                = 7,                \/**< Reserved interrupt 7 *\/$/;"	e	enum:__anon161
INT_Reserved7	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved7                = 7,                \/**< Reserved interrupt 7 *\/$/;"	e	enum:__anon171
INT_Reserved7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved7                = 7,                \/**< Reserved interrupt 7 *\/$/;"	e	enum:__anon182
INT_Reserved7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Reserved7                = 7,                \/**< Reserved interrupt 7 *\/$/;"	e	enum:__anon193
INT_Reserved8	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved8                = 8,                \/**< Reserved interrupt 8 *\/$/;"	e	enum:__anon161
INT_Reserved8	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved8                = 8,                \/**< Reserved interrupt 8 *\/$/;"	e	enum:__anon171
INT_Reserved8	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved8                = 8,                \/**< Reserved interrupt 8 *\/$/;"	e	enum:__anon182
INT_Reserved8	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Reserved8                = 8,                \/**< Reserved interrupt 8 *\/$/;"	e	enum:__anon193
INT_Reserved9	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_Reserved9                = 9,                \/**< Reserved interrupt 9 *\/$/;"	e	enum:__anon161
INT_Reserved9	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_Reserved9                = 9,                \/**< Reserved interrupt 9 *\/$/;"	e	enum:__anon171
INT_Reserved9	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_Reserved9                = 9,                \/**< Reserved interrupt 9 *\/$/;"	e	enum:__anon182
INT_Reserved9	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_Reserved9                = 9,                \/**< Reserved interrupt 9 *\/$/;"	e	enum:__anon193
INT_SPI0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_SPI0                     = 26,               \/**< SPI0 interrupt *\/$/;"	e	enum:__anon161
INT_SPI0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_SPI0                     = 26,               \/**< SPI0 interrupt *\/$/;"	e	enum:__anon171
INT_SPI0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_SPI0                     = 26,               \/**< SPI0 interrupt *\/$/;"	e	enum:__anon182
INT_SPI0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_SPI0                     = 26,               \/**< SPI0 interrupt *\/$/;"	e	enum:__anon193
INT_SPI1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_SPI1                     = 27,               \/**< SPI1 interrupt *\/$/;"	e	enum:__anon161
INT_SPI1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_SPI1                     = 27,               \/**< SPI1 interrupt *\/$/;"	e	enum:__anon171
INT_SPI1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_SPI1                     = 27,               \/**< SPI1 interrupt *\/$/;"	e	enum:__anon182
INT_SPI1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_SPI1                     = 27,               \/**< SPI1 interrupt *\/$/;"	e	enum:__anon193
INT_SVCall	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_SVCall                   = 11,               \/**< A supervisor call exception *\/$/;"	e	enum:__anon161
INT_SVCall	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_SVCall                   = 11,               \/**< A supervisor call exception *\/$/;"	e	enum:__anon171
INT_SVCall	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_SVCall                   = 11,               \/**< A supervisor call exception *\/$/;"	e	enum:__anon182
INT_SVCall	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_SVCall                   = 11,               \/**< A supervisor call exception *\/$/;"	e	enum:__anon193
INT_SysTick	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_SysTick                  = 15,               \/**< SysTick interrupt *\/$/;"	e	enum:__anon161
INT_SysTick	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_SysTick                  = 15,               \/**< SysTick interrupt *\/$/;"	e	enum:__anon171
INT_SysTick	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_SysTick                  = 15,               \/**< SysTick interrupt *\/$/;"	e	enum:__anon182
INT_SysTick	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_SysTick                  = 15,               \/**< SysTick interrupt *\/$/;"	e	enum:__anon193
INT_TPM0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_TPM0                     = 33,               \/**< TPM0 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon161
INT_TPM0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_TPM0                     = 33,               \/**< TPM0 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon171
INT_TPM0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_TPM0                     = 33,               \/**< TPM0 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon182
INT_TPM0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_TPM0                     = 33,               \/**< TPM0 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon193
INT_TPM1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_TPM1                     = 34,               \/**< TPM1 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon161
INT_TPM1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_TPM1                     = 34,               \/**< TPM1 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon171
INT_TPM1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_TPM1                     = 34,               \/**< TPM1 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon182
INT_TPM1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_TPM1                     = 34,               \/**< TPM1 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon193
INT_TPM2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_TPM2                     = 35,               \/**< TPM2 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon161
INT_TPM2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_TPM2                     = 35,               \/**< TPM2 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon171
INT_TPM2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_TPM2                     = 35,               \/**< TPM2 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon182
INT_TPM2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_TPM2                     = 35,               \/**< TPM2 fault, overflow and channels interrupt *\/$/;"	e	enum:__anon193
INT_TSI0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_TSI0                     = 42,               \/**< TSI0 interrupt *\/$/;"	e	enum:__anon161
INT_TSI0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_TSI0                     = 42,               \/**< TSI0 interrupt *\/$/;"	e	enum:__anon171
INT_TSI0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_TSI0                     = 42,               \/**< TSI0 interrupt *\/$/;"	e	enum:__anon182
INT_TSI0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_TSI0                     = 42,               \/**< TSI0 interrupt *\/$/;"	e	enum:__anon193
INT_UART0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_UART0                    = 28,               \/**< UART0 status\/error interrupt *\/$/;"	e	enum:__anon161
INT_UART0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_UART0                    = 28,               \/**< UART0 status\/error interrupt *\/$/;"	e	enum:__anon171
INT_UART0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_UART0                    = 28,               \/**< UART0 status\/error interrupt *\/$/;"	e	enum:__anon182
INT_UART0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_UART0                    = 28,               \/**< UART0 status\/error interrupt *\/$/;"	e	enum:__anon193
INT_UART1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_UART1                    = 29,               \/**< UART1 status\/error interrupt *\/$/;"	e	enum:__anon161
INT_UART1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_UART1                    = 29,               \/**< UART1 status\/error interrupt *\/$/;"	e	enum:__anon171
INT_UART1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_UART1                    = 29,               \/**< UART1 status\/error interrupt *\/$/;"	e	enum:__anon182
INT_UART1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_UART1                    = 29,               \/**< UART1 status\/error interrupt *\/$/;"	e	enum:__anon193
INT_UART2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_UART2                    = 30,               \/**< UART2 status\/error interrupt *\/$/;"	e	enum:__anon161
INT_UART2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_UART2                    = 30,               \/**< UART2 status\/error interrupt *\/$/;"	e	enum:__anon171
INT_UART2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_UART2                    = 30,               \/**< UART2 status\/error interrupt *\/$/;"	e	enum:__anon182
INT_UART2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_UART2                    = 30,               \/**< UART2 status\/error interrupt *\/$/;"	e	enum:__anon193
INT_USB0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    INT_USB0                     = 40,               \/**< USB0 interrupt *\/$/;"	e	enum:__anon161
INT_USB0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    INT_USB0                     = 40,               \/**< USB0 interrupt *\/$/;"	e	enum:__anon171
INT_USB0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    INT_USB0                     = 40,               \/**< USB0 interrupt *\/$/;"	e	enum:__anon182
INT_USB0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    INT_USB0                     = 40,               \/**< USB0 interrupt *\/$/;"	e	enum:__anon193
IP	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon78
IP	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon89
IP	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon101
IP	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon119
IP	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon138
IP	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon151
IP	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t IP[8];                                  \/**< Interrupt Priority Register n, array offset: 0x300, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
IP	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t IP[8];                                  \/**< Interrupt Priority Register n, array offset: 0x300, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
IP	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t IP[8];                                  \/**< Interrupt Priority Register n, array offset: 0x300, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
IP	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t IP[8];                                  \/**< Interrupt Priority Register n, array offset: 0x300, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
IPSR_Type	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    } IPSR_Type;$/;"	t	typeref:union:__anon72
IPSR_Type	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    } IPSR_Type;$/;"	t	typeref:union:__anon83
IPSR_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } IPSR_Type;$/;"	t	typeref:union:__anon95
IPSR_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } IPSR_Type;$/;"	t	typeref:union:__anon113
IPSR_Type	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    } IPSR_Type;$/;"	t	typeref:union:__anon132
IPSR_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } IPSR_Type;$/;"	t	typeref:union:__anon145
IRC_Default	.\Sources\Chip_driver\PORT\port.h	/^    IRC_Default  = IRQ_Disable,$/;"	e	enum:_PORT_IRQC_
IRQInterruptIndex	.\Sources\Chip_start\Header\MKL24Z4.h	/^} IRQInterruptIndex;$/;"	t	typeref:enum:__anon161
IRQInterruptIndex	.\Sources\Chip_start\Header\MKL25Z4.h	/^} IRQInterruptIndex;$/;"	t	typeref:enum:__anon171
IRQInterruptIndex	.\Sources\Chip_start\Header\MKL26Z4.h	/^} IRQInterruptIndex;$/;"	t	typeref:enum:__anon182
IRQInterruptIndex	.\Sources\Chip_start\Header\MKL46Z4.h	/^} IRQInterruptIndex;$/;"	t	typeref:enum:__anon193
IRQ_Disable	.\Sources\Chip_driver\PORT\port.h	/^    IRQ_Disable  =  0,$/;"	e	enum:_PORT_IRQC_
IRQ_Either	.\Sources\Chip_driver\PORT\port.h	/^    IRQ_Either   = 11,$/;"	e	enum:_PORT_IRQC_
IRQ_Falling	.\Sources\Chip_driver\PORT\port.h	/^    IRQ_Falling  = 10,$/;"	e	enum:_PORT_IRQC_
IRQ_High	.\Sources\Chip_driver\PORT\port.h	/^    IRQ_High     = 12,$/;"	e	enum:_PORT_IRQC_
IRQ_Low	.\Sources\Chip_driver\PORT\port.h	/^    IRQ_Low      =  8,$/;"	e	enum:_PORT_IRQC_
IRQ_Rising	.\Sources\Chip_driver\PORT\port.h	/^    IRQ_Rising   =  9,$/;"	e	enum:_PORT_IRQC_
IRQn	.\Sources\Chip_start\vectors.h	/^typedef enum IRQn$/;"	g
IRQn_Type	.\Sources\Chip_start\vectors.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
IRR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon105
IRR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon123
IRR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon155
ISAR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon102
ISAR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon120
ISAR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon152
ISER	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon78
ISER	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon89
ISER	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon101
ISER	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon119
ISER	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon138
ISER	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon151
ISER	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t ISER;                                   \/**< Interrupt Set Enable Register, offset: 0x0 *\/$/;"	m	struct:NVIC_MemMap
ISER	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t ISER;                                   \/**< Interrupt Set Enable Register, offset: 0x0 *\/$/;"	m	struct:NVIC_MemMap
ISER	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t ISER;                                   \/**< Interrupt Set Enable Register, offset: 0x0 *\/$/;"	m	struct:NVIC_MemMap
ISER	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t ISER;                                   \/**< Interrupt Set Enable Register, offset: 0x0 *\/$/;"	m	struct:NVIC_MemMap
ISFR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t ISFR;                                   \/**< Interrupt Status Flag Register, offset: 0xA0 *\/$/;"	m	struct:PORT_MemMap
ISFR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t ISFR;                                   \/**< Interrupt Status Flag Register, offset: 0xA0 *\/$/;"	m	struct:PORT_MemMap
ISFR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t ISFR;                                   \/**< Interrupt Status Flag Register, offset: 0xA0 *\/$/;"	m	struct:PORT_MemMap
ISFR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t ISFR;                                   \/**< Interrupt Status Flag Register, offset: 0xA0 *\/$/;"	m	struct:PORT_MemMap
ISPR	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon78
ISPR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon89
ISPR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon101
ISPR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon119
ISPR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon138
ISPR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon151
ISPR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t ISPR;                                   \/**< Interrupt Set Pending Register, offset: 0x100 *\/$/;"	m	struct:NVIC_MemMap
ISPR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t ISPR;                                   \/**< Interrupt Set Pending Register, offset: 0x100 *\/$/;"	m	struct:NVIC_MemMap
ISPR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t ISPR;                                   \/**< Interrupt Set Pending Register, offset: 0x100 *\/$/;"	m	struct:NVIC_MemMap
ISPR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t ISPR;                                   \/**< Interrupt Set Pending Register, offset: 0x100 *\/$/;"	m	struct:NVIC_MemMap
ISR	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon72::__anon73
ISR	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon74::__anon75
ISR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon83::__anon84
ISR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon85::__anon86
ISR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon95::__anon96
ISR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon97::__anon98
ISR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon113::__anon114
ISR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon115::__anon116
ISR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon132::__anon133
ISR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon134::__anon135
ISR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon145::__anon146
ISR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t ISR: 9;                     \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon147::__anon148
ISR_CALLBACK	.\Sources\Chip_start\common.h	/^typedef void (*ISR_CALLBACK)(void);$/;"	t
ISTAT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t ISTAT;                                   \/**< Interrupt Status register, offset: 0x80 *\/$/;"	m	struct:USB_MemMap
ISTAT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t ISTAT;                                   \/**< Interrupt Status register, offset: 0x80 *\/$/;"	m	struct:USB_MemMap
ISTAT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t ISTAT;                                   \/**< Interrupt Status register, offset: 0x80 *\/$/;"	m	struct:USB_MemMap
ISTAT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t ISTAT;                                   \/**< Interrupt Status register, offset: 0x80 *\/$/;"	m	struct:USB_MemMap
IT	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t IT: 2;                      \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon74::__anon75
IT	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t IT: 2;                      \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon85::__anon86
IT	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t IT: 2;                      \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon97::__anon98
IT	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t IT: 2;                      \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon115::__anon116
IT	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t IT: 2;                      \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon134::__anon135
IT	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t IT: 2;                      \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon147::__anon148
ITATBCTR0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon108
ITATBCTR0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon126
ITATBCTR0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon158
ITATBCTR2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon108
ITATBCTR2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon126
ITATBCTR2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon158
ITCTRL	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon108
ITCTRL	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon126
ITCTRL	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon158
ITM	.\Sources\Chip_start\CMSIS\core_cm3.h	1247;"	d
ITM	.\Sources\Chip_start\CMSIS\core_cm4.h	1386;"	d
ITM	.\Sources\Chip_start\CMSIS\core_sc300.h	1218;"	d
ITM_BASE	.\Sources\Chip_start\CMSIS\core_cm3.h	1235;"	d
ITM_BASE	.\Sources\Chip_start\CMSIS\core_cm4.h	1374;"	d
ITM_BASE	.\Sources\Chip_start\CMSIS\core_sc300.h	1206;"	d
ITM_CheckChar	.\Sources\Chip_start\CMSIS\core_cm3.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f
ITM_CheckChar	.\Sources\Chip_start\CMSIS\core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f
ITM_CheckChar	.\Sources\Chip_start\CMSIS\core_sc300.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f
ITM_IMCR_INTEGRATION_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	718;"	d
ITM_IMCR_INTEGRATION_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	751;"	d
ITM_IMCR_INTEGRATION_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	689;"	d
ITM_IMCR_INTEGRATION_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	717;"	d
ITM_IMCR_INTEGRATION_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	750;"	d
ITM_IMCR_INTEGRATION_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	688;"	d
ITM_IRR_ATREADYM_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	714;"	d
ITM_IRR_ATREADYM_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	747;"	d
ITM_IRR_ATREADYM_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	685;"	d
ITM_IRR_ATREADYM_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	713;"	d
ITM_IRR_ATREADYM_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	746;"	d
ITM_IRR_ATREADYM_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	684;"	d
ITM_IWR_ATVALIDM_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	710;"	d
ITM_IWR_ATVALIDM_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	743;"	d
ITM_IWR_ATVALIDM_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	681;"	d
ITM_IWR_ATVALIDM_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	709;"	d
ITM_IWR_ATVALIDM_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	742;"	d
ITM_IWR_ATVALIDM_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	680;"	d
ITM_LSR_Access_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	725;"	d
ITM_LSR_Access_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	758;"	d
ITM_LSR_Access_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	696;"	d
ITM_LSR_Access_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	724;"	d
ITM_LSR_Access_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	757;"	d
ITM_LSR_Access_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	695;"	d
ITM_LSR_ByteAcc_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	722;"	d
ITM_LSR_ByteAcc_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	755;"	d
ITM_LSR_ByteAcc_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	693;"	d
ITM_LSR_ByteAcc_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	721;"	d
ITM_LSR_ByteAcc_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	754;"	d
ITM_LSR_ByteAcc_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	692;"	d
ITM_LSR_Present_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	728;"	d
ITM_LSR_Present_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	761;"	d
ITM_LSR_Present_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	699;"	d
ITM_LSR_Present_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	727;"	d
ITM_LSR_Present_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	760;"	d
ITM_LSR_Present_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	698;"	d
ITM_RXBUFFER_EMPTY	.\Sources\Chip_start\CMSIS\core_cm3.h	1567;"	d
ITM_RXBUFFER_EMPTY	.\Sources\Chip_start\CMSIS\core_cm4.h	1712;"	d
ITM_RXBUFFER_EMPTY	.\Sources\Chip_start\CMSIS\core_sc300.h	1538;"	d
ITM_ReceiveChar	.\Sources\Chip_start\CMSIS\core_cm3.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f
ITM_ReceiveChar	.\Sources\Chip_start\CMSIS\core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f
ITM_ReceiveChar	.\Sources\Chip_start\CMSIS\core_sc300.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f
ITM_SendChar	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_SendChar	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_SendChar	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	682;"	d
ITM_TCR_BUSY_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	715;"	d
ITM_TCR_BUSY_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	653;"	d
ITM_TCR_BUSY_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	681;"	d
ITM_TCR_BUSY_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	714;"	d
ITM_TCR_BUSY_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	652;"	d
ITM_TCR_DWTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	697;"	d
ITM_TCR_DWTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	730;"	d
ITM_TCR_DWTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	668;"	d
ITM_TCR_DWTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	696;"	d
ITM_TCR_DWTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	729;"	d
ITM_TCR_DWTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	667;"	d
ITM_TCR_GTSFREQ_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	688;"	d
ITM_TCR_GTSFREQ_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	721;"	d
ITM_TCR_GTSFREQ_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	659;"	d
ITM_TCR_GTSFREQ_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	687;"	d
ITM_TCR_GTSFREQ_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	720;"	d
ITM_TCR_GTSFREQ_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	658;"	d
ITM_TCR_ITMENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	706;"	d
ITM_TCR_ITMENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	739;"	d
ITM_TCR_ITMENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	677;"	d
ITM_TCR_ITMENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	705;"	d
ITM_TCR_ITMENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	738;"	d
ITM_TCR_ITMENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	676;"	d
ITM_TCR_SWOENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	694;"	d
ITM_TCR_SWOENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	727;"	d
ITM_TCR_SWOENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	665;"	d
ITM_TCR_SWOENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	693;"	d
ITM_TCR_SWOENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	726;"	d
ITM_TCR_SWOENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	664;"	d
ITM_TCR_SYNCENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	700;"	d
ITM_TCR_SYNCENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	733;"	d
ITM_TCR_SYNCENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	671;"	d
ITM_TCR_SYNCENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	699;"	d
ITM_TCR_SYNCENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	732;"	d
ITM_TCR_SYNCENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	670;"	d
ITM_TCR_TSENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	703;"	d
ITM_TCR_TSENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	736;"	d
ITM_TCR_TSENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	674;"	d
ITM_TCR_TSENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	702;"	d
ITM_TCR_TSENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	735;"	d
ITM_TCR_TSENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	673;"	d
ITM_TCR_TSPrescale_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	691;"	d
ITM_TCR_TSPrescale_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	724;"	d
ITM_TCR_TSPrescale_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	662;"	d
ITM_TCR_TSPrescale_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	690;"	d
ITM_TCR_TSPrescale_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	723;"	d
ITM_TCR_TSPrescale_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	661;"	d
ITM_TCR_TraceBusID_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	685;"	d
ITM_TCR_TraceBusID_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	718;"	d
ITM_TCR_TraceBusID_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	656;"	d
ITM_TCR_TraceBusID_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	684;"	d
ITM_TCR_TraceBusID_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	717;"	d
ITM_TCR_TraceBusID_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	655;"	d
ITM_TPR_PRIVMASK_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	678;"	d
ITM_TPR_PRIVMASK_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	711;"	d
ITM_TPR_PRIVMASK_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	649;"	d
ITM_TPR_PRIVMASK_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	677;"	d
ITM_TPR_PRIVMASK_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	710;"	d
ITM_TPR_PRIVMASK_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	648;"	d
ITM_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } ITM_Type;$/;"	t	typeref:struct:__anon105
ITM_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } ITM_Type;$/;"	t	typeref:struct:__anon123
ITM_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } ITM_Type;$/;"	t	typeref:struct:__anon155
IWR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon105
IWR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon123
IWR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon155
JumpValue	.\Sources\Application\parameter.h	15;"	d
Just	.\Sources\Application\Control\control.h	/^    float Just;$/;"	m	struct:_CONTROL_OUT_
K_CLK	.\Sources\Application\Init\init.h	9;"	d
Kd	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t Kd;               \/**< The derivative gain. *\/$/;"	m	struct:__anon26
Kd	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t Kd;           \/**< The derivative gain. *\/$/;"	m	struct:__anon24
Kd	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t Kd;            \/**< The derivative gain. *\/$/;"	m	struct:__anon25
Ki	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t Ki;               \/**< The integral gain. *\/$/;"	m	struct:__anon26
Ki	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t Ki;           \/**< The integral gain. *\/$/;"	m	struct:__anon24
Ki	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t Ki;            \/**< The integral gain. *\/$/;"	m	struct:__anon25
Kp	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t Kp;               \/**< The proportional gain. *\/$/;"	m	struct:__anon26
Kp	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t Kp;           \/**< The proportional gain. *\/$/;"	m	struct:__anon24
Kp	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t Kp;            \/**< The proportional gain. *\/$/;"	m	struct:__anon25
L	.\Sources\Chip_driver\GPIO\gpio.h	/^    L = Low,$/;"	e	enum:_GPIO_Out_
L	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon49
L	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon50
L	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t L;                     \/**< upsample factor. *\/$/;"	m	struct:__anon51
LAR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon105
LAR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon123
LAR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon155
LCD_AR	.\Sources\Chip_start\Header\MKL46Z4.h	3819;"	d
LCD_AR_ALT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2544;"	d
LCD_AR_ALT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2545;"	d
LCD_AR_BLANK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2542;"	d
LCD_AR_BLANK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2543;"	d
LCD_AR_BLINK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2546;"	d
LCD_AR_BLINK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2547;"	d
LCD_AR_BMODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2540;"	d
LCD_AR_BMODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2541;"	d
LCD_AR_BRATE	.\Sources\Chip_start\Header\MKL46Z4.h	2539;"	d
LCD_AR_BRATE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2537;"	d
LCD_AR_BRATE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2538;"	d
LCD_AR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2476;"	d
LCD_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	3802;"	d
LCD_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	3804;"	d
LCD_BPEN	.\Sources\Chip_start\Header\MKL46Z4.h	3909;"	d
LCD_BPENH	.\Sources\Chip_start\Header\MKL46Z4.h	3825;"	d
LCD_BPENL	.\Sources\Chip_start\Header\MKL46Z4.h	3824;"	d
LCD_BPEN_BPEN	.\Sources\Chip_start\Header\MKL46Z4.h	2575;"	d
LCD_BPEN_BPEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2573;"	d
LCD_BPEN_BPEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2574;"	d
LCD_BPEN_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2480;"	d
LCD_FDCR	.\Sources\Chip_start\Header\MKL46Z4.h	3820;"	d
LCD_FDCR_FDBPEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2552;"	d
LCD_FDCR_FDBPEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2553;"	d
LCD_FDCR_FDEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2554;"	d
LCD_FDCR_FDEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2555;"	d
LCD_FDCR_FDPINID	.\Sources\Chip_start\Header\MKL46Z4.h	2551;"	d
LCD_FDCR_FDPINID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2549;"	d
LCD_FDCR_FDPINID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2550;"	d
LCD_FDCR_FDPRS	.\Sources\Chip_start\Header\MKL46Z4.h	2561;"	d
LCD_FDCR_FDPRS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2559;"	d
LCD_FDCR_FDPRS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2560;"	d
LCD_FDCR_FDSWW	.\Sources\Chip_start\Header\MKL46Z4.h	2558;"	d
LCD_FDCR_FDSWW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2556;"	d
LCD_FDCR_FDSWW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2557;"	d
LCD_FDCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2477;"	d
LCD_FDSR	.\Sources\Chip_start\Header\MKL46Z4.h	3821;"	d
LCD_FDSR_FDCF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2566;"	d
LCD_FDSR_FDCF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2567;"	d
LCD_FDSR_FDCNT	.\Sources\Chip_start\Header\MKL46Z4.h	2565;"	d
LCD_FDSR_FDCNT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2563;"	d
LCD_FDSR_FDCNT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2564;"	d
LCD_FDSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2478;"	d
LCD_GCR	.\Sources\Chip_start\Header\MKL46Z4.h	3818;"	d
LCD_GCR_ALTDIV	.\Sources\Chip_start\Header\MKL46Z4.h	2519;"	d
LCD_GCR_ALTDIV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2517;"	d
LCD_GCR_ALTDIV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2518;"	d
LCD_GCR_ALTSOURCE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2515;"	d
LCD_GCR_ALTSOURCE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2516;"	d
LCD_GCR_CPSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2529;"	d
LCD_GCR_CPSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2530;"	d
LCD_GCR_DUTY	.\Sources\Chip_start\Header\MKL46Z4.h	2501;"	d
LCD_GCR_DUTY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2499;"	d
LCD_GCR_DUTY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2500;"	d
LCD_GCR_FDCIEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2520;"	d
LCD_GCR_FDCIEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2521;"	d
LCD_GCR_FFR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2513;"	d
LCD_GCR_FFR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2514;"	d
LCD_GCR_LADJ	.\Sources\Chip_start\Header\MKL46Z4.h	2528;"	d
LCD_GCR_LADJ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2526;"	d
LCD_GCR_LADJ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2527;"	d
LCD_GCR_LCDDOZE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2511;"	d
LCD_GCR_LCDDOZE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2512;"	d
LCD_GCR_LCDEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2507;"	d
LCD_GCR_LCDEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2508;"	d
LCD_GCR_LCDSTP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2509;"	d
LCD_GCR_LCDSTP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2510;"	d
LCD_GCR_LCLK	.\Sources\Chip_start\Header\MKL46Z4.h	2504;"	d
LCD_GCR_LCLK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2502;"	d
LCD_GCR_LCLK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2503;"	d
LCD_GCR_PADSAFE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2522;"	d
LCD_GCR_PADSAFE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2523;"	d
LCD_GCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2475;"	d
LCD_GCR_RVEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2534;"	d
LCD_GCR_RVEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2535;"	d
LCD_GCR_RVTRIM	.\Sources\Chip_start\Header\MKL46Z4.h	2533;"	d
LCD_GCR_RVTRIM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2531;"	d
LCD_GCR_RVTRIM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2532;"	d
LCD_GCR_SOURCE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2505;"	d
LCD_GCR_SOURCE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2506;"	d
LCD_GCR_VSUPPLY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2524;"	d
LCD_GCR_VSUPPLY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2525;"	d
LCD_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct LCD_MemMap$/;"	s
LCD_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *LCD_MemMapPtr;$/;"	t
LCD_PEN	.\Sources\Chip_start\Header\MKL46Z4.h	3908;"	d
LCD_PENH	.\Sources\Chip_start\Header\MKL46Z4.h	3823;"	d
LCD_PENL	.\Sources\Chip_start\Header\MKL46Z4.h	3822;"	d
LCD_PEN_PEN	.\Sources\Chip_start\Header\MKL46Z4.h	2571;"	d
LCD_PEN_PEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2569;"	d
LCD_PEN_PEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2570;"	d
LCD_PEN_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2479;"	d
LCD_WF	.\Sources\Chip_start\Header\MKL46Z4.h	3910;"	d
LCD_WF0	.\Sources\Chip_start\Header\MKL46Z4.h	3826;"	d
LCD_WF1	.\Sources\Chip_start\Header\MKL46Z4.h	3828;"	d
LCD_WF10	.\Sources\Chip_start\Header\MKL46Z4.h	3839;"	d
LCD_WF11	.\Sources\Chip_start\Header\MKL46Z4.h	3840;"	d
LCD_WF11TO8	.\Sources\Chip_start\Header\MKL46Z4.h	3836;"	d
LCD_WF12	.\Sources\Chip_start\Header\MKL46Z4.h	3841;"	d
LCD_WF13	.\Sources\Chip_start\Header\MKL46Z4.h	3843;"	d
LCD_WF14	.\Sources\Chip_start\Header\MKL46Z4.h	3844;"	d
LCD_WF15	.\Sources\Chip_start\Header\MKL46Z4.h	3845;"	d
LCD_WF15TO12	.\Sources\Chip_start\Header\MKL46Z4.h	3842;"	d
LCD_WF16	.\Sources\Chip_start\Header\MKL46Z4.h	3846;"	d
LCD_WF17	.\Sources\Chip_start\Header\MKL46Z4.h	3848;"	d
LCD_WF18	.\Sources\Chip_start\Header\MKL46Z4.h	3849;"	d
LCD_WF19	.\Sources\Chip_start\Header\MKL46Z4.h	3850;"	d
LCD_WF19TO16	.\Sources\Chip_start\Header\MKL46Z4.h	3847;"	d
LCD_WF2	.\Sources\Chip_start\Header\MKL46Z4.h	3829;"	d
LCD_WF20	.\Sources\Chip_start\Header\MKL46Z4.h	3851;"	d
LCD_WF21	.\Sources\Chip_start\Header\MKL46Z4.h	3853;"	d
LCD_WF22	.\Sources\Chip_start\Header\MKL46Z4.h	3854;"	d
LCD_WF23	.\Sources\Chip_start\Header\MKL46Z4.h	3855;"	d
LCD_WF23TO20	.\Sources\Chip_start\Header\MKL46Z4.h	3852;"	d
LCD_WF24	.\Sources\Chip_start\Header\MKL46Z4.h	3856;"	d
LCD_WF25	.\Sources\Chip_start\Header\MKL46Z4.h	3858;"	d
LCD_WF26	.\Sources\Chip_start\Header\MKL46Z4.h	3859;"	d
LCD_WF27	.\Sources\Chip_start\Header\MKL46Z4.h	3860;"	d
LCD_WF27TO24	.\Sources\Chip_start\Header\MKL46Z4.h	3857;"	d
LCD_WF28	.\Sources\Chip_start\Header\MKL46Z4.h	3861;"	d
LCD_WF29	.\Sources\Chip_start\Header\MKL46Z4.h	3863;"	d
LCD_WF3	.\Sources\Chip_start\Header\MKL46Z4.h	3830;"	d
LCD_WF30	.\Sources\Chip_start\Header\MKL46Z4.h	3864;"	d
LCD_WF31	.\Sources\Chip_start\Header\MKL46Z4.h	3865;"	d
LCD_WF31TO28	.\Sources\Chip_start\Header\MKL46Z4.h	3862;"	d
LCD_WF32	.\Sources\Chip_start\Header\MKL46Z4.h	3866;"	d
LCD_WF33	.\Sources\Chip_start\Header\MKL46Z4.h	3868;"	d
LCD_WF34	.\Sources\Chip_start\Header\MKL46Z4.h	3869;"	d
LCD_WF35	.\Sources\Chip_start\Header\MKL46Z4.h	3870;"	d
LCD_WF35TO32	.\Sources\Chip_start\Header\MKL46Z4.h	3867;"	d
LCD_WF36	.\Sources\Chip_start\Header\MKL46Z4.h	3871;"	d
LCD_WF37	.\Sources\Chip_start\Header\MKL46Z4.h	3873;"	d
LCD_WF38	.\Sources\Chip_start\Header\MKL46Z4.h	3874;"	d
LCD_WF39	.\Sources\Chip_start\Header\MKL46Z4.h	3875;"	d
LCD_WF39TO36	.\Sources\Chip_start\Header\MKL46Z4.h	3872;"	d
LCD_WF3TO0	.\Sources\Chip_start\Header\MKL46Z4.h	3827;"	d
LCD_WF4	.\Sources\Chip_start\Header\MKL46Z4.h	3831;"	d
LCD_WF40	.\Sources\Chip_start\Header\MKL46Z4.h	3876;"	d
LCD_WF41	.\Sources\Chip_start\Header\MKL46Z4.h	3878;"	d
LCD_WF42	.\Sources\Chip_start\Header\MKL46Z4.h	3879;"	d
LCD_WF43	.\Sources\Chip_start\Header\MKL46Z4.h	3880;"	d
LCD_WF43TO40	.\Sources\Chip_start\Header\MKL46Z4.h	3877;"	d
LCD_WF44	.\Sources\Chip_start\Header\MKL46Z4.h	3881;"	d
LCD_WF45	.\Sources\Chip_start\Header\MKL46Z4.h	3883;"	d
LCD_WF46	.\Sources\Chip_start\Header\MKL46Z4.h	3884;"	d
LCD_WF47	.\Sources\Chip_start\Header\MKL46Z4.h	3885;"	d
LCD_WF47TO44	.\Sources\Chip_start\Header\MKL46Z4.h	3882;"	d
LCD_WF48	.\Sources\Chip_start\Header\MKL46Z4.h	3886;"	d
LCD_WF49	.\Sources\Chip_start\Header\MKL46Z4.h	3888;"	d
LCD_WF5	.\Sources\Chip_start\Header\MKL46Z4.h	3833;"	d
LCD_WF50	.\Sources\Chip_start\Header\MKL46Z4.h	3889;"	d
LCD_WF51	.\Sources\Chip_start\Header\MKL46Z4.h	3890;"	d
LCD_WF51TO48	.\Sources\Chip_start\Header\MKL46Z4.h	3887;"	d
LCD_WF52	.\Sources\Chip_start\Header\MKL46Z4.h	3891;"	d
LCD_WF53	.\Sources\Chip_start\Header\MKL46Z4.h	3893;"	d
LCD_WF54	.\Sources\Chip_start\Header\MKL46Z4.h	3894;"	d
LCD_WF55	.\Sources\Chip_start\Header\MKL46Z4.h	3895;"	d
LCD_WF55TO52	.\Sources\Chip_start\Header\MKL46Z4.h	3892;"	d
LCD_WF56	.\Sources\Chip_start\Header\MKL46Z4.h	3896;"	d
LCD_WF57	.\Sources\Chip_start\Header\MKL46Z4.h	3898;"	d
LCD_WF58	.\Sources\Chip_start\Header\MKL46Z4.h	3899;"	d
LCD_WF59	.\Sources\Chip_start\Header\MKL46Z4.h	3900;"	d
LCD_WF59TO56	.\Sources\Chip_start\Header\MKL46Z4.h	3897;"	d
LCD_WF6	.\Sources\Chip_start\Header\MKL46Z4.h	3834;"	d
LCD_WF60	.\Sources\Chip_start\Header\MKL46Z4.h	3901;"	d
LCD_WF61	.\Sources\Chip_start\Header\MKL46Z4.h	3903;"	d
LCD_WF62	.\Sources\Chip_start\Header\MKL46Z4.h	3904;"	d
LCD_WF63	.\Sources\Chip_start\Header\MKL46Z4.h	3905;"	d
LCD_WF63TO60	.\Sources\Chip_start\Header\MKL46Z4.h	3902;"	d
LCD_WF7	.\Sources\Chip_start\Header\MKL46Z4.h	3835;"	d
LCD_WF7TO4	.\Sources\Chip_start\Header\MKL46Z4.h	3832;"	d
LCD_WF8	.\Sources\Chip_start\Header\MKL46Z4.h	3837;"	d
LCD_WF8B	.\Sources\Chip_start\Header\MKL46Z4.h	3911;"	d
LCD_WF8B_BPALCD0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2770;"	d
LCD_WF8B_BPALCD0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2771;"	d
LCD_WF8B_BPALCD10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2892;"	d
LCD_WF8B_BPALCD10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2893;"	d
LCD_WF8B_BPALCD11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2890;"	d
LCD_WF8B_BPALCD11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2891;"	d
LCD_WF8B_BPALCD12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2888;"	d
LCD_WF8B_BPALCD12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2889;"	d
LCD_WF8B_BPALCD13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2886;"	d
LCD_WF8B_BPALCD13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2887;"	d
LCD_WF8B_BPALCD14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2884;"	d
LCD_WF8B_BPALCD14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2885;"	d
LCD_WF8B_BPALCD15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2880;"	d
LCD_WF8B_BPALCD15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2881;"	d
LCD_WF8B_BPALCD16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2878;"	d
LCD_WF8B_BPALCD16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2879;"	d
LCD_WF8B_BPALCD17_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2876;"	d
LCD_WF8B_BPALCD17_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2877;"	d
LCD_WF8B_BPALCD18_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2874;"	d
LCD_WF8B_BPALCD18_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2875;"	d
LCD_WF8B_BPALCD19_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2872;"	d
LCD_WF8B_BPALCD19_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2873;"	d
LCD_WF8B_BPALCD1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2786;"	d
LCD_WF8B_BPALCD1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2787;"	d
LCD_WF8B_BPALCD20_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2870;"	d
LCD_WF8B_BPALCD20_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2871;"	d
LCD_WF8B_BPALCD21_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2868;"	d
LCD_WF8B_BPALCD21_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2869;"	d
LCD_WF8B_BPALCD22_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2864;"	d
LCD_WF8B_BPALCD22_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2865;"	d
LCD_WF8B_BPALCD23_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2862;"	d
LCD_WF8B_BPALCD23_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2863;"	d
LCD_WF8B_BPALCD24_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2860;"	d
LCD_WF8B_BPALCD24_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2861;"	d
LCD_WF8B_BPALCD25_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2858;"	d
LCD_WF8B_BPALCD25_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2859;"	d
LCD_WF8B_BPALCD26_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2856;"	d
LCD_WF8B_BPALCD26_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2857;"	d
LCD_WF8B_BPALCD27_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2854;"	d
LCD_WF8B_BPALCD27_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2855;"	d
LCD_WF8B_BPALCD28_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2852;"	d
LCD_WF8B_BPALCD28_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2853;"	d
LCD_WF8B_BPALCD29_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2848;"	d
LCD_WF8B_BPALCD29_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2849;"	d
LCD_WF8B_BPALCD2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2802;"	d
LCD_WF8B_BPALCD2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2803;"	d
LCD_WF8B_BPALCD30_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2846;"	d
LCD_WF8B_BPALCD30_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2847;"	d
LCD_WF8B_BPALCD31_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2844;"	d
LCD_WF8B_BPALCD31_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2845;"	d
LCD_WF8B_BPALCD32_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2842;"	d
LCD_WF8B_BPALCD32_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2843;"	d
LCD_WF8B_BPALCD33_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2840;"	d
LCD_WF8B_BPALCD33_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2841;"	d
LCD_WF8B_BPALCD34_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2838;"	d
LCD_WF8B_BPALCD34_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2839;"	d
LCD_WF8B_BPALCD35_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2836;"	d
LCD_WF8B_BPALCD35_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2837;"	d
LCD_WF8B_BPALCD36_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2832;"	d
LCD_WF8B_BPALCD36_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2833;"	d
LCD_WF8B_BPALCD37_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2830;"	d
LCD_WF8B_BPALCD37_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2831;"	d
LCD_WF8B_BPALCD38_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2828;"	d
LCD_WF8B_BPALCD38_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2829;"	d
LCD_WF8B_BPALCD39_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2826;"	d
LCD_WF8B_BPALCD39_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2827;"	d
LCD_WF8B_BPALCD3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2818;"	d
LCD_WF8B_BPALCD3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2819;"	d
LCD_WF8B_BPALCD40_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2824;"	d
LCD_WF8B_BPALCD40_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2825;"	d
LCD_WF8B_BPALCD41_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2822;"	d
LCD_WF8B_BPALCD41_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2823;"	d
LCD_WF8B_BPALCD42_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2820;"	d
LCD_WF8B_BPALCD42_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2821;"	d
LCD_WF8B_BPALCD43_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2816;"	d
LCD_WF8B_BPALCD43_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2817;"	d
LCD_WF8B_BPALCD44_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2814;"	d
LCD_WF8B_BPALCD44_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2815;"	d
LCD_WF8B_BPALCD45_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2812;"	d
LCD_WF8B_BPALCD45_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2813;"	d
LCD_WF8B_BPALCD46_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2810;"	d
LCD_WF8B_BPALCD46_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2811;"	d
LCD_WF8B_BPALCD47_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2808;"	d
LCD_WF8B_BPALCD47_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2809;"	d
LCD_WF8B_BPALCD48_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2806;"	d
LCD_WF8B_BPALCD48_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2807;"	d
LCD_WF8B_BPALCD49_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2804;"	d
LCD_WF8B_BPALCD49_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2805;"	d
LCD_WF8B_BPALCD4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2834;"	d
LCD_WF8B_BPALCD4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2835;"	d
LCD_WF8B_BPALCD50_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2800;"	d
LCD_WF8B_BPALCD50_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2801;"	d
LCD_WF8B_BPALCD51_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2798;"	d
LCD_WF8B_BPALCD51_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2799;"	d
LCD_WF8B_BPALCD52_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2796;"	d
LCD_WF8B_BPALCD52_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2797;"	d
LCD_WF8B_BPALCD53_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2794;"	d
LCD_WF8B_BPALCD53_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2795;"	d
LCD_WF8B_BPALCD54_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2792;"	d
LCD_WF8B_BPALCD54_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2793;"	d
LCD_WF8B_BPALCD55_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2790;"	d
LCD_WF8B_BPALCD55_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2791;"	d
LCD_WF8B_BPALCD56_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2788;"	d
LCD_WF8B_BPALCD56_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2789;"	d
LCD_WF8B_BPALCD57_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2784;"	d
LCD_WF8B_BPALCD57_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2785;"	d
LCD_WF8B_BPALCD58_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2782;"	d
LCD_WF8B_BPALCD58_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2783;"	d
LCD_WF8B_BPALCD59_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2780;"	d
LCD_WF8B_BPALCD59_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2781;"	d
LCD_WF8B_BPALCD5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2850;"	d
LCD_WF8B_BPALCD5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2851;"	d
LCD_WF8B_BPALCD60_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2778;"	d
LCD_WF8B_BPALCD60_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2779;"	d
LCD_WF8B_BPALCD61_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2776;"	d
LCD_WF8B_BPALCD61_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2777;"	d
LCD_WF8B_BPALCD62_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2774;"	d
LCD_WF8B_BPALCD62_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2775;"	d
LCD_WF8B_BPALCD63_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2772;"	d
LCD_WF8B_BPALCD63_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2773;"	d
LCD_WF8B_BPALCD6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2866;"	d
LCD_WF8B_BPALCD6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2867;"	d
LCD_WF8B_BPALCD7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2882;"	d
LCD_WF8B_BPALCD7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2883;"	d
LCD_WF8B_BPALCD8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2896;"	d
LCD_WF8B_BPALCD8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2897;"	d
LCD_WF8B_BPALCD9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2894;"	d
LCD_WF8B_BPALCD9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2895;"	d
LCD_WF8B_BPBLCD0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2936;"	d
LCD_WF8B_BPBLCD0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2937;"	d
LCD_WF8B_BPBLCD10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2914;"	d
LCD_WF8B_BPBLCD10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2915;"	d
LCD_WF8B_BPBLCD11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3010;"	d
LCD_WF8B_BPBLCD11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3011;"	d
LCD_WF8B_BPBLCD12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2972;"	d
LCD_WF8B_BPBLCD12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2973;"	d
LCD_WF8B_BPBLCD13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3024;"	d
LCD_WF8B_BPBLCD13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3025;"	d
LCD_WF8B_BPBLCD14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2996;"	d
LCD_WF8B_BPBLCD14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2997;"	d
LCD_WF8B_BPBLCD15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2916;"	d
LCD_WF8B_BPBLCD15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2917;"	d
LCD_WF8B_BPBLCD16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3022;"	d
LCD_WF8B_BPBLCD16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3023;"	d
LCD_WF8B_BPBLCD17_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3006;"	d
LCD_WF8B_BPBLCD17_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3007;"	d
LCD_WF8B_BPBLCD18_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2990;"	d
LCD_WF8B_BPBLCD18_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2991;"	d
LCD_WF8B_BPBLCD19_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2974;"	d
LCD_WF8B_BPBLCD19_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2975;"	d
LCD_WF8B_BPBLCD1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2898;"	d
LCD_WF8B_BPBLCD1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2899;"	d
LCD_WF8B_BPBLCD20_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2958;"	d
LCD_WF8B_BPBLCD20_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2959;"	d
LCD_WF8B_BPBLCD21_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2942;"	d
LCD_WF8B_BPBLCD21_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2943;"	d
LCD_WF8B_BPBLCD22_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2926;"	d
LCD_WF8B_BPBLCD22_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2927;"	d
LCD_WF8B_BPBLCD23_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2910;"	d
LCD_WF8B_BPBLCD23_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2911;"	d
LCD_WF8B_BPBLCD24_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2906;"	d
LCD_WF8B_BPBLCD24_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2907;"	d
LCD_WF8B_BPBLCD25_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2948;"	d
LCD_WF8B_BPBLCD25_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2949;"	d
LCD_WF8B_BPBLCD26_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2970;"	d
LCD_WF8B_BPBLCD26_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2971;"	d
LCD_WF8B_BPBLCD27_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2994;"	d
LCD_WF8B_BPBLCD27_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2995;"	d
LCD_WF8B_BPBLCD28_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2908;"	d
LCD_WF8B_BPBLCD28_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2909;"	d
LCD_WF8B_BPBLCD29_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2946;"	d
LCD_WF8B_BPBLCD29_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2947;"	d
LCD_WF8B_BPBLCD2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2932;"	d
LCD_WF8B_BPBLCD2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2933;"	d
LCD_WF8B_BPBLCD30_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2902;"	d
LCD_WF8B_BPBLCD30_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2903;"	d
LCD_WF8B_BPBLCD31_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2986;"	d
LCD_WF8B_BPBLCD31_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2987;"	d
LCD_WF8B_BPBLCD32_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2900;"	d
LCD_WF8B_BPBLCD32_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2901;"	d
LCD_WF8B_BPBLCD33_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2930;"	d
LCD_WF8B_BPBLCD33_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2931;"	d
LCD_WF8B_BPBLCD34_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2976;"	d
LCD_WF8B_BPBLCD34_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2977;"	d
LCD_WF8B_BPBLCD35_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3004;"	d
LCD_WF8B_BPBLCD35_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3005;"	d
LCD_WF8B_BPBLCD36_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2918;"	d
LCD_WF8B_BPBLCD36_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2919;"	d
LCD_WF8B_BPBLCD37_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2984;"	d
LCD_WF8B_BPBLCD37_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2985;"	d
LCD_WF8B_BPBLCD38_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2954;"	d
LCD_WF8B_BPBLCD38_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2955;"	d
LCD_WF8B_BPBLCD39_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2978;"	d
LCD_WF8B_BPBLCD39_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2979;"	d
LCD_WF8B_BPBLCD3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3020;"	d
LCD_WF8B_BPBLCD3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3021;"	d
LCD_WF8B_BPBLCD40_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2966;"	d
LCD_WF8B_BPBLCD40_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2967;"	d
LCD_WF8B_BPBLCD41_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3008;"	d
LCD_WF8B_BPBLCD41_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3009;"	d
LCD_WF8B_BPBLCD42_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3016;"	d
LCD_WF8B_BPBLCD42_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3017;"	d
LCD_WF8B_BPBLCD43_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2956;"	d
LCD_WF8B_BPBLCD43_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2957;"	d
LCD_WF8B_BPBLCD44_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2920;"	d
LCD_WF8B_BPBLCD44_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2921;"	d
LCD_WF8B_BPBLCD45_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2992;"	d
LCD_WF8B_BPBLCD45_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2993;"	d
LCD_WF8B_BPBLCD46_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3012;"	d
LCD_WF8B_BPBLCD46_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3013;"	d
LCD_WF8B_BPBLCD47_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2928;"	d
LCD_WF8B_BPBLCD47_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2929;"	d
LCD_WF8B_BPBLCD48_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2912;"	d
LCD_WF8B_BPBLCD48_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2913;"	d
LCD_WF8B_BPBLCD49_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2934;"	d
LCD_WF8B_BPBLCD49_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2935;"	d
LCD_WF8B_BPBLCD4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3002;"	d
LCD_WF8B_BPBLCD4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3003;"	d
LCD_WF8B_BPBLCD50_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2964;"	d
LCD_WF8B_BPBLCD50_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2965;"	d
LCD_WF8B_BPBLCD51_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2998;"	d
LCD_WF8B_BPBLCD51_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2999;"	d
LCD_WF8B_BPBLCD52_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3000;"	d
LCD_WF8B_BPBLCD52_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3001;"	d
LCD_WF8B_BPBLCD53_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2924;"	d
LCD_WF8B_BPBLCD53_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2925;"	d
LCD_WF8B_BPBLCD54_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2952;"	d
LCD_WF8B_BPBLCD54_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2953;"	d
LCD_WF8B_BPBLCD55_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2938;"	d
LCD_WF8B_BPBLCD55_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2939;"	d
LCD_WF8B_BPBLCD56_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2940;"	d
LCD_WF8B_BPBLCD56_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2941;"	d
LCD_WF8B_BPBLCD57_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3014;"	d
LCD_WF8B_BPBLCD57_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3015;"	d
LCD_WF8B_BPBLCD58_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2988;"	d
LCD_WF8B_BPBLCD58_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2989;"	d
LCD_WF8B_BPBLCD59_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2980;"	d
LCD_WF8B_BPBLCD59_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2981;"	d
LCD_WF8B_BPBLCD5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3018;"	d
LCD_WF8B_BPBLCD5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3019;"	d
LCD_WF8B_BPBLCD60_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2904;"	d
LCD_WF8B_BPBLCD60_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2905;"	d
LCD_WF8B_BPBLCD61_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2982;"	d
LCD_WF8B_BPBLCD61_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2983;"	d
LCD_WF8B_BPBLCD62_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2922;"	d
LCD_WF8B_BPBLCD62_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2923;"	d
LCD_WF8B_BPBLCD63_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2968;"	d
LCD_WF8B_BPBLCD63_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2969;"	d
LCD_WF8B_BPBLCD6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2944;"	d
LCD_WF8B_BPBLCD6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2945;"	d
LCD_WF8B_BPBLCD7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2962;"	d
LCD_WF8B_BPBLCD7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2963;"	d
LCD_WF8B_BPBLCD8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2950;"	d
LCD_WF8B_BPBLCD8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2951;"	d
LCD_WF8B_BPBLCD9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2960;"	d
LCD_WF8B_BPBLCD9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2961;"	d
LCD_WF8B_BPCLCD0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3098;"	d
LCD_WF8B_BPCLCD0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3099;"	d
LCD_WF8B_BPCLCD10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3026;"	d
LCD_WF8B_BPCLCD10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3027;"	d
LCD_WF8B_BPCLCD11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3136;"	d
LCD_WF8B_BPCLCD11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3137;"	d
LCD_WF8B_BPCLCD12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3134;"	d
LCD_WF8B_BPCLCD12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3135;"	d
LCD_WF8B_BPCLCD13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3118;"	d
LCD_WF8B_BPCLCD13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3119;"	d
LCD_WF8B_BPCLCD14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3088;"	d
LCD_WF8B_BPCLCD14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3089;"	d
LCD_WF8B_BPCLCD15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3084;"	d
LCD_WF8B_BPCLCD15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3085;"	d
LCD_WF8B_BPCLCD16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3086;"	d
LCD_WF8B_BPCLCD16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3087;"	d
LCD_WF8B_BPCLCD17_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3076;"	d
LCD_WF8B_BPCLCD17_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3077;"	d
LCD_WF8B_BPCLCD18_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3068;"	d
LCD_WF8B_BPCLCD18_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3069;"	d
LCD_WF8B_BPCLCD19_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3058;"	d
LCD_WF8B_BPCLCD19_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3059;"	d
LCD_WF8B_BPCLCD1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3052;"	d
LCD_WF8B_BPCLCD1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3053;"	d
LCD_WF8B_BPCLCD20_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3054;"	d
LCD_WF8B_BPCLCD20_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3055;"	d
LCD_WF8B_BPCLCD21_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3046;"	d
LCD_WF8B_BPCLCD21_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3047;"	d
LCD_WF8B_BPCLCD22_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3042;"	d
LCD_WF8B_BPCLCD22_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3043;"	d
LCD_WF8B_BPCLCD23_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3032;"	d
LCD_WF8B_BPCLCD23_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3033;"	d
LCD_WF8B_BPCLCD24_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3036;"	d
LCD_WF8B_BPCLCD24_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3037;"	d
LCD_WF8B_BPCLCD25_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3050;"	d
LCD_WF8B_BPCLCD25_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3051;"	d
LCD_WF8B_BPCLCD26_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3060;"	d
LCD_WF8B_BPCLCD26_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3061;"	d
LCD_WF8B_BPCLCD27_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3074;"	d
LCD_WF8B_BPCLCD27_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3075;"	d
LCD_WF8B_BPCLCD28_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3092;"	d
LCD_WF8B_BPCLCD28_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3093;"	d
LCD_WF8B_BPCLCD29_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3108;"	d
LCD_WF8B_BPCLCD29_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3109;"	d
LCD_WF8B_BPCLCD2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3030;"	d
LCD_WF8B_BPCLCD2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3031;"	d
LCD_WF8B_BPCLCD30_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3122;"	d
LCD_WF8B_BPCLCD30_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3123;"	d
LCD_WF8B_BPCLCD31_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3142;"	d
LCD_WF8B_BPCLCD31_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3143;"	d
LCD_WF8B_BPCLCD32_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3090;"	d
LCD_WF8B_BPCLCD32_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3091;"	d
LCD_WF8B_BPCLCD33_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3096;"	d
LCD_WF8B_BPCLCD33_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3097;"	d
LCD_WF8B_BPCLCD34_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3106;"	d
LCD_WF8B_BPCLCD34_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3107;"	d
LCD_WF8B_BPCLCD35_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3116;"	d
LCD_WF8B_BPCLCD35_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3117;"	d
LCD_WF8B_BPCLCD36_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3120;"	d
LCD_WF8B_BPCLCD36_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3121;"	d
LCD_WF8B_BPCLCD37_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3130;"	d
LCD_WF8B_BPCLCD37_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3131;"	d
LCD_WF8B_BPCLCD38_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3138;"	d
LCD_WF8B_BPCLCD38_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3139;"	d
LCD_WF8B_BPCLCD39_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3150;"	d
LCD_WF8B_BPCLCD39_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3151;"	d
LCD_WF8B_BPCLCD3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3132;"	d
LCD_WF8B_BPCLCD3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3133;"	d
LCD_WF8B_BPCLCD40_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3144;"	d
LCD_WF8B_BPCLCD40_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3145;"	d
LCD_WF8B_BPCLCD41_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3128;"	d
LCD_WF8B_BPCLCD41_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3129;"	d
LCD_WF8B_BPCLCD42_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3114;"	d
LCD_WF8B_BPCLCD42_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3115;"	d
LCD_WF8B_BPCLCD43_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3100;"	d
LCD_WF8B_BPCLCD43_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3101;"	d
LCD_WF8B_BPCLCD44_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3140;"	d
LCD_WF8B_BPCLCD44_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3141;"	d
LCD_WF8B_BPCLCD45_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3110;"	d
LCD_WF8B_BPCLCD45_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3111;"	d
LCD_WF8B_BPCLCD46_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3066;"	d
LCD_WF8B_BPCLCD46_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3067;"	d
LCD_WF8B_BPCLCD47_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3040;"	d
LCD_WF8B_BPCLCD47_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3041;"	d
LCD_WF8B_BPCLCD48_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3034;"	d
LCD_WF8B_BPCLCD48_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3035;"	d
LCD_WF8B_BPCLCD49_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3048;"	d
LCD_WF8B_BPCLCD49_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3049;"	d
LCD_WF8B_BPCLCD4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3104;"	d
LCD_WF8B_BPCLCD4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3105;"	d
LCD_WF8B_BPCLCD50_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3056;"	d
LCD_WF8B_BPCLCD50_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3057;"	d
LCD_WF8B_BPCLCD51_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3078;"	d
LCD_WF8B_BPCLCD51_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3079;"	d
LCD_WF8B_BPCLCD52_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3124;"	d
LCD_WF8B_BPCLCD52_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3125;"	d
LCD_WF8B_BPCLCD53_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3094;"	d
LCD_WF8B_BPCLCD53_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3095;"	d
LCD_WF8B_BPCLCD54_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3082;"	d
LCD_WF8B_BPCLCD54_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3083;"	d
LCD_WF8B_BPCLCD55_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3028;"	d
LCD_WF8B_BPCLCD55_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3029;"	d
LCD_WF8B_BPCLCD56_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3148;"	d
LCD_WF8B_BPCLCD56_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3149;"	d
LCD_WF8B_BPCLCD57_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3112;"	d
LCD_WF8B_BPCLCD57_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3113;"	d
LCD_WF8B_BPCLCD58_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3126;"	d
LCD_WF8B_BPCLCD58_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3127;"	d
LCD_WF8B_BPCLCD59_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3062;"	d
LCD_WF8B_BPCLCD59_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3063;"	d
LCD_WF8B_BPCLCD5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3070;"	d
LCD_WF8B_BPCLCD5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3071;"	d
LCD_WF8B_BPCLCD60_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3038;"	d
LCD_WF8B_BPCLCD60_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3039;"	d
LCD_WF8B_BPCLCD61_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3064;"	d
LCD_WF8B_BPCLCD61_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3065;"	d
LCD_WF8B_BPCLCD62_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3146;"	d
LCD_WF8B_BPCLCD62_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3147;"	d
LCD_WF8B_BPCLCD63_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3072;"	d
LCD_WF8B_BPCLCD63_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3073;"	d
LCD_WF8B_BPCLCD6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3152;"	d
LCD_WF8B_BPCLCD6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3153;"	d
LCD_WF8B_BPCLCD7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3102;"	d
LCD_WF8B_BPCLCD7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3103;"	d
LCD_WF8B_BPCLCD8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3044;"	d
LCD_WF8B_BPCLCD8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3045;"	d
LCD_WF8B_BPCLCD9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3080;"	d
LCD_WF8B_BPCLCD9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3081;"	d
LCD_WF8B_BPDLCD0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3194;"	d
LCD_WF8B_BPDLCD0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3195;"	d
LCD_WF8B_BPDLCD10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3168;"	d
LCD_WF8B_BPDLCD10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3169;"	d
LCD_WF8B_BPDLCD11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3280;"	d
LCD_WF8B_BPDLCD11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3281;"	d
LCD_WF8B_BPDLCD12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3274;"	d
LCD_WF8B_BPDLCD12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3275;"	d
LCD_WF8B_BPDLCD13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3216;"	d
LCD_WF8B_BPDLCD13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3217;"	d
LCD_WF8B_BPDLCD14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3222;"	d
LCD_WF8B_BPDLCD14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3223;"	d
LCD_WF8B_BPDLCD15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3162;"	d
LCD_WF8B_BPDLCD15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3163;"	d
LCD_WF8B_BPDLCD16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3218;"	d
LCD_WF8B_BPDLCD16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3219;"	d
LCD_WF8B_BPDLCD17_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3206;"	d
LCD_WF8B_BPDLCD17_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3207;"	d
LCD_WF8B_BPDLCD18_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3200;"	d
LCD_WF8B_BPDLCD18_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3201;"	d
LCD_WF8B_BPDLCD19_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3188;"	d
LCD_WF8B_BPDLCD19_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3189;"	d
LCD_WF8B_BPDLCD1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3174;"	d
LCD_WF8B_BPDLCD1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3175;"	d
LCD_WF8B_BPDLCD20_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3178;"	d
LCD_WF8B_BPDLCD20_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3179;"	d
LCD_WF8B_BPDLCD21_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3170;"	d
LCD_WF8B_BPDLCD21_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3171;"	d
LCD_WF8B_BPDLCD22_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3164;"	d
LCD_WF8B_BPDLCD22_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3165;"	d
LCD_WF8B_BPDLCD23_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3156;"	d
LCD_WF8B_BPDLCD23_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3157;"	d
LCD_WF8B_BPDLCD24_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3160;"	d
LCD_WF8B_BPDLCD24_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3161;"	d
LCD_WF8B_BPDLCD25_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3176;"	d
LCD_WF8B_BPDLCD25_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3177;"	d
LCD_WF8B_BPDLCD26_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3192;"	d
LCD_WF8B_BPDLCD26_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3193;"	d
LCD_WF8B_BPDLCD27_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3208;"	d
LCD_WF8B_BPDLCD27_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3209;"	d
LCD_WF8B_BPDLCD28_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3224;"	d
LCD_WF8B_BPDLCD28_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3225;"	d
LCD_WF8B_BPDLCD29_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3240;"	d
LCD_WF8B_BPDLCD29_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3241;"	d
LCD_WF8B_BPDLCD2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3180;"	d
LCD_WF8B_BPDLCD2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3181;"	d
LCD_WF8B_BPDLCD30_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3256;"	d
LCD_WF8B_BPDLCD30_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3257;"	d
LCD_WF8B_BPDLCD31_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3272;"	d
LCD_WF8B_BPDLCD31_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3273;"	d
LCD_WF8B_BPDLCD32_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3220;"	d
LCD_WF8B_BPDLCD32_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3221;"	d
LCD_WF8B_BPDLCD33_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3236;"	d
LCD_WF8B_BPDLCD33_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3237;"	d
LCD_WF8B_BPDLCD34_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3238;"	d
LCD_WF8B_BPDLCD34_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3239;"	d
LCD_WF8B_BPDLCD35_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3248;"	d
LCD_WF8B_BPDLCD35_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3249;"	d
LCD_WF8B_BPDLCD36_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3254;"	d
LCD_WF8B_BPDLCD36_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3255;"	d
LCD_WF8B_BPDLCD37_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3260;"	d
LCD_WF8B_BPDLCD37_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3261;"	d
LCD_WF8B_BPDLCD38_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3266;"	d
LCD_WF8B_BPDLCD38_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3267;"	d
LCD_WF8B_BPDLCD39_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3276;"	d
LCD_WF8B_BPDLCD39_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3277;"	d
LCD_WF8B_BPDLCD3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3278;"	d
LCD_WF8B_BPDLCD3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3279;"	d
LCD_WF8B_BPDLCD40_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3270;"	d
LCD_WF8B_BPDLCD40_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3271;"	d
LCD_WF8B_BPDLCD41_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3258;"	d
LCD_WF8B_BPDLCD41_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3259;"	d
LCD_WF8B_BPDLCD42_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3246;"	d
LCD_WF8B_BPDLCD42_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3247;"	d
LCD_WF8B_BPDLCD43_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3226;"	d
LCD_WF8B_BPDLCD43_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3227;"	d
LCD_WF8B_BPDLCD44_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3262;"	d
LCD_WF8B_BPDLCD44_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3263;"	d
LCD_WF8B_BPDLCD45_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3230;"	d
LCD_WF8B_BPDLCD45_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3231;"	d
LCD_WF8B_BPDLCD46_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3198;"	d
LCD_WF8B_BPDLCD46_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3199;"	d
LCD_WF8B_BPDLCD47_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3154;"	d
LCD_WF8B_BPDLCD47_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3155;"	d
LCD_WF8B_BPDLCD48_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3158;"	d
LCD_WF8B_BPDLCD48_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3159;"	d
LCD_WF8B_BPDLCD49_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3172;"	d
LCD_WF8B_BPDLCD49_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3173;"	d
LCD_WF8B_BPDLCD4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3228;"	d
LCD_WF8B_BPDLCD4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3229;"	d
LCD_WF8B_BPDLCD50_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3196;"	d
LCD_WF8B_BPDLCD50_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3197;"	d
LCD_WF8B_BPDLCD51_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3212;"	d
LCD_WF8B_BPDLCD51_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3213;"	d
LCD_WF8B_BPDLCD52_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3250;"	d
LCD_WF8B_BPDLCD52_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3251;"	d
LCD_WF8B_BPDLCD53_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3210;"	d
LCD_WF8B_BPDLCD53_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3211;"	d
LCD_WF8B_BPDLCD54_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3214;"	d
LCD_WF8B_BPDLCD54_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3215;"	d
LCD_WF8B_BPDLCD55_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3182;"	d
LCD_WF8B_BPDLCD55_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3183;"	d
LCD_WF8B_BPDLCD56_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3268;"	d
LCD_WF8B_BPDLCD56_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3269;"	d
LCD_WF8B_BPDLCD57_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3244;"	d
LCD_WF8B_BPDLCD57_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3245;"	d
LCD_WF8B_BPDLCD58_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3242;"	d
LCD_WF8B_BPDLCD58_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3243;"	d
LCD_WF8B_BPDLCD59_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3184;"	d
LCD_WF8B_BPDLCD59_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3185;"	d
LCD_WF8B_BPDLCD5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3186;"	d
LCD_WF8B_BPDLCD5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3187;"	d
LCD_WF8B_BPDLCD60_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3166;"	d
LCD_WF8B_BPDLCD60_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3167;"	d
LCD_WF8B_BPDLCD61_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3202;"	d
LCD_WF8B_BPDLCD61_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3203;"	d
LCD_WF8B_BPDLCD62_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3234;"	d
LCD_WF8B_BPDLCD62_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3235;"	d
LCD_WF8B_BPDLCD63_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3264;"	d
LCD_WF8B_BPDLCD63_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3265;"	d
LCD_WF8B_BPDLCD6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3190;"	d
LCD_WF8B_BPDLCD6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3191;"	d
LCD_WF8B_BPDLCD7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3252;"	d
LCD_WF8B_BPDLCD7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3253;"	d
LCD_WF8B_BPDLCD8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3232;"	d
LCD_WF8B_BPDLCD8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3233;"	d
LCD_WF8B_BPDLCD9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3204;"	d
LCD_WF8B_BPDLCD9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3205;"	d
LCD_WF8B_BPELCD0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3392;"	d
LCD_WF8B_BPELCD0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3393;"	d
LCD_WF8B_BPELCD10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3336;"	d
LCD_WF8B_BPELCD10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3337;"	d
LCD_WF8B_BPELCD11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3308;"	d
LCD_WF8B_BPELCD11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3309;"	d
LCD_WF8B_BPELCD12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3282;"	d
LCD_WF8B_BPELCD12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3283;"	d
LCD_WF8B_BPELCD13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3338;"	d
LCD_WF8B_BPELCD13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3339;"	d
LCD_WF8B_BPELCD14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3390;"	d
LCD_WF8B_BPELCD14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3391;"	d
LCD_WF8B_BPELCD15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3396;"	d
LCD_WF8B_BPELCD15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3397;"	d
LCD_WF8B_BPELCD16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3374;"	d
LCD_WF8B_BPELCD16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3375;"	d
LCD_WF8B_BPELCD17_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3370;"	d
LCD_WF8B_BPELCD17_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3371;"	d
LCD_WF8B_BPELCD18_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3366;"	d
LCD_WF8B_BPELCD18_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3367;"	d
LCD_WF8B_BPELCD19_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3360;"	d
LCD_WF8B_BPELCD19_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3361;"	d
LCD_WF8B_BPELCD1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3382;"	d
LCD_WF8B_BPELCD1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3383;"	d
LCD_WF8B_BPELCD20_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3358;"	d
LCD_WF8B_BPELCD20_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3359;"	d
LCD_WF8B_BPELCD21_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3354;"	d
LCD_WF8B_BPELCD21_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3355;"	d
LCD_WF8B_BPELCD22_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3350;"	d
LCD_WF8B_BPELCD22_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3351;"	d
LCD_WF8B_BPELCD23_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3348;"	d
LCD_WF8B_BPELCD23_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3349;"	d
LCD_WF8B_BPELCD24_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3344;"	d
LCD_WF8B_BPELCD24_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3345;"	d
LCD_WF8B_BPELCD25_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3340;"	d
LCD_WF8B_BPELCD25_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3341;"	d
LCD_WF8B_BPELCD26_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3334;"	d
LCD_WF8B_BPELCD26_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3335;"	d
LCD_WF8B_BPELCD27_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3330;"	d
LCD_WF8B_BPELCD27_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3331;"	d
LCD_WF8B_BPELCD28_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3326;"	d
LCD_WF8B_BPELCD28_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3327;"	d
LCD_WF8B_BPELCD29_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3320;"	d
LCD_WF8B_BPELCD29_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3321;"	d
LCD_WF8B_BPELCD2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3328;"	d
LCD_WF8B_BPELCD2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3329;"	d
LCD_WF8B_BPELCD30_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3318;"	d
LCD_WF8B_BPELCD30_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3319;"	d
LCD_WF8B_BPELCD31_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3314;"	d
LCD_WF8B_BPELCD31_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3315;"	d
LCD_WF8B_BPELCD32_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3312;"	d
LCD_WF8B_BPELCD32_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3313;"	d
LCD_WF8B_BPELCD33_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3306;"	d
LCD_WF8B_BPELCD33_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3307;"	d
LCD_WF8B_BPELCD34_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3304;"	d
LCD_WF8B_BPELCD34_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3305;"	d
LCD_WF8B_BPELCD35_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3300;"	d
LCD_WF8B_BPELCD35_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3301;"	d
LCD_WF8B_BPELCD36_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3296;"	d
LCD_WF8B_BPELCD36_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3297;"	d
LCD_WF8B_BPELCD37_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3292;"	d
LCD_WF8B_BPELCD37_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3293;"	d
LCD_WF8B_BPELCD38_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3288;"	d
LCD_WF8B_BPELCD38_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3289;"	d
LCD_WF8B_BPELCD39_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3284;"	d
LCD_WF8B_BPELCD39_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3285;"	d
LCD_WF8B_BPELCD3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3286;"	d
LCD_WF8B_BPELCD3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3287;"	d
LCD_WF8B_BPELCD40_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3290;"	d
LCD_WF8B_BPELCD40_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3291;"	d
LCD_WF8B_BPELCD41_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3294;"	d
LCD_WF8B_BPELCD41_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3295;"	d
LCD_WF8B_BPELCD42_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3302;"	d
LCD_WF8B_BPELCD42_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3303;"	d
LCD_WF8B_BPELCD43_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3310;"	d
LCD_WF8B_BPELCD43_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3311;"	d
LCD_WF8B_BPELCD44_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3316;"	d
LCD_WF8B_BPELCD44_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3317;"	d
LCD_WF8B_BPELCD45_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3324;"	d
LCD_WF8B_BPELCD45_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3325;"	d
LCD_WF8B_BPELCD46_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3332;"	d
LCD_WF8B_BPELCD46_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3333;"	d
LCD_WF8B_BPELCD47_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3346;"	d
LCD_WF8B_BPELCD47_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3347;"	d
LCD_WF8B_BPELCD48_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3352;"	d
LCD_WF8B_BPELCD48_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3353;"	d
LCD_WF8B_BPELCD49_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3356;"	d
LCD_WF8B_BPELCD49_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3357;"	d
LCD_WF8B_BPELCD4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3408;"	d
LCD_WF8B_BPELCD4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3409;"	d
LCD_WF8B_BPELCD50_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3364;"	d
LCD_WF8B_BPELCD50_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3365;"	d
LCD_WF8B_BPELCD51_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3372;"	d
LCD_WF8B_BPELCD51_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3373;"	d
LCD_WF8B_BPELCD52_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3380;"	d
LCD_WF8B_BPELCD52_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3381;"	d
LCD_WF8B_BPELCD53_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3388;"	d
LCD_WF8B_BPELCD53_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3389;"	d
LCD_WF8B_BPELCD54_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3400;"	d
LCD_WF8B_BPELCD54_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3401;"	d
LCD_WF8B_BPELCD55_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3406;"	d
LCD_WF8B_BPELCD55_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3407;"	d
LCD_WF8B_BPELCD56_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3376;"	d
LCD_WF8B_BPELCD56_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3377;"	d
LCD_WF8B_BPELCD57_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3378;"	d
LCD_WF8B_BPELCD57_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3379;"	d
LCD_WF8B_BPELCD58_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3384;"	d
LCD_WF8B_BPELCD58_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3385;"	d
LCD_WF8B_BPELCD59_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3386;"	d
LCD_WF8B_BPELCD59_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3387;"	d
LCD_WF8B_BPELCD5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3342;"	d
LCD_WF8B_BPELCD5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3343;"	d
LCD_WF8B_BPELCD60_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3394;"	d
LCD_WF8B_BPELCD60_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3395;"	d
LCD_WF8B_BPELCD61_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3398;"	d
LCD_WF8B_BPELCD61_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3399;"	d
LCD_WF8B_BPELCD62_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3402;"	d
LCD_WF8B_BPELCD62_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3403;"	d
LCD_WF8B_BPELCD63_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3404;"	d
LCD_WF8B_BPELCD63_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3405;"	d
LCD_WF8B_BPELCD6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3368;"	d
LCD_WF8B_BPELCD6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3369;"	d
LCD_WF8B_BPELCD7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3322;"	d
LCD_WF8B_BPELCD7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3323;"	d
LCD_WF8B_BPELCD8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3298;"	d
LCD_WF8B_BPELCD8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3299;"	d
LCD_WF8B_BPELCD9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3362;"	d
LCD_WF8B_BPELCD9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3363;"	d
LCD_WF8B_BPFLCD0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3450;"	d
LCD_WF8B_BPFLCD0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3451;"	d
LCD_WF8B_BPFLCD10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3460;"	d
LCD_WF8B_BPFLCD10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3461;"	d
LCD_WF8B_BPFLCD11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3468;"	d
LCD_WF8B_BPFLCD11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3469;"	d
LCD_WF8B_BPFLCD12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3534;"	d
LCD_WF8B_BPFLCD12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3535;"	d
LCD_WF8B_BPFLCD13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3410;"	d
LCD_WF8B_BPFLCD13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3411;"	d
LCD_WF8B_BPFLCD14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3426;"	d
LCD_WF8B_BPFLCD14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3427;"	d
LCD_WF8B_BPFLCD15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3432;"	d
LCD_WF8B_BPFLCD15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3433;"	d
LCD_WF8B_BPFLCD16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3480;"	d
LCD_WF8B_BPFLCD16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3481;"	d
LCD_WF8B_BPFLCD17_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3486;"	d
LCD_WF8B_BPFLCD17_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3487;"	d
LCD_WF8B_BPFLCD18_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3496;"	d
LCD_WF8B_BPFLCD18_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3497;"	d
LCD_WF8B_BPFLCD19_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3500;"	d
LCD_WF8B_BPFLCD19_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3501;"	d
LCD_WF8B_BPFLCD1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3472;"	d
LCD_WF8B_BPFLCD1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3473;"	d
LCD_WF8B_BPFLCD20_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3512;"	d
LCD_WF8B_BPFLCD20_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3513;"	d
LCD_WF8B_BPFLCD21_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3518;"	d
LCD_WF8B_BPFLCD21_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3519;"	d
LCD_WF8B_BPFLCD22_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3530;"	d
LCD_WF8B_BPFLCD22_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3531;"	d
LCD_WF8B_BPFLCD23_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3536;"	d
LCD_WF8B_BPFLCD23_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3537;"	d
LCD_WF8B_BPFLCD24_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3428;"	d
LCD_WF8B_BPFLCD24_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3429;"	d
LCD_WF8B_BPFLCD25_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3438;"	d
LCD_WF8B_BPFLCD25_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3439;"	d
LCD_WF8B_BPFLCD26_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3456;"	d
LCD_WF8B_BPFLCD26_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3457;"	d
LCD_WF8B_BPFLCD27_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3466;"	d
LCD_WF8B_BPFLCD27_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3467;"	d
LCD_WF8B_BPFLCD28_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3488;"	d
LCD_WF8B_BPFLCD28_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3489;"	d
LCD_WF8B_BPFLCD29_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3492;"	d
LCD_WF8B_BPFLCD29_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3493;"	d
LCD_WF8B_BPFLCD2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3502;"	d
LCD_WF8B_BPFLCD2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3503;"	d
LCD_WF8B_BPFLCD30_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3516;"	d
LCD_WF8B_BPFLCD30_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3517;"	d
LCD_WF8B_BPFLCD31_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3524;"	d
LCD_WF8B_BPFLCD31_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3525;"	d
LCD_WF8B_BPFLCD32_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3434;"	d
LCD_WF8B_BPFLCD32_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3435;"	d
LCD_WF8B_BPFLCD33_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3444;"	d
LCD_WF8B_BPFLCD33_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3445;"	d
LCD_WF8B_BPFLCD34_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3498;"	d
LCD_WF8B_BPFLCD34_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3499;"	d
LCD_WF8B_BPFLCD35_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3520;"	d
LCD_WF8B_BPFLCD35_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3521;"	d
LCD_WF8B_BPFLCD36_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3458;"	d
LCD_WF8B_BPFLCD36_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3459;"	d
LCD_WF8B_BPFLCD37_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3508;"	d
LCD_WF8B_BPFLCD37_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3509;"	d
LCD_WF8B_BPFLCD38_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3532;"	d
LCD_WF8B_BPFLCD38_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3533;"	d
LCD_WF8B_BPFLCD39_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3412;"	d
LCD_WF8B_BPFLCD39_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3413;"	d
LCD_WF8B_BPFLCD3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3506;"	d
LCD_WF8B_BPFLCD3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3507;"	d
LCD_WF8B_BPFLCD40_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3476;"	d
LCD_WF8B_BPFLCD40_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3477;"	d
LCD_WF8B_BPFLCD41_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3442;"	d
LCD_WF8B_BPFLCD41_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3443;"	d
LCD_WF8B_BPFLCD42_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3490;"	d
LCD_WF8B_BPFLCD42_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3491;"	d
LCD_WF8B_BPFLCD43_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3420;"	d
LCD_WF8B_BPFLCD43_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3421;"	d
LCD_WF8B_BPFLCD44_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3514;"	d
LCD_WF8B_BPFLCD44_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3515;"	d
LCD_WF8B_BPFLCD45_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3482;"	d
LCD_WF8B_BPFLCD45_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3483;"	d
LCD_WF8B_BPFLCD46_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3452;"	d
LCD_WF8B_BPFLCD46_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3453;"	d
LCD_WF8B_BPFLCD47_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3416;"	d
LCD_WF8B_BPFLCD47_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3417;"	d
LCD_WF8B_BPFLCD48_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3526;"	d
LCD_WF8B_BPFLCD48_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3527;"	d
LCD_WF8B_BPFLCD49_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3510;"	d
LCD_WF8B_BPFLCD49_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3511;"	d
LCD_WF8B_BPFLCD4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3522;"	d
LCD_WF8B_BPFLCD4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3523;"	d
LCD_WF8B_BPFLCD50_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3494;"	d
LCD_WF8B_BPFLCD50_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3495;"	d
LCD_WF8B_BPFLCD51_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3478;"	d
LCD_WF8B_BPFLCD51_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3479;"	d
LCD_WF8B_BPFLCD52_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3462;"	d
LCD_WF8B_BPFLCD52_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3463;"	d
LCD_WF8B_BPFLCD53_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3446;"	d
LCD_WF8B_BPFLCD53_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3447;"	d
LCD_WF8B_BPFLCD54_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3430;"	d
LCD_WF8B_BPFLCD54_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3431;"	d
LCD_WF8B_BPFLCD55_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3414;"	d
LCD_WF8B_BPFLCD55_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3415;"	d
LCD_WF8B_BPFLCD56_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3470;"	d
LCD_WF8B_BPFLCD56_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3471;"	d
LCD_WF8B_BPFLCD57_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3464;"	d
LCD_WF8B_BPFLCD57_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3465;"	d
LCD_WF8B_BPFLCD58_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3454;"	d
LCD_WF8B_BPFLCD58_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3455;"	d
LCD_WF8B_BPFLCD59_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3448;"	d
LCD_WF8B_BPFLCD59_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3449;"	d
LCD_WF8B_BPFLCD5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3422;"	d
LCD_WF8B_BPFLCD5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3423;"	d
LCD_WF8B_BPFLCD60_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3440;"	d
LCD_WF8B_BPFLCD60_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3441;"	d
LCD_WF8B_BPFLCD61_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3436;"	d
LCD_WF8B_BPFLCD61_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3437;"	d
LCD_WF8B_BPFLCD62_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3424;"	d
LCD_WF8B_BPFLCD62_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3425;"	d
LCD_WF8B_BPFLCD63_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3418;"	d
LCD_WF8B_BPFLCD63_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3419;"	d
LCD_WF8B_BPFLCD6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3484;"	d
LCD_WF8B_BPFLCD6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3485;"	d
LCD_WF8B_BPFLCD7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3528;"	d
LCD_WF8B_BPFLCD7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3529;"	d
LCD_WF8B_BPFLCD8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3474;"	d
LCD_WF8B_BPFLCD8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3475;"	d
LCD_WF8B_BPFLCD9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3504;"	d
LCD_WF8B_BPFLCD9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3505;"	d
LCD_WF8B_BPGLCD0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3560;"	d
LCD_WF8B_BPGLCD0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3561;"	d
LCD_WF8B_BPGLCD10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3618;"	d
LCD_WF8B_BPGLCD10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3619;"	d
LCD_WF8B_BPGLCD11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3646;"	d
LCD_WF8B_BPGLCD11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3647;"	d
LCD_WF8B_BPGLCD12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3650;"	d
LCD_WF8B_BPGLCD12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3651;"	d
LCD_WF8B_BPGLCD13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3596;"	d
LCD_WF8B_BPGLCD13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3597;"	d
LCD_WF8B_BPGLCD14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3538;"	d
LCD_WF8B_BPGLCD14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3539;"	d
LCD_WF8B_BPGLCD15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3544;"	d
LCD_WF8B_BPGLCD15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3545;"	d
LCD_WF8B_BPGLCD16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3574;"	d
LCD_WF8B_BPGLCD16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3575;"	d
LCD_WF8B_BPGLCD17_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3578;"	d
LCD_WF8B_BPGLCD17_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3579;"	d
LCD_WF8B_BPGLCD18_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3582;"	d
LCD_WF8B_BPGLCD18_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3583;"	d
LCD_WF8B_BPGLCD19_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3584;"	d
LCD_WF8B_BPGLCD19_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3585;"	d
LCD_WF8B_BPGLCD1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3576;"	d
LCD_WF8B_BPGLCD1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3577;"	d
LCD_WF8B_BPGLCD20_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3590;"	d
LCD_WF8B_BPGLCD20_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3591;"	d
LCD_WF8B_BPGLCD21_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3594;"	d
LCD_WF8B_BPGLCD21_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3595;"	d
LCD_WF8B_BPGLCD22_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3600;"	d
LCD_WF8B_BPGLCD22_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3601;"	d
LCD_WF8B_BPGLCD23_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3606;"	d
LCD_WF8B_BPGLCD23_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3607;"	d
LCD_WF8B_BPGLCD24_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3608;"	d
LCD_WF8B_BPGLCD24_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3609;"	d
LCD_WF8B_BPGLCD25_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3610;"	d
LCD_WF8B_BPGLCD25_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3611;"	d
LCD_WF8B_BPGLCD26_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3614;"	d
LCD_WF8B_BPGLCD26_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3615;"	d
LCD_WF8B_BPGLCD27_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3616;"	d
LCD_WF8B_BPGLCD27_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3617;"	d
LCD_WF8B_BPGLCD28_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3622;"	d
LCD_WF8B_BPGLCD28_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3623;"	d
LCD_WF8B_BPGLCD29_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3624;"	d
LCD_WF8B_BPGLCD29_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3625;"	d
LCD_WF8B_BPGLCD2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3632;"	d
LCD_WF8B_BPGLCD2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3633;"	d
LCD_WF8B_BPGLCD30_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3630;"	d
LCD_WF8B_BPGLCD30_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3631;"	d
LCD_WF8B_BPGLCD31_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3634;"	d
LCD_WF8B_BPGLCD31_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3635;"	d
LCD_WF8B_BPGLCD32_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3638;"	d
LCD_WF8B_BPGLCD32_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3639;"	d
LCD_WF8B_BPGLCD33_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3640;"	d
LCD_WF8B_BPGLCD33_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3641;"	d
LCD_WF8B_BPGLCD34_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3644;"	d
LCD_WF8B_BPGLCD34_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3645;"	d
LCD_WF8B_BPGLCD35_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3648;"	d
LCD_WF8B_BPGLCD35_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3649;"	d
LCD_WF8B_BPGLCD36_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3654;"	d
LCD_WF8B_BPGLCD36_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3655;"	d
LCD_WF8B_BPGLCD37_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3658;"	d
LCD_WF8B_BPGLCD37_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3659;"	d
LCD_WF8B_BPGLCD38_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3662;"	d
LCD_WF8B_BPGLCD38_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3663;"	d
LCD_WF8B_BPGLCD39_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3664;"	d
LCD_WF8B_BPGLCD39_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3665;"	d
LCD_WF8B_BPGLCD3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3656;"	d
LCD_WF8B_BPGLCD3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3657;"	d
LCD_WF8B_BPGLCD40_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3660;"	d
LCD_WF8B_BPGLCD40_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3661;"	d
LCD_WF8B_BPGLCD41_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3652;"	d
LCD_WF8B_BPGLCD41_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3653;"	d
LCD_WF8B_BPGLCD42_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3642;"	d
LCD_WF8B_BPGLCD42_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3643;"	d
LCD_WF8B_BPGLCD43_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3636;"	d
LCD_WF8B_BPGLCD43_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3637;"	d
LCD_WF8B_BPGLCD44_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3628;"	d
LCD_WF8B_BPGLCD44_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3629;"	d
LCD_WF8B_BPGLCD45_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3620;"	d
LCD_WF8B_BPGLCD45_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3621;"	d
LCD_WF8B_BPGLCD46_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3612;"	d
LCD_WF8B_BPGLCD46_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3613;"	d
LCD_WF8B_BPGLCD47_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3604;"	d
LCD_WF8B_BPGLCD47_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3605;"	d
LCD_WF8B_BPGLCD48_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3598;"	d
LCD_WF8B_BPGLCD48_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3599;"	d
LCD_WF8B_BPGLCD49_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3588;"	d
LCD_WF8B_BPGLCD49_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3589;"	d
LCD_WF8B_BPGLCD4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3626;"	d
LCD_WF8B_BPGLCD4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3627;"	d
LCD_WF8B_BPGLCD50_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3580;"	d
LCD_WF8B_BPGLCD50_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3581;"	d
LCD_WF8B_BPGLCD51_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3572;"	d
LCD_WF8B_BPGLCD51_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3573;"	d
LCD_WF8B_BPGLCD52_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3564;"	d
LCD_WF8B_BPGLCD52_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3565;"	d
LCD_WF8B_BPGLCD53_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3556;"	d
LCD_WF8B_BPGLCD53_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3557;"	d
LCD_WF8B_BPGLCD54_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3548;"	d
LCD_WF8B_BPGLCD54_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3549;"	d
LCD_WF8B_BPGLCD55_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3540;"	d
LCD_WF8B_BPGLCD55_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3541;"	d
LCD_WF8B_BPGLCD56_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3568;"	d
LCD_WF8B_BPGLCD56_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3569;"	d
LCD_WF8B_BPGLCD57_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3562;"	d
LCD_WF8B_BPGLCD57_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3563;"	d
LCD_WF8B_BPGLCD58_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3558;"	d
LCD_WF8B_BPGLCD58_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3559;"	d
LCD_WF8B_BPGLCD59_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3554;"	d
LCD_WF8B_BPGLCD59_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3555;"	d
LCD_WF8B_BPGLCD5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3602;"	d
LCD_WF8B_BPGLCD5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3603;"	d
LCD_WF8B_BPGLCD60_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3552;"	d
LCD_WF8B_BPGLCD60_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3553;"	d
LCD_WF8B_BPGLCD61_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3550;"	d
LCD_WF8B_BPGLCD61_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3551;"	d
LCD_WF8B_BPGLCD62_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3546;"	d
LCD_WF8B_BPGLCD62_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3547;"	d
LCD_WF8B_BPGLCD63_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3542;"	d
LCD_WF8B_BPGLCD63_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3543;"	d
LCD_WF8B_BPGLCD6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3570;"	d
LCD_WF8B_BPGLCD6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3571;"	d
LCD_WF8B_BPGLCD7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3566;"	d
LCD_WF8B_BPGLCD7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3567;"	d
LCD_WF8B_BPGLCD8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3586;"	d
LCD_WF8B_BPGLCD8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3587;"	d
LCD_WF8B_BPGLCD9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3592;"	d
LCD_WF8B_BPGLCD9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3593;"	d
LCD_WF8B_BPHLCD0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3680;"	d
LCD_WF8B_BPHLCD0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3681;"	d
LCD_WF8B_BPHLCD10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3786;"	d
LCD_WF8B_BPHLCD10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3787;"	d
LCD_WF8B_BPHLCD11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3784;"	d
LCD_WF8B_BPHLCD11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3785;"	d
LCD_WF8B_BPHLCD12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3782;"	d
LCD_WF8B_BPHLCD12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3783;"	d
LCD_WF8B_BPHLCD13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3780;"	d
LCD_WF8B_BPHLCD13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3781;"	d
LCD_WF8B_BPHLCD14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3778;"	d
LCD_WF8B_BPHLCD14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3779;"	d
LCD_WF8B_BPHLCD15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3774;"	d
LCD_WF8B_BPHLCD15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3775;"	d
LCD_WF8B_BPHLCD16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3772;"	d
LCD_WF8B_BPHLCD16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3773;"	d
LCD_WF8B_BPHLCD17_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3770;"	d
LCD_WF8B_BPHLCD17_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3771;"	d
LCD_WF8B_BPHLCD18_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3768;"	d
LCD_WF8B_BPHLCD18_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3769;"	d
LCD_WF8B_BPHLCD19_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3766;"	d
LCD_WF8B_BPHLCD19_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3767;"	d
LCD_WF8B_BPHLCD1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3696;"	d
LCD_WF8B_BPHLCD1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3697;"	d
LCD_WF8B_BPHLCD20_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3764;"	d
LCD_WF8B_BPHLCD20_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3765;"	d
LCD_WF8B_BPHLCD21_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3762;"	d
LCD_WF8B_BPHLCD21_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3763;"	d
LCD_WF8B_BPHLCD22_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3758;"	d
LCD_WF8B_BPHLCD22_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3759;"	d
LCD_WF8B_BPHLCD23_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3756;"	d
LCD_WF8B_BPHLCD23_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3757;"	d
LCD_WF8B_BPHLCD24_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3754;"	d
LCD_WF8B_BPHLCD24_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3755;"	d
LCD_WF8B_BPHLCD25_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3752;"	d
LCD_WF8B_BPHLCD25_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3753;"	d
LCD_WF8B_BPHLCD26_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3750;"	d
LCD_WF8B_BPHLCD26_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3751;"	d
LCD_WF8B_BPHLCD27_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3748;"	d
LCD_WF8B_BPHLCD27_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3749;"	d
LCD_WF8B_BPHLCD28_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3746;"	d
LCD_WF8B_BPHLCD28_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3747;"	d
LCD_WF8B_BPHLCD29_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3742;"	d
LCD_WF8B_BPHLCD29_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3743;"	d
LCD_WF8B_BPHLCD2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3712;"	d
LCD_WF8B_BPHLCD2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3713;"	d
LCD_WF8B_BPHLCD30_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3740;"	d
LCD_WF8B_BPHLCD30_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3741;"	d
LCD_WF8B_BPHLCD31_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3738;"	d
LCD_WF8B_BPHLCD31_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3739;"	d
LCD_WF8B_BPHLCD32_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3736;"	d
LCD_WF8B_BPHLCD32_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3737;"	d
LCD_WF8B_BPHLCD33_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3734;"	d
LCD_WF8B_BPHLCD33_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3735;"	d
LCD_WF8B_BPHLCD34_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3732;"	d
LCD_WF8B_BPHLCD34_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3733;"	d
LCD_WF8B_BPHLCD35_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3730;"	d
LCD_WF8B_BPHLCD35_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3731;"	d
LCD_WF8B_BPHLCD36_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3726;"	d
LCD_WF8B_BPHLCD36_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3727;"	d
LCD_WF8B_BPHLCD37_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3724;"	d
LCD_WF8B_BPHLCD37_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3725;"	d
LCD_WF8B_BPHLCD38_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3722;"	d
LCD_WF8B_BPHLCD38_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3723;"	d
LCD_WF8B_BPHLCD39_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3720;"	d
LCD_WF8B_BPHLCD39_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3721;"	d
LCD_WF8B_BPHLCD3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3728;"	d
LCD_WF8B_BPHLCD3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3729;"	d
LCD_WF8B_BPHLCD40_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3718;"	d
LCD_WF8B_BPHLCD40_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3719;"	d
LCD_WF8B_BPHLCD41_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3716;"	d
LCD_WF8B_BPHLCD41_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3717;"	d
LCD_WF8B_BPHLCD42_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3714;"	d
LCD_WF8B_BPHLCD42_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3715;"	d
LCD_WF8B_BPHLCD43_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3710;"	d
LCD_WF8B_BPHLCD43_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3711;"	d
LCD_WF8B_BPHLCD44_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3708;"	d
LCD_WF8B_BPHLCD44_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3709;"	d
LCD_WF8B_BPHLCD45_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3706;"	d
LCD_WF8B_BPHLCD45_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3707;"	d
LCD_WF8B_BPHLCD46_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3704;"	d
LCD_WF8B_BPHLCD46_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3705;"	d
LCD_WF8B_BPHLCD47_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3702;"	d
LCD_WF8B_BPHLCD47_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3703;"	d
LCD_WF8B_BPHLCD48_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3700;"	d
LCD_WF8B_BPHLCD48_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3701;"	d
LCD_WF8B_BPHLCD49_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3698;"	d
LCD_WF8B_BPHLCD49_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3699;"	d
LCD_WF8B_BPHLCD4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3744;"	d
LCD_WF8B_BPHLCD4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3745;"	d
LCD_WF8B_BPHLCD50_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3694;"	d
LCD_WF8B_BPHLCD50_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3695;"	d
LCD_WF8B_BPHLCD51_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3692;"	d
LCD_WF8B_BPHLCD51_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3693;"	d
LCD_WF8B_BPHLCD52_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3690;"	d
LCD_WF8B_BPHLCD52_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3691;"	d
LCD_WF8B_BPHLCD53_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3688;"	d
LCD_WF8B_BPHLCD53_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3689;"	d
LCD_WF8B_BPHLCD54_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3686;"	d
LCD_WF8B_BPHLCD54_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3687;"	d
LCD_WF8B_BPHLCD55_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3684;"	d
LCD_WF8B_BPHLCD55_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3685;"	d
LCD_WF8B_BPHLCD56_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3682;"	d
LCD_WF8B_BPHLCD56_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3683;"	d
LCD_WF8B_BPHLCD57_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3678;"	d
LCD_WF8B_BPHLCD57_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3679;"	d
LCD_WF8B_BPHLCD58_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3676;"	d
LCD_WF8B_BPHLCD58_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3677;"	d
LCD_WF8B_BPHLCD59_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3674;"	d
LCD_WF8B_BPHLCD59_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3675;"	d
LCD_WF8B_BPHLCD5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3760;"	d
LCD_WF8B_BPHLCD5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3761;"	d
LCD_WF8B_BPHLCD60_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3672;"	d
LCD_WF8B_BPHLCD60_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3673;"	d
LCD_WF8B_BPHLCD61_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3670;"	d
LCD_WF8B_BPHLCD61_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3671;"	d
LCD_WF8B_BPHLCD62_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3668;"	d
LCD_WF8B_BPHLCD62_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3669;"	d
LCD_WF8B_BPHLCD63_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3666;"	d
LCD_WF8B_BPHLCD63_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3667;"	d
LCD_WF8B_BPHLCD6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3776;"	d
LCD_WF8B_BPHLCD6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3777;"	d
LCD_WF8B_BPHLCD7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3792;"	d
LCD_WF8B_BPHLCD7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3793;"	d
LCD_WF8B_BPHLCD8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3790;"	d
LCD_WF8B_BPHLCD8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3791;"	d
LCD_WF8B_BPHLCD9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3788;"	d
LCD_WF8B_BPHLCD9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3789;"	d
LCD_WF8B_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2482;"	d
LCD_WF9	.\Sources\Chip_start\Header\MKL46Z4.h	3838;"	d
LCD_WF_REG	.\Sources\Chip_start\Header\MKL46Z4.h	2481;"	d
LCD_WF_WF0	.\Sources\Chip_start\Header\MKL46Z4.h	2579;"	d
LCD_WF_WF0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2577;"	d
LCD_WF_WF0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2578;"	d
LCD_WF_WF1	.\Sources\Chip_start\Header\MKL46Z4.h	2663;"	d
LCD_WF_WF10	.\Sources\Chip_start\Header\MKL46Z4.h	2720;"	d
LCD_WF_WF10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2718;"	d
LCD_WF_WF10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2719;"	d
LCD_WF_WF11	.\Sources\Chip_start\Header\MKL46Z4.h	2756;"	d
LCD_WF_WF11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2754;"	d
LCD_WF_WF11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2755;"	d
LCD_WF_WF12	.\Sources\Chip_start\Header\MKL46Z4.h	2615;"	d
LCD_WF_WF12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2613;"	d
LCD_WF_WF12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2614;"	d
LCD_WF_WF13	.\Sources\Chip_start\Header\MKL46Z4.h	2648;"	d
LCD_WF_WF13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2646;"	d
LCD_WF_WF13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2647;"	d
LCD_WF_WF14	.\Sources\Chip_start\Header\MKL46Z4.h	2702;"	d
LCD_WF_WF14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2700;"	d
LCD_WF_WF14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2701;"	d
LCD_WF_WF15	.\Sources\Chip_start\Header\MKL46Z4.h	2768;"	d
LCD_WF_WF15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2766;"	d
LCD_WF_WF15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2767;"	d
LCD_WF_WF16	.\Sources\Chip_start\Header\MKL46Z4.h	2624;"	d
LCD_WF_WF16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2622;"	d
LCD_WF_WF16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2623;"	d
LCD_WF_WF17	.\Sources\Chip_start\Header\MKL46Z4.h	2642;"	d
LCD_WF_WF17_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2640;"	d
LCD_WF_WF17_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2641;"	d
LCD_WF_WF18	.\Sources\Chip_start\Header\MKL46Z4.h	2687;"	d
LCD_WF_WF18_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2685;"	d
LCD_WF_WF18_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2686;"	d
LCD_WF_WF19	.\Sources\Chip_start\Header\MKL46Z4.h	2765;"	d
LCD_WF_WF19_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2763;"	d
LCD_WF_WF19_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2764;"	d
LCD_WF_WF1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2661;"	d
LCD_WF_WF1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2662;"	d
LCD_WF_WF2	.\Sources\Chip_start\Header\MKL46Z4.h	2708;"	d
LCD_WF_WF20	.\Sources\Chip_start\Header\MKL46Z4.h	2621;"	d
LCD_WF_WF20_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2619;"	d
LCD_WF_WF20_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2620;"	d
LCD_WF_WF21	.\Sources\Chip_start\Header\MKL46Z4.h	2672;"	d
LCD_WF_WF21_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2670;"	d
LCD_WF_WF21_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2671;"	d
LCD_WF_WF22	.\Sources\Chip_start\Header\MKL46Z4.h	2693;"	d
LCD_WF_WF22_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2691;"	d
LCD_WF_WF22_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2692;"	d
LCD_WF_WF23	.\Sources\Chip_start\Header\MKL46Z4.h	2762;"	d
LCD_WF_WF23_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2760;"	d
LCD_WF_WF23_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2761;"	d
LCD_WF_WF24	.\Sources\Chip_start\Header\MKL46Z4.h	2618;"	d
LCD_WF_WF24_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2616;"	d
LCD_WF_WF24_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2617;"	d
LCD_WF_WF25	.\Sources\Chip_start\Header\MKL46Z4.h	2639;"	d
LCD_WF_WF25_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2637;"	d
LCD_WF_WF25_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2638;"	d
LCD_WF_WF26	.\Sources\Chip_start\Header\MKL46Z4.h	2675;"	d
LCD_WF_WF26_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2673;"	d
LCD_WF_WF26_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2674;"	d
LCD_WF_WF27	.\Sources\Chip_start\Header\MKL46Z4.h	2759;"	d
LCD_WF_WF27_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2757;"	d
LCD_WF_WF27_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2758;"	d
LCD_WF_WF28	.\Sources\Chip_start\Header\MKL46Z4.h	2612;"	d
LCD_WF_WF28_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2610;"	d
LCD_WF_WF28_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2611;"	d
LCD_WF_WF29	.\Sources\Chip_start\Header\MKL46Z4.h	2666;"	d
LCD_WF_WF29_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2664;"	d
LCD_WF_WF29_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2665;"	d
LCD_WF_WF2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2706;"	d
LCD_WF_WF2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2707;"	d
LCD_WF_WF3	.\Sources\Chip_start\Header\MKL46Z4.h	2732;"	d
LCD_WF_WF30	.\Sources\Chip_start\Header\MKL46Z4.h	2714;"	d
LCD_WF_WF30_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2712;"	d
LCD_WF_WF30_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2713;"	d
LCD_WF_WF31	.\Sources\Chip_start\Header\MKL46Z4.h	2753;"	d
LCD_WF_WF31_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2751;"	d
LCD_WF_WF31_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2752;"	d
LCD_WF_WF32	.\Sources\Chip_start\Header\MKL46Z4.h	2609;"	d
LCD_WF_WF32_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2607;"	d
LCD_WF_WF32_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2608;"	d
LCD_WF_WF33	.\Sources\Chip_start\Header\MKL46Z4.h	2669;"	d
LCD_WF_WF33_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2667;"	d
LCD_WF_WF33_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2668;"	d
LCD_WF_WF34	.\Sources\Chip_start\Header\MKL46Z4.h	2696;"	d
LCD_WF_WF34_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2694;"	d
LCD_WF_WF34_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2695;"	d
LCD_WF_WF35	.\Sources\Chip_start\Header\MKL46Z4.h	2750;"	d
LCD_WF_WF35_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2748;"	d
LCD_WF_WF35_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2749;"	d
LCD_WF_WF36	.\Sources\Chip_start\Header\MKL46Z4.h	2606;"	d
LCD_WF_WF36_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2604;"	d
LCD_WF_WF36_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2605;"	d
LCD_WF_WF37	.\Sources\Chip_start\Header\MKL46Z4.h	2657;"	d
LCD_WF_WF37_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2655;"	d
LCD_WF_WF37_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2656;"	d
LCD_WF_WF38	.\Sources\Chip_start\Header\MKL46Z4.h	2690;"	d
LCD_WF_WF38_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2688;"	d
LCD_WF_WF38_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2689;"	d
LCD_WF_WF39	.\Sources\Chip_start\Header\MKL46Z4.h	2747;"	d
LCD_WF_WF39_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2745;"	d
LCD_WF_WF39_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2746;"	d
LCD_WF_WF3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2730;"	d
LCD_WF_WF3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2731;"	d
LCD_WF_WF4	.\Sources\Chip_start\Header\MKL46Z4.h	2591;"	d
LCD_WF_WF40	.\Sources\Chip_start\Header\MKL46Z4.h	2600;"	d
LCD_WF_WF40_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2598;"	d
LCD_WF_WF40_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2599;"	d
LCD_WF_WF41	.\Sources\Chip_start\Header\MKL46Z4.h	2645;"	d
LCD_WF_WF41_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2643;"	d
LCD_WF_WF41_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2644;"	d
LCD_WF_WF42	.\Sources\Chip_start\Header\MKL46Z4.h	2684;"	d
LCD_WF_WF42_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2682;"	d
LCD_WF_WF42_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2683;"	d
LCD_WF_WF43	.\Sources\Chip_start\Header\MKL46Z4.h	2741;"	d
LCD_WF_WF43_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2739;"	d
LCD_WF_WF43_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2740;"	d
LCD_WF_WF44	.\Sources\Chip_start\Header\MKL46Z4.h	2597;"	d
LCD_WF_WF44_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2595;"	d
LCD_WF_WF44_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2596;"	d
LCD_WF_WF45	.\Sources\Chip_start\Header\MKL46Z4.h	2633;"	d
LCD_WF_WF45_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2631;"	d
LCD_WF_WF45_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2632;"	d
LCD_WF_WF46	.\Sources\Chip_start\Header\MKL46Z4.h	2678;"	d
LCD_WF_WF46_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2676;"	d
LCD_WF_WF46_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2677;"	d
LCD_WF_WF47	.\Sources\Chip_start\Header\MKL46Z4.h	2738;"	d
LCD_WF_WF47_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2736;"	d
LCD_WF_WF47_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2737;"	d
LCD_WF_WF48	.\Sources\Chip_start\Header\MKL46Z4.h	2594;"	d
LCD_WF_WF48_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2592;"	d
LCD_WF_WF48_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2593;"	d
LCD_WF_WF49	.\Sources\Chip_start\Header\MKL46Z4.h	2630;"	d
LCD_WF_WF49_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2628;"	d
LCD_WF_WF49_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2629;"	d
LCD_WF_WF4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2589;"	d
LCD_WF_WF4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2590;"	d
LCD_WF_WF5	.\Sources\Chip_start\Header\MKL46Z4.h	2627;"	d
LCD_WF_WF50	.\Sources\Chip_start\Header\MKL46Z4.h	2699;"	d
LCD_WF_WF50_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2697;"	d
LCD_WF_WF50_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2698;"	d
LCD_WF_WF51	.\Sources\Chip_start\Header\MKL46Z4.h	2735;"	d
LCD_WF_WF51_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2733;"	d
LCD_WF_WF51_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2734;"	d
LCD_WF_WF52	.\Sources\Chip_start\Header\MKL46Z4.h	2588;"	d
LCD_WF_WF52_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2586;"	d
LCD_WF_WF52_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2587;"	d
LCD_WF_WF53	.\Sources\Chip_start\Header\MKL46Z4.h	2654;"	d
LCD_WF_WF53_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2652;"	d
LCD_WF_WF53_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2653;"	d
LCD_WF_WF54	.\Sources\Chip_start\Header\MKL46Z4.h	2705;"	d
LCD_WF_WF54_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2703;"	d
LCD_WF_WF54_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2704;"	d
LCD_WF_WF55	.\Sources\Chip_start\Header\MKL46Z4.h	2729;"	d
LCD_WF_WF55_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2727;"	d
LCD_WF_WF55_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2728;"	d
LCD_WF_WF56	.\Sources\Chip_start\Header\MKL46Z4.h	2585;"	d
LCD_WF_WF56_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2583;"	d
LCD_WF_WF56_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2584;"	d
LCD_WF_WF57	.\Sources\Chip_start\Header\MKL46Z4.h	2651;"	d
LCD_WF_WF57_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2649;"	d
LCD_WF_WF57_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2650;"	d
LCD_WF_WF58	.\Sources\Chip_start\Header\MKL46Z4.h	2711;"	d
LCD_WF_WF58_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2709;"	d
LCD_WF_WF58_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2710;"	d
LCD_WF_WF59	.\Sources\Chip_start\Header\MKL46Z4.h	2726;"	d
LCD_WF_WF59_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2724;"	d
LCD_WF_WF59_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2725;"	d
LCD_WF_WF5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2625;"	d
LCD_WF_WF5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2626;"	d
LCD_WF_WF6	.\Sources\Chip_start\Header\MKL46Z4.h	2681;"	d
LCD_WF_WF60	.\Sources\Chip_start\Header\MKL46Z4.h	2582;"	d
LCD_WF_WF60_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2580;"	d
LCD_WF_WF60_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2581;"	d
LCD_WF_WF61	.\Sources\Chip_start\Header\MKL46Z4.h	2636;"	d
LCD_WF_WF61_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2634;"	d
LCD_WF_WF61_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2635;"	d
LCD_WF_WF62	.\Sources\Chip_start\Header\MKL46Z4.h	2717;"	d
LCD_WF_WF62_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2715;"	d
LCD_WF_WF62_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2716;"	d
LCD_WF_WF63	.\Sources\Chip_start\Header\MKL46Z4.h	2723;"	d
LCD_WF_WF63_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2721;"	d
LCD_WF_WF63_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2722;"	d
LCD_WF_WF6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2679;"	d
LCD_WF_WF6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2680;"	d
LCD_WF_WF7	.\Sources\Chip_start\Header\MKL46Z4.h	2744;"	d
LCD_WF_WF7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2742;"	d
LCD_WF_WF7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2743;"	d
LCD_WF_WF8	.\Sources\Chip_start\Header\MKL46Z4.h	2603;"	d
LCD_WF_WF8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2601;"	d
LCD_WF_WF8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2602;"	d
LCD_WF_WF9	.\Sources\Chip_start\Header\MKL46Z4.h	2660;"	d
LCD_WF_WF9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	2658;"	d
LCD_WF_WF9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	2659;"	d
LDVAL	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t LDVAL;                                  \/**< Timer Load Value Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon168
LDVAL	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t LDVAL;                                  \/**< Timer Load Value Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon179
LDVAL	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t LDVAL;                                  \/**< Timer Load Value Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon190
LDVAL	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t LDVAL;                                  \/**< Timer Load Value Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon202
LLWU_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	2139;"	d
LLWU_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	2344;"	d
LLWU_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	2652;"	d
LLWU_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	4129;"	d
LLWU_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	2141;"	d
LLWU_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	2346;"	d
LLWU_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	2654;"	d
LLWU_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	4131;"	d
LLWU_F1	.\Sources\Chip_start\Header\MKL24Z4.h	2160;"	d
LLWU_F1	.\Sources\Chip_start\Header\MKL25Z4.h	2365;"	d
LLWU_F1	.\Sources\Chip_start\Header\MKL26Z4.h	2673;"	d
LLWU_F1	.\Sources\Chip_start\Header\MKL46Z4.h	4150;"	d
LLWU_F1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1973;"	d
LLWU_F1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2178;"	d
LLWU_F1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2486;"	d
LLWU_F1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	3963;"	d
LLWU_F1_WUF0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2063;"	d
LLWU_F1_WUF0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2268;"	d
LLWU_F1_WUF0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2576;"	d
LLWU_F1_WUF0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4053;"	d
LLWU_F1_WUF0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2064;"	d
LLWU_F1_WUF0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2269;"	d
LLWU_F1_WUF0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2577;"	d
LLWU_F1_WUF0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4054;"	d
LLWU_F1_WUF1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2065;"	d
LLWU_F1_WUF1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2270;"	d
LLWU_F1_WUF1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2578;"	d
LLWU_F1_WUF1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4055;"	d
LLWU_F1_WUF1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2066;"	d
LLWU_F1_WUF1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2271;"	d
LLWU_F1_WUF1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2579;"	d
LLWU_F1_WUF1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4056;"	d
LLWU_F1_WUF2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2067;"	d
LLWU_F1_WUF2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2272;"	d
LLWU_F1_WUF2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2580;"	d
LLWU_F1_WUF2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4057;"	d
LLWU_F1_WUF2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2068;"	d
LLWU_F1_WUF2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2273;"	d
LLWU_F1_WUF2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2581;"	d
LLWU_F1_WUF2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4058;"	d
LLWU_F1_WUF3_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2069;"	d
LLWU_F1_WUF3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2274;"	d
LLWU_F1_WUF3_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2582;"	d
LLWU_F1_WUF3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4059;"	d
LLWU_F1_WUF3_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2070;"	d
LLWU_F1_WUF3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2275;"	d
LLWU_F1_WUF3_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2583;"	d
LLWU_F1_WUF3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4060;"	d
LLWU_F1_WUF4_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2071;"	d
LLWU_F1_WUF4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2276;"	d
LLWU_F1_WUF4_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2584;"	d
LLWU_F1_WUF4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4061;"	d
LLWU_F1_WUF4_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2072;"	d
LLWU_F1_WUF4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2277;"	d
LLWU_F1_WUF4_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2585;"	d
LLWU_F1_WUF4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4062;"	d
LLWU_F1_WUF5_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2073;"	d
LLWU_F1_WUF5_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2278;"	d
LLWU_F1_WUF5_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2586;"	d
LLWU_F1_WUF5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4063;"	d
LLWU_F1_WUF5_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2074;"	d
LLWU_F1_WUF5_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2279;"	d
LLWU_F1_WUF5_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2587;"	d
LLWU_F1_WUF5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4064;"	d
LLWU_F1_WUF6_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2075;"	d
LLWU_F1_WUF6_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2280;"	d
LLWU_F1_WUF6_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2588;"	d
LLWU_F1_WUF6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4065;"	d
LLWU_F1_WUF6_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2076;"	d
LLWU_F1_WUF6_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2281;"	d
LLWU_F1_WUF6_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2589;"	d
LLWU_F1_WUF6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4066;"	d
LLWU_F1_WUF7_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2077;"	d
LLWU_F1_WUF7_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2282;"	d
LLWU_F1_WUF7_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2590;"	d
LLWU_F1_WUF7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4067;"	d
LLWU_F1_WUF7_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2078;"	d
LLWU_F1_WUF7_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2283;"	d
LLWU_F1_WUF7_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2591;"	d
LLWU_F1_WUF7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4068;"	d
LLWU_F2	.\Sources\Chip_start\Header\MKL24Z4.h	2161;"	d
LLWU_F2	.\Sources\Chip_start\Header\MKL25Z4.h	2366;"	d
LLWU_F2	.\Sources\Chip_start\Header\MKL26Z4.h	2674;"	d
LLWU_F2	.\Sources\Chip_start\Header\MKL46Z4.h	4151;"	d
LLWU_F2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1974;"	d
LLWU_F2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2179;"	d
LLWU_F2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2487;"	d
LLWU_F2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	3964;"	d
LLWU_F2_WUF10_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2084;"	d
LLWU_F2_WUF10_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2289;"	d
LLWU_F2_WUF10_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2597;"	d
LLWU_F2_WUF10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4074;"	d
LLWU_F2_WUF10_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2085;"	d
LLWU_F2_WUF10_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2290;"	d
LLWU_F2_WUF10_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2598;"	d
LLWU_F2_WUF10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4075;"	d
LLWU_F2_WUF11_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2086;"	d
LLWU_F2_WUF11_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2291;"	d
LLWU_F2_WUF11_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2599;"	d
LLWU_F2_WUF11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4076;"	d
LLWU_F2_WUF11_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2087;"	d
LLWU_F2_WUF11_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2292;"	d
LLWU_F2_WUF11_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2600;"	d
LLWU_F2_WUF11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4077;"	d
LLWU_F2_WUF12_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2088;"	d
LLWU_F2_WUF12_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2293;"	d
LLWU_F2_WUF12_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2601;"	d
LLWU_F2_WUF12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4078;"	d
LLWU_F2_WUF12_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2089;"	d
LLWU_F2_WUF12_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2294;"	d
LLWU_F2_WUF12_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2602;"	d
LLWU_F2_WUF12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4079;"	d
LLWU_F2_WUF13_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2090;"	d
LLWU_F2_WUF13_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2295;"	d
LLWU_F2_WUF13_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2603;"	d
LLWU_F2_WUF13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4080;"	d
LLWU_F2_WUF13_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2091;"	d
LLWU_F2_WUF13_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2296;"	d
LLWU_F2_WUF13_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2604;"	d
LLWU_F2_WUF13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4081;"	d
LLWU_F2_WUF14_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2092;"	d
LLWU_F2_WUF14_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2297;"	d
LLWU_F2_WUF14_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2605;"	d
LLWU_F2_WUF14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4082;"	d
LLWU_F2_WUF14_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2093;"	d
LLWU_F2_WUF14_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2298;"	d
LLWU_F2_WUF14_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2606;"	d
LLWU_F2_WUF14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4083;"	d
LLWU_F2_WUF15_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2094;"	d
LLWU_F2_WUF15_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2299;"	d
LLWU_F2_WUF15_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2607;"	d
LLWU_F2_WUF15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4084;"	d
LLWU_F2_WUF15_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2095;"	d
LLWU_F2_WUF15_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2300;"	d
LLWU_F2_WUF15_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2608;"	d
LLWU_F2_WUF15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4085;"	d
LLWU_F2_WUF8_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2080;"	d
LLWU_F2_WUF8_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2285;"	d
LLWU_F2_WUF8_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2593;"	d
LLWU_F2_WUF8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4070;"	d
LLWU_F2_WUF8_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2081;"	d
LLWU_F2_WUF8_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2286;"	d
LLWU_F2_WUF8_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2594;"	d
LLWU_F2_WUF8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4071;"	d
LLWU_F2_WUF9_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2082;"	d
LLWU_F2_WUF9_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2287;"	d
LLWU_F2_WUF9_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2595;"	d
LLWU_F2_WUF9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4072;"	d
LLWU_F2_WUF9_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2083;"	d
LLWU_F2_WUF9_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2288;"	d
LLWU_F2_WUF9_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2596;"	d
LLWU_F2_WUF9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4073;"	d
LLWU_F3	.\Sources\Chip_start\Header\MKL24Z4.h	2162;"	d
LLWU_F3	.\Sources\Chip_start\Header\MKL25Z4.h	2367;"	d
LLWU_F3	.\Sources\Chip_start\Header\MKL26Z4.h	2675;"	d
LLWU_F3	.\Sources\Chip_start\Header\MKL46Z4.h	4152;"	d
LLWU_F3_MWUF0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2097;"	d
LLWU_F3_MWUF0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2302;"	d
LLWU_F3_MWUF0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2610;"	d
LLWU_F3_MWUF0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4087;"	d
LLWU_F3_MWUF0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2098;"	d
LLWU_F3_MWUF0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2303;"	d
LLWU_F3_MWUF0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2611;"	d
LLWU_F3_MWUF0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4088;"	d
LLWU_F3_MWUF1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2099;"	d
LLWU_F3_MWUF1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2304;"	d
LLWU_F3_MWUF1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2612;"	d
LLWU_F3_MWUF1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4089;"	d
LLWU_F3_MWUF1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2100;"	d
LLWU_F3_MWUF1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2305;"	d
LLWU_F3_MWUF1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2613;"	d
LLWU_F3_MWUF1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4090;"	d
LLWU_F3_MWUF2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2101;"	d
LLWU_F3_MWUF2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2306;"	d
LLWU_F3_MWUF2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2614;"	d
LLWU_F3_MWUF2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4091;"	d
LLWU_F3_MWUF2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2102;"	d
LLWU_F3_MWUF2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2307;"	d
LLWU_F3_MWUF2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2615;"	d
LLWU_F3_MWUF2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4092;"	d
LLWU_F3_MWUF3_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2103;"	d
LLWU_F3_MWUF3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2308;"	d
LLWU_F3_MWUF3_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2616;"	d
LLWU_F3_MWUF3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4093;"	d
LLWU_F3_MWUF3_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2104;"	d
LLWU_F3_MWUF3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2309;"	d
LLWU_F3_MWUF3_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2617;"	d
LLWU_F3_MWUF3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4094;"	d
LLWU_F3_MWUF4_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2105;"	d
LLWU_F3_MWUF4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2310;"	d
LLWU_F3_MWUF4_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2618;"	d
LLWU_F3_MWUF4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4095;"	d
LLWU_F3_MWUF4_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2106;"	d
LLWU_F3_MWUF4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2311;"	d
LLWU_F3_MWUF4_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2619;"	d
LLWU_F3_MWUF4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4096;"	d
LLWU_F3_MWUF5_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2107;"	d
LLWU_F3_MWUF5_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2312;"	d
LLWU_F3_MWUF5_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2620;"	d
LLWU_F3_MWUF5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4097;"	d
LLWU_F3_MWUF5_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2108;"	d
LLWU_F3_MWUF5_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2313;"	d
LLWU_F3_MWUF5_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2621;"	d
LLWU_F3_MWUF5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4098;"	d
LLWU_F3_MWUF6_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2109;"	d
LLWU_F3_MWUF6_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2314;"	d
LLWU_F3_MWUF6_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2622;"	d
LLWU_F3_MWUF6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4099;"	d
LLWU_F3_MWUF6_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2110;"	d
LLWU_F3_MWUF6_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2315;"	d
LLWU_F3_MWUF6_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2623;"	d
LLWU_F3_MWUF6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4100;"	d
LLWU_F3_MWUF7_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2111;"	d
LLWU_F3_MWUF7_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2316;"	d
LLWU_F3_MWUF7_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2624;"	d
LLWU_F3_MWUF7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4101;"	d
LLWU_F3_MWUF7_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2112;"	d
LLWU_F3_MWUF7_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2317;"	d
LLWU_F3_MWUF7_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2625;"	d
LLWU_F3_MWUF7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4102;"	d
LLWU_F3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1975;"	d
LLWU_F3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2180;"	d
LLWU_F3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2488;"	d
LLWU_F3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	3965;"	d
LLWU_FILT1	.\Sources\Chip_start\Header\MKL24Z4.h	2163;"	d
LLWU_FILT1	.\Sources\Chip_start\Header\MKL25Z4.h	2368;"	d
LLWU_FILT1	.\Sources\Chip_start\Header\MKL26Z4.h	2676;"	d
LLWU_FILT1	.\Sources\Chip_start\Header\MKL46Z4.h	4153;"	d
LLWU_FILT1_FILTE	.\Sources\Chip_start\Header\MKL24Z4.h	2119;"	d
LLWU_FILT1_FILTE	.\Sources\Chip_start\Header\MKL25Z4.h	2324;"	d
LLWU_FILT1_FILTE	.\Sources\Chip_start\Header\MKL26Z4.h	2632;"	d
LLWU_FILT1_FILTE	.\Sources\Chip_start\Header\MKL46Z4.h	4109;"	d
LLWU_FILT1_FILTE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2117;"	d
LLWU_FILT1_FILTE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2322;"	d
LLWU_FILT1_FILTE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2630;"	d
LLWU_FILT1_FILTE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4107;"	d
LLWU_FILT1_FILTE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2118;"	d
LLWU_FILT1_FILTE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2323;"	d
LLWU_FILT1_FILTE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2631;"	d
LLWU_FILT1_FILTE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4108;"	d
LLWU_FILT1_FILTF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2120;"	d
LLWU_FILT1_FILTF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2325;"	d
LLWU_FILT1_FILTF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2633;"	d
LLWU_FILT1_FILTF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4110;"	d
LLWU_FILT1_FILTF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2121;"	d
LLWU_FILT1_FILTF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2326;"	d
LLWU_FILT1_FILTF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2634;"	d
LLWU_FILT1_FILTF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4111;"	d
LLWU_FILT1_FILTSEL	.\Sources\Chip_start\Header\MKL24Z4.h	2116;"	d
LLWU_FILT1_FILTSEL	.\Sources\Chip_start\Header\MKL25Z4.h	2321;"	d
LLWU_FILT1_FILTSEL	.\Sources\Chip_start\Header\MKL26Z4.h	2629;"	d
LLWU_FILT1_FILTSEL	.\Sources\Chip_start\Header\MKL46Z4.h	4106;"	d
LLWU_FILT1_FILTSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2114;"	d
LLWU_FILT1_FILTSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2319;"	d
LLWU_FILT1_FILTSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2627;"	d
LLWU_FILT1_FILTSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4104;"	d
LLWU_FILT1_FILTSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2115;"	d
LLWU_FILT1_FILTSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2320;"	d
LLWU_FILT1_FILTSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2628;"	d
LLWU_FILT1_FILTSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4105;"	d
LLWU_FILT1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1976;"	d
LLWU_FILT1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2181;"	d
LLWU_FILT1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2489;"	d
LLWU_FILT1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	3966;"	d
LLWU_FILT2	.\Sources\Chip_start\Header\MKL24Z4.h	2164;"	d
LLWU_FILT2	.\Sources\Chip_start\Header\MKL25Z4.h	2369;"	d
LLWU_FILT2	.\Sources\Chip_start\Header\MKL26Z4.h	2677;"	d
LLWU_FILT2	.\Sources\Chip_start\Header\MKL46Z4.h	4154;"	d
LLWU_FILT2_FILTE	.\Sources\Chip_start\Header\MKL24Z4.h	2128;"	d
LLWU_FILT2_FILTE	.\Sources\Chip_start\Header\MKL25Z4.h	2333;"	d
LLWU_FILT2_FILTE	.\Sources\Chip_start\Header\MKL26Z4.h	2641;"	d
LLWU_FILT2_FILTE	.\Sources\Chip_start\Header\MKL46Z4.h	4118;"	d
LLWU_FILT2_FILTE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2126;"	d
LLWU_FILT2_FILTE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2331;"	d
LLWU_FILT2_FILTE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2639;"	d
LLWU_FILT2_FILTE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4116;"	d
LLWU_FILT2_FILTE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2127;"	d
LLWU_FILT2_FILTE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2332;"	d
LLWU_FILT2_FILTE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2640;"	d
LLWU_FILT2_FILTE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4117;"	d
LLWU_FILT2_FILTF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2129;"	d
LLWU_FILT2_FILTF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2334;"	d
LLWU_FILT2_FILTF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2642;"	d
LLWU_FILT2_FILTF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4119;"	d
LLWU_FILT2_FILTF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2130;"	d
LLWU_FILT2_FILTF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2335;"	d
LLWU_FILT2_FILTF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2643;"	d
LLWU_FILT2_FILTF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4120;"	d
LLWU_FILT2_FILTSEL	.\Sources\Chip_start\Header\MKL24Z4.h	2125;"	d
LLWU_FILT2_FILTSEL	.\Sources\Chip_start\Header\MKL25Z4.h	2330;"	d
LLWU_FILT2_FILTSEL	.\Sources\Chip_start\Header\MKL26Z4.h	2638;"	d
LLWU_FILT2_FILTSEL	.\Sources\Chip_start\Header\MKL46Z4.h	4115;"	d
LLWU_FILT2_FILTSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2123;"	d
LLWU_FILT2_FILTSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2328;"	d
LLWU_FILT2_FILTSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2636;"	d
LLWU_FILT2_FILTSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4113;"	d
LLWU_FILT2_FILTSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2124;"	d
LLWU_FILT2_FILTSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2329;"	d
LLWU_FILT2_FILTSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2637;"	d
LLWU_FILT2_FILTSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4114;"	d
LLWU_FILT2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1977;"	d
LLWU_FILT2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2182;"	d
LLWU_FILT2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2490;"	d
LLWU_FILT2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	3967;"	d
LLWU_ME	.\Sources\Chip_start\Header\MKL24Z4.h	2159;"	d
LLWU_ME	.\Sources\Chip_start\Header\MKL25Z4.h	2364;"	d
LLWU_ME	.\Sources\Chip_start\Header\MKL26Z4.h	2672;"	d
LLWU_ME	.\Sources\Chip_start\Header\MKL46Z4.h	4149;"	d
LLWU_ME_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1972;"	d
LLWU_ME_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2177;"	d
LLWU_ME_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2485;"	d
LLWU_ME_REG	.\Sources\Chip_start\Header\MKL46Z4.h	3962;"	d
LLWU_ME_WUME0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2046;"	d
LLWU_ME_WUME0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2251;"	d
LLWU_ME_WUME0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2559;"	d
LLWU_ME_WUME0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4036;"	d
LLWU_ME_WUME0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2047;"	d
LLWU_ME_WUME0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2252;"	d
LLWU_ME_WUME0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2560;"	d
LLWU_ME_WUME0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4037;"	d
LLWU_ME_WUME1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2048;"	d
LLWU_ME_WUME1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2253;"	d
LLWU_ME_WUME1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2561;"	d
LLWU_ME_WUME1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4038;"	d
LLWU_ME_WUME1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2049;"	d
LLWU_ME_WUME1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2254;"	d
LLWU_ME_WUME1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2562;"	d
LLWU_ME_WUME1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4039;"	d
LLWU_ME_WUME2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2050;"	d
LLWU_ME_WUME2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2255;"	d
LLWU_ME_WUME2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2563;"	d
LLWU_ME_WUME2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4040;"	d
LLWU_ME_WUME2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2051;"	d
LLWU_ME_WUME2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2256;"	d
LLWU_ME_WUME2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2564;"	d
LLWU_ME_WUME2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4041;"	d
LLWU_ME_WUME3_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2052;"	d
LLWU_ME_WUME3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2257;"	d
LLWU_ME_WUME3_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2565;"	d
LLWU_ME_WUME3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4042;"	d
LLWU_ME_WUME3_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2053;"	d
LLWU_ME_WUME3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2258;"	d
LLWU_ME_WUME3_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2566;"	d
LLWU_ME_WUME3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4043;"	d
LLWU_ME_WUME4_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2054;"	d
LLWU_ME_WUME4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2259;"	d
LLWU_ME_WUME4_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2567;"	d
LLWU_ME_WUME4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4044;"	d
LLWU_ME_WUME4_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2055;"	d
LLWU_ME_WUME4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2260;"	d
LLWU_ME_WUME4_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2568;"	d
LLWU_ME_WUME4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4045;"	d
LLWU_ME_WUME5_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2056;"	d
LLWU_ME_WUME5_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2261;"	d
LLWU_ME_WUME5_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2569;"	d
LLWU_ME_WUME5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4046;"	d
LLWU_ME_WUME5_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2057;"	d
LLWU_ME_WUME5_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2262;"	d
LLWU_ME_WUME5_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2570;"	d
LLWU_ME_WUME5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4047;"	d
LLWU_ME_WUME6_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2058;"	d
LLWU_ME_WUME6_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2263;"	d
LLWU_ME_WUME6_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2571;"	d
LLWU_ME_WUME6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4048;"	d
LLWU_ME_WUME6_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2059;"	d
LLWU_ME_WUME6_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2264;"	d
LLWU_ME_WUME6_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2572;"	d
LLWU_ME_WUME6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4049;"	d
LLWU_ME_WUME7_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2060;"	d
LLWU_ME_WUME7_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2265;"	d
LLWU_ME_WUME7_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2573;"	d
LLWU_ME_WUME7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4050;"	d
LLWU_ME_WUME7_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2061;"	d
LLWU_ME_WUME7_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2266;"	d
LLWU_ME_WUME7_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2574;"	d
LLWU_ME_WUME7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4051;"	d
LLWU_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct LLWU_MemMap$/;"	s
LLWU_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct LLWU_MemMap$/;"	s
LLWU_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct LLWU_MemMap$/;"	s
LLWU_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct LLWU_MemMap$/;"	s
LLWU_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *LLWU_MemMapPtr;$/;"	t
LLWU_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *LLWU_MemMapPtr;$/;"	t
LLWU_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *LLWU_MemMapPtr;$/;"	t
LLWU_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *LLWU_MemMapPtr;$/;"	t
LLWU_PE1	.\Sources\Chip_start\Header\MKL24Z4.h	2155;"	d
LLWU_PE1	.\Sources\Chip_start\Header\MKL25Z4.h	2360;"	d
LLWU_PE1	.\Sources\Chip_start\Header\MKL26Z4.h	2668;"	d
LLWU_PE1	.\Sources\Chip_start\Header\MKL46Z4.h	4145;"	d
LLWU_PE1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1968;"	d
LLWU_PE1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2173;"	d
LLWU_PE1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2481;"	d
LLWU_PE1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	3958;"	d
LLWU_PE1_WUPE0	.\Sources\Chip_start\Header\MKL24Z4.h	1996;"	d
LLWU_PE1_WUPE0	.\Sources\Chip_start\Header\MKL25Z4.h	2201;"	d
LLWU_PE1_WUPE0	.\Sources\Chip_start\Header\MKL26Z4.h	2509;"	d
LLWU_PE1_WUPE0	.\Sources\Chip_start\Header\MKL46Z4.h	3986;"	d
LLWU_PE1_WUPE0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1994;"	d
LLWU_PE1_WUPE0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2199;"	d
LLWU_PE1_WUPE0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2507;"	d
LLWU_PE1_WUPE0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3984;"	d
LLWU_PE1_WUPE0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1995;"	d
LLWU_PE1_WUPE0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2200;"	d
LLWU_PE1_WUPE0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2508;"	d
LLWU_PE1_WUPE0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3985;"	d
LLWU_PE1_WUPE1	.\Sources\Chip_start\Header\MKL24Z4.h	1999;"	d
LLWU_PE1_WUPE1	.\Sources\Chip_start\Header\MKL25Z4.h	2204;"	d
LLWU_PE1_WUPE1	.\Sources\Chip_start\Header\MKL26Z4.h	2512;"	d
LLWU_PE1_WUPE1	.\Sources\Chip_start\Header\MKL46Z4.h	3989;"	d
LLWU_PE1_WUPE1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	1997;"	d
LLWU_PE1_WUPE1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2202;"	d
LLWU_PE1_WUPE1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2510;"	d
LLWU_PE1_WUPE1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3987;"	d
LLWU_PE1_WUPE1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	1998;"	d
LLWU_PE1_WUPE1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2203;"	d
LLWU_PE1_WUPE1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2511;"	d
LLWU_PE1_WUPE1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3988;"	d
LLWU_PE1_WUPE2	.\Sources\Chip_start\Header\MKL24Z4.h	2002;"	d
LLWU_PE1_WUPE2	.\Sources\Chip_start\Header\MKL25Z4.h	2207;"	d
LLWU_PE1_WUPE2	.\Sources\Chip_start\Header\MKL26Z4.h	2515;"	d
LLWU_PE1_WUPE2	.\Sources\Chip_start\Header\MKL46Z4.h	3992;"	d
LLWU_PE1_WUPE2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2000;"	d
LLWU_PE1_WUPE2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2205;"	d
LLWU_PE1_WUPE2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2513;"	d
LLWU_PE1_WUPE2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3990;"	d
LLWU_PE1_WUPE2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2001;"	d
LLWU_PE1_WUPE2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2206;"	d
LLWU_PE1_WUPE2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2514;"	d
LLWU_PE1_WUPE2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3991;"	d
LLWU_PE1_WUPE3	.\Sources\Chip_start\Header\MKL24Z4.h	2005;"	d
LLWU_PE1_WUPE3	.\Sources\Chip_start\Header\MKL25Z4.h	2210;"	d
LLWU_PE1_WUPE3	.\Sources\Chip_start\Header\MKL26Z4.h	2518;"	d
LLWU_PE1_WUPE3	.\Sources\Chip_start\Header\MKL46Z4.h	3995;"	d
LLWU_PE1_WUPE3_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2003;"	d
LLWU_PE1_WUPE3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2208;"	d
LLWU_PE1_WUPE3_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2516;"	d
LLWU_PE1_WUPE3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3993;"	d
LLWU_PE1_WUPE3_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2004;"	d
LLWU_PE1_WUPE3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2209;"	d
LLWU_PE1_WUPE3_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2517;"	d
LLWU_PE1_WUPE3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3994;"	d
LLWU_PE2	.\Sources\Chip_start\Header\MKL24Z4.h	2156;"	d
LLWU_PE2	.\Sources\Chip_start\Header\MKL25Z4.h	2361;"	d
LLWU_PE2	.\Sources\Chip_start\Header\MKL26Z4.h	2669;"	d
LLWU_PE2	.\Sources\Chip_start\Header\MKL46Z4.h	4146;"	d
LLWU_PE2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1969;"	d
LLWU_PE2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2174;"	d
LLWU_PE2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2482;"	d
LLWU_PE2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	3959;"	d
LLWU_PE2_WUPE4	.\Sources\Chip_start\Header\MKL24Z4.h	2009;"	d
LLWU_PE2_WUPE4	.\Sources\Chip_start\Header\MKL25Z4.h	2214;"	d
LLWU_PE2_WUPE4	.\Sources\Chip_start\Header\MKL26Z4.h	2522;"	d
LLWU_PE2_WUPE4	.\Sources\Chip_start\Header\MKL46Z4.h	3999;"	d
LLWU_PE2_WUPE4_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2007;"	d
LLWU_PE2_WUPE4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2212;"	d
LLWU_PE2_WUPE4_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2520;"	d
LLWU_PE2_WUPE4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	3997;"	d
LLWU_PE2_WUPE4_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2008;"	d
LLWU_PE2_WUPE4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2213;"	d
LLWU_PE2_WUPE4_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2521;"	d
LLWU_PE2_WUPE4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	3998;"	d
LLWU_PE2_WUPE5	.\Sources\Chip_start\Header\MKL24Z4.h	2012;"	d
LLWU_PE2_WUPE5	.\Sources\Chip_start\Header\MKL25Z4.h	2217;"	d
LLWU_PE2_WUPE5	.\Sources\Chip_start\Header\MKL26Z4.h	2525;"	d
LLWU_PE2_WUPE5	.\Sources\Chip_start\Header\MKL46Z4.h	4002;"	d
LLWU_PE2_WUPE5_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2010;"	d
LLWU_PE2_WUPE5_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2215;"	d
LLWU_PE2_WUPE5_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2523;"	d
LLWU_PE2_WUPE5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4000;"	d
LLWU_PE2_WUPE5_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2011;"	d
LLWU_PE2_WUPE5_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2216;"	d
LLWU_PE2_WUPE5_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2524;"	d
LLWU_PE2_WUPE5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4001;"	d
LLWU_PE2_WUPE6	.\Sources\Chip_start\Header\MKL24Z4.h	2015;"	d
LLWU_PE2_WUPE6	.\Sources\Chip_start\Header\MKL25Z4.h	2220;"	d
LLWU_PE2_WUPE6	.\Sources\Chip_start\Header\MKL26Z4.h	2528;"	d
LLWU_PE2_WUPE6	.\Sources\Chip_start\Header\MKL46Z4.h	4005;"	d
LLWU_PE2_WUPE6_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2013;"	d
LLWU_PE2_WUPE6_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2218;"	d
LLWU_PE2_WUPE6_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2526;"	d
LLWU_PE2_WUPE6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4003;"	d
LLWU_PE2_WUPE6_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2014;"	d
LLWU_PE2_WUPE6_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2219;"	d
LLWU_PE2_WUPE6_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2527;"	d
LLWU_PE2_WUPE6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4004;"	d
LLWU_PE2_WUPE7	.\Sources\Chip_start\Header\MKL24Z4.h	2018;"	d
LLWU_PE2_WUPE7	.\Sources\Chip_start\Header\MKL25Z4.h	2223;"	d
LLWU_PE2_WUPE7	.\Sources\Chip_start\Header\MKL26Z4.h	2531;"	d
LLWU_PE2_WUPE7	.\Sources\Chip_start\Header\MKL46Z4.h	4008;"	d
LLWU_PE2_WUPE7_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2016;"	d
LLWU_PE2_WUPE7_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2221;"	d
LLWU_PE2_WUPE7_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2529;"	d
LLWU_PE2_WUPE7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4006;"	d
LLWU_PE2_WUPE7_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2017;"	d
LLWU_PE2_WUPE7_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2222;"	d
LLWU_PE2_WUPE7_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2530;"	d
LLWU_PE2_WUPE7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4007;"	d
LLWU_PE3	.\Sources\Chip_start\Header\MKL24Z4.h	2157;"	d
LLWU_PE3	.\Sources\Chip_start\Header\MKL25Z4.h	2362;"	d
LLWU_PE3	.\Sources\Chip_start\Header\MKL26Z4.h	2670;"	d
LLWU_PE3	.\Sources\Chip_start\Header\MKL46Z4.h	4147;"	d
LLWU_PE3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1970;"	d
LLWU_PE3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2175;"	d
LLWU_PE3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2483;"	d
LLWU_PE3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	3960;"	d
LLWU_PE3_WUPE10	.\Sources\Chip_start\Header\MKL24Z4.h	2028;"	d
LLWU_PE3_WUPE10	.\Sources\Chip_start\Header\MKL25Z4.h	2233;"	d
LLWU_PE3_WUPE10	.\Sources\Chip_start\Header\MKL26Z4.h	2541;"	d
LLWU_PE3_WUPE10	.\Sources\Chip_start\Header\MKL46Z4.h	4018;"	d
LLWU_PE3_WUPE10_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2026;"	d
LLWU_PE3_WUPE10_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2231;"	d
LLWU_PE3_WUPE10_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2539;"	d
LLWU_PE3_WUPE10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4016;"	d
LLWU_PE3_WUPE10_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2027;"	d
LLWU_PE3_WUPE10_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2232;"	d
LLWU_PE3_WUPE10_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2540;"	d
LLWU_PE3_WUPE10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4017;"	d
LLWU_PE3_WUPE11	.\Sources\Chip_start\Header\MKL24Z4.h	2031;"	d
LLWU_PE3_WUPE11	.\Sources\Chip_start\Header\MKL25Z4.h	2236;"	d
LLWU_PE3_WUPE11	.\Sources\Chip_start\Header\MKL26Z4.h	2544;"	d
LLWU_PE3_WUPE11	.\Sources\Chip_start\Header\MKL46Z4.h	4021;"	d
LLWU_PE3_WUPE11_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2029;"	d
LLWU_PE3_WUPE11_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2234;"	d
LLWU_PE3_WUPE11_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2542;"	d
LLWU_PE3_WUPE11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4019;"	d
LLWU_PE3_WUPE11_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2030;"	d
LLWU_PE3_WUPE11_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2235;"	d
LLWU_PE3_WUPE11_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2543;"	d
LLWU_PE3_WUPE11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4020;"	d
LLWU_PE3_WUPE8	.\Sources\Chip_start\Header\MKL24Z4.h	2022;"	d
LLWU_PE3_WUPE8	.\Sources\Chip_start\Header\MKL25Z4.h	2227;"	d
LLWU_PE3_WUPE8	.\Sources\Chip_start\Header\MKL26Z4.h	2535;"	d
LLWU_PE3_WUPE8	.\Sources\Chip_start\Header\MKL46Z4.h	4012;"	d
LLWU_PE3_WUPE8_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2020;"	d
LLWU_PE3_WUPE8_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2225;"	d
LLWU_PE3_WUPE8_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2533;"	d
LLWU_PE3_WUPE8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4010;"	d
LLWU_PE3_WUPE8_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2021;"	d
LLWU_PE3_WUPE8_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2226;"	d
LLWU_PE3_WUPE8_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2534;"	d
LLWU_PE3_WUPE8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4011;"	d
LLWU_PE3_WUPE9	.\Sources\Chip_start\Header\MKL24Z4.h	2025;"	d
LLWU_PE3_WUPE9	.\Sources\Chip_start\Header\MKL25Z4.h	2230;"	d
LLWU_PE3_WUPE9	.\Sources\Chip_start\Header\MKL26Z4.h	2538;"	d
LLWU_PE3_WUPE9	.\Sources\Chip_start\Header\MKL46Z4.h	4015;"	d
LLWU_PE3_WUPE9_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2023;"	d
LLWU_PE3_WUPE9_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2228;"	d
LLWU_PE3_WUPE9_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2536;"	d
LLWU_PE3_WUPE9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4013;"	d
LLWU_PE3_WUPE9_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2024;"	d
LLWU_PE3_WUPE9_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2229;"	d
LLWU_PE3_WUPE9_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2537;"	d
LLWU_PE3_WUPE9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4014;"	d
LLWU_PE4	.\Sources\Chip_start\Header\MKL24Z4.h	2158;"	d
LLWU_PE4	.\Sources\Chip_start\Header\MKL25Z4.h	2363;"	d
LLWU_PE4	.\Sources\Chip_start\Header\MKL26Z4.h	2671;"	d
LLWU_PE4	.\Sources\Chip_start\Header\MKL46Z4.h	4148;"	d
LLWU_PE4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	1971;"	d
LLWU_PE4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2176;"	d
LLWU_PE4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2484;"	d
LLWU_PE4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	3961;"	d
LLWU_PE4_WUPE12	.\Sources\Chip_start\Header\MKL24Z4.h	2035;"	d
LLWU_PE4_WUPE12	.\Sources\Chip_start\Header\MKL25Z4.h	2240;"	d
LLWU_PE4_WUPE12	.\Sources\Chip_start\Header\MKL26Z4.h	2548;"	d
LLWU_PE4_WUPE12	.\Sources\Chip_start\Header\MKL46Z4.h	4025;"	d
LLWU_PE4_WUPE12_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2033;"	d
LLWU_PE4_WUPE12_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2238;"	d
LLWU_PE4_WUPE12_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2546;"	d
LLWU_PE4_WUPE12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4023;"	d
LLWU_PE4_WUPE12_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2034;"	d
LLWU_PE4_WUPE12_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2239;"	d
LLWU_PE4_WUPE12_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2547;"	d
LLWU_PE4_WUPE12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4024;"	d
LLWU_PE4_WUPE13	.\Sources\Chip_start\Header\MKL24Z4.h	2038;"	d
LLWU_PE4_WUPE13	.\Sources\Chip_start\Header\MKL25Z4.h	2243;"	d
LLWU_PE4_WUPE13	.\Sources\Chip_start\Header\MKL26Z4.h	2551;"	d
LLWU_PE4_WUPE13	.\Sources\Chip_start\Header\MKL46Z4.h	4028;"	d
LLWU_PE4_WUPE13_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2036;"	d
LLWU_PE4_WUPE13_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2241;"	d
LLWU_PE4_WUPE13_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2549;"	d
LLWU_PE4_WUPE13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4026;"	d
LLWU_PE4_WUPE13_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2037;"	d
LLWU_PE4_WUPE13_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2242;"	d
LLWU_PE4_WUPE13_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2550;"	d
LLWU_PE4_WUPE13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4027;"	d
LLWU_PE4_WUPE14	.\Sources\Chip_start\Header\MKL24Z4.h	2041;"	d
LLWU_PE4_WUPE14	.\Sources\Chip_start\Header\MKL25Z4.h	2246;"	d
LLWU_PE4_WUPE14	.\Sources\Chip_start\Header\MKL26Z4.h	2554;"	d
LLWU_PE4_WUPE14	.\Sources\Chip_start\Header\MKL46Z4.h	4031;"	d
LLWU_PE4_WUPE14_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2039;"	d
LLWU_PE4_WUPE14_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2244;"	d
LLWU_PE4_WUPE14_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2552;"	d
LLWU_PE4_WUPE14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4029;"	d
LLWU_PE4_WUPE14_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2040;"	d
LLWU_PE4_WUPE14_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2245;"	d
LLWU_PE4_WUPE14_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2553;"	d
LLWU_PE4_WUPE14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4030;"	d
LLWU_PE4_WUPE15	.\Sources\Chip_start\Header\MKL24Z4.h	2044;"	d
LLWU_PE4_WUPE15	.\Sources\Chip_start\Header\MKL25Z4.h	2249;"	d
LLWU_PE4_WUPE15	.\Sources\Chip_start\Header\MKL26Z4.h	2557;"	d
LLWU_PE4_WUPE15	.\Sources\Chip_start\Header\MKL46Z4.h	4034;"	d
LLWU_PE4_WUPE15_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2042;"	d
LLWU_PE4_WUPE15_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2247;"	d
LLWU_PE4_WUPE15_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2555;"	d
LLWU_PE4_WUPE15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4032;"	d
LLWU_PE4_WUPE15_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2043;"	d
LLWU_PE4_WUPE15_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2248;"	d
LLWU_PE4_WUPE15_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2556;"	d
LLWU_PE4_WUPE15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4033;"	d
LLW_IRQn	.\Sources\Chip_start\vectors.h	/^    LLW_IRQn                     = 7,                \/**< Low Leakage Wakeup *\/$/;"	e	enum:IRQn
LOAD	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon80
LOAD	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon91
LOAD	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon104
LOAD	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon122
LOAD	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon141
LOAD	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon154
LOCKACCESS	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t LOCKACCESS;                             \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:MTB_MemMap
LOCKACCESS	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t LOCKACCESS;                             \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:MTB_MemMap
LOCKACCESS	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t LOCKACCESS;                             \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:MTB_MemMap
LOCKACCESS	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t LOCKACCESS;                             \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:MTB_MemMap
LOCKSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t LOCKSTAT;                               \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:MTB_MemMap
LOCKSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t LOCKSTAT;                               \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:MTB_MemMap
LOCKSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t LOCKSTAT;                               \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:MTB_MemMap
LOCKSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t LOCKSTAT;                               \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:MTB_MemMap
LOW_OPTIMIZATION_ENTER	.\Sources\Chip_start\CMSIS\arm_math.h	7227;"	d
LOW_OPTIMIZATION_ENTER	.\Sources\Chip_start\CMSIS\arm_math.h	7255;"	d
LOW_OPTIMIZATION_ENTER	.\Sources\Chip_start\CMSIS\arm_math.h	7281;"	d
LOW_OPTIMIZATION_EXIT	.\Sources\Chip_start\CMSIS\arm_math.h	7232;"	d
LOW_OPTIMIZATION_EXIT	.\Sources\Chip_start\CMSIS\arm_math.h	7259;"	d
LOW_OPTIMIZATION_EXIT	.\Sources\Chip_start\CMSIS\arm_math.h	7283;"	d
LPTMR0	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    LPTMR0 = 0,$/;"	e	enum:_LPTMR_x_
LPTMR0_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	2265;"	d
LPTMR0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	2470;"	d
LPTMR0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	2778;"	d
LPTMR0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	4255;"	d
LPTMR0_CMR	.\Sources\Chip_start\Header\MKL24Z4.h	2283;"	d
LPTMR0_CMR	.\Sources\Chip_start\Header\MKL25Z4.h	2488;"	d
LPTMR0_CMR	.\Sources\Chip_start\Header\MKL26Z4.h	2796;"	d
LPTMR0_CMR	.\Sources\Chip_start\Header\MKL46Z4.h	4273;"	d
LPTMR0_CNR	.\Sources\Chip_start\Header\MKL24Z4.h	2284;"	d
LPTMR0_CNR	.\Sources\Chip_start\Header\MKL25Z4.h	2489;"	d
LPTMR0_CNR	.\Sources\Chip_start\Header\MKL26Z4.h	2797;"	d
LPTMR0_CNR	.\Sources\Chip_start\Header\MKL46Z4.h	4274;"	d
LPTMR0_CSR	.\Sources\Chip_start\Header\MKL24Z4.h	2281;"	d
LPTMR0_CSR	.\Sources\Chip_start\Header\MKL25Z4.h	2486;"	d
LPTMR0_CSR	.\Sources\Chip_start\Header\MKL26Z4.h	2794;"	d
LPTMR0_CSR	.\Sources\Chip_start\Header\MKL46Z4.h	4271;"	d
LPTMR0_IRQn	.\Sources\Chip_start\vectors.h	/^    LPTMR0_IRQn                  = 28,               \/**< LPTimer interrupt *\/$/;"	e	enum:IRQn
LPTMR0_PSR	.\Sources\Chip_start\Header\MKL24Z4.h	2282;"	d
LPTMR0_PSR	.\Sources\Chip_start\Header\MKL25Z4.h	2487;"	d
LPTMR0_PSR	.\Sources\Chip_start\Header\MKL26Z4.h	2795;"	d
LPTMR0_PSR	.\Sources\Chip_start\Header\MKL46Z4.h	4272;"	d
LPTMR0_PTA19	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    LPTMR0_PTA19 = ( LPTMR_PORTxn_RE(PTA19) | LPTMR_x_RE(LPTMR0) | LPTMR_n_RE(1) ),$/;"	e	enum:_LPTMRx_PT_
LPTMR0_PTC5	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    LPTMR0_PTC5  = ( LPTMR_PORTxn_RE(PTC5 ) | LPTMR_x_RE(LPTMR0) | LPTMR_n_RE(2) ),$/;"	e	enum:_LPTMRx_PT_
LPTMR0_PTE17	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    LPTMR0_PTE17 = ( LPTMR_PORTxn_RE(PTE17) | LPTMR_x_RE(LPTMR0) | LPTMR_n_RE(3) ),$/;"	e	enum:_LPTMRx_PT_
LPTMR_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	2267;"	d
LPTMR_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	2472;"	d
LPTMR_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	2780;"	d
LPTMR_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	4257;"	d
LPTMR_CMR_COMPARE	.\Sources\Chip_start\Header\MKL24Z4.h	2252;"	d
LPTMR_CMR_COMPARE	.\Sources\Chip_start\Header\MKL25Z4.h	2457;"	d
LPTMR_CMR_COMPARE	.\Sources\Chip_start\Header\MKL26Z4.h	2765;"	d
LPTMR_CMR_COMPARE	.\Sources\Chip_start\Header\MKL46Z4.h	4242;"	d
LPTMR_CMR_COMPARE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2250;"	d
LPTMR_CMR_COMPARE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2455;"	d
LPTMR_CMR_COMPARE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2763;"	d
LPTMR_CMR_COMPARE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4240;"	d
LPTMR_CMR_COMPARE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2251;"	d
LPTMR_CMR_COMPARE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2456;"	d
LPTMR_CMR_COMPARE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2764;"	d
LPTMR_CMR_COMPARE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4241;"	d
LPTMR_CMR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2207;"	d
LPTMR_CMR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2412;"	d
LPTMR_CMR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2720;"	d
LPTMR_CMR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4197;"	d
LPTMR_CNR_COUNTER	.\Sources\Chip_start\Header\MKL24Z4.h	2256;"	d
LPTMR_CNR_COUNTER	.\Sources\Chip_start\Header\MKL25Z4.h	2461;"	d
LPTMR_CNR_COUNTER	.\Sources\Chip_start\Header\MKL26Z4.h	2769;"	d
LPTMR_CNR_COUNTER	.\Sources\Chip_start\Header\MKL46Z4.h	4246;"	d
LPTMR_CNR_COUNTER_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2254;"	d
LPTMR_CNR_COUNTER_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2459;"	d
LPTMR_CNR_COUNTER_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2767;"	d
LPTMR_CNR_COUNTER_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4244;"	d
LPTMR_CNR_COUNTER_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2255;"	d
LPTMR_CNR_COUNTER_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2460;"	d
LPTMR_CNR_COUNTER_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2768;"	d
LPTMR_CNR_COUNTER_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4245;"	d
LPTMR_CNR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2208;"	d
LPTMR_CNR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2413;"	d
LPTMR_CNR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2721;"	d
LPTMR_CNR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4198;"	d
LPTMR_CSR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2205;"	d
LPTMR_CSR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2410;"	d
LPTMR_CSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2718;"	d
LPTMR_CSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4195;"	d
LPTMR_CSR_TCF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2238;"	d
LPTMR_CSR_TCF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2443;"	d
LPTMR_CSR_TCF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2751;"	d
LPTMR_CSR_TCF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4228;"	d
LPTMR_CSR_TCF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2239;"	d
LPTMR_CSR_TCF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2444;"	d
LPTMR_CSR_TCF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2752;"	d
LPTMR_CSR_TCF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4229;"	d
LPTMR_CSR_TEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2225;"	d
LPTMR_CSR_TEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2430;"	d
LPTMR_CSR_TEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2738;"	d
LPTMR_CSR_TEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4215;"	d
LPTMR_CSR_TEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2226;"	d
LPTMR_CSR_TEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2431;"	d
LPTMR_CSR_TEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2739;"	d
LPTMR_CSR_TEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4216;"	d
LPTMR_CSR_TFC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2229;"	d
LPTMR_CSR_TFC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2434;"	d
LPTMR_CSR_TFC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2742;"	d
LPTMR_CSR_TFC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4219;"	d
LPTMR_CSR_TFC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2230;"	d
LPTMR_CSR_TFC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2435;"	d
LPTMR_CSR_TFC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2743;"	d
LPTMR_CSR_TFC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4220;"	d
LPTMR_CSR_TIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2236;"	d
LPTMR_CSR_TIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2441;"	d
LPTMR_CSR_TIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2749;"	d
LPTMR_CSR_TIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4226;"	d
LPTMR_CSR_TIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2237;"	d
LPTMR_CSR_TIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2442;"	d
LPTMR_CSR_TIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2750;"	d
LPTMR_CSR_TIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4227;"	d
LPTMR_CSR_TMS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2227;"	d
LPTMR_CSR_TMS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2432;"	d
LPTMR_CSR_TMS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2740;"	d
LPTMR_CSR_TMS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4217;"	d
LPTMR_CSR_TMS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2228;"	d
LPTMR_CSR_TMS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2433;"	d
LPTMR_CSR_TMS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2741;"	d
LPTMR_CSR_TMS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4218;"	d
LPTMR_CSR_TPP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2231;"	d
LPTMR_CSR_TPP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2436;"	d
LPTMR_CSR_TPP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2744;"	d
LPTMR_CSR_TPP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4221;"	d
LPTMR_CSR_TPP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2232;"	d
LPTMR_CSR_TPP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2437;"	d
LPTMR_CSR_TPP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2745;"	d
LPTMR_CSR_TPP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4222;"	d
LPTMR_CSR_TPS	.\Sources\Chip_start\Header\MKL24Z4.h	2235;"	d
LPTMR_CSR_TPS	.\Sources\Chip_start\Header\MKL25Z4.h	2440;"	d
LPTMR_CSR_TPS	.\Sources\Chip_start\Header\MKL26Z4.h	2748;"	d
LPTMR_CSR_TPS	.\Sources\Chip_start\Header\MKL46Z4.h	4225;"	d
LPTMR_CSR_TPS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2233;"	d
LPTMR_CSR_TPS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2438;"	d
LPTMR_CSR_TPS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2746;"	d
LPTMR_CSR_TPS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4223;"	d
LPTMR_CSR_TPS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2234;"	d
LPTMR_CSR_TPS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2439;"	d
LPTMR_CSR_TPS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2747;"	d
LPTMR_CSR_TPS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4224;"	d
LPTMR_DEV_NUM	.\Sources\Chip_driver\LPTMR\lptmr.c	8;"	d	file:
LPTMR_Delay_ms	.\Sources\Chip_driver\LPTMR\lptmr.c	/^int LPTMR_Delay_ms(LPTMR_x_TypeDef LPTMR_x, unsigned short dms)$/;"	f
LPTMR_Delay_us	.\Sources\Chip_driver\LPTMR\lptmr.c	/^int LPTMR_Delay_us(LPTMR_x_TypeDef LPTMR_x, unsigned long dus)$/;"	f
LPTMR_Disable	.\Sources\Chip_driver\LPTMR\lptmr.c	/^int LPTMR_Disable(LPTMR_Struct_TypeDef *LPTMR_Struct)$/;"	f
LPTMR_IRQHandler	.\Sources\Chip_driver\LPTMR\lptmr.c	/^void LPTMR_IRQHandler(void)$/;"	f
LPTMR_ISR	.\Sources\Chip_driver\LPTMR\lptmr.c	/^volatile static ISR_CALLBACK LPTMR_ISR[LPTMR_DEV_NUM];$/;"	v	file:
LPTMR_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct LPTMR_MemMap$/;"	s
LPTMR_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct LPTMR_MemMap$/;"	s
LPTMR_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct LPTMR_MemMap$/;"	s
LPTMR_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct LPTMR_MemMap$/;"	s
LPTMR_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *LPTMR_MemMapPtr;$/;"	t
LPTMR_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *LPTMR_MemMapPtr;$/;"	t
LPTMR_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *LPTMR_MemMapPtr;$/;"	t
LPTMR_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *LPTMR_MemMapPtr;$/;"	t
LPTMR_PORTxn_GET	.\Sources\Chip_driver\LPTMR\lptmr.h	32;"	d
LPTMR_PORTxn_MASK	.\Sources\Chip_driver\LPTMR\lptmr.h	29;"	d
LPTMR_PORTxn_RE	.\Sources\Chip_driver\LPTMR\lptmr.h	31;"	d
LPTMR_PORTxn_SHIFT	.\Sources\Chip_driver\LPTMR\lptmr.h	30;"	d
LPTMR_PSR_PBYP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2244;"	d
LPTMR_PSR_PBYP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2449;"	d
LPTMR_PSR_PBYP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2757;"	d
LPTMR_PSR_PBYP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4234;"	d
LPTMR_PSR_PBYP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2245;"	d
LPTMR_PSR_PBYP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2450;"	d
LPTMR_PSR_PBYP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2758;"	d
LPTMR_PSR_PBYP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4235;"	d
LPTMR_PSR_PCS	.\Sources\Chip_start\Header\MKL24Z4.h	2243;"	d
LPTMR_PSR_PCS	.\Sources\Chip_start\Header\MKL25Z4.h	2448;"	d
LPTMR_PSR_PCS	.\Sources\Chip_start\Header\MKL26Z4.h	2756;"	d
LPTMR_PSR_PCS	.\Sources\Chip_start\Header\MKL46Z4.h	4233;"	d
LPTMR_PSR_PCS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2241;"	d
LPTMR_PSR_PCS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2446;"	d
LPTMR_PSR_PCS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2754;"	d
LPTMR_PSR_PCS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4231;"	d
LPTMR_PSR_PCS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2242;"	d
LPTMR_PSR_PCS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2447;"	d
LPTMR_PSR_PCS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2755;"	d
LPTMR_PSR_PCS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4232;"	d
LPTMR_PSR_PRESCALE	.\Sources\Chip_start\Header\MKL24Z4.h	2248;"	d
LPTMR_PSR_PRESCALE	.\Sources\Chip_start\Header\MKL25Z4.h	2453;"	d
LPTMR_PSR_PRESCALE	.\Sources\Chip_start\Header\MKL26Z4.h	2761;"	d
LPTMR_PSR_PRESCALE	.\Sources\Chip_start\Header\MKL46Z4.h	4238;"	d
LPTMR_PSR_PRESCALE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2246;"	d
LPTMR_PSR_PRESCALE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2451;"	d
LPTMR_PSR_PRESCALE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2759;"	d
LPTMR_PSR_PRESCALE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4236;"	d
LPTMR_PSR_PRESCALE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2247;"	d
LPTMR_PSR_PRESCALE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2452;"	d
LPTMR_PSR_PRESCALE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2760;"	d
LPTMR_PSR_PRESCALE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4237;"	d
LPTMR_PSR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2206;"	d
LPTMR_PSR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2411;"	d
LPTMR_PSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2719;"	d
LPTMR_PSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4196;"	d
LPTMR_Pulse_Clean	.\Sources\Chip_driver\LPTMR\lptmr.c	/^inline void LPTMR_Pulse_Clean(LPTMR_Struct_TypeDef *LPTMR_Struct)$/;"	f
LPTMR_Pulse_Init	.\Sources\Chip_driver\LPTMR\lptmr.c	/^int LPTMR_Pulse_Init(LPTMR_Struct_TypeDef *LPTMR_Struct)$/;"	f
LPTMR_Pulse_Read	.\Sources\Chip_driver\LPTMR\lptmr.c	/^inline unsigned short LPTMR_Pulse_Read(LPTMR_Struct_TypeDef *LPTMR_Struct)$/;"	f
LPTMR_Pulse_TypeDef	.\Sources\Chip_driver\LPTMR\lptmr.h	/^} LPTMR_Pulse_TypeDef;$/;"	t	typeref:enum:_LPTMR_Pulse_
LPTMR_Struct_TypeDef	.\Sources\Chip_driver\LPTMR\lptmr.h	/^} LPTMR_Struct_TypeDef;$/;"	t	typeref:struct:_LPTMR_Struct_
LPTMR_Timing_ms	.\Sources\Chip_driver\LPTMR\lptmr.c	/^int LPTMR_Timing_ms(LPTMR_Struct_TypeDef *LPTMR_Struct)$/;"	f
LPTMR_Timing_us	.\Sources\Chip_driver\LPTMR\lptmr.c	/^int LPTMR_Timing_us(LPTMR_Struct_TypeDef *LPTMR_Struct)$/;"	f
LPTMR_Val	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    unsigned short          LPTMR_Val;$/;"	m	struct:_LPTMR_Struct_
LPTMR_n_GET	.\Sources\Chip_driver\LPTMR\lptmr.h	27;"	d
LPTMR_n_MASK	.\Sources\Chip_driver\LPTMR\lptmr.h	24;"	d
LPTMR_n_RE	.\Sources\Chip_driver\LPTMR\lptmr.h	26;"	d
LPTMR_n_SHIFT	.\Sources\Chip_driver\LPTMR\lptmr.h	25;"	d
LPTMR_x_GET	.\Sources\Chip_driver\LPTMR\lptmr.h	22;"	d
LPTMR_x_MASK	.\Sources\Chip_driver\LPTMR\lptmr.h	19;"	d
LPTMR_x_RE	.\Sources\Chip_driver\LPTMR\lptmr.h	21;"	d
LPTMR_x_SHIFT	.\Sources\Chip_driver\LPTMR\lptmr.h	20;"	d
LPTMR_x_TypeDef	.\Sources\Chip_driver\LPTMR\lptmr.h	/^} LPTMR_x_TypeDef;$/;"	t	typeref:enum:_LPTMR_x_
LPTMRx	.\Sources\Chip_driver\LPTMR\lptmr.c	/^volatile struct LPTMR_MemMap *LPTMRx[] = LPTMR_BASE_PTRS;$/;"	v	typeref:struct:LPTMR_MemMap
LPTMRx_PT	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    LPTMRx_PT_TypeDef       LPTMRx_PT;$/;"	m	struct:_LPTMR_Struct_
LPTMRx_PT_TypeDef	.\Sources\Chip_driver\LPTMR\lptmr.h	/^} LPTMRx_PT_TypeDef;$/;"	t	typeref:enum:_LPTMRx_PT_
LR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t LR;                                     \/**< RTC Lock Register, offset: 0x18 *\/$/;"	m	struct:RTC_MemMap
LR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t LR;                                     \/**< RTC Lock Register, offset: 0x18 *\/$/;"	m	struct:RTC_MemMap
LR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t LR;                                     \/**< RTC Lock Register, offset: 0x18 *\/$/;"	m	struct:RTC_MemMap
LR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t LR;                                     \/**< RTC Lock Register, offset: 0x18 *\/$/;"	m	struct:RTC_MemMap
LSMP_12	.\Sources\Chip_driver\ADC\adc.h	/^    LSMP_12 = ADC_ADLSMP_RE(1) | ADC_ADLSTS_RE(1),$/;"	e	enum:_ADC_LSMP_LSTS_
LSMP_2	.\Sources\Chip_driver\ADC\adc.h	/^    LSMP_2  = ADC_ADLSMP_RE(1) | ADC_ADLSTS_RE(3),$/;"	e	enum:_ADC_LSMP_LSTS_
LSMP_20	.\Sources\Chip_driver\ADC\adc.h	/^    LSMP_20 = ADC_ADLSMP_RE(1) | ADC_ADLSTS_RE(0),$/;"	e	enum:_ADC_LSMP_LSTS_
LSMP_6	.\Sources\Chip_driver\ADC\adc.h	/^    LSMP_6  = ADC_ADLSMP_RE(1) | ADC_ADLSTS_RE(2),$/;"	e	enum:_ADC_LSMP_LSTS_
LSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon105
LSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon123
LSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon155
LSUCNT	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon107
LSUCNT	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon125
LSUCNT	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon157
LS_Default	.\Sources\Chip_driver\ADC\adc.h	/^    LS_Default = LSMP_2,$/;"	e	enum:_ADC_LSMP_LSTS_
LTMR64H	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t LTMR64H;                                \/**< PIT Upper Lifetime Timer Register, offset: 0xE0 *\/$/;"	m	struct:PIT_MemMap
LTMR64H	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t LTMR64H;                                \/**< PIT Upper Lifetime Timer Register, offset: 0xE0 *\/$/;"	m	struct:PIT_MemMap
LTMR64H	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t LTMR64H;                                \/**< PIT Upper Lifetime Timer Register, offset: 0xE0 *\/$/;"	m	struct:PIT_MemMap
LTMR64H	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t LTMR64H;                                \/**< PIT Upper Lifetime Timer Register, offset: 0xE0 *\/$/;"	m	struct:PIT_MemMap
LTMR64L	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t LTMR64L;                                \/**< PIT Lower Lifetime Timer Register, offset: 0xE4 *\/$/;"	m	struct:PIT_MemMap
LTMR64L	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t LTMR64L;                                \/**< PIT Lower Lifetime Timer Register, offset: 0xE4 *\/$/;"	m	struct:PIT_MemMap
LTMR64L	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t LTMR64L;                                \/**< PIT Lower Lifetime Timer Register, offset: 0xE4 *\/$/;"	m	struct:PIT_MemMap
LTMR64L	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t LTMR64L;                                \/**< PIT Lower Lifetime Timer Register, offset: 0xE4 *\/$/;"	m	struct:PIT_MemMap
LVDSC1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t LVDSC1;                                  \/**< Low Voltage Detect Status And Control 1 register, offset: 0x0 *\/$/;"	m	struct:PMC_MemMap
LVDSC1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t LVDSC1;                                  \/**< Low Voltage Detect Status And Control 1 register, offset: 0x0 *\/$/;"	m	struct:PMC_MemMap
LVDSC1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t LVDSC1;                                  \/**< Low Voltage Detect Status And Control 1 register, offset: 0x0 *\/$/;"	m	struct:PMC_MemMap
LVDSC1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t LVDSC1;                                  \/**< Low Voltage Detect Status And Control 1 register, offset: 0x0 *\/$/;"	m	struct:PMC_MemMap
LVDSC2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t LVDSC2;                                  \/**< Low Voltage Detect Status And Control 2 register, offset: 0x1 *\/$/;"	m	struct:PMC_MemMap
LVDSC2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t LVDSC2;                                  \/**< Low Voltage Detect Status And Control 2 register, offset: 0x1 *\/$/;"	m	struct:PMC_MemMap
LVDSC2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t LVDSC2;                                  \/**< Low Voltage Detect Status And Control 2 register, offset: 0x1 *\/$/;"	m	struct:PMC_MemMap
LVDSC2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t LVDSC2;                                  \/**< Low Voltage Detect Status And Control 2 register, offset: 0x1 *\/$/;"	m	struct:PMC_MemMap
LVD_LVW_IRQn	.\Sources\Chip_start\vectors.h	/^    LVD_LVW_IRQn                 = 6,                \/**< Low Voltage Detect, Low Voltage Warning *\/$/;"	e	enum:IRQn
L_Black_Width	.\Sources\Application\TSLCCD\tslccd.h	/^    short L_Black_Width, R_Black_Width;$/;"	m	struct:_TSLDAT
L_Point	.\Sources\Application\TSLCCD\tslccd.h	/^    short L_Point, R_Point;$/;"	m	struct:_TSLDAT
L_White_Width	.\Sources\Application\TSLCCD\tslccd.h	/^    short L_White_Width, R_White_Width;$/;"	m	struct:_TSLDAT
LeftThrowLine	.\Sources\Application\TSLCCD\tslccd.h	/^    short LeftThrowLine, RightThrowLine;$/;"	m	struct:_TSLDAT
Low	.\Sources\Chip_driver\GPIO\gpio.h	/^    Low = GPIO_Low,$/;"	e	enum:_GPIO_Out_
M	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t M;                          \/**< decimation factor. *\/$/;"	m	struct:__anon48
M	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t M;                      \/**< decimation factor. *\/$/;"	m	struct:__anon46
M	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon47
M	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t M;                                       \/**< SPI match register, offset: 0x7 *\/$/;"	m	struct:SPI_MemMap
M	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t M;                                       \/**< SPI match register, offset: 0x7 *\/$/;"	m	struct:SPI_MemMap
MA1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t MA1;                                     \/**< UART Match Address Registers 1, offset: 0x8 *\/$/;"	m	struct:UART0_MemMap
MA1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t MA1;                                     \/**< UART Match Address Registers 1, offset: 0x8 *\/$/;"	m	struct:UART0_MemMap
MA1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t MA1;                                     \/**< UART Match Address Registers 1, offset: 0x8 *\/$/;"	m	struct:UART0_MemMap
MA1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t MA1;                                     \/**< UART Match Address Registers 1, offset: 0x8 *\/$/;"	m	struct:UART0_MemMap
MA2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t MA2;                                     \/**< UART Match Address Registers 2, offset: 0x9 *\/$/;"	m	struct:UART0_MemMap
MA2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t MA2;                                     \/**< UART Match Address Registers 2, offset: 0x9 *\/$/;"	m	struct:UART0_MemMap
MA2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t MA2;                                     \/**< UART Match Address Registers 2, offset: 0x9 *\/$/;"	m	struct:UART0_MemMap
MA2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t MA2;                                     \/**< UART Match Address Registers 2, offset: 0x9 *\/$/;"	m	struct:UART0_MemMap
MASK	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t MASK;                                   \/**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon167
MASK	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t MASK;                                   \/**< Mask Register 0..Mask Register 1, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon166
MASK	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t MASK;                                   \/**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon178
MASK	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t MASK;                                   \/**< Mask Register 0..Mask Register 1, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon177
MASK	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t MASK;                                   \/**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon189
MASK	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t MASK;                                   \/**< Mask Register 0..Mask Register 1, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon188
MASK	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t MASK;                                   \/**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:MTBDWT_MemMap::__anon201
MASK	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t MASK;                                   \/**< Mask Register 0..Mask Register 1, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::__anon199
MASK0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon107
MASK0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon125
MASK0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon157
MASK1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon107
MASK1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon125
MASK1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon157
MASK2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon107
MASK2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon125
MASK2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon157
MASK3	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon107
MASK3	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon125
MASK3	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon157
MASTER	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t MASTER;                                 \/**< MTB Master Register, offset: 0x4 *\/$/;"	m	struct:MTB_MemMap
MASTER	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t MASTER;                                 \/**< MTB Master Register, offset: 0x4 *\/$/;"	m	struct:MTB_MemMap
MASTER	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t MASTER;                                 \/**< MTB Master Register, offset: 0x4 *\/$/;"	m	struct:MTB_MemMap
MASTER	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t MASTER;                                 \/**< MTB Master Register, offset: 0x4 *\/$/;"	m	struct:MTB_MemMap
MCG_ATCVH	.\Sources\Chip_start\Header\MKL24Z4.h	2499;"	d
MCG_ATCVH	.\Sources\Chip_start\Header\MKL25Z4.h	2704;"	d
MCG_ATCVH	.\Sources\Chip_start\Header\MKL26Z4.h	3014;"	d
MCG_ATCVH	.\Sources\Chip_start\Header\MKL46Z4.h	4491;"	d
MCG_ATCVH_ATCVH	.\Sources\Chip_start\Header\MKL24Z4.h	2459;"	d
MCG_ATCVH_ATCVH	.\Sources\Chip_start\Header\MKL25Z4.h	2664;"	d
MCG_ATCVH_ATCVH	.\Sources\Chip_start\Header\MKL26Z4.h	2974;"	d
MCG_ATCVH_ATCVH	.\Sources\Chip_start\Header\MKL46Z4.h	4451;"	d
MCG_ATCVH_ATCVH_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2457;"	d
MCG_ATCVH_ATCVH_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2662;"	d
MCG_ATCVH_ATCVH_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2972;"	d
MCG_ATCVH_ATCVH_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4449;"	d
MCG_ATCVH_ATCVH_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2458;"	d
MCG_ATCVH_ATCVH_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2663;"	d
MCG_ATCVH_ATCVH_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2973;"	d
MCG_ATCVH_ATCVH_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4450;"	d
MCG_ATCVH_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2345;"	d
MCG_ATCVH_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2550;"	d
MCG_ATCVH_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2858;"	d
MCG_ATCVH_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4335;"	d
MCG_ATCVL	.\Sources\Chip_start\Header\MKL24Z4.h	2500;"	d
MCG_ATCVL	.\Sources\Chip_start\Header\MKL25Z4.h	2705;"	d
MCG_ATCVL	.\Sources\Chip_start\Header\MKL26Z4.h	3015;"	d
MCG_ATCVL	.\Sources\Chip_start\Header\MKL46Z4.h	4492;"	d
MCG_ATCVL_ATCVL	.\Sources\Chip_start\Header\MKL24Z4.h	2463;"	d
MCG_ATCVL_ATCVL	.\Sources\Chip_start\Header\MKL25Z4.h	2668;"	d
MCG_ATCVL_ATCVL	.\Sources\Chip_start\Header\MKL26Z4.h	2978;"	d
MCG_ATCVL_ATCVL	.\Sources\Chip_start\Header\MKL46Z4.h	4455;"	d
MCG_ATCVL_ATCVL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2461;"	d
MCG_ATCVL_ATCVL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2666;"	d
MCG_ATCVL_ATCVL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2976;"	d
MCG_ATCVL_ATCVL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4453;"	d
MCG_ATCVL_ATCVL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2462;"	d
MCG_ATCVL_ATCVL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2667;"	d
MCG_ATCVL_ATCVL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2977;"	d
MCG_ATCVL_ATCVL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4454;"	d
MCG_ATCVL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2346;"	d
MCG_ATCVL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2551;"	d
MCG_ATCVL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2859;"	d
MCG_ATCVL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4336;"	d
MCG_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	2475;"	d
MCG_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	2680;"	d
MCG_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	2990;"	d
MCG_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	4467;"	d
MCG_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	2477;"	d
MCG_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	2682;"	d
MCG_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	2992;"	d
MCG_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	4469;"	d
MCG_C1	.\Sources\Chip_start\Header\MKL24Z4.h	2491;"	d
MCG_C1	.\Sources\Chip_start\Header\MKL25Z4.h	2696;"	d
MCG_C1	.\Sources\Chip_start\Header\MKL26Z4.h	3006;"	d
MCG_C1	.\Sources\Chip_start\Header\MKL46Z4.h	4483;"	d
MCG_C10	.\Sources\Chip_start\Header\MKL24Z4.h	2504;"	d
MCG_C10	.\Sources\Chip_start\Header\MKL25Z4.h	2709;"	d
MCG_C10	.\Sources\Chip_start\Header\MKL26Z4.h	3019;"	d
MCG_C10	.\Sources\Chip_start\Header\MKL46Z4.h	4496;"	d
MCG_C10_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2350;"	d
MCG_C10_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2555;"	d
MCG_C10_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2863;"	d
MCG_C10_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4340;"	d
MCG_C1_CLKS	.\Sources\Chip_start\Header\MKL24Z4.h	2378;"	d
MCG_C1_CLKS	.\Sources\Chip_start\Header\MKL25Z4.h	2583;"	d
MCG_C1_CLKS	.\Sources\Chip_start\Header\MKL26Z4.h	2891;"	d
MCG_C1_CLKS	.\Sources\Chip_start\Header\MKL46Z4.h	4368;"	d
MCG_C1_CLKS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2376;"	d
MCG_C1_CLKS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2581;"	d
MCG_C1_CLKS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2889;"	d
MCG_C1_CLKS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4366;"	d
MCG_C1_CLKS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2377;"	d
MCG_C1_CLKS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2582;"	d
MCG_C1_CLKS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2890;"	d
MCG_C1_CLKS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4367;"	d
MCG_C1_FRDIV	.\Sources\Chip_start\Header\MKL24Z4.h	2375;"	d
MCG_C1_FRDIV	.\Sources\Chip_start\Header\MKL25Z4.h	2580;"	d
MCG_C1_FRDIV	.\Sources\Chip_start\Header\MKL26Z4.h	2888;"	d
MCG_C1_FRDIV	.\Sources\Chip_start\Header\MKL46Z4.h	4365;"	d
MCG_C1_FRDIV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2373;"	d
MCG_C1_FRDIV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2578;"	d
MCG_C1_FRDIV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2886;"	d
MCG_C1_FRDIV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4363;"	d
MCG_C1_FRDIV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2374;"	d
MCG_C1_FRDIV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2579;"	d
MCG_C1_FRDIV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2887;"	d
MCG_C1_FRDIV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4364;"	d
MCG_C1_IRCLKEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2369;"	d
MCG_C1_IRCLKEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2574;"	d
MCG_C1_IRCLKEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2882;"	d
MCG_C1_IRCLKEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4359;"	d
MCG_C1_IRCLKEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2370;"	d
MCG_C1_IRCLKEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2575;"	d
MCG_C1_IRCLKEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2883;"	d
MCG_C1_IRCLKEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4360;"	d
MCG_C1_IREFSTEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2367;"	d
MCG_C1_IREFSTEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2572;"	d
MCG_C1_IREFSTEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2880;"	d
MCG_C1_IREFSTEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4357;"	d
MCG_C1_IREFSTEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2368;"	d
MCG_C1_IREFSTEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2573;"	d
MCG_C1_IREFSTEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2881;"	d
MCG_C1_IREFSTEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4358;"	d
MCG_C1_IREFS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2371;"	d
MCG_C1_IREFS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2576;"	d
MCG_C1_IREFS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2884;"	d
MCG_C1_IREFS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4361;"	d
MCG_C1_IREFS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2372;"	d
MCG_C1_IREFS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2577;"	d
MCG_C1_IREFS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2885;"	d
MCG_C1_IREFS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4362;"	d
MCG_C1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2337;"	d
MCG_C1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2542;"	d
MCG_C1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2850;"	d
MCG_C1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4327;"	d
MCG_C2	.\Sources\Chip_start\Header\MKL24Z4.h	2492;"	d
MCG_C2	.\Sources\Chip_start\Header\MKL25Z4.h	2697;"	d
MCG_C2	.\Sources\Chip_start\Header\MKL26Z4.h	3007;"	d
MCG_C2	.\Sources\Chip_start\Header\MKL46Z4.h	4484;"	d
MCG_C2_EREFS0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2384;"	d
MCG_C2_EREFS0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2589;"	d
MCG_C2_EREFS0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2897;"	d
MCG_C2_EREFS0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4374;"	d
MCG_C2_EREFS0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2385;"	d
MCG_C2_EREFS0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2590;"	d
MCG_C2_EREFS0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2898;"	d
MCG_C2_EREFS0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4375;"	d
MCG_C2_FCFTRIM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2904;"	d
MCG_C2_FCFTRIM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4381;"	d
MCG_C2_FCFTRIM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2905;"	d
MCG_C2_FCFTRIM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4382;"	d
MCG_C2_HGO0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2386;"	d
MCG_C2_HGO0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2591;"	d
MCG_C2_HGO0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2899;"	d
MCG_C2_HGO0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4376;"	d
MCG_C2_HGO0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2387;"	d
MCG_C2_HGO0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2592;"	d
MCG_C2_HGO0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2900;"	d
MCG_C2_HGO0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4377;"	d
MCG_C2_IRCS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2380;"	d
MCG_C2_IRCS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2585;"	d
MCG_C2_IRCS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2893;"	d
MCG_C2_IRCS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4370;"	d
MCG_C2_IRCS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2381;"	d
MCG_C2_IRCS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2586;"	d
MCG_C2_IRCS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2894;"	d
MCG_C2_IRCS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4371;"	d
MCG_C2_LOCRE0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2391;"	d
MCG_C2_LOCRE0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2596;"	d
MCG_C2_LOCRE0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2906;"	d
MCG_C2_LOCRE0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4383;"	d
MCG_C2_LOCRE0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2392;"	d
MCG_C2_LOCRE0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2597;"	d
MCG_C2_LOCRE0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2907;"	d
MCG_C2_LOCRE0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4384;"	d
MCG_C2_LP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2382;"	d
MCG_C2_LP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2587;"	d
MCG_C2_LP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2895;"	d
MCG_C2_LP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4372;"	d
MCG_C2_LP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2383;"	d
MCG_C2_LP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2588;"	d
MCG_C2_LP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2896;"	d
MCG_C2_LP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4373;"	d
MCG_C2_RANGE0	.\Sources\Chip_start\Header\MKL24Z4.h	2390;"	d
MCG_C2_RANGE0	.\Sources\Chip_start\Header\MKL25Z4.h	2595;"	d
MCG_C2_RANGE0	.\Sources\Chip_start\Header\MKL26Z4.h	2903;"	d
MCG_C2_RANGE0	.\Sources\Chip_start\Header\MKL46Z4.h	4380;"	d
MCG_C2_RANGE0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2388;"	d
MCG_C2_RANGE0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2593;"	d
MCG_C2_RANGE0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2901;"	d
MCG_C2_RANGE0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4378;"	d
MCG_C2_RANGE0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2389;"	d
MCG_C2_RANGE0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2594;"	d
MCG_C2_RANGE0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2902;"	d
MCG_C2_RANGE0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4379;"	d
MCG_C2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2338;"	d
MCG_C2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2543;"	d
MCG_C2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2851;"	d
MCG_C2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4328;"	d
MCG_C3	.\Sources\Chip_start\Header\MKL24Z4.h	2493;"	d
MCG_C3	.\Sources\Chip_start\Header\MKL25Z4.h	2698;"	d
MCG_C3	.\Sources\Chip_start\Header\MKL26Z4.h	3008;"	d
MCG_C3	.\Sources\Chip_start\Header\MKL46Z4.h	4485;"	d
MCG_C3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2339;"	d
MCG_C3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2544;"	d
MCG_C3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2852;"	d
MCG_C3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4329;"	d
MCG_C3_SCTRIM	.\Sources\Chip_start\Header\MKL24Z4.h	2396;"	d
MCG_C3_SCTRIM	.\Sources\Chip_start\Header\MKL25Z4.h	2601;"	d
MCG_C3_SCTRIM	.\Sources\Chip_start\Header\MKL26Z4.h	2911;"	d
MCG_C3_SCTRIM	.\Sources\Chip_start\Header\MKL46Z4.h	4388;"	d
MCG_C3_SCTRIM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2394;"	d
MCG_C3_SCTRIM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2599;"	d
MCG_C3_SCTRIM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2909;"	d
MCG_C3_SCTRIM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4386;"	d
MCG_C3_SCTRIM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2395;"	d
MCG_C3_SCTRIM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2600;"	d
MCG_C3_SCTRIM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2910;"	d
MCG_C3_SCTRIM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4387;"	d
MCG_C4	.\Sources\Chip_start\Header\MKL24Z4.h	2494;"	d
MCG_C4	.\Sources\Chip_start\Header\MKL25Z4.h	2699;"	d
MCG_C4	.\Sources\Chip_start\Header\MKL26Z4.h	3009;"	d
MCG_C4	.\Sources\Chip_start\Header\MKL46Z4.h	4486;"	d
MCG_C4_DMX32_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2406;"	d
MCG_C4_DMX32_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2611;"	d
MCG_C4_DMX32_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2921;"	d
MCG_C4_DMX32_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4398;"	d
MCG_C4_DMX32_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2407;"	d
MCG_C4_DMX32_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2612;"	d
MCG_C4_DMX32_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2922;"	d
MCG_C4_DMX32_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4399;"	d
MCG_C4_DRST_DRS	.\Sources\Chip_start\Header\MKL24Z4.h	2405;"	d
MCG_C4_DRST_DRS	.\Sources\Chip_start\Header\MKL25Z4.h	2610;"	d
MCG_C4_DRST_DRS	.\Sources\Chip_start\Header\MKL26Z4.h	2920;"	d
MCG_C4_DRST_DRS	.\Sources\Chip_start\Header\MKL46Z4.h	4397;"	d
MCG_C4_DRST_DRS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2403;"	d
MCG_C4_DRST_DRS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2608;"	d
MCG_C4_DRST_DRS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2918;"	d
MCG_C4_DRST_DRS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4395;"	d
MCG_C4_DRST_DRS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2404;"	d
MCG_C4_DRST_DRS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2609;"	d
MCG_C4_DRST_DRS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2919;"	d
MCG_C4_DRST_DRS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4396;"	d
MCG_C4_FCTRIM	.\Sources\Chip_start\Header\MKL24Z4.h	2402;"	d
MCG_C4_FCTRIM	.\Sources\Chip_start\Header\MKL25Z4.h	2607;"	d
MCG_C4_FCTRIM	.\Sources\Chip_start\Header\MKL26Z4.h	2917;"	d
MCG_C4_FCTRIM	.\Sources\Chip_start\Header\MKL46Z4.h	4394;"	d
MCG_C4_FCTRIM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2400;"	d
MCG_C4_FCTRIM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2605;"	d
MCG_C4_FCTRIM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2915;"	d
MCG_C4_FCTRIM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4392;"	d
MCG_C4_FCTRIM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2401;"	d
MCG_C4_FCTRIM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2606;"	d
MCG_C4_FCTRIM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2916;"	d
MCG_C4_FCTRIM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4393;"	d
MCG_C4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2340;"	d
MCG_C4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2545;"	d
MCG_C4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2853;"	d
MCG_C4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4330;"	d
MCG_C4_SCFTRIM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2398;"	d
MCG_C4_SCFTRIM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2603;"	d
MCG_C4_SCFTRIM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2913;"	d
MCG_C4_SCFTRIM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4390;"	d
MCG_C4_SCFTRIM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2399;"	d
MCG_C4_SCFTRIM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2604;"	d
MCG_C4_SCFTRIM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2914;"	d
MCG_C4_SCFTRIM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4391;"	d
MCG_C5	.\Sources\Chip_start\Header\MKL24Z4.h	2495;"	d
MCG_C5	.\Sources\Chip_start\Header\MKL25Z4.h	2700;"	d
MCG_C5	.\Sources\Chip_start\Header\MKL26Z4.h	3010;"	d
MCG_C5	.\Sources\Chip_start\Header\MKL46Z4.h	4487;"	d
MCG_C5_PLLCLKEN0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2414;"	d
MCG_C5_PLLCLKEN0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2619;"	d
MCG_C5_PLLCLKEN0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2929;"	d
MCG_C5_PLLCLKEN0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4406;"	d
MCG_C5_PLLCLKEN0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2415;"	d
MCG_C5_PLLCLKEN0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2620;"	d
MCG_C5_PLLCLKEN0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2930;"	d
MCG_C5_PLLCLKEN0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4407;"	d
MCG_C5_PLLSTEN0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2412;"	d
MCG_C5_PLLSTEN0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2617;"	d
MCG_C5_PLLSTEN0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2927;"	d
MCG_C5_PLLSTEN0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4404;"	d
MCG_C5_PLLSTEN0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2413;"	d
MCG_C5_PLLSTEN0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2618;"	d
MCG_C5_PLLSTEN0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2928;"	d
MCG_C5_PLLSTEN0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4405;"	d
MCG_C5_PRDIV0	.\Sources\Chip_start\Header\MKL24Z4.h	2411;"	d
MCG_C5_PRDIV0	.\Sources\Chip_start\Header\MKL25Z4.h	2616;"	d
MCG_C5_PRDIV0	.\Sources\Chip_start\Header\MKL26Z4.h	2926;"	d
MCG_C5_PRDIV0	.\Sources\Chip_start\Header\MKL46Z4.h	4403;"	d
MCG_C5_PRDIV0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2409;"	d
MCG_C5_PRDIV0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2614;"	d
MCG_C5_PRDIV0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2924;"	d
MCG_C5_PRDIV0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4401;"	d
MCG_C5_PRDIV0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2410;"	d
MCG_C5_PRDIV0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2615;"	d
MCG_C5_PRDIV0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2925;"	d
MCG_C5_PRDIV0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4402;"	d
MCG_C5_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2341;"	d
MCG_C5_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2546;"	d
MCG_C5_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2854;"	d
MCG_C5_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4331;"	d
MCG_C6	.\Sources\Chip_start\Header\MKL24Z4.h	2496;"	d
MCG_C6	.\Sources\Chip_start\Header\MKL25Z4.h	2701;"	d
MCG_C6	.\Sources\Chip_start\Header\MKL26Z4.h	3011;"	d
MCG_C6	.\Sources\Chip_start\Header\MKL46Z4.h	4488;"	d
MCG_C6_CME0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2420;"	d
MCG_C6_CME0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2625;"	d
MCG_C6_CME0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2935;"	d
MCG_C6_CME0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4412;"	d
MCG_C6_CME0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2421;"	d
MCG_C6_CME0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2626;"	d
MCG_C6_CME0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2936;"	d
MCG_C6_CME0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4413;"	d
MCG_C6_LOLIE0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2424;"	d
MCG_C6_LOLIE0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2629;"	d
MCG_C6_LOLIE0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2939;"	d
MCG_C6_LOLIE0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4416;"	d
MCG_C6_LOLIE0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2425;"	d
MCG_C6_LOLIE0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2630;"	d
MCG_C6_LOLIE0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2940;"	d
MCG_C6_LOLIE0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4417;"	d
MCG_C6_PLLS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2422;"	d
MCG_C6_PLLS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2627;"	d
MCG_C6_PLLS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2937;"	d
MCG_C6_PLLS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4414;"	d
MCG_C6_PLLS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2423;"	d
MCG_C6_PLLS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2628;"	d
MCG_C6_PLLS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2938;"	d
MCG_C6_PLLS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4415;"	d
MCG_C6_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2342;"	d
MCG_C6_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2547;"	d
MCG_C6_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2855;"	d
MCG_C6_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4332;"	d
MCG_C6_VDIV0	.\Sources\Chip_start\Header\MKL24Z4.h	2419;"	d
MCG_C6_VDIV0	.\Sources\Chip_start\Header\MKL25Z4.h	2624;"	d
MCG_C6_VDIV0	.\Sources\Chip_start\Header\MKL26Z4.h	2934;"	d
MCG_C6_VDIV0	.\Sources\Chip_start\Header\MKL46Z4.h	4411;"	d
MCG_C6_VDIV0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2417;"	d
MCG_C6_VDIV0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2622;"	d
MCG_C6_VDIV0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2932;"	d
MCG_C6_VDIV0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4409;"	d
MCG_C6_VDIV0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2418;"	d
MCG_C6_VDIV0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2623;"	d
MCG_C6_VDIV0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2933;"	d
MCG_C6_VDIV0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4410;"	d
MCG_C7	.\Sources\Chip_start\Header\MKL24Z4.h	2501;"	d
MCG_C7	.\Sources\Chip_start\Header\MKL25Z4.h	2706;"	d
MCG_C7	.\Sources\Chip_start\Header\MKL26Z4.h	3016;"	d
MCG_C7	.\Sources\Chip_start\Header\MKL46Z4.h	4493;"	d
MCG_C7_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2347;"	d
MCG_C7_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2552;"	d
MCG_C7_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2860;"	d
MCG_C7_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4337;"	d
MCG_C8	.\Sources\Chip_start\Header\MKL24Z4.h	2502;"	d
MCG_C8	.\Sources\Chip_start\Header\MKL25Z4.h	2707;"	d
MCG_C8	.\Sources\Chip_start\Header\MKL26Z4.h	3017;"	d
MCG_C8	.\Sources\Chip_start\Header\MKL46Z4.h	4494;"	d
MCG_C8_LOLRE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2465;"	d
MCG_C8_LOLRE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2670;"	d
MCG_C8_LOLRE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2980;"	d
MCG_C8_LOLRE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4457;"	d
MCG_C8_LOLRE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2466;"	d
MCG_C8_LOLRE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2671;"	d
MCG_C8_LOLRE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2981;"	d
MCG_C8_LOLRE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4458;"	d
MCG_C8_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2348;"	d
MCG_C8_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2553;"	d
MCG_C8_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2861;"	d
MCG_C8_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4338;"	d
MCG_C9	.\Sources\Chip_start\Header\MKL24Z4.h	2503;"	d
MCG_C9	.\Sources\Chip_start\Header\MKL25Z4.h	2708;"	d
MCG_C9	.\Sources\Chip_start\Header\MKL26Z4.h	3018;"	d
MCG_C9	.\Sources\Chip_start\Header\MKL46Z4.h	4495;"	d
MCG_C9_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2349;"	d
MCG_C9_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2554;"	d
MCG_C9_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2862;"	d
MCG_C9_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4339;"	d
MCG_IRQn	.\Sources\Chip_start\vectors.h	/^    MCG_IRQn                     = 27,               \/**< MCG interrupt *\/$/;"	e	enum:IRQn
MCG_Init	.\Sources\Chip_driver\MCG\mcg.c	/^void MCG_Init(const _clk_opt_ clk_opt)$/;"	f
MCG_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct MCG_MemMap$/;"	s
MCG_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct MCG_MemMap$/;"	s
MCG_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct MCG_MemMap$/;"	s
MCG_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct MCG_MemMap$/;"	s
MCG_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *MCG_MemMapPtr;$/;"	t
MCG_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *MCG_MemMapPtr;$/;"	t
MCG_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *MCG_MemMapPtr;$/;"	t
MCG_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *MCG_MemMapPtr;$/;"	t
MCG_S	.\Sources\Chip_start\Header\MKL24Z4.h	2497;"	d
MCG_S	.\Sources\Chip_start\Header\MKL25Z4.h	2702;"	d
MCG_S	.\Sources\Chip_start\Header\MKL26Z4.h	3012;"	d
MCG_S	.\Sources\Chip_start\Header\MKL46Z4.h	4489;"	d
MCG_SC	.\Sources\Chip_start\Header\MKL24Z4.h	2498;"	d
MCG_SC	.\Sources\Chip_start\Header\MKL25Z4.h	2703;"	d
MCG_SC	.\Sources\Chip_start\Header\MKL26Z4.h	3013;"	d
MCG_SC	.\Sources\Chip_start\Header\MKL46Z4.h	4490;"	d
MCG_SC_ATME_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2454;"	d
MCG_SC_ATME_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2659;"	d
MCG_SC_ATME_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2969;"	d
MCG_SC_ATME_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4446;"	d
MCG_SC_ATME_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2455;"	d
MCG_SC_ATME_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2660;"	d
MCG_SC_ATME_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2970;"	d
MCG_SC_ATME_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4447;"	d
MCG_SC_ATMF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2450;"	d
MCG_SC_ATMF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2655;"	d
MCG_SC_ATMF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2965;"	d
MCG_SC_ATMF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4442;"	d
MCG_SC_ATMF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2451;"	d
MCG_SC_ATMF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2656;"	d
MCG_SC_ATMF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2966;"	d
MCG_SC_ATMF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4443;"	d
MCG_SC_ATMS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2452;"	d
MCG_SC_ATMS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2657;"	d
MCG_SC_ATMS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2967;"	d
MCG_SC_ATMS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4444;"	d
MCG_SC_ATMS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2453;"	d
MCG_SC_ATMS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2658;"	d
MCG_SC_ATMS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2968;"	d
MCG_SC_ATMS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4445;"	d
MCG_SC_FCRDIV	.\Sources\Chip_start\Header\MKL24Z4.h	2447;"	d
MCG_SC_FCRDIV	.\Sources\Chip_start\Header\MKL25Z4.h	2652;"	d
MCG_SC_FCRDIV	.\Sources\Chip_start\Header\MKL26Z4.h	2962;"	d
MCG_SC_FCRDIV	.\Sources\Chip_start\Header\MKL46Z4.h	4439;"	d
MCG_SC_FCRDIV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2445;"	d
MCG_SC_FCRDIV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2650;"	d
MCG_SC_FCRDIV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2960;"	d
MCG_SC_FCRDIV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4437;"	d
MCG_SC_FCRDIV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2446;"	d
MCG_SC_FCRDIV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2651;"	d
MCG_SC_FCRDIV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2961;"	d
MCG_SC_FCRDIV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4438;"	d
MCG_SC_FLTPRSRV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2448;"	d
MCG_SC_FLTPRSRV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2653;"	d
MCG_SC_FLTPRSRV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2963;"	d
MCG_SC_FLTPRSRV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4440;"	d
MCG_SC_FLTPRSRV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2449;"	d
MCG_SC_FLTPRSRV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2654;"	d
MCG_SC_FLTPRSRV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2964;"	d
MCG_SC_FLTPRSRV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4441;"	d
MCG_SC_LOCS0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2443;"	d
MCG_SC_LOCS0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2648;"	d
MCG_SC_LOCS0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2958;"	d
MCG_SC_LOCS0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4435;"	d
MCG_SC_LOCS0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2444;"	d
MCG_SC_LOCS0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2649;"	d
MCG_SC_LOCS0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2959;"	d
MCG_SC_LOCS0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4436;"	d
MCG_SC_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2344;"	d
MCG_SC_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2549;"	d
MCG_SC_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2857;"	d
MCG_SC_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4334;"	d
MCG_S_CLKST	.\Sources\Chip_start\Header\MKL24Z4.h	2433;"	d
MCG_S_CLKST	.\Sources\Chip_start\Header\MKL25Z4.h	2638;"	d
MCG_S_CLKST	.\Sources\Chip_start\Header\MKL26Z4.h	2948;"	d
MCG_S_CLKST	.\Sources\Chip_start\Header\MKL46Z4.h	4425;"	d
MCG_S_CLKST_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2431;"	d
MCG_S_CLKST_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2636;"	d
MCG_S_CLKST_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2946;"	d
MCG_S_CLKST_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4423;"	d
MCG_S_CLKST_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2432;"	d
MCG_S_CLKST_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2637;"	d
MCG_S_CLKST_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2947;"	d
MCG_S_CLKST_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4424;"	d
MCG_S_IRCST_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2427;"	d
MCG_S_IRCST_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2632;"	d
MCG_S_IRCST_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2942;"	d
MCG_S_IRCST_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4419;"	d
MCG_S_IRCST_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2428;"	d
MCG_S_IRCST_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2633;"	d
MCG_S_IRCST_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2943;"	d
MCG_S_IRCST_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4420;"	d
MCG_S_IREFST_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2434;"	d
MCG_S_IREFST_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2639;"	d
MCG_S_IREFST_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2949;"	d
MCG_S_IREFST_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4426;"	d
MCG_S_IREFST_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2435;"	d
MCG_S_IREFST_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2640;"	d
MCG_S_IREFST_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2950;"	d
MCG_S_IREFST_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4427;"	d
MCG_S_LOCK0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2438;"	d
MCG_S_LOCK0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2643;"	d
MCG_S_LOCK0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2953;"	d
MCG_S_LOCK0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4430;"	d
MCG_S_LOCK0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2439;"	d
MCG_S_LOCK0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2644;"	d
MCG_S_LOCK0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2954;"	d
MCG_S_LOCK0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4431;"	d
MCG_S_LOLS0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2440;"	d
MCG_S_LOLS0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2645;"	d
MCG_S_LOLS0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2441;"	d
MCG_S_LOLS0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2646;"	d
MCG_S_LOLS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6670;"	d
MCG_S_LOLS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7018;"	d
MCG_S_LOLS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2955;"	d
MCG_S_LOLS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4432;"	d
MCG_S_LOLS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6671;"	d
MCG_S_LOLS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7019;"	d
MCG_S_LOLS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2956;"	d
MCG_S_LOLS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4433;"	d
MCG_S_OSCINIT0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2429;"	d
MCG_S_OSCINIT0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2634;"	d
MCG_S_OSCINIT0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2944;"	d
MCG_S_OSCINIT0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4421;"	d
MCG_S_OSCINIT0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2430;"	d
MCG_S_OSCINIT0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2635;"	d
MCG_S_OSCINIT0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2945;"	d
MCG_S_OSCINIT0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4422;"	d
MCG_S_PLLST_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2436;"	d
MCG_S_PLLST_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2641;"	d
MCG_S_PLLST_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	2951;"	d
MCG_S_PLLST_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4428;"	d
MCG_S_PLLST_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2437;"	d
MCG_S_PLLST_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2642;"	d
MCG_S_PLLST_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	2952;"	d
MCG_S_PLLST_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4429;"	d
MCG_S_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2343;"	d
MCG_S_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2548;"	d
MCG_S_REG	.\Sources\Chip_start\Header\MKL26Z4.h	2856;"	d
MCG_S_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4333;"	d
MCG_disinit	.\Sources\Chip_driver\MCG\mcg.h	/^    MCG_disinit = 0,$/;"	e	enum:_clk_opt
MCM_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	2606;"	d
MCM_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	2811;"	d
MCM_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	3121;"	d
MCM_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	4598;"	d
MCM_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	2608;"	d
MCM_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	2813;"	d
MCM_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	3123;"	d
MCM_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	4600;"	d
MCM_CPO	.\Sources\Chip_start\Header\MKL24Z4.h	2625;"	d
MCM_CPO	.\Sources\Chip_start\Header\MKL25Z4.h	2830;"	d
MCM_CPO	.\Sources\Chip_start\Header\MKL26Z4.h	3140;"	d
MCM_CPO	.\Sources\Chip_start\Header\MKL46Z4.h	4617;"	d
MCM_CPO_CPOACK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2594;"	d
MCM_CPO_CPOACK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2799;"	d
MCM_CPO_CPOACK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3109;"	d
MCM_CPO_CPOACK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4586;"	d
MCM_CPO_CPOACK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2595;"	d
MCM_CPO_CPOACK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2800;"	d
MCM_CPO_CPOACK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3110;"	d
MCM_CPO_CPOACK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4587;"	d
MCM_CPO_CPOREQ_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2592;"	d
MCM_CPO_CPOREQ_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2797;"	d
MCM_CPO_CPOREQ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3107;"	d
MCM_CPO_CPOREQ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4584;"	d
MCM_CPO_CPOREQ_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2593;"	d
MCM_CPO_CPOREQ_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2798;"	d
MCM_CPO_CPOREQ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3108;"	d
MCM_CPO_CPOREQ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4585;"	d
MCM_CPO_CPOWOI_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2596;"	d
MCM_CPO_CPOWOI_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2801;"	d
MCM_CPO_CPOWOI_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3111;"	d
MCM_CPO_CPOWOI_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4588;"	d
MCM_CPO_CPOWOI_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2597;"	d
MCM_CPO_CPOWOI_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2802;"	d
MCM_CPO_CPOWOI_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3112;"	d
MCM_CPO_CPOWOI_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4589;"	d
MCM_CPO_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2550;"	d
MCM_CPO_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2755;"	d
MCM_CPO_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3065;"	d
MCM_CPO_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4542;"	d
MCM_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct MCM_MemMap$/;"	s
MCM_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct MCM_MemMap$/;"	s
MCM_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct MCM_MemMap$/;"	s
MCM_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct MCM_MemMap$/;"	s
MCM_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *MCM_MemMapPtr;$/;"	t
MCM_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *MCM_MemMapPtr;$/;"	t
MCM_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *MCM_MemMapPtr;$/;"	t
MCM_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *MCM_MemMapPtr;$/;"	t
MCM_PLACR	.\Sources\Chip_start\Header\MKL24Z4.h	2624;"	d
MCM_PLACR	.\Sources\Chip_start\Header\MKL25Z4.h	2829;"	d
MCM_PLACR	.\Sources\Chip_start\Header\MKL26Z4.h	3139;"	d
MCM_PLACR	.\Sources\Chip_start\Header\MKL46Z4.h	4616;"	d
MCM_PLACR_ARB_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2575;"	d
MCM_PLACR_ARB_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2780;"	d
MCM_PLACR_ARB_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3090;"	d
MCM_PLACR_ARB_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4567;"	d
MCM_PLACR_ARB_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2576;"	d
MCM_PLACR_ARB_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2781;"	d
MCM_PLACR_ARB_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3091;"	d
MCM_PLACR_ARB_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4568;"	d
MCM_PLACR_CFCC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2577;"	d
MCM_PLACR_CFCC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2782;"	d
MCM_PLACR_CFCC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3092;"	d
MCM_PLACR_CFCC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4569;"	d
MCM_PLACR_CFCC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2578;"	d
MCM_PLACR_CFCC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2783;"	d
MCM_PLACR_CFCC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3093;"	d
MCM_PLACR_CFCC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4570;"	d
MCM_PLACR_DFCC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2583;"	d
MCM_PLACR_DFCC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2788;"	d
MCM_PLACR_DFCC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3098;"	d
MCM_PLACR_DFCC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4575;"	d
MCM_PLACR_DFCC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2584;"	d
MCM_PLACR_DFCC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2789;"	d
MCM_PLACR_DFCC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3099;"	d
MCM_PLACR_DFCC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4576;"	d
MCM_PLACR_DFCDA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2579;"	d
MCM_PLACR_DFCDA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2784;"	d
MCM_PLACR_DFCDA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3094;"	d
MCM_PLACR_DFCDA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4571;"	d
MCM_PLACR_DFCDA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2580;"	d
MCM_PLACR_DFCDA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2785;"	d
MCM_PLACR_DFCDA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3095;"	d
MCM_PLACR_DFCDA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4572;"	d
MCM_PLACR_DFCIC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2581;"	d
MCM_PLACR_DFCIC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2786;"	d
MCM_PLACR_DFCIC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3096;"	d
MCM_PLACR_DFCIC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4573;"	d
MCM_PLACR_DFCIC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2582;"	d
MCM_PLACR_DFCIC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2787;"	d
MCM_PLACR_DFCIC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3097;"	d
MCM_PLACR_DFCIC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4574;"	d
MCM_PLACR_DFCS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2587;"	d
MCM_PLACR_DFCS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2792;"	d
MCM_PLACR_DFCS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3102;"	d
MCM_PLACR_DFCS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4579;"	d
MCM_PLACR_DFCS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2588;"	d
MCM_PLACR_DFCS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2793;"	d
MCM_PLACR_DFCS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3103;"	d
MCM_PLACR_DFCS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4580;"	d
MCM_PLACR_EFDS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2585;"	d
MCM_PLACR_EFDS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2790;"	d
MCM_PLACR_EFDS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3100;"	d
MCM_PLACR_EFDS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4577;"	d
MCM_PLACR_EFDS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2586;"	d
MCM_PLACR_EFDS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2791;"	d
MCM_PLACR_EFDS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3101;"	d
MCM_PLACR_EFDS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4578;"	d
MCM_PLACR_ESFC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2589;"	d
MCM_PLACR_ESFC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2794;"	d
MCM_PLACR_ESFC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3104;"	d
MCM_PLACR_ESFC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4581;"	d
MCM_PLACR_ESFC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2590;"	d
MCM_PLACR_ESFC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2795;"	d
MCM_PLACR_ESFC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3105;"	d
MCM_PLACR_ESFC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4582;"	d
MCM_PLACR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2549;"	d
MCM_PLACR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2754;"	d
MCM_PLACR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3064;"	d
MCM_PLACR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4541;"	d
MCM_PLAMC	.\Sources\Chip_start\Header\MKL24Z4.h	2623;"	d
MCM_PLAMC	.\Sources\Chip_start\Header\MKL25Z4.h	2828;"	d
MCM_PLAMC	.\Sources\Chip_start\Header\MKL26Z4.h	3138;"	d
MCM_PLAMC	.\Sources\Chip_start\Header\MKL46Z4.h	4615;"	d
MCM_PLAMC_AMC	.\Sources\Chip_start\Header\MKL24Z4.h	2573;"	d
MCM_PLAMC_AMC	.\Sources\Chip_start\Header\MKL25Z4.h	2778;"	d
MCM_PLAMC_AMC	.\Sources\Chip_start\Header\MKL26Z4.h	3088;"	d
MCM_PLAMC_AMC	.\Sources\Chip_start\Header\MKL46Z4.h	4565;"	d
MCM_PLAMC_AMC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2571;"	d
MCM_PLAMC_AMC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2776;"	d
MCM_PLAMC_AMC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3086;"	d
MCM_PLAMC_AMC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4563;"	d
MCM_PLAMC_AMC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2572;"	d
MCM_PLAMC_AMC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2777;"	d
MCM_PLAMC_AMC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3087;"	d
MCM_PLAMC_AMC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4564;"	d
MCM_PLAMC_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2548;"	d
MCM_PLAMC_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2753;"	d
MCM_PLAMC_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3063;"	d
MCM_PLAMC_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4540;"	d
MCM_PLASC	.\Sources\Chip_start\Header\MKL24Z4.h	2622;"	d
MCM_PLASC	.\Sources\Chip_start\Header\MKL25Z4.h	2827;"	d
MCM_PLASC	.\Sources\Chip_start\Header\MKL26Z4.h	3137;"	d
MCM_PLASC	.\Sources\Chip_start\Header\MKL46Z4.h	4614;"	d
MCM_PLASC_ASC	.\Sources\Chip_start\Header\MKL24Z4.h	2569;"	d
MCM_PLASC_ASC	.\Sources\Chip_start\Header\MKL25Z4.h	2774;"	d
MCM_PLASC_ASC	.\Sources\Chip_start\Header\MKL26Z4.h	3084;"	d
MCM_PLASC_ASC	.\Sources\Chip_start\Header\MKL46Z4.h	4561;"	d
MCM_PLASC_ASC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2567;"	d
MCM_PLASC_ASC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2772;"	d
MCM_PLASC_ASC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3082;"	d
MCM_PLASC_ASC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4559;"	d
MCM_PLASC_ASC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2568;"	d
MCM_PLASC_ASC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2773;"	d
MCM_PLASC_ASC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3083;"	d
MCM_PLASC_ASC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4560;"	d
MCM_PLASC_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2547;"	d
MCM_PLASC_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2752;"	d
MCM_PLASC_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3062;"	d
MCM_PLASC_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4539;"	d
MCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t MCR;                                    \/**< PIT Module Control Register, offset: 0x0 *\/$/;"	m	struct:PIT_MemMap
MCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t MCR;                                    \/**< PIT Module Control Register, offset: 0x0 *\/$/;"	m	struct:PIT_MemMap
MCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t MCR;                                    \/**< PIT Module Control Register, offset: 0x0 *\/$/;"	m	struct:PIT_MemMap
MCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t MCR;                                    \/**< SAI MCLK Control Register, offset: 0x100 *\/$/;"	m	struct:I2S_MemMap
MCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t MCR;                                    \/**< PIT Module Control Register, offset: 0x0 *\/$/;"	m	struct:PIT_MemMap
MCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t MCR;                                    \/**< SAI MCLK Control Register, offset: 0x100 *\/$/;"	m	struct:I2S_MemMap
MCULED_Pin_Struct	.\Sources\Board_driver\interface.h	/^static  GPIO_Struct_TypeDef     MCULED_Pin_Struct =$/;"	v
MCU_ACTIVE	.\Sources\Chip_start\Header\MKL24Z4.h	63;"	d
MCU_ACTIVE	.\Sources\Chip_start\Header\MKL25Z4.h	67;"	d
MCU_ACTIVE	.\Sources\Chip_start\Header\MKL26Z4.h	67;"	d
MCU_ACTIVE	.\Sources\Chip_start\Header\MKL46Z4.h	60;"	d
MCU_KL46	.\Sources\Chip_start\common.h	13;"	d
MCU_LED	.\Sources\Board_driver\interface.h	12;"	d
MCU_MEM_MAP_VERSION	.\Sources\Chip_start\Header\MKL24Z4.h	69;"	d
MCU_MEM_MAP_VERSION	.\Sources\Chip_start\Header\MKL25Z4.h	73;"	d
MCU_MEM_MAP_VERSION	.\Sources\Chip_start\Header\MKL26Z4.h	73;"	d
MCU_MEM_MAP_VERSION	.\Sources\Chip_start\Header\MKL46Z4.h	66;"	d
MCU_MEM_MAP_VERSION_MINOR	.\Sources\Chip_start\Header\MKL24Z4.h	71;"	d
MCU_MEM_MAP_VERSION_MINOR	.\Sources\Chip_start\Header\MKL25Z4.h	75;"	d
MCU_MEM_MAP_VERSION_MINOR	.\Sources\Chip_start\Header\MKL26Z4.h	75;"	d
MCU_MEM_MAP_VERSION_MINOR	.\Sources\Chip_start\Header\MKL46Z4.h	68;"	d
MCU_MKL24Z4	.\Sources\Chip_start\Header\MKL24Z4.h	57;"	d
MCU_MKL25Z4	.\Sources\Chip_start\Header\MKL25Z4.h	61;"	d
MCU_MKL26Z4	.\Sources\Chip_start\Header\MKL26Z4.h	61;"	d
MCU_MKL46Z4	.\Sources\Chip_start\Header\MKL46Z4.h	54;"	d
MDR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t MDR;                                    \/**< SAI MCLK Divide Register, offset: 0x104 *\/$/;"	m	struct:I2S_MemMap
MDR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t MDR;                                    \/**< SAI MCLK Divide Register, offset: 0x104 *\/$/;"	m	struct:I2S_MemMap
ME	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t ME;                                      \/**< LLWU Module Enable register, offset: 0x4 *\/$/;"	m	struct:LLWU_MemMap
ME	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t ME;                                      \/**< LLWU Module Enable register, offset: 0x4 *\/$/;"	m	struct:LLWU_MemMap
ME	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t ME;                                      \/**< LLWU Module Enable register, offset: 0x4 *\/$/;"	m	struct:LLWU_MemMap
ME	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t ME;                                      \/**< LLWU Module Enable register, offset: 0x4 *\/$/;"	m	struct:LLWU_MemMap
MG	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t MG;                                     \/**< ADC Minus-Side Gain Register, offset: 0x30 *\/$/;"	m	struct:ADC_MemMap
MG	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t MG;                                     \/**< ADC Minus-Side Gain Register, offset: 0x30 *\/$/;"	m	struct:ADC_MemMap
MG	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t MG;                                     \/**< ADC Minus-Side Gain Register, offset: 0x30 *\/$/;"	m	struct:ADC_MemMap
MH	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t MH;                                      \/**< SPI match register high, offset: 0x5 *\/$/;"	m	struct:SPI_MemMap
MH	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t MH;                                      \/**< SPI match register high, offset: 0x5 *\/$/;"	m	struct:SPI_MemMap
ML	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t ML;                                      \/**< SPI match register low, offset: 0x4 *\/$/;"	m	struct:SPI_MemMap
ML	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t ML;                                      \/**< SPI match register low, offset: 0x4 *\/$/;"	m	struct:SPI_MemMap
MMFAR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon102
MMFAR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon120
MMFAR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon152
MMFR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon102
MMFR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon120
MMFR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon152
MOD	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t MOD;                                    \/**< Modulo, offset: 0x8 *\/$/;"	m	struct:TPM_MemMap
MOD	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t MOD;                                    \/**< Modulo, offset: 0x8 *\/$/;"	m	struct:TPM_MemMap
MOD	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t MOD;                                    \/**< Modulo, offset: 0x8 *\/$/;"	m	struct:TPM_MemMap
MOD	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t MOD;                                    \/**< Modulo, offset: 0x8 *\/$/;"	m	struct:TPM_MemMap
MODECTRL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t MODECTRL;                               \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:MTB_MemMap
MODECTRL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t MODECTRL;                               \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:MTB_MemMap
MODECTRL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t MODECTRL;                               \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:MTB_MemMap
MODECTRL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t MODECTRL;                               \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:MTB_MemMap
MOTOR_DIS	.\Sources\Board_driver\interface.h	77;"	d
MOTOR_EN	.\Sources\Board_driver\interface.h	76;"	d
MOTOR_EN_Pin	.\Sources\Board_driver\interface.h	75;"	d
MOTOR_MAX_VOLTAGE	.\Sources\Application\parameter.h	23;"	d
MOTOR_OUT_MAX	.\Sources\Application\parameter.h	21;"	d
MOTOR_OUT_MIN	.\Sources\Application\parameter.h	22;"	d
MOTOR_PWM_Change	.\Sources\Board_driver\interface.h	87;"	d
MOTOR_PWM_Out	.\Sources\Board_driver\interface.h	86;"	d
MOTOR_PWM_Struct	.\Sources\Board_driver\interface.h	/^static  TPM_Struct_TypeDef      MOTOR_PWM_Struct =$/;"	v
MOTOR_Pin_Struct	.\Sources\Board_driver\interface.h	/^static  GPIO_Struct_TypeDef     MOTOR_Pin_Struct =$/;"	v
MPU	.\Sources\Chip_start\CMSIS\core_cm0plus.h	587;"	d
MPU	.\Sources\Chip_start\CMSIS\core_cm3.h	1254;"	d
MPU	.\Sources\Chip_start\CMSIS\core_cm4.h	1393;"	d
MPU	.\Sources\Chip_start\CMSIS\core_sc000.h	607;"	d
MPU	.\Sources\Chip_start\CMSIS\core_sc300.h	1225;"	d
MPU_BASE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	586;"	d
MPU_BASE	.\Sources\Chip_start\CMSIS\core_cm3.h	1253;"	d
MPU_BASE	.\Sources\Chip_start\CMSIS\core_cm4.h	1392;"	d
MPU_BASE	.\Sources\Chip_start\CMSIS\core_sc000.h	606;"	d
MPU_BASE	.\Sources\Chip_start\CMSIS\core_sc300.h	1224;"	d
MPU_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	508;"	d
MPU_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1073;"	d
MPU_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1106;"	d
MPU_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	527;"	d
MPU_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1044;"	d
MPU_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	507;"	d
MPU_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1072;"	d
MPU_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1105;"	d
MPU_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	526;"	d
MPU_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1043;"	d
MPU_CTRL_HFNMIENA_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	505;"	d
MPU_CTRL_HFNMIENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1070;"	d
MPU_CTRL_HFNMIENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1103;"	d
MPU_CTRL_HFNMIENA_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	524;"	d
MPU_CTRL_HFNMIENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1041;"	d
MPU_CTRL_HFNMIENA_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	504;"	d
MPU_CTRL_HFNMIENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1069;"	d
MPU_CTRL_HFNMIENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1102;"	d
MPU_CTRL_HFNMIENA_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	523;"	d
MPU_CTRL_HFNMIENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1040;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	502;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1067;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1100;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	521;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1038;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	501;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1066;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1099;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	520;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1037;"	d
MPU_RASR_AP_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	532;"	d
MPU_RASR_AP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1097;"	d
MPU_RASR_AP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1130;"	d
MPU_RASR_AP_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	551;"	d
MPU_RASR_AP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1068;"	d
MPU_RASR_AP_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	531;"	d
MPU_RASR_AP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1096;"	d
MPU_RASR_AP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1129;"	d
MPU_RASR_AP_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	550;"	d
MPU_RASR_AP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1067;"	d
MPU_RASR_ATTRS_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	526;"	d
MPU_RASR_ATTRS_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1091;"	d
MPU_RASR_ATTRS_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1124;"	d
MPU_RASR_ATTRS_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	545;"	d
MPU_RASR_ATTRS_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1062;"	d
MPU_RASR_ATTRS_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	525;"	d
MPU_RASR_ATTRS_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1090;"	d
MPU_RASR_ATTRS_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1123;"	d
MPU_RASR_ATTRS_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	544;"	d
MPU_RASR_ATTRS_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1061;"	d
MPU_RASR_B_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	544;"	d
MPU_RASR_B_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1109;"	d
MPU_RASR_B_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1142;"	d
MPU_RASR_B_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	563;"	d
MPU_RASR_B_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1080;"	d
MPU_RASR_B_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	543;"	d
MPU_RASR_B_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1108;"	d
MPU_RASR_B_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1141;"	d
MPU_RASR_B_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	562;"	d
MPU_RASR_B_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1079;"	d
MPU_RASR_C_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	541;"	d
MPU_RASR_C_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1106;"	d
MPU_RASR_C_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1139;"	d
MPU_RASR_C_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	560;"	d
MPU_RASR_C_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1077;"	d
MPU_RASR_C_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	540;"	d
MPU_RASR_C_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1105;"	d
MPU_RASR_C_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1138;"	d
MPU_RASR_C_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	559;"	d
MPU_RASR_C_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1076;"	d
MPU_RASR_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	553;"	d
MPU_RASR_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1118;"	d
MPU_RASR_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1151;"	d
MPU_RASR_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	572;"	d
MPU_RASR_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1089;"	d
MPU_RASR_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	552;"	d
MPU_RASR_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1117;"	d
MPU_RASR_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1150;"	d
MPU_RASR_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	571;"	d
MPU_RASR_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1088;"	d
MPU_RASR_SIZE_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	550;"	d
MPU_RASR_SIZE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1115;"	d
MPU_RASR_SIZE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1148;"	d
MPU_RASR_SIZE_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	569;"	d
MPU_RASR_SIZE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1086;"	d
MPU_RASR_SIZE_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	549;"	d
MPU_RASR_SIZE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1114;"	d
MPU_RASR_SIZE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1147;"	d
MPU_RASR_SIZE_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	568;"	d
MPU_RASR_SIZE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1085;"	d
MPU_RASR_SRD_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	547;"	d
MPU_RASR_SRD_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1112;"	d
MPU_RASR_SRD_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1145;"	d
MPU_RASR_SRD_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	566;"	d
MPU_RASR_SRD_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1083;"	d
MPU_RASR_SRD_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	546;"	d
MPU_RASR_SRD_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1111;"	d
MPU_RASR_SRD_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1144;"	d
MPU_RASR_SRD_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	565;"	d
MPU_RASR_SRD_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1082;"	d
MPU_RASR_S_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	538;"	d
MPU_RASR_S_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1103;"	d
MPU_RASR_S_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1136;"	d
MPU_RASR_S_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	557;"	d
MPU_RASR_S_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1074;"	d
MPU_RASR_S_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	537;"	d
MPU_RASR_S_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1102;"	d
MPU_RASR_S_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1135;"	d
MPU_RASR_S_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	556;"	d
MPU_RASR_S_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1073;"	d
MPU_RASR_TEX_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	535;"	d
MPU_RASR_TEX_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1100;"	d
MPU_RASR_TEX_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1133;"	d
MPU_RASR_TEX_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	554;"	d
MPU_RASR_TEX_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1071;"	d
MPU_RASR_TEX_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	534;"	d
MPU_RASR_TEX_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1099;"	d
MPU_RASR_TEX_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1132;"	d
MPU_RASR_TEX_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	553;"	d
MPU_RASR_TEX_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1070;"	d
MPU_RASR_XN_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	529;"	d
MPU_RASR_XN_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1094;"	d
MPU_RASR_XN_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1127;"	d
MPU_RASR_XN_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	548;"	d
MPU_RASR_XN_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1065;"	d
MPU_RASR_XN_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	528;"	d
MPU_RASR_XN_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1093;"	d
MPU_RASR_XN_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1126;"	d
MPU_RASR_XN_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	547;"	d
MPU_RASR_XN_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1064;"	d
MPU_RBAR_ADDR_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	516;"	d
MPU_RBAR_ADDR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1081;"	d
MPU_RBAR_ADDR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1114;"	d
MPU_RBAR_ADDR_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	535;"	d
MPU_RBAR_ADDR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1052;"	d
MPU_RBAR_ADDR_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	515;"	d
MPU_RBAR_ADDR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1080;"	d
MPU_RBAR_ADDR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1113;"	d
MPU_RBAR_ADDR_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	534;"	d
MPU_RBAR_ADDR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1051;"	d
MPU_RBAR_REGION_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	522;"	d
MPU_RBAR_REGION_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1087;"	d
MPU_RBAR_REGION_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1120;"	d
MPU_RBAR_REGION_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	541;"	d
MPU_RBAR_REGION_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1058;"	d
MPU_RBAR_REGION_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	521;"	d
MPU_RBAR_REGION_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1086;"	d
MPU_RBAR_REGION_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1119;"	d
MPU_RBAR_REGION_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	540;"	d
MPU_RBAR_REGION_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1057;"	d
MPU_RBAR_VALID_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	519;"	d
MPU_RBAR_VALID_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1084;"	d
MPU_RBAR_VALID_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1117;"	d
MPU_RBAR_VALID_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	538;"	d
MPU_RBAR_VALID_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1055;"	d
MPU_RBAR_VALID_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	518;"	d
MPU_RBAR_VALID_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1083;"	d
MPU_RBAR_VALID_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1116;"	d
MPU_RBAR_VALID_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	537;"	d
MPU_RBAR_VALID_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1054;"	d
MPU_RNR_REGION_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	512;"	d
MPU_RNR_REGION_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1077;"	d
MPU_RNR_REGION_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1110;"	d
MPU_RNR_REGION_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	531;"	d
MPU_RNR_REGION_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1048;"	d
MPU_RNR_REGION_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	511;"	d
MPU_RNR_REGION_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1076;"	d
MPU_RNR_REGION_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1109;"	d
MPU_RNR_REGION_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	530;"	d
MPU_RNR_REGION_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1047;"	d
MPU_TYPE_DREGION_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	495;"	d
MPU_TYPE_DREGION_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1060;"	d
MPU_TYPE_DREGION_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1093;"	d
MPU_TYPE_DREGION_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	514;"	d
MPU_TYPE_DREGION_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1031;"	d
MPU_TYPE_DREGION_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	494;"	d
MPU_TYPE_DREGION_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1059;"	d
MPU_TYPE_DREGION_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1092;"	d
MPU_TYPE_DREGION_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	513;"	d
MPU_TYPE_DREGION_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1030;"	d
MPU_TYPE_IREGION_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	492;"	d
MPU_TYPE_IREGION_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1057;"	d
MPU_TYPE_IREGION_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1090;"	d
MPU_TYPE_IREGION_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	511;"	d
MPU_TYPE_IREGION_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1028;"	d
MPU_TYPE_IREGION_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	491;"	d
MPU_TYPE_IREGION_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1056;"	d
MPU_TYPE_IREGION_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1089;"	d
MPU_TYPE_IREGION_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	510;"	d
MPU_TYPE_IREGION_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1027;"	d
MPU_TYPE_SEPARATE_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	498;"	d
MPU_TYPE_SEPARATE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1063;"	d
MPU_TYPE_SEPARATE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1096;"	d
MPU_TYPE_SEPARATE_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	517;"	d
MPU_TYPE_SEPARATE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	1034;"	d
MPU_TYPE_SEPARATE_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	497;"	d
MPU_TYPE_SEPARATE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1062;"	d
MPU_TYPE_SEPARATE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1095;"	d
MPU_TYPE_SEPARATE_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	516;"	d
MPU_TYPE_SEPARATE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	1033;"	d
MPU_Type	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    } MPU_Type;$/;"	t	typeref:struct:__anon92
MPU_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } MPU_Type;$/;"	t	typeref:struct:__anon109
MPU_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } MPU_Type;$/;"	t	typeref:struct:__anon127
MPU_Type	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    } MPU_Type;$/;"	t	typeref:struct:__anon142
MPU_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } MPU_Type;$/;"	t	typeref:struct:__anon159
MTBDWT_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	2984;"	d
MTBDWT_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	3189;"	d
MTBDWT_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	3499;"	d
MTBDWT_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	4976;"	d
MTBDWT_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	2986;"	d
MTBDWT_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	3191;"	d
MTBDWT_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	3501;"	d
MTBDWT_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	4978;"	d
MTBDWT_COMP	.\Sources\Chip_start\Header\MKL24Z4.h	3024;"	d
MTBDWT_COMP	.\Sources\Chip_start\Header\MKL25Z4.h	3229;"	d
MTBDWT_COMP	.\Sources\Chip_start\Header\MKL26Z4.h	3539;"	d
MTBDWT_COMP	.\Sources\Chip_start\Header\MKL46Z4.h	5016;"	d
MTBDWT_COMP0	.\Sources\Chip_start\Header\MKL24Z4.h	3001;"	d
MTBDWT_COMP0	.\Sources\Chip_start\Header\MKL25Z4.h	3206;"	d
MTBDWT_COMP0	.\Sources\Chip_start\Header\MKL26Z4.h	3516;"	d
MTBDWT_COMP0	.\Sources\Chip_start\Header\MKL46Z4.h	4993;"	d
MTBDWT_COMP1	.\Sources\Chip_start\Header\MKL24Z4.h	3004;"	d
MTBDWT_COMP1	.\Sources\Chip_start\Header\MKL25Z4.h	3209;"	d
MTBDWT_COMP1	.\Sources\Chip_start\Header\MKL26Z4.h	3519;"	d
MTBDWT_COMP1	.\Sources\Chip_start\Header\MKL46Z4.h	4996;"	d
MTBDWT_COMPID	.\Sources\Chip_start\Header\MKL24Z4.h	3028;"	d
MTBDWT_COMPID	.\Sources\Chip_start\Header\MKL25Z4.h	3233;"	d
MTBDWT_COMPID	.\Sources\Chip_start\Header\MKL26Z4.h	3543;"	d
MTBDWT_COMPID	.\Sources\Chip_start\Header\MKL46Z4.h	5020;"	d
MTBDWT_COMPID0	.\Sources\Chip_start\Header\MKL24Z4.h	3018;"	d
MTBDWT_COMPID0	.\Sources\Chip_start\Header\MKL25Z4.h	3223;"	d
MTBDWT_COMPID0	.\Sources\Chip_start\Header\MKL26Z4.h	3533;"	d
MTBDWT_COMPID0	.\Sources\Chip_start\Header\MKL46Z4.h	5010;"	d
MTBDWT_COMPID1	.\Sources\Chip_start\Header\MKL24Z4.h	3019;"	d
MTBDWT_COMPID1	.\Sources\Chip_start\Header\MKL25Z4.h	3224;"	d
MTBDWT_COMPID1	.\Sources\Chip_start\Header\MKL26Z4.h	3534;"	d
MTBDWT_COMPID1	.\Sources\Chip_start\Header\MKL46Z4.h	5011;"	d
MTBDWT_COMPID2	.\Sources\Chip_start\Header\MKL24Z4.h	3020;"	d
MTBDWT_COMPID2	.\Sources\Chip_start\Header\MKL25Z4.h	3225;"	d
MTBDWT_COMPID2	.\Sources\Chip_start\Header\MKL26Z4.h	3535;"	d
MTBDWT_COMPID2	.\Sources\Chip_start\Header\MKL46Z4.h	5012;"	d
MTBDWT_COMPID3	.\Sources\Chip_start\Header\MKL24Z4.h	3021;"	d
MTBDWT_COMPID3	.\Sources\Chip_start\Header\MKL25Z4.h	3226;"	d
MTBDWT_COMPID3	.\Sources\Chip_start\Header\MKL26Z4.h	3536;"	d
MTBDWT_COMPID3	.\Sources\Chip_start\Header\MKL46Z4.h	5013;"	d
MTBDWT_COMPID_COMPID	.\Sources\Chip_start\Header\MKL24Z4.h	2975;"	d
MTBDWT_COMPID_COMPID	.\Sources\Chip_start\Header\MKL25Z4.h	3180;"	d
MTBDWT_COMPID_COMPID	.\Sources\Chip_start\Header\MKL26Z4.h	3490;"	d
MTBDWT_COMPID_COMPID	.\Sources\Chip_start\Header\MKL46Z4.h	4967;"	d
MTBDWT_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2973;"	d
MTBDWT_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3178;"	d
MTBDWT_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3488;"	d
MTBDWT_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4965;"	d
MTBDWT_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2974;"	d
MTBDWT_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3179;"	d
MTBDWT_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3489;"	d
MTBDWT_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4966;"	d
MTBDWT_COMPID_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2907;"	d
MTBDWT_COMPID_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3112;"	d
MTBDWT_COMPID_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3422;"	d
MTBDWT_COMPID_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4899;"	d
MTBDWT_COMP_COMP	.\Sources\Chip_start\Header\MKL24Z4.h	2933;"	d
MTBDWT_COMP_COMP	.\Sources\Chip_start\Header\MKL25Z4.h	3138;"	d
MTBDWT_COMP_COMP	.\Sources\Chip_start\Header\MKL26Z4.h	3448;"	d
MTBDWT_COMP_COMP	.\Sources\Chip_start\Header\MKL46Z4.h	4925;"	d
MTBDWT_COMP_COMP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2931;"	d
MTBDWT_COMP_COMP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3136;"	d
MTBDWT_COMP_COMP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3446;"	d
MTBDWT_COMP_COMP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4923;"	d
MTBDWT_COMP_COMP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2932;"	d
MTBDWT_COMP_COMP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3137;"	d
MTBDWT_COMP_COMP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3447;"	d
MTBDWT_COMP_COMP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4924;"	d
MTBDWT_COMP_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2900;"	d
MTBDWT_COMP_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3105;"	d
MTBDWT_COMP_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3415;"	d
MTBDWT_COMP_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4892;"	d
MTBDWT_CTRL	.\Sources\Chip_start\Header\MKL24Z4.h	3000;"	d
MTBDWT_CTRL	.\Sources\Chip_start\Header\MKL25Z4.h	3205;"	d
MTBDWT_CTRL	.\Sources\Chip_start\Header\MKL26Z4.h	3515;"	d
MTBDWT_CTRL	.\Sources\Chip_start\Header\MKL46Z4.h	4992;"	d
MTBDWT_CTRL_DWTCFGCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	2926;"	d
MTBDWT_CTRL_DWTCFGCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	3131;"	d
MTBDWT_CTRL_DWTCFGCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	3441;"	d
MTBDWT_CTRL_DWTCFGCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	4918;"	d
MTBDWT_CTRL_DWTCFGCTRL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2924;"	d
MTBDWT_CTRL_DWTCFGCTRL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3129;"	d
MTBDWT_CTRL_DWTCFGCTRL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3439;"	d
MTBDWT_CTRL_DWTCFGCTRL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4916;"	d
MTBDWT_CTRL_DWTCFGCTRL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2925;"	d
MTBDWT_CTRL_DWTCFGCTRL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3130;"	d
MTBDWT_CTRL_DWTCFGCTRL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3440;"	d
MTBDWT_CTRL_DWTCFGCTRL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4917;"	d
MTBDWT_CTRL_NUMCMP	.\Sources\Chip_start\Header\MKL24Z4.h	2929;"	d
MTBDWT_CTRL_NUMCMP	.\Sources\Chip_start\Header\MKL25Z4.h	3134;"	d
MTBDWT_CTRL_NUMCMP	.\Sources\Chip_start\Header\MKL26Z4.h	3444;"	d
MTBDWT_CTRL_NUMCMP	.\Sources\Chip_start\Header\MKL46Z4.h	4921;"	d
MTBDWT_CTRL_NUMCMP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2927;"	d
MTBDWT_CTRL_NUMCMP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3132;"	d
MTBDWT_CTRL_NUMCMP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3442;"	d
MTBDWT_CTRL_NUMCMP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4919;"	d
MTBDWT_CTRL_NUMCMP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2928;"	d
MTBDWT_CTRL_NUMCMP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3133;"	d
MTBDWT_CTRL_NUMCMP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3443;"	d
MTBDWT_CTRL_NUMCMP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4920;"	d
MTBDWT_CTRL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2899;"	d
MTBDWT_CTRL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3104;"	d
MTBDWT_CTRL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3414;"	d
MTBDWT_CTRL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4891;"	d
MTBDWT_DEVICECFG	.\Sources\Chip_start\Header\MKL24Z4.h	3008;"	d
MTBDWT_DEVICECFG	.\Sources\Chip_start\Header\MKL25Z4.h	3213;"	d
MTBDWT_DEVICECFG	.\Sources\Chip_start\Header\MKL26Z4.h	3523;"	d
MTBDWT_DEVICECFG	.\Sources\Chip_start\Header\MKL46Z4.h	5000;"	d
MTBDWT_DEVICECFG_DEVICECFG	.\Sources\Chip_start\Header\MKL24Z4.h	2963;"	d
MTBDWT_DEVICECFG_DEVICECFG	.\Sources\Chip_start\Header\MKL25Z4.h	3168;"	d
MTBDWT_DEVICECFG_DEVICECFG	.\Sources\Chip_start\Header\MKL26Z4.h	3478;"	d
MTBDWT_DEVICECFG_DEVICECFG	.\Sources\Chip_start\Header\MKL46Z4.h	4955;"	d
MTBDWT_DEVICECFG_DEVICECFG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2961;"	d
MTBDWT_DEVICECFG_DEVICECFG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3166;"	d
MTBDWT_DEVICECFG_DEVICECFG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3476;"	d
MTBDWT_DEVICECFG_DEVICECFG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4953;"	d
MTBDWT_DEVICECFG_DEVICECFG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2962;"	d
MTBDWT_DEVICECFG_DEVICECFG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3167;"	d
MTBDWT_DEVICECFG_DEVICECFG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3477;"	d
MTBDWT_DEVICECFG_DEVICECFG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4954;"	d
MTBDWT_DEVICECFG_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2904;"	d
MTBDWT_DEVICECFG_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3109;"	d
MTBDWT_DEVICECFG_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3419;"	d
MTBDWT_DEVICECFG_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4896;"	d
MTBDWT_DEVICETYPID	.\Sources\Chip_start\Header\MKL24Z4.h	3009;"	d
MTBDWT_DEVICETYPID	.\Sources\Chip_start\Header\MKL25Z4.h	3214;"	d
MTBDWT_DEVICETYPID	.\Sources\Chip_start\Header\MKL26Z4.h	3524;"	d
MTBDWT_DEVICETYPID	.\Sources\Chip_start\Header\MKL46Z4.h	5001;"	d
MTBDWT_DEVICETYPID_DEVICETYPID	.\Sources\Chip_start\Header\MKL24Z4.h	2967;"	d
MTBDWT_DEVICETYPID_DEVICETYPID	.\Sources\Chip_start\Header\MKL25Z4.h	3172;"	d
MTBDWT_DEVICETYPID_DEVICETYPID	.\Sources\Chip_start\Header\MKL26Z4.h	3482;"	d
MTBDWT_DEVICETYPID_DEVICETYPID	.\Sources\Chip_start\Header\MKL46Z4.h	4959;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2965;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3170;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3480;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4957;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2966;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3171;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3481;"	d
MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4958;"	d
MTBDWT_DEVICETYPID_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2905;"	d
MTBDWT_DEVICETYPID_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3110;"	d
MTBDWT_DEVICETYPID_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3420;"	d
MTBDWT_DEVICETYPID_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4897;"	d
MTBDWT_FCT	.\Sources\Chip_start\Header\MKL24Z4.h	3026;"	d
MTBDWT_FCT	.\Sources\Chip_start\Header\MKL25Z4.h	3231;"	d
MTBDWT_FCT	.\Sources\Chip_start\Header\MKL26Z4.h	3541;"	d
MTBDWT_FCT	.\Sources\Chip_start\Header\MKL46Z4.h	5018;"	d
MTBDWT_FCT0	.\Sources\Chip_start\Header\MKL24Z4.h	3003;"	d
MTBDWT_FCT0	.\Sources\Chip_start\Header\MKL25Z4.h	3208;"	d
MTBDWT_FCT0	.\Sources\Chip_start\Header\MKL26Z4.h	3518;"	d
MTBDWT_FCT0	.\Sources\Chip_start\Header\MKL46Z4.h	4995;"	d
MTBDWT_FCT1	.\Sources\Chip_start\Header\MKL24Z4.h	3006;"	d
MTBDWT_FCT1	.\Sources\Chip_start\Header\MKL25Z4.h	3211;"	d
MTBDWT_FCT1	.\Sources\Chip_start\Header\MKL26Z4.h	3521;"	d
MTBDWT_FCT1	.\Sources\Chip_start\Header\MKL46Z4.h	4998;"	d
MTBDWT_FCT_DATAVADDR0	.\Sources\Chip_start\Header\MKL24Z4.h	2949;"	d
MTBDWT_FCT_DATAVADDR0	.\Sources\Chip_start\Header\MKL25Z4.h	3154;"	d
MTBDWT_FCT_DATAVADDR0	.\Sources\Chip_start\Header\MKL26Z4.h	3464;"	d
MTBDWT_FCT_DATAVADDR0	.\Sources\Chip_start\Header\MKL46Z4.h	4941;"	d
MTBDWT_FCT_DATAVADDR0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2947;"	d
MTBDWT_FCT_DATAVADDR0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3152;"	d
MTBDWT_FCT_DATAVADDR0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3462;"	d
MTBDWT_FCT_DATAVADDR0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4939;"	d
MTBDWT_FCT_DATAVADDR0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2948;"	d
MTBDWT_FCT_DATAVADDR0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3153;"	d
MTBDWT_FCT_DATAVADDR0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3463;"	d
MTBDWT_FCT_DATAVADDR0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4940;"	d
MTBDWT_FCT_DATAVMATCH_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2942;"	d
MTBDWT_FCT_DATAVMATCH_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3147;"	d
MTBDWT_FCT_DATAVMATCH_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3457;"	d
MTBDWT_FCT_DATAVMATCH_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4934;"	d
MTBDWT_FCT_DATAVMATCH_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2943;"	d
MTBDWT_FCT_DATAVMATCH_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3148;"	d
MTBDWT_FCT_DATAVMATCH_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3458;"	d
MTBDWT_FCT_DATAVMATCH_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4935;"	d
MTBDWT_FCT_DATAVSIZE	.\Sources\Chip_start\Header\MKL24Z4.h	2946;"	d
MTBDWT_FCT_DATAVSIZE	.\Sources\Chip_start\Header\MKL25Z4.h	3151;"	d
MTBDWT_FCT_DATAVSIZE	.\Sources\Chip_start\Header\MKL26Z4.h	3461;"	d
MTBDWT_FCT_DATAVSIZE	.\Sources\Chip_start\Header\MKL46Z4.h	4938;"	d
MTBDWT_FCT_DATAVSIZE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2944;"	d
MTBDWT_FCT_DATAVSIZE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3149;"	d
MTBDWT_FCT_DATAVSIZE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3459;"	d
MTBDWT_FCT_DATAVSIZE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4936;"	d
MTBDWT_FCT_DATAVSIZE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2945;"	d
MTBDWT_FCT_DATAVSIZE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3150;"	d
MTBDWT_FCT_DATAVSIZE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3460;"	d
MTBDWT_FCT_DATAVSIZE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4937;"	d
MTBDWT_FCT_FUNCTION	.\Sources\Chip_start\Header\MKL24Z4.h	2941;"	d
MTBDWT_FCT_FUNCTION	.\Sources\Chip_start\Header\MKL25Z4.h	3146;"	d
MTBDWT_FCT_FUNCTION	.\Sources\Chip_start\Header\MKL26Z4.h	3456;"	d
MTBDWT_FCT_FUNCTION	.\Sources\Chip_start\Header\MKL46Z4.h	4933;"	d
MTBDWT_FCT_FUNCTION_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2939;"	d
MTBDWT_FCT_FUNCTION_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3144;"	d
MTBDWT_FCT_FUNCTION_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3454;"	d
MTBDWT_FCT_FUNCTION_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4931;"	d
MTBDWT_FCT_FUNCTION_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2940;"	d
MTBDWT_FCT_FUNCTION_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3145;"	d
MTBDWT_FCT_FUNCTION_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3455;"	d
MTBDWT_FCT_FUNCTION_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4932;"	d
MTBDWT_FCT_MATCHED_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2950;"	d
MTBDWT_FCT_MATCHED_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3155;"	d
MTBDWT_FCT_MATCHED_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3465;"	d
MTBDWT_FCT_MATCHED_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4942;"	d
MTBDWT_FCT_MATCHED_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2951;"	d
MTBDWT_FCT_MATCHED_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3156;"	d
MTBDWT_FCT_MATCHED_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3466;"	d
MTBDWT_FCT_MATCHED_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4943;"	d
MTBDWT_FCT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2902;"	d
MTBDWT_FCT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3107;"	d
MTBDWT_FCT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3417;"	d
MTBDWT_FCT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4894;"	d
MTBDWT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3025;"	d
MTBDWT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3230;"	d
MTBDWT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3540;"	d
MTBDWT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5017;"	d
MTBDWT_MASK0	.\Sources\Chip_start\Header\MKL24Z4.h	3002;"	d
MTBDWT_MASK0	.\Sources\Chip_start\Header\MKL25Z4.h	3207;"	d
MTBDWT_MASK0	.\Sources\Chip_start\Header\MKL26Z4.h	3517;"	d
MTBDWT_MASK0	.\Sources\Chip_start\Header\MKL46Z4.h	4994;"	d
MTBDWT_MASK1	.\Sources\Chip_start\Header\MKL24Z4.h	3005;"	d
MTBDWT_MASK1	.\Sources\Chip_start\Header\MKL25Z4.h	3210;"	d
MTBDWT_MASK1	.\Sources\Chip_start\Header\MKL26Z4.h	3520;"	d
MTBDWT_MASK1	.\Sources\Chip_start\Header\MKL46Z4.h	4997;"	d
MTBDWT_MASK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2937;"	d
MTBDWT_MASK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3142;"	d
MTBDWT_MASK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3452;"	d
MTBDWT_MASK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4929;"	d
MTBDWT_MASK_MASK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2935;"	d
MTBDWT_MASK_MASK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3140;"	d
MTBDWT_MASK_MASK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3450;"	d
MTBDWT_MASK_MASK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4927;"	d
MTBDWT_MASK_MASK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2936;"	d
MTBDWT_MASK_MASK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3141;"	d
MTBDWT_MASK_MASK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3451;"	d
MTBDWT_MASK_MASK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4928;"	d
MTBDWT_MASK_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2901;"	d
MTBDWT_MASK_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3106;"	d
MTBDWT_MASK_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3416;"	d
MTBDWT_MASK_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4893;"	d
MTBDWT_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct MTBDWT_MemMap$/;"	s
MTBDWT_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct MTBDWT_MemMap$/;"	s
MTBDWT_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct MTBDWT_MemMap$/;"	s
MTBDWT_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct MTBDWT_MemMap$/;"	s
MTBDWT_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *MTBDWT_MemMapPtr;$/;"	t
MTBDWT_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *MTBDWT_MemMapPtr;$/;"	t
MTBDWT_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *MTBDWT_MemMapPtr;$/;"	t
MTBDWT_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *MTBDWT_MemMapPtr;$/;"	t
MTBDWT_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	3027;"	d
MTBDWT_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	3232;"	d
MTBDWT_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	3542;"	d
MTBDWT_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	5019;"	d
MTBDWT_PERIPHID0	.\Sources\Chip_start\Header\MKL24Z4.h	3014;"	d
MTBDWT_PERIPHID0	.\Sources\Chip_start\Header\MKL25Z4.h	3219;"	d
MTBDWT_PERIPHID0	.\Sources\Chip_start\Header\MKL26Z4.h	3529;"	d
MTBDWT_PERIPHID0	.\Sources\Chip_start\Header\MKL46Z4.h	5006;"	d
MTBDWT_PERIPHID1	.\Sources\Chip_start\Header\MKL24Z4.h	3015;"	d
MTBDWT_PERIPHID1	.\Sources\Chip_start\Header\MKL25Z4.h	3220;"	d
MTBDWT_PERIPHID1	.\Sources\Chip_start\Header\MKL26Z4.h	3530;"	d
MTBDWT_PERIPHID1	.\Sources\Chip_start\Header\MKL46Z4.h	5007;"	d
MTBDWT_PERIPHID2	.\Sources\Chip_start\Header\MKL24Z4.h	3016;"	d
MTBDWT_PERIPHID2	.\Sources\Chip_start\Header\MKL25Z4.h	3221;"	d
MTBDWT_PERIPHID2	.\Sources\Chip_start\Header\MKL26Z4.h	3531;"	d
MTBDWT_PERIPHID2	.\Sources\Chip_start\Header\MKL46Z4.h	5008;"	d
MTBDWT_PERIPHID3	.\Sources\Chip_start\Header\MKL24Z4.h	3017;"	d
MTBDWT_PERIPHID3	.\Sources\Chip_start\Header\MKL25Z4.h	3222;"	d
MTBDWT_PERIPHID3	.\Sources\Chip_start\Header\MKL26Z4.h	3532;"	d
MTBDWT_PERIPHID3	.\Sources\Chip_start\Header\MKL46Z4.h	5009;"	d
MTBDWT_PERIPHID4	.\Sources\Chip_start\Header\MKL24Z4.h	3010;"	d
MTBDWT_PERIPHID4	.\Sources\Chip_start\Header\MKL25Z4.h	3215;"	d
MTBDWT_PERIPHID4	.\Sources\Chip_start\Header\MKL26Z4.h	3525;"	d
MTBDWT_PERIPHID4	.\Sources\Chip_start\Header\MKL46Z4.h	5002;"	d
MTBDWT_PERIPHID5	.\Sources\Chip_start\Header\MKL24Z4.h	3011;"	d
MTBDWT_PERIPHID5	.\Sources\Chip_start\Header\MKL25Z4.h	3216;"	d
MTBDWT_PERIPHID5	.\Sources\Chip_start\Header\MKL26Z4.h	3526;"	d
MTBDWT_PERIPHID5	.\Sources\Chip_start\Header\MKL46Z4.h	5003;"	d
MTBDWT_PERIPHID6	.\Sources\Chip_start\Header\MKL24Z4.h	3012;"	d
MTBDWT_PERIPHID6	.\Sources\Chip_start\Header\MKL25Z4.h	3217;"	d
MTBDWT_PERIPHID6	.\Sources\Chip_start\Header\MKL26Z4.h	3527;"	d
MTBDWT_PERIPHID6	.\Sources\Chip_start\Header\MKL46Z4.h	5004;"	d
MTBDWT_PERIPHID7	.\Sources\Chip_start\Header\MKL24Z4.h	3013;"	d
MTBDWT_PERIPHID7	.\Sources\Chip_start\Header\MKL25Z4.h	3218;"	d
MTBDWT_PERIPHID7	.\Sources\Chip_start\Header\MKL26Z4.h	3528;"	d
MTBDWT_PERIPHID7	.\Sources\Chip_start\Header\MKL46Z4.h	5005;"	d
MTBDWT_PERIPHID_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	2971;"	d
MTBDWT_PERIPHID_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	3176;"	d
MTBDWT_PERIPHID_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	3486;"	d
MTBDWT_PERIPHID_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	4963;"	d
MTBDWT_PERIPHID_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2969;"	d
MTBDWT_PERIPHID_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3174;"	d
MTBDWT_PERIPHID_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3484;"	d
MTBDWT_PERIPHID_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4961;"	d
MTBDWT_PERIPHID_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2970;"	d
MTBDWT_PERIPHID_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3175;"	d
MTBDWT_PERIPHID_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3485;"	d
MTBDWT_PERIPHID_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4962;"	d
MTBDWT_PERIPHID_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2906;"	d
MTBDWT_PERIPHID_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3111;"	d
MTBDWT_PERIPHID_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3421;"	d
MTBDWT_PERIPHID_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4898;"	d
MTBDWT_TBCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	3007;"	d
MTBDWT_TBCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	3212;"	d
MTBDWT_TBCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	3522;"	d
MTBDWT_TBCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	4999;"	d
MTBDWT_TBCTRL_ACOMP0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2953;"	d
MTBDWT_TBCTRL_ACOMP0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3158;"	d
MTBDWT_TBCTRL_ACOMP0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3468;"	d
MTBDWT_TBCTRL_ACOMP0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4945;"	d
MTBDWT_TBCTRL_ACOMP0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2954;"	d
MTBDWT_TBCTRL_ACOMP0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3159;"	d
MTBDWT_TBCTRL_ACOMP0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3469;"	d
MTBDWT_TBCTRL_ACOMP0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4946;"	d
MTBDWT_TBCTRL_ACOMP1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2955;"	d
MTBDWT_TBCTRL_ACOMP1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3160;"	d
MTBDWT_TBCTRL_ACOMP1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3470;"	d
MTBDWT_TBCTRL_ACOMP1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4947;"	d
MTBDWT_TBCTRL_ACOMP1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2956;"	d
MTBDWT_TBCTRL_ACOMP1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3161;"	d
MTBDWT_TBCTRL_ACOMP1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3471;"	d
MTBDWT_TBCTRL_ACOMP1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4948;"	d
MTBDWT_TBCTRL_NUMCOMP	.\Sources\Chip_start\Header\MKL24Z4.h	2959;"	d
MTBDWT_TBCTRL_NUMCOMP	.\Sources\Chip_start\Header\MKL25Z4.h	3164;"	d
MTBDWT_TBCTRL_NUMCOMP	.\Sources\Chip_start\Header\MKL26Z4.h	3474;"	d
MTBDWT_TBCTRL_NUMCOMP	.\Sources\Chip_start\Header\MKL46Z4.h	4951;"	d
MTBDWT_TBCTRL_NUMCOMP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2957;"	d
MTBDWT_TBCTRL_NUMCOMP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3162;"	d
MTBDWT_TBCTRL_NUMCOMP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3472;"	d
MTBDWT_TBCTRL_NUMCOMP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4949;"	d
MTBDWT_TBCTRL_NUMCOMP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2958;"	d
MTBDWT_TBCTRL_NUMCOMP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3163;"	d
MTBDWT_TBCTRL_NUMCOMP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3473;"	d
MTBDWT_TBCTRL_NUMCOMP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4950;"	d
MTBDWT_TBCTRL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2903;"	d
MTBDWT_TBCTRL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3108;"	d
MTBDWT_TBCTRL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3418;"	d
MTBDWT_TBCTRL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4895;"	d
MTB_AUTHSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	2827;"	d
MTB_AUTHSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	3032;"	d
MTB_AUTHSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	3342;"	d
MTB_AUTHSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	4819;"	d
MTB_AUTHSTAT_BIT0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2766;"	d
MTB_AUTHSTAT_BIT0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2971;"	d
MTB_AUTHSTAT_BIT0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3281;"	d
MTB_AUTHSTAT_BIT0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4758;"	d
MTB_AUTHSTAT_BIT0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2767;"	d
MTB_AUTHSTAT_BIT0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2972;"	d
MTB_AUTHSTAT_BIT0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3282;"	d
MTB_AUTHSTAT_BIT0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4759;"	d
MTB_AUTHSTAT_BIT1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2768;"	d
MTB_AUTHSTAT_BIT1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2973;"	d
MTB_AUTHSTAT_BIT1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3283;"	d
MTB_AUTHSTAT_BIT1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4760;"	d
MTB_AUTHSTAT_BIT1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2769;"	d
MTB_AUTHSTAT_BIT1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2974;"	d
MTB_AUTHSTAT_BIT1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3284;"	d
MTB_AUTHSTAT_BIT1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4761;"	d
MTB_AUTHSTAT_BIT2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2770;"	d
MTB_AUTHSTAT_BIT2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2975;"	d
MTB_AUTHSTAT_BIT2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3285;"	d
MTB_AUTHSTAT_BIT2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4762;"	d
MTB_AUTHSTAT_BIT2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2771;"	d
MTB_AUTHSTAT_BIT2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2976;"	d
MTB_AUTHSTAT_BIT2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3286;"	d
MTB_AUTHSTAT_BIT2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4763;"	d
MTB_AUTHSTAT_BIT3_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2772;"	d
MTB_AUTHSTAT_BIT3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2977;"	d
MTB_AUTHSTAT_BIT3_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3287;"	d
MTB_AUTHSTAT_BIT3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4764;"	d
MTB_AUTHSTAT_BIT3_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2773;"	d
MTB_AUTHSTAT_BIT3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2978;"	d
MTB_AUTHSTAT_BIT3_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3288;"	d
MTB_AUTHSTAT_BIT3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4765;"	d
MTB_AUTHSTAT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2690;"	d
MTB_AUTHSTAT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2895;"	d
MTB_AUTHSTAT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3205;"	d
MTB_AUTHSTAT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4682;"	d
MTB_BASE	.\Sources\Chip_start\Header\MKL24Z4.h	2821;"	d
MTB_BASE	.\Sources\Chip_start\Header\MKL25Z4.h	3026;"	d
MTB_BASE	.\Sources\Chip_start\Header\MKL26Z4.h	3336;"	d
MTB_BASE	.\Sources\Chip_start\Header\MKL46Z4.h	4813;"	d
MTB_BASE_BASEADDR	.\Sources\Chip_start\Header\MKL24Z4.h	2744;"	d
MTB_BASE_BASEADDR	.\Sources\Chip_start\Header\MKL25Z4.h	2949;"	d
MTB_BASE_BASEADDR	.\Sources\Chip_start\Header\MKL26Z4.h	3259;"	d
MTB_BASE_BASEADDR	.\Sources\Chip_start\Header\MKL46Z4.h	4736;"	d
MTB_BASE_BASEADDR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2742;"	d
MTB_BASE_BASEADDR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2947;"	d
MTB_BASE_BASEADDR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3257;"	d
MTB_BASE_BASEADDR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4734;"	d
MTB_BASE_BASEADDR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2743;"	d
MTB_BASE_BASEADDR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2948;"	d
MTB_BASE_BASEADDR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3258;"	d
MTB_BASE_BASEADDR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4735;"	d
MTB_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	2802;"	d
MTB_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	3007;"	d
MTB_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	3317;"	d
MTB_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	4794;"	d
MTB_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	2804;"	d
MTB_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	3009;"	d
MTB_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	3319;"	d
MTB_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	4796;"	d
MTB_BASE_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2684;"	d
MTB_BASE_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2889;"	d
MTB_BASE_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3199;"	d
MTB_BASE_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4676;"	d
MTB_COMPID	.\Sources\Chip_start\Header\MKL24Z4.h	2846;"	d
MTB_COMPID	.\Sources\Chip_start\Header\MKL25Z4.h	3051;"	d
MTB_COMPID	.\Sources\Chip_start\Header\MKL26Z4.h	3361;"	d
MTB_COMPID	.\Sources\Chip_start\Header\MKL46Z4.h	4838;"	d
MTB_COMPID0	.\Sources\Chip_start\Header\MKL24Z4.h	2839;"	d
MTB_COMPID0	.\Sources\Chip_start\Header\MKL25Z4.h	3044;"	d
MTB_COMPID0	.\Sources\Chip_start\Header\MKL26Z4.h	3354;"	d
MTB_COMPID0	.\Sources\Chip_start\Header\MKL46Z4.h	4831;"	d
MTB_COMPID1	.\Sources\Chip_start\Header\MKL24Z4.h	2840;"	d
MTB_COMPID1	.\Sources\Chip_start\Header\MKL25Z4.h	3045;"	d
MTB_COMPID1	.\Sources\Chip_start\Header\MKL26Z4.h	3355;"	d
MTB_COMPID1	.\Sources\Chip_start\Header\MKL46Z4.h	4832;"	d
MTB_COMPID2	.\Sources\Chip_start\Header\MKL24Z4.h	2841;"	d
MTB_COMPID2	.\Sources\Chip_start\Header\MKL25Z4.h	3046;"	d
MTB_COMPID2	.\Sources\Chip_start\Header\MKL26Z4.h	3356;"	d
MTB_COMPID2	.\Sources\Chip_start\Header\MKL46Z4.h	4833;"	d
MTB_COMPID3	.\Sources\Chip_start\Header\MKL24Z4.h	2842;"	d
MTB_COMPID3	.\Sources\Chip_start\Header\MKL25Z4.h	3047;"	d
MTB_COMPID3	.\Sources\Chip_start\Header\MKL26Z4.h	3357;"	d
MTB_COMPID3	.\Sources\Chip_start\Header\MKL46Z4.h	4834;"	d
MTB_COMPID_COMPID	.\Sources\Chip_start\Header\MKL24Z4.h	2793;"	d
MTB_COMPID_COMPID	.\Sources\Chip_start\Header\MKL25Z4.h	2998;"	d
MTB_COMPID_COMPID	.\Sources\Chip_start\Header\MKL26Z4.h	3308;"	d
MTB_COMPID_COMPID	.\Sources\Chip_start\Header\MKL46Z4.h	4785;"	d
MTB_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2791;"	d
MTB_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2996;"	d
MTB_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3306;"	d
MTB_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4783;"	d
MTB_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2792;"	d
MTB_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2997;"	d
MTB_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3307;"	d
MTB_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4784;"	d
MTB_COMPID_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2695;"	d
MTB_COMPID_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2900;"	d
MTB_COMPID_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3210;"	d
MTB_COMPID_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4687;"	d
MTB_DEVICEARCH	.\Sources\Chip_start\Header\MKL24Z4.h	2828;"	d
MTB_DEVICEARCH	.\Sources\Chip_start\Header\MKL25Z4.h	3033;"	d
MTB_DEVICEARCH	.\Sources\Chip_start\Header\MKL26Z4.h	3343;"	d
MTB_DEVICEARCH	.\Sources\Chip_start\Header\MKL46Z4.h	4820;"	d
MTB_DEVICEARCH_DEVICEARCH	.\Sources\Chip_start\Header\MKL24Z4.h	2777;"	d
MTB_DEVICEARCH_DEVICEARCH	.\Sources\Chip_start\Header\MKL25Z4.h	2982;"	d
MTB_DEVICEARCH_DEVICEARCH	.\Sources\Chip_start\Header\MKL26Z4.h	3292;"	d
MTB_DEVICEARCH_DEVICEARCH	.\Sources\Chip_start\Header\MKL46Z4.h	4769;"	d
MTB_DEVICEARCH_DEVICEARCH_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2775;"	d
MTB_DEVICEARCH_DEVICEARCH_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2980;"	d
MTB_DEVICEARCH_DEVICEARCH_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3290;"	d
MTB_DEVICEARCH_DEVICEARCH_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4767;"	d
MTB_DEVICEARCH_DEVICEARCH_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2776;"	d
MTB_DEVICEARCH_DEVICEARCH_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2981;"	d
MTB_DEVICEARCH_DEVICEARCH_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3291;"	d
MTB_DEVICEARCH_DEVICEARCH_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4768;"	d
MTB_DEVICEARCH_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2691;"	d
MTB_DEVICEARCH_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2896;"	d
MTB_DEVICEARCH_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3206;"	d
MTB_DEVICEARCH_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4683;"	d
MTB_DEVICECFG	.\Sources\Chip_start\Header\MKL24Z4.h	2829;"	d
MTB_DEVICECFG	.\Sources\Chip_start\Header\MKL25Z4.h	3034;"	d
MTB_DEVICECFG	.\Sources\Chip_start\Header\MKL26Z4.h	3344;"	d
MTB_DEVICECFG	.\Sources\Chip_start\Header\MKL46Z4.h	4821;"	d
MTB_DEVICECFG_DEVICECFG	.\Sources\Chip_start\Header\MKL24Z4.h	2781;"	d
MTB_DEVICECFG_DEVICECFG	.\Sources\Chip_start\Header\MKL25Z4.h	2986;"	d
MTB_DEVICECFG_DEVICECFG	.\Sources\Chip_start\Header\MKL26Z4.h	3296;"	d
MTB_DEVICECFG_DEVICECFG	.\Sources\Chip_start\Header\MKL46Z4.h	4773;"	d
MTB_DEVICECFG_DEVICECFG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2779;"	d
MTB_DEVICECFG_DEVICECFG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2984;"	d
MTB_DEVICECFG_DEVICECFG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3294;"	d
MTB_DEVICECFG_DEVICECFG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4771;"	d
MTB_DEVICECFG_DEVICECFG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2780;"	d
MTB_DEVICECFG_DEVICECFG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2985;"	d
MTB_DEVICECFG_DEVICECFG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3295;"	d
MTB_DEVICECFG_DEVICECFG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4772;"	d
MTB_DEVICECFG_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2692;"	d
MTB_DEVICECFG_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2897;"	d
MTB_DEVICECFG_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3207;"	d
MTB_DEVICECFG_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4684;"	d
MTB_DEVICETYPID	.\Sources\Chip_start\Header\MKL24Z4.h	2830;"	d
MTB_DEVICETYPID	.\Sources\Chip_start\Header\MKL25Z4.h	3035;"	d
MTB_DEVICETYPID	.\Sources\Chip_start\Header\MKL26Z4.h	3345;"	d
MTB_DEVICETYPID	.\Sources\Chip_start\Header\MKL46Z4.h	4822;"	d
MTB_DEVICETYPID_DEVICETYPID	.\Sources\Chip_start\Header\MKL24Z4.h	2785;"	d
MTB_DEVICETYPID_DEVICETYPID	.\Sources\Chip_start\Header\MKL25Z4.h	2990;"	d
MTB_DEVICETYPID_DEVICETYPID	.\Sources\Chip_start\Header\MKL26Z4.h	3300;"	d
MTB_DEVICETYPID_DEVICETYPID	.\Sources\Chip_start\Header\MKL46Z4.h	4777;"	d
MTB_DEVICETYPID_DEVICETYPID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2783;"	d
MTB_DEVICETYPID_DEVICETYPID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2988;"	d
MTB_DEVICETYPID_DEVICETYPID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3298;"	d
MTB_DEVICETYPID_DEVICETYPID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4775;"	d
MTB_DEVICETYPID_DEVICETYPID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2784;"	d
MTB_DEVICETYPID_DEVICETYPID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2989;"	d
MTB_DEVICETYPID_DEVICETYPID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3299;"	d
MTB_DEVICETYPID_DEVICETYPID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4776;"	d
MTB_DEVICETYPID_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2693;"	d
MTB_DEVICETYPID_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2898;"	d
MTB_DEVICETYPID_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3208;"	d
MTB_DEVICETYPID_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4685;"	d
MTB_FLOW	.\Sources\Chip_start\Header\MKL24Z4.h	2820;"	d
MTB_FLOW	.\Sources\Chip_start\Header\MKL25Z4.h	3025;"	d
MTB_FLOW	.\Sources\Chip_start\Header\MKL26Z4.h	3335;"	d
MTB_FLOW	.\Sources\Chip_start\Header\MKL46Z4.h	4812;"	d
MTB_FLOW_AUTOHALT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2736;"	d
MTB_FLOW_AUTOHALT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2941;"	d
MTB_FLOW_AUTOHALT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3251;"	d
MTB_FLOW_AUTOHALT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4728;"	d
MTB_FLOW_AUTOHALT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2737;"	d
MTB_FLOW_AUTOHALT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2942;"	d
MTB_FLOW_AUTOHALT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3252;"	d
MTB_FLOW_AUTOHALT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4729;"	d
MTB_FLOW_AUTOSTOP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2734;"	d
MTB_FLOW_AUTOSTOP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2939;"	d
MTB_FLOW_AUTOSTOP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3249;"	d
MTB_FLOW_AUTOSTOP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4726;"	d
MTB_FLOW_AUTOSTOP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2735;"	d
MTB_FLOW_AUTOSTOP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2940;"	d
MTB_FLOW_AUTOSTOP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3250;"	d
MTB_FLOW_AUTOSTOP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4727;"	d
MTB_FLOW_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2683;"	d
MTB_FLOW_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2888;"	d
MTB_FLOW_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3198;"	d
MTB_FLOW_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4675;"	d
MTB_FLOW_WATERMARK	.\Sources\Chip_start\Header\MKL24Z4.h	2740;"	d
MTB_FLOW_WATERMARK	.\Sources\Chip_start\Header\MKL25Z4.h	2945;"	d
MTB_FLOW_WATERMARK	.\Sources\Chip_start\Header\MKL26Z4.h	3255;"	d
MTB_FLOW_WATERMARK	.\Sources\Chip_start\Header\MKL46Z4.h	4732;"	d
MTB_FLOW_WATERMARK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2738;"	d
MTB_FLOW_WATERMARK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2943;"	d
MTB_FLOW_WATERMARK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3253;"	d
MTB_FLOW_WATERMARK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4730;"	d
MTB_FLOW_WATERMARK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2739;"	d
MTB_FLOW_WATERMARK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2944;"	d
MTB_FLOW_WATERMARK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3254;"	d
MTB_FLOW_WATERMARK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4731;"	d
MTB_LOCKACCESS	.\Sources\Chip_start\Header\MKL24Z4.h	2825;"	d
MTB_LOCKACCESS	.\Sources\Chip_start\Header\MKL25Z4.h	3030;"	d
MTB_LOCKACCESS	.\Sources\Chip_start\Header\MKL26Z4.h	3340;"	d
MTB_LOCKACCESS	.\Sources\Chip_start\Header\MKL46Z4.h	4817;"	d
MTB_LOCKACCESS_LOCKACCESS	.\Sources\Chip_start\Header\MKL24Z4.h	2760;"	d
MTB_LOCKACCESS_LOCKACCESS	.\Sources\Chip_start\Header\MKL25Z4.h	2965;"	d
MTB_LOCKACCESS_LOCKACCESS	.\Sources\Chip_start\Header\MKL26Z4.h	3275;"	d
MTB_LOCKACCESS_LOCKACCESS	.\Sources\Chip_start\Header\MKL46Z4.h	4752;"	d
MTB_LOCKACCESS_LOCKACCESS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2758;"	d
MTB_LOCKACCESS_LOCKACCESS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2963;"	d
MTB_LOCKACCESS_LOCKACCESS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3273;"	d
MTB_LOCKACCESS_LOCKACCESS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4750;"	d
MTB_LOCKACCESS_LOCKACCESS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2759;"	d
MTB_LOCKACCESS_LOCKACCESS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2964;"	d
MTB_LOCKACCESS_LOCKACCESS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3274;"	d
MTB_LOCKACCESS_LOCKACCESS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4751;"	d
MTB_LOCKACCESS_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2688;"	d
MTB_LOCKACCESS_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2893;"	d
MTB_LOCKACCESS_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3203;"	d
MTB_LOCKACCESS_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4680;"	d
MTB_LOCKSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	2826;"	d
MTB_LOCKSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	3031;"	d
MTB_LOCKSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	3341;"	d
MTB_LOCKSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	4818;"	d
MTB_LOCKSTAT_LOCKSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	2764;"	d
MTB_LOCKSTAT_LOCKSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	2969;"	d
MTB_LOCKSTAT_LOCKSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	3279;"	d
MTB_LOCKSTAT_LOCKSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	4756;"	d
MTB_LOCKSTAT_LOCKSTAT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2762;"	d
MTB_LOCKSTAT_LOCKSTAT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2967;"	d
MTB_LOCKSTAT_LOCKSTAT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3277;"	d
MTB_LOCKSTAT_LOCKSTAT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4754;"	d
MTB_LOCKSTAT_LOCKSTAT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2763;"	d
MTB_LOCKSTAT_LOCKSTAT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2968;"	d
MTB_LOCKSTAT_LOCKSTAT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3278;"	d
MTB_LOCKSTAT_LOCKSTAT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4755;"	d
MTB_LOCKSTAT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2689;"	d
MTB_LOCKSTAT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2894;"	d
MTB_LOCKSTAT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3204;"	d
MTB_LOCKSTAT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4681;"	d
MTB_MASTER	.\Sources\Chip_start\Header\MKL24Z4.h	2819;"	d
MTB_MASTER	.\Sources\Chip_start\Header\MKL25Z4.h	3024;"	d
MTB_MASTER	.\Sources\Chip_start\Header\MKL26Z4.h	3334;"	d
MTB_MASTER	.\Sources\Chip_start\Header\MKL46Z4.h	4811;"	d
MTB_MASTER_EN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2731;"	d
MTB_MASTER_EN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2936;"	d
MTB_MASTER_EN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3246;"	d
MTB_MASTER_EN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4723;"	d
MTB_MASTER_EN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2732;"	d
MTB_MASTER_EN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2937;"	d
MTB_MASTER_EN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3247;"	d
MTB_MASTER_EN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4724;"	d
MTB_MASTER_HALTREQ_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2729;"	d
MTB_MASTER_HALTREQ_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2934;"	d
MTB_MASTER_HALTREQ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3244;"	d
MTB_MASTER_HALTREQ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4721;"	d
MTB_MASTER_HALTREQ_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2730;"	d
MTB_MASTER_HALTREQ_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2935;"	d
MTB_MASTER_HALTREQ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3245;"	d
MTB_MASTER_HALTREQ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4722;"	d
MTB_MASTER_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2720;"	d
MTB_MASTER_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2925;"	d
MTB_MASTER_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3235;"	d
MTB_MASTER_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4712;"	d
MTB_MASTER_MASK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2718;"	d
MTB_MASTER_MASK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2923;"	d
MTB_MASTER_MASK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3233;"	d
MTB_MASTER_MASK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4710;"	d
MTB_MASTER_MASK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2719;"	d
MTB_MASTER_MASK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2924;"	d
MTB_MASTER_MASK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3234;"	d
MTB_MASTER_MASK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4711;"	d
MTB_MASTER_RAMPRIV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2727;"	d
MTB_MASTER_RAMPRIV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2932;"	d
MTB_MASTER_RAMPRIV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3242;"	d
MTB_MASTER_RAMPRIV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4719;"	d
MTB_MASTER_RAMPRIV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2728;"	d
MTB_MASTER_RAMPRIV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2933;"	d
MTB_MASTER_RAMPRIV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3243;"	d
MTB_MASTER_RAMPRIV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4720;"	d
MTB_MASTER_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2682;"	d
MTB_MASTER_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2887;"	d
MTB_MASTER_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3197;"	d
MTB_MASTER_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4674;"	d
MTB_MASTER_SFRWPRIV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2725;"	d
MTB_MASTER_SFRWPRIV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2930;"	d
MTB_MASTER_SFRWPRIV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3240;"	d
MTB_MASTER_SFRWPRIV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4717;"	d
MTB_MASTER_SFRWPRIV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2726;"	d
MTB_MASTER_SFRWPRIV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2931;"	d
MTB_MASTER_SFRWPRIV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3241;"	d
MTB_MASTER_SFRWPRIV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4718;"	d
MTB_MASTER_TSTARTEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2721;"	d
MTB_MASTER_TSTARTEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2926;"	d
MTB_MASTER_TSTARTEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3236;"	d
MTB_MASTER_TSTARTEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4713;"	d
MTB_MASTER_TSTARTEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2722;"	d
MTB_MASTER_TSTARTEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2927;"	d
MTB_MASTER_TSTARTEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3237;"	d
MTB_MASTER_TSTARTEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4714;"	d
MTB_MASTER_TSTOPEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2723;"	d
MTB_MASTER_TSTOPEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2928;"	d
MTB_MASTER_TSTOPEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3238;"	d
MTB_MASTER_TSTOPEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4715;"	d
MTB_MASTER_TSTOPEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2724;"	d
MTB_MASTER_TSTOPEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2929;"	d
MTB_MASTER_TSTOPEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3239;"	d
MTB_MASTER_TSTOPEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4716;"	d
MTB_MODECTRL	.\Sources\Chip_start\Header\MKL24Z4.h	2822;"	d
MTB_MODECTRL	.\Sources\Chip_start\Header\MKL25Z4.h	3027;"	d
MTB_MODECTRL	.\Sources\Chip_start\Header\MKL26Z4.h	3337;"	d
MTB_MODECTRL	.\Sources\Chip_start\Header\MKL46Z4.h	4814;"	d
MTB_MODECTRL_MODECTRL	.\Sources\Chip_start\Header\MKL24Z4.h	2748;"	d
MTB_MODECTRL_MODECTRL	.\Sources\Chip_start\Header\MKL25Z4.h	2953;"	d
MTB_MODECTRL_MODECTRL	.\Sources\Chip_start\Header\MKL26Z4.h	3263;"	d
MTB_MODECTRL_MODECTRL	.\Sources\Chip_start\Header\MKL46Z4.h	4740;"	d
MTB_MODECTRL_MODECTRL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2746;"	d
MTB_MODECTRL_MODECTRL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2951;"	d
MTB_MODECTRL_MODECTRL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3261;"	d
MTB_MODECTRL_MODECTRL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4738;"	d
MTB_MODECTRL_MODECTRL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2747;"	d
MTB_MODECTRL_MODECTRL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2952;"	d
MTB_MODECTRL_MODECTRL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3262;"	d
MTB_MODECTRL_MODECTRL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4739;"	d
MTB_MODECTRL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2685;"	d
MTB_MODECTRL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2890;"	d
MTB_MODECTRL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3200;"	d
MTB_MODECTRL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4677;"	d
MTB_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct MTB_MemMap$/;"	s
MTB_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct MTB_MemMap$/;"	s
MTB_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct MTB_MemMap$/;"	s
MTB_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct MTB_MemMap$/;"	s
MTB_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *MTB_MemMapPtr;$/;"	t
MTB_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *MTB_MemMapPtr;$/;"	t
MTB_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *MTB_MemMapPtr;$/;"	t
MTB_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *MTB_MemMapPtr;$/;"	t
MTB_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	2845;"	d
MTB_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	3050;"	d
MTB_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	3360;"	d
MTB_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	4837;"	d
MTB_PERIPHID0	.\Sources\Chip_start\Header\MKL24Z4.h	2835;"	d
MTB_PERIPHID0	.\Sources\Chip_start\Header\MKL25Z4.h	3040;"	d
MTB_PERIPHID0	.\Sources\Chip_start\Header\MKL26Z4.h	3350;"	d
MTB_PERIPHID0	.\Sources\Chip_start\Header\MKL46Z4.h	4827;"	d
MTB_PERIPHID1	.\Sources\Chip_start\Header\MKL24Z4.h	2836;"	d
MTB_PERIPHID1	.\Sources\Chip_start\Header\MKL25Z4.h	3041;"	d
MTB_PERIPHID1	.\Sources\Chip_start\Header\MKL26Z4.h	3351;"	d
MTB_PERIPHID1	.\Sources\Chip_start\Header\MKL46Z4.h	4828;"	d
MTB_PERIPHID2	.\Sources\Chip_start\Header\MKL24Z4.h	2837;"	d
MTB_PERIPHID2	.\Sources\Chip_start\Header\MKL25Z4.h	3042;"	d
MTB_PERIPHID2	.\Sources\Chip_start\Header\MKL26Z4.h	3352;"	d
MTB_PERIPHID2	.\Sources\Chip_start\Header\MKL46Z4.h	4829;"	d
MTB_PERIPHID3	.\Sources\Chip_start\Header\MKL24Z4.h	2838;"	d
MTB_PERIPHID3	.\Sources\Chip_start\Header\MKL25Z4.h	3043;"	d
MTB_PERIPHID3	.\Sources\Chip_start\Header\MKL26Z4.h	3353;"	d
MTB_PERIPHID3	.\Sources\Chip_start\Header\MKL46Z4.h	4830;"	d
MTB_PERIPHID4	.\Sources\Chip_start\Header\MKL24Z4.h	2831;"	d
MTB_PERIPHID4	.\Sources\Chip_start\Header\MKL25Z4.h	3036;"	d
MTB_PERIPHID4	.\Sources\Chip_start\Header\MKL26Z4.h	3346;"	d
MTB_PERIPHID4	.\Sources\Chip_start\Header\MKL46Z4.h	4823;"	d
MTB_PERIPHID5	.\Sources\Chip_start\Header\MKL24Z4.h	2832;"	d
MTB_PERIPHID5	.\Sources\Chip_start\Header\MKL25Z4.h	3037;"	d
MTB_PERIPHID5	.\Sources\Chip_start\Header\MKL26Z4.h	3347;"	d
MTB_PERIPHID5	.\Sources\Chip_start\Header\MKL46Z4.h	4824;"	d
MTB_PERIPHID6	.\Sources\Chip_start\Header\MKL24Z4.h	2833;"	d
MTB_PERIPHID6	.\Sources\Chip_start\Header\MKL25Z4.h	3038;"	d
MTB_PERIPHID6	.\Sources\Chip_start\Header\MKL26Z4.h	3348;"	d
MTB_PERIPHID6	.\Sources\Chip_start\Header\MKL46Z4.h	4825;"	d
MTB_PERIPHID7	.\Sources\Chip_start\Header\MKL24Z4.h	2834;"	d
MTB_PERIPHID7	.\Sources\Chip_start\Header\MKL25Z4.h	3039;"	d
MTB_PERIPHID7	.\Sources\Chip_start\Header\MKL26Z4.h	3349;"	d
MTB_PERIPHID7	.\Sources\Chip_start\Header\MKL46Z4.h	4826;"	d
MTB_PERIPHID_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	2789;"	d
MTB_PERIPHID_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	2994;"	d
MTB_PERIPHID_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	3304;"	d
MTB_PERIPHID_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	4781;"	d
MTB_PERIPHID_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2787;"	d
MTB_PERIPHID_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2992;"	d
MTB_PERIPHID_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3302;"	d
MTB_PERIPHID_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4779;"	d
MTB_PERIPHID_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2788;"	d
MTB_PERIPHID_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2993;"	d
MTB_PERIPHID_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3303;"	d
MTB_PERIPHID_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4780;"	d
MTB_PERIPHID_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2694;"	d
MTB_PERIPHID_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2899;"	d
MTB_PERIPHID_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3209;"	d
MTB_PERIPHID_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4686;"	d
MTB_POSITION	.\Sources\Chip_start\Header\MKL24Z4.h	2818;"	d
MTB_POSITION	.\Sources\Chip_start\Header\MKL25Z4.h	3023;"	d
MTB_POSITION	.\Sources\Chip_start\Header\MKL26Z4.h	3333;"	d
MTB_POSITION	.\Sources\Chip_start\Header\MKL46Z4.h	4810;"	d
MTB_POSITION_POINTER	.\Sources\Chip_start\Header\MKL24Z4.h	2716;"	d
MTB_POSITION_POINTER	.\Sources\Chip_start\Header\MKL25Z4.h	2921;"	d
MTB_POSITION_POINTER	.\Sources\Chip_start\Header\MKL26Z4.h	3231;"	d
MTB_POSITION_POINTER	.\Sources\Chip_start\Header\MKL46Z4.h	4708;"	d
MTB_POSITION_POINTER_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2714;"	d
MTB_POSITION_POINTER_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2919;"	d
MTB_POSITION_POINTER_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3229;"	d
MTB_POSITION_POINTER_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4706;"	d
MTB_POSITION_POINTER_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2715;"	d
MTB_POSITION_POINTER_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2920;"	d
MTB_POSITION_POINTER_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3230;"	d
MTB_POSITION_POINTER_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4707;"	d
MTB_POSITION_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2681;"	d
MTB_POSITION_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2886;"	d
MTB_POSITION_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3196;"	d
MTB_POSITION_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4673;"	d
MTB_POSITION_WRAP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2712;"	d
MTB_POSITION_WRAP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2917;"	d
MTB_POSITION_WRAP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3227;"	d
MTB_POSITION_WRAP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4704;"	d
MTB_POSITION_WRAP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2713;"	d
MTB_POSITION_WRAP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2918;"	d
MTB_POSITION_WRAP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3228;"	d
MTB_POSITION_WRAP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4705;"	d
MTB_TAGCLEAR	.\Sources\Chip_start\Header\MKL24Z4.h	2824;"	d
MTB_TAGCLEAR	.\Sources\Chip_start\Header\MKL25Z4.h	3029;"	d
MTB_TAGCLEAR	.\Sources\Chip_start\Header\MKL26Z4.h	3339;"	d
MTB_TAGCLEAR	.\Sources\Chip_start\Header\MKL46Z4.h	4816;"	d
MTB_TAGCLEAR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2687;"	d
MTB_TAGCLEAR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2892;"	d
MTB_TAGCLEAR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3202;"	d
MTB_TAGCLEAR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4679;"	d
MTB_TAGCLEAR_TAGCLEAR	.\Sources\Chip_start\Header\MKL24Z4.h	2756;"	d
MTB_TAGCLEAR_TAGCLEAR	.\Sources\Chip_start\Header\MKL25Z4.h	2961;"	d
MTB_TAGCLEAR_TAGCLEAR	.\Sources\Chip_start\Header\MKL26Z4.h	3271;"	d
MTB_TAGCLEAR_TAGCLEAR	.\Sources\Chip_start\Header\MKL46Z4.h	4748;"	d
MTB_TAGCLEAR_TAGCLEAR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2754;"	d
MTB_TAGCLEAR_TAGCLEAR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2959;"	d
MTB_TAGCLEAR_TAGCLEAR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3269;"	d
MTB_TAGCLEAR_TAGCLEAR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4746;"	d
MTB_TAGCLEAR_TAGCLEAR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2755;"	d
MTB_TAGCLEAR_TAGCLEAR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2960;"	d
MTB_TAGCLEAR_TAGCLEAR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3270;"	d
MTB_TAGCLEAR_TAGCLEAR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4747;"	d
MTB_TAGSET	.\Sources\Chip_start\Header\MKL24Z4.h	2823;"	d
MTB_TAGSET	.\Sources\Chip_start\Header\MKL25Z4.h	3028;"	d
MTB_TAGSET	.\Sources\Chip_start\Header\MKL26Z4.h	3338;"	d
MTB_TAGSET	.\Sources\Chip_start\Header\MKL46Z4.h	4815;"	d
MTB_TAGSET_REG	.\Sources\Chip_start\Header\MKL24Z4.h	2686;"	d
MTB_TAGSET_REG	.\Sources\Chip_start\Header\MKL25Z4.h	2891;"	d
MTB_TAGSET_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3201;"	d
MTB_TAGSET_REG	.\Sources\Chip_start\Header\MKL46Z4.h	4678;"	d
MTB_TAGSET_TAGSET	.\Sources\Chip_start\Header\MKL24Z4.h	2752;"	d
MTB_TAGSET_TAGSET	.\Sources\Chip_start\Header\MKL25Z4.h	2957;"	d
MTB_TAGSET_TAGSET	.\Sources\Chip_start\Header\MKL26Z4.h	3267;"	d
MTB_TAGSET_TAGSET	.\Sources\Chip_start\Header\MKL46Z4.h	4744;"	d
MTB_TAGSET_TAGSET_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	2750;"	d
MTB_TAGSET_TAGSET_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	2955;"	d
MTB_TAGSET_TAGSET_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3265;"	d
MTB_TAGSET_TAGSET_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	4742;"	d
MTB_TAGSET_TAGSET_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	2751;"	d
MTB_TAGSET_TAGSET_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	2956;"	d
MTB_TAGSET_TAGSET_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3266;"	d
MTB_TAGSET_TAGSET_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	4743;"	d
MUXCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t MUXCR;                                   \/**< MUX Control Register, offset: 0x5 *\/$/;"	m	struct:CMP_MemMap
MUXCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t MUXCR;                                   \/**< MUX Control Register, offset: 0x5 *\/$/;"	m	struct:CMP_MemMap
MUXCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t MUXCR;                                   \/**< MUX Control Register, offset: 0x5 *\/$/;"	m	struct:CMP_MemMap
MUXCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t MUXCR;                                   \/**< MUX Control Register, offset: 0x5 *\/$/;"	m	struct:CMP_MemMap
MVFR0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon128
MVFR1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon128
M_CLK	.\Sources\Application\Init\init.h	8;"	d
Mode_bit	.\Sources\Chip_driver\ADC\adc.h	/^    ADC_Mbit_TypeDef        Mode_bit;       \/\/$/;"	m	struct:_ADC_Struct_
Motor_Out	.\Sources\Application\Control\control.c	/^void Motor_Out(void)$/;"	f
N	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon43
N	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon44
N	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon45
N	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon70::__anon71
N	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon74::__anon75
N	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon81::__anon82
N	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon85::__anon86
N	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon93::__anon94
N	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon97::__anon98
N	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon111::__anon112
N	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon115::__anon116
N	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon130::__anon131
N	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon134::__anon135
N	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon143::__anon144
N	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t N: 1;                       \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon147::__anon148
NRF_CE	.\Sources\Board_driver\interface.h	142;"	d
NRF_CSN	.\Sources\Board_driver\interface.h	141;"	d
NRF_IRQ	.\Sources\Board_driver\interface.h	137;"	d
NRF_MISO	.\Sources\Board_driver\interface.h	138;"	d
NRF_MOSI	.\Sources\Board_driver\interface.h	139;"	d
NRF_SCK	.\Sources\Board_driver\interface.h	140;"	d
NVIC	.\Sources\Chip_start\CMSIS\core_cm0.h	476;"	d
NVIC	.\Sources\Chip_start\CMSIS\core_cm0plus.h	583;"	d
NVIC	.\Sources\Chip_start\CMSIS\core_cm3.h	1246;"	d
NVIC	.\Sources\Chip_start\CMSIS\core_cm4.h	1385;"	d
NVIC	.\Sources\Chip_start\CMSIS\core_sc000.h	603;"	d
NVIC	.\Sources\Chip_start\CMSIS\core_sc300.h	1217;"	d
NVIC_BASE	.\Sources\Chip_start\CMSIS\core_cm0.h	471;"	d
NVIC_BASE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	578;"	d
NVIC_BASE	.\Sources\Chip_start\CMSIS\core_cm3.h	1240;"	d
NVIC_BASE	.\Sources\Chip_start\CMSIS\core_cm4.h	1379;"	d
NVIC_BASE	.\Sources\Chip_start\CMSIS\core_sc000.h	597;"	d
NVIC_BASE	.\Sources\Chip_start\CMSIS\core_sc300.h	1211;"	d
NVIC_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	3404;"	d
NVIC_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	3609;"	d
NVIC_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	3919;"	d
NVIC_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	5396;"	d
NVIC_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	3406;"	d
NVIC_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	3611;"	d
NVIC_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	3921;"	d
NVIC_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	5398;"	d
NVIC_ClearPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)$/;"	f
NVIC_DecodePriority	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)$/;"	f
NVIC_DecodePriority	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)$/;"	f
NVIC_DisableIRQ	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_EncodePriority	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_EncodePriority	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetActive	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetActive	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_GetPriorityGrouping	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_GetPriorityGrouping	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_ICER	.\Sources\Chip_start\Header\MKL24Z4.h	3421;"	d
NVIC_ICER	.\Sources\Chip_start\Header\MKL25Z4.h	3626;"	d
NVIC_ICER	.\Sources\Chip_start\Header\MKL26Z4.h	3936;"	d
NVIC_ICER	.\Sources\Chip_start\Header\MKL46Z4.h	5413;"	d
NVIC_ICER_CLRENA	.\Sources\Chip_start\Header\MKL24Z4.h	3290;"	d
NVIC_ICER_CLRENA	.\Sources\Chip_start\Header\MKL25Z4.h	3495;"	d
NVIC_ICER_CLRENA	.\Sources\Chip_start\Header\MKL26Z4.h	3805;"	d
NVIC_ICER_CLRENA	.\Sources\Chip_start\Header\MKL46Z4.h	5282;"	d
NVIC_ICER_CLRENA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3288;"	d
NVIC_ICER_CLRENA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3493;"	d
NVIC_ICER_CLRENA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3803;"	d
NVIC_ICER_CLRENA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5280;"	d
NVIC_ICER_CLRENA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3289;"	d
NVIC_ICER_CLRENA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3494;"	d
NVIC_ICER_CLRENA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3804;"	d
NVIC_ICER_CLRENA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5281;"	d
NVIC_ICER_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3264;"	d
NVIC_ICER_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3469;"	d
NVIC_ICER_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3779;"	d
NVIC_ICER_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5256;"	d
NVIC_ICPR	.\Sources\Chip_start\Header\MKL24Z4.h	3423;"	d
NVIC_ICPR	.\Sources\Chip_start\Header\MKL25Z4.h	3628;"	d
NVIC_ICPR	.\Sources\Chip_start\Header\MKL26Z4.h	3938;"	d
NVIC_ICPR	.\Sources\Chip_start\Header\MKL46Z4.h	5415;"	d
NVIC_ICPR_CLRPEND	.\Sources\Chip_start\Header\MKL24Z4.h	3298;"	d
NVIC_ICPR_CLRPEND	.\Sources\Chip_start\Header\MKL25Z4.h	3503;"	d
NVIC_ICPR_CLRPEND	.\Sources\Chip_start\Header\MKL26Z4.h	3813;"	d
NVIC_ICPR_CLRPEND	.\Sources\Chip_start\Header\MKL46Z4.h	5290;"	d
NVIC_ICPR_CLRPEND_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3296;"	d
NVIC_ICPR_CLRPEND_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3501;"	d
NVIC_ICPR_CLRPEND_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3811;"	d
NVIC_ICPR_CLRPEND_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5288;"	d
NVIC_ICPR_CLRPEND_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3297;"	d
NVIC_ICPR_CLRPEND_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3502;"	d
NVIC_ICPR_CLRPEND_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3812;"	d
NVIC_ICPR_CLRPEND_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5289;"	d
NVIC_ICPR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3266;"	d
NVIC_ICPR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3471;"	d
NVIC_ICPR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3781;"	d
NVIC_ICPR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5258;"	d
NVIC_IP	.\Sources\Chip_start\Header\MKL24Z4.h	3434;"	d
NVIC_IP	.\Sources\Chip_start\Header\MKL25Z4.h	3639;"	d
NVIC_IP	.\Sources\Chip_start\Header\MKL26Z4.h	3949;"	d
NVIC_IP	.\Sources\Chip_start\Header\MKL46Z4.h	5426;"	d
NVIC_IPR0	.\Sources\Chip_start\Header\MKL24Z4.h	3424;"	d
NVIC_IPR0	.\Sources\Chip_start\Header\MKL25Z4.h	3629;"	d
NVIC_IPR0	.\Sources\Chip_start\Header\MKL26Z4.h	3939;"	d
NVIC_IPR0	.\Sources\Chip_start\Header\MKL46Z4.h	5416;"	d
NVIC_IPR1	.\Sources\Chip_start\Header\MKL24Z4.h	3425;"	d
NVIC_IPR1	.\Sources\Chip_start\Header\MKL25Z4.h	3630;"	d
NVIC_IPR1	.\Sources\Chip_start\Header\MKL26Z4.h	3940;"	d
NVIC_IPR1	.\Sources\Chip_start\Header\MKL46Z4.h	5417;"	d
NVIC_IPR2	.\Sources\Chip_start\Header\MKL24Z4.h	3426;"	d
NVIC_IPR2	.\Sources\Chip_start\Header\MKL25Z4.h	3631;"	d
NVIC_IPR2	.\Sources\Chip_start\Header\MKL26Z4.h	3941;"	d
NVIC_IPR2	.\Sources\Chip_start\Header\MKL46Z4.h	5418;"	d
NVIC_IPR3	.\Sources\Chip_start\Header\MKL24Z4.h	3427;"	d
NVIC_IPR3	.\Sources\Chip_start\Header\MKL25Z4.h	3632;"	d
NVIC_IPR3	.\Sources\Chip_start\Header\MKL26Z4.h	3942;"	d
NVIC_IPR3	.\Sources\Chip_start\Header\MKL46Z4.h	5419;"	d
NVIC_IPR4	.\Sources\Chip_start\Header\MKL24Z4.h	3428;"	d
NVIC_IPR4	.\Sources\Chip_start\Header\MKL25Z4.h	3633;"	d
NVIC_IPR4	.\Sources\Chip_start\Header\MKL26Z4.h	3943;"	d
NVIC_IPR4	.\Sources\Chip_start\Header\MKL46Z4.h	5420;"	d
NVIC_IPR5	.\Sources\Chip_start\Header\MKL24Z4.h	3429;"	d
NVIC_IPR5	.\Sources\Chip_start\Header\MKL25Z4.h	3634;"	d
NVIC_IPR5	.\Sources\Chip_start\Header\MKL26Z4.h	3944;"	d
NVIC_IPR5	.\Sources\Chip_start\Header\MKL46Z4.h	5421;"	d
NVIC_IPR6	.\Sources\Chip_start\Header\MKL24Z4.h	3430;"	d
NVIC_IPR6	.\Sources\Chip_start\Header\MKL25Z4.h	3635;"	d
NVIC_IPR6	.\Sources\Chip_start\Header\MKL26Z4.h	3945;"	d
NVIC_IPR6	.\Sources\Chip_start\Header\MKL46Z4.h	5422;"	d
NVIC_IPR7	.\Sources\Chip_start\Header\MKL24Z4.h	3431;"	d
NVIC_IPR7	.\Sources\Chip_start\Header\MKL25Z4.h	3636;"	d
NVIC_IPR7	.\Sources\Chip_start\Header\MKL26Z4.h	3946;"	d
NVIC_IPR7	.\Sources\Chip_start\Header\MKL46Z4.h	5423;"	d
NVIC_IP_PRI_0	.\Sources\Chip_start\Header\MKL24Z4.h	3302;"	d
NVIC_IP_PRI_0	.\Sources\Chip_start\Header\MKL25Z4.h	3507;"	d
NVIC_IP_PRI_0	.\Sources\Chip_start\Header\MKL26Z4.h	3817;"	d
NVIC_IP_PRI_0	.\Sources\Chip_start\Header\MKL46Z4.h	5294;"	d
NVIC_IP_PRI_0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3300;"	d
NVIC_IP_PRI_0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3505;"	d
NVIC_IP_PRI_0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3815;"	d
NVIC_IP_PRI_0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5292;"	d
NVIC_IP_PRI_0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3301;"	d
NVIC_IP_PRI_0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3506;"	d
NVIC_IP_PRI_0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3816;"	d
NVIC_IP_PRI_0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5293;"	d
NVIC_IP_PRI_1	.\Sources\Chip_start\Header\MKL24Z4.h	3335;"	d
NVIC_IP_PRI_1	.\Sources\Chip_start\Header\MKL25Z4.h	3540;"	d
NVIC_IP_PRI_1	.\Sources\Chip_start\Header\MKL26Z4.h	3850;"	d
NVIC_IP_PRI_1	.\Sources\Chip_start\Header\MKL46Z4.h	5327;"	d
NVIC_IP_PRI_10	.\Sources\Chip_start\Header\MKL24Z4.h	3371;"	d
NVIC_IP_PRI_10	.\Sources\Chip_start\Header\MKL25Z4.h	3576;"	d
NVIC_IP_PRI_10	.\Sources\Chip_start\Header\MKL26Z4.h	3886;"	d
NVIC_IP_PRI_10	.\Sources\Chip_start\Header\MKL46Z4.h	5363;"	d
NVIC_IP_PRI_10_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3369;"	d
NVIC_IP_PRI_10_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3574;"	d
NVIC_IP_PRI_10_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3884;"	d
NVIC_IP_PRI_10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5361;"	d
NVIC_IP_PRI_10_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3370;"	d
NVIC_IP_PRI_10_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3575;"	d
NVIC_IP_PRI_10_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3885;"	d
NVIC_IP_PRI_10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5362;"	d
NVIC_IP_PRI_11	.\Sources\Chip_start\Header\MKL24Z4.h	3392;"	d
NVIC_IP_PRI_11	.\Sources\Chip_start\Header\MKL25Z4.h	3597;"	d
NVIC_IP_PRI_11	.\Sources\Chip_start\Header\MKL26Z4.h	3907;"	d
NVIC_IP_PRI_11	.\Sources\Chip_start\Header\MKL46Z4.h	5384;"	d
NVIC_IP_PRI_11_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3390;"	d
NVIC_IP_PRI_11_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3595;"	d
NVIC_IP_PRI_11_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3905;"	d
NVIC_IP_PRI_11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5382;"	d
NVIC_IP_PRI_11_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3391;"	d
NVIC_IP_PRI_11_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3596;"	d
NVIC_IP_PRI_11_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3906;"	d
NVIC_IP_PRI_11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5383;"	d
NVIC_IP_PRI_12	.\Sources\Chip_start\Header\MKL24Z4.h	3320;"	d
NVIC_IP_PRI_12	.\Sources\Chip_start\Header\MKL25Z4.h	3525;"	d
NVIC_IP_PRI_12	.\Sources\Chip_start\Header\MKL26Z4.h	3835;"	d
NVIC_IP_PRI_12	.\Sources\Chip_start\Header\MKL46Z4.h	5312;"	d
NVIC_IP_PRI_12_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3318;"	d
NVIC_IP_PRI_12_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3523;"	d
NVIC_IP_PRI_12_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3833;"	d
NVIC_IP_PRI_12_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5310;"	d
NVIC_IP_PRI_12_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3319;"	d
NVIC_IP_PRI_12_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3524;"	d
NVIC_IP_PRI_12_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3834;"	d
NVIC_IP_PRI_12_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5311;"	d
NVIC_IP_PRI_13	.\Sources\Chip_start\Header\MKL24Z4.h	3326;"	d
NVIC_IP_PRI_13	.\Sources\Chip_start\Header\MKL25Z4.h	3531;"	d
NVIC_IP_PRI_13	.\Sources\Chip_start\Header\MKL26Z4.h	3841;"	d
NVIC_IP_PRI_13	.\Sources\Chip_start\Header\MKL46Z4.h	5318;"	d
NVIC_IP_PRI_13_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3324;"	d
NVIC_IP_PRI_13_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3529;"	d
NVIC_IP_PRI_13_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3839;"	d
NVIC_IP_PRI_13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5316;"	d
NVIC_IP_PRI_13_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3325;"	d
NVIC_IP_PRI_13_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3530;"	d
NVIC_IP_PRI_13_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3840;"	d
NVIC_IP_PRI_13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5317;"	d
NVIC_IP_PRI_14	.\Sources\Chip_start\Header\MKL24Z4.h	3359;"	d
NVIC_IP_PRI_14	.\Sources\Chip_start\Header\MKL25Z4.h	3564;"	d
NVIC_IP_PRI_14	.\Sources\Chip_start\Header\MKL26Z4.h	3874;"	d
NVIC_IP_PRI_14	.\Sources\Chip_start\Header\MKL46Z4.h	5351;"	d
NVIC_IP_PRI_14_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3357;"	d
NVIC_IP_PRI_14_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3562;"	d
NVIC_IP_PRI_14_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3872;"	d
NVIC_IP_PRI_14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5349;"	d
NVIC_IP_PRI_14_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3358;"	d
NVIC_IP_PRI_14_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3563;"	d
NVIC_IP_PRI_14_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3873;"	d
NVIC_IP_PRI_14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5350;"	d
NVIC_IP_PRI_15	.\Sources\Chip_start\Header\MKL24Z4.h	3389;"	d
NVIC_IP_PRI_15	.\Sources\Chip_start\Header\MKL25Z4.h	3594;"	d
NVIC_IP_PRI_15	.\Sources\Chip_start\Header\MKL26Z4.h	3904;"	d
NVIC_IP_PRI_15	.\Sources\Chip_start\Header\MKL46Z4.h	5381;"	d
NVIC_IP_PRI_15_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3387;"	d
NVIC_IP_PRI_15_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3592;"	d
NVIC_IP_PRI_15_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3902;"	d
NVIC_IP_PRI_15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5379;"	d
NVIC_IP_PRI_15_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3388;"	d
NVIC_IP_PRI_15_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3593;"	d
NVIC_IP_PRI_15_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3903;"	d
NVIC_IP_PRI_15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5380;"	d
NVIC_IP_PRI_16	.\Sources\Chip_start\Header\MKL24Z4.h	3317;"	d
NVIC_IP_PRI_16	.\Sources\Chip_start\Header\MKL25Z4.h	3522;"	d
NVIC_IP_PRI_16	.\Sources\Chip_start\Header\MKL26Z4.h	3832;"	d
NVIC_IP_PRI_16	.\Sources\Chip_start\Header\MKL46Z4.h	5309;"	d
NVIC_IP_PRI_16_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3315;"	d
NVIC_IP_PRI_16_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3520;"	d
NVIC_IP_PRI_16_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3830;"	d
NVIC_IP_PRI_16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5307;"	d
NVIC_IP_PRI_16_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3316;"	d
NVIC_IP_PRI_16_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3521;"	d
NVIC_IP_PRI_16_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3831;"	d
NVIC_IP_PRI_16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5308;"	d
NVIC_IP_PRI_17	.\Sources\Chip_start\Header\MKL24Z4.h	3341;"	d
NVIC_IP_PRI_17	.\Sources\Chip_start\Header\MKL25Z4.h	3546;"	d
NVIC_IP_PRI_17	.\Sources\Chip_start\Header\MKL26Z4.h	3856;"	d
NVIC_IP_PRI_17	.\Sources\Chip_start\Header\MKL46Z4.h	5333;"	d
NVIC_IP_PRI_17_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3339;"	d
NVIC_IP_PRI_17_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3544;"	d
NVIC_IP_PRI_17_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3854;"	d
NVIC_IP_PRI_17_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5331;"	d
NVIC_IP_PRI_17_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3340;"	d
NVIC_IP_PRI_17_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3545;"	d
NVIC_IP_PRI_17_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3855;"	d
NVIC_IP_PRI_17_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5332;"	d
NVIC_IP_PRI_18	.\Sources\Chip_start\Header\MKL24Z4.h	3356;"	d
NVIC_IP_PRI_18	.\Sources\Chip_start\Header\MKL25Z4.h	3561;"	d
NVIC_IP_PRI_18	.\Sources\Chip_start\Header\MKL26Z4.h	3871;"	d
NVIC_IP_PRI_18	.\Sources\Chip_start\Header\MKL46Z4.h	5348;"	d
NVIC_IP_PRI_18_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3354;"	d
NVIC_IP_PRI_18_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3559;"	d
NVIC_IP_PRI_18_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3869;"	d
NVIC_IP_PRI_18_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5346;"	d
NVIC_IP_PRI_18_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3355;"	d
NVIC_IP_PRI_18_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3560;"	d
NVIC_IP_PRI_18_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3870;"	d
NVIC_IP_PRI_18_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5347;"	d
NVIC_IP_PRI_19	.\Sources\Chip_start\Header\MKL24Z4.h	3386;"	d
NVIC_IP_PRI_19	.\Sources\Chip_start\Header\MKL25Z4.h	3591;"	d
NVIC_IP_PRI_19	.\Sources\Chip_start\Header\MKL26Z4.h	3901;"	d
NVIC_IP_PRI_19	.\Sources\Chip_start\Header\MKL46Z4.h	5378;"	d
NVIC_IP_PRI_19_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3384;"	d
NVIC_IP_PRI_19_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3589;"	d
NVIC_IP_PRI_19_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3899;"	d
NVIC_IP_PRI_19_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5376;"	d
NVIC_IP_PRI_19_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3385;"	d
NVIC_IP_PRI_19_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3590;"	d
NVIC_IP_PRI_19_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3900;"	d
NVIC_IP_PRI_19_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5377;"	d
NVIC_IP_PRI_1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3333;"	d
NVIC_IP_PRI_1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3538;"	d
NVIC_IP_PRI_1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3848;"	d
NVIC_IP_PRI_1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5325;"	d
NVIC_IP_PRI_1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3334;"	d
NVIC_IP_PRI_1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3539;"	d
NVIC_IP_PRI_1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3849;"	d
NVIC_IP_PRI_1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5326;"	d
NVIC_IP_PRI_2	.\Sources\Chip_start\Header\MKL24Z4.h	3350;"	d
NVIC_IP_PRI_2	.\Sources\Chip_start\Header\MKL25Z4.h	3555;"	d
NVIC_IP_PRI_2	.\Sources\Chip_start\Header\MKL26Z4.h	3865;"	d
NVIC_IP_PRI_2	.\Sources\Chip_start\Header\MKL46Z4.h	5342;"	d
NVIC_IP_PRI_20	.\Sources\Chip_start\Header\MKL24Z4.h	3311;"	d
NVIC_IP_PRI_20	.\Sources\Chip_start\Header\MKL25Z4.h	3516;"	d
NVIC_IP_PRI_20	.\Sources\Chip_start\Header\MKL26Z4.h	3826;"	d
NVIC_IP_PRI_20	.\Sources\Chip_start\Header\MKL46Z4.h	5303;"	d
NVIC_IP_PRI_20_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3309;"	d
NVIC_IP_PRI_20_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3514;"	d
NVIC_IP_PRI_20_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3824;"	d
NVIC_IP_PRI_20_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5301;"	d
NVIC_IP_PRI_20_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3310;"	d
NVIC_IP_PRI_20_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3515;"	d
NVIC_IP_PRI_20_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3825;"	d
NVIC_IP_PRI_20_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5302;"	d
NVIC_IP_PRI_21	.\Sources\Chip_start\Header\MKL24Z4.h	3329;"	d
NVIC_IP_PRI_21	.\Sources\Chip_start\Header\MKL25Z4.h	3534;"	d
NVIC_IP_PRI_21	.\Sources\Chip_start\Header\MKL26Z4.h	3844;"	d
NVIC_IP_PRI_21	.\Sources\Chip_start\Header\MKL46Z4.h	5321;"	d
NVIC_IP_PRI_21_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3327;"	d
NVIC_IP_PRI_21_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3532;"	d
NVIC_IP_PRI_21_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3842;"	d
NVIC_IP_PRI_21_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5319;"	d
NVIC_IP_PRI_21_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3328;"	d
NVIC_IP_PRI_21_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3533;"	d
NVIC_IP_PRI_21_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3843;"	d
NVIC_IP_PRI_21_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5320;"	d
NVIC_IP_PRI_22	.\Sources\Chip_start\Header\MKL24Z4.h	3368;"	d
NVIC_IP_PRI_22	.\Sources\Chip_start\Header\MKL25Z4.h	3573;"	d
NVIC_IP_PRI_22	.\Sources\Chip_start\Header\MKL26Z4.h	3883;"	d
NVIC_IP_PRI_22	.\Sources\Chip_start\Header\MKL46Z4.h	5360;"	d
NVIC_IP_PRI_22_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3366;"	d
NVIC_IP_PRI_22_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3571;"	d
NVIC_IP_PRI_22_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3881;"	d
NVIC_IP_PRI_22_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5358;"	d
NVIC_IP_PRI_22_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3367;"	d
NVIC_IP_PRI_22_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3572;"	d
NVIC_IP_PRI_22_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3882;"	d
NVIC_IP_PRI_22_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5359;"	d
NVIC_IP_PRI_23	.\Sources\Chip_start\Header\MKL24Z4.h	3380;"	d
NVIC_IP_PRI_23	.\Sources\Chip_start\Header\MKL25Z4.h	3585;"	d
NVIC_IP_PRI_23	.\Sources\Chip_start\Header\MKL26Z4.h	3895;"	d
NVIC_IP_PRI_23	.\Sources\Chip_start\Header\MKL46Z4.h	5372;"	d
NVIC_IP_PRI_23_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3378;"	d
NVIC_IP_PRI_23_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3583;"	d
NVIC_IP_PRI_23_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3893;"	d
NVIC_IP_PRI_23_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5370;"	d
NVIC_IP_PRI_23_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3379;"	d
NVIC_IP_PRI_23_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3584;"	d
NVIC_IP_PRI_23_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3894;"	d
NVIC_IP_PRI_23_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5371;"	d
NVIC_IP_PRI_24	.\Sources\Chip_start\Header\MKL24Z4.h	3308;"	d
NVIC_IP_PRI_24	.\Sources\Chip_start\Header\MKL25Z4.h	3513;"	d
NVIC_IP_PRI_24	.\Sources\Chip_start\Header\MKL26Z4.h	3823;"	d
NVIC_IP_PRI_24	.\Sources\Chip_start\Header\MKL46Z4.h	5300;"	d
NVIC_IP_PRI_24_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3306;"	d
NVIC_IP_PRI_24_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3511;"	d
NVIC_IP_PRI_24_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3821;"	d
NVIC_IP_PRI_24_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5298;"	d
NVIC_IP_PRI_24_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3307;"	d
NVIC_IP_PRI_24_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3512;"	d
NVIC_IP_PRI_24_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3822;"	d
NVIC_IP_PRI_24_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5299;"	d
NVIC_IP_PRI_25	.\Sources\Chip_start\Header\MKL24Z4.h	3344;"	d
NVIC_IP_PRI_25	.\Sources\Chip_start\Header\MKL25Z4.h	3549;"	d
NVIC_IP_PRI_25	.\Sources\Chip_start\Header\MKL26Z4.h	3859;"	d
NVIC_IP_PRI_25	.\Sources\Chip_start\Header\MKL46Z4.h	5336;"	d
NVIC_IP_PRI_25_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3342;"	d
NVIC_IP_PRI_25_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3547;"	d
NVIC_IP_PRI_25_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3857;"	d
NVIC_IP_PRI_25_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5334;"	d
NVIC_IP_PRI_25_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3343;"	d
NVIC_IP_PRI_25_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3548;"	d
NVIC_IP_PRI_25_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3858;"	d
NVIC_IP_PRI_25_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5335;"	d
NVIC_IP_PRI_26	.\Sources\Chip_start\Header\MKL24Z4.h	3353;"	d
NVIC_IP_PRI_26	.\Sources\Chip_start\Header\MKL25Z4.h	3558;"	d
NVIC_IP_PRI_26	.\Sources\Chip_start\Header\MKL26Z4.h	3868;"	d
NVIC_IP_PRI_26	.\Sources\Chip_start\Header\MKL46Z4.h	5345;"	d
NVIC_IP_PRI_26_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3351;"	d
NVIC_IP_PRI_26_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3556;"	d
NVIC_IP_PRI_26_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3866;"	d
NVIC_IP_PRI_26_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5343;"	d
NVIC_IP_PRI_26_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3352;"	d
NVIC_IP_PRI_26_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3557;"	d
NVIC_IP_PRI_26_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3867;"	d
NVIC_IP_PRI_26_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5344;"	d
NVIC_IP_PRI_27	.\Sources\Chip_start\Header\MKL24Z4.h	3377;"	d
NVIC_IP_PRI_27	.\Sources\Chip_start\Header\MKL25Z4.h	3582;"	d
NVIC_IP_PRI_27	.\Sources\Chip_start\Header\MKL26Z4.h	3892;"	d
NVIC_IP_PRI_27	.\Sources\Chip_start\Header\MKL46Z4.h	5369;"	d
NVIC_IP_PRI_27_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3375;"	d
NVIC_IP_PRI_27_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3580;"	d
NVIC_IP_PRI_27_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3890;"	d
NVIC_IP_PRI_27_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5367;"	d
NVIC_IP_PRI_27_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3376;"	d
NVIC_IP_PRI_27_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3581;"	d
NVIC_IP_PRI_27_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3891;"	d
NVIC_IP_PRI_27_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5368;"	d
NVIC_IP_PRI_28	.\Sources\Chip_start\Header\MKL24Z4.h	3305;"	d
NVIC_IP_PRI_28	.\Sources\Chip_start\Header\MKL25Z4.h	3510;"	d
NVIC_IP_PRI_28	.\Sources\Chip_start\Header\MKL26Z4.h	3820;"	d
NVIC_IP_PRI_28	.\Sources\Chip_start\Header\MKL46Z4.h	5297;"	d
NVIC_IP_PRI_28_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3303;"	d
NVIC_IP_PRI_28_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3508;"	d
NVIC_IP_PRI_28_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3818;"	d
NVIC_IP_PRI_28_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5295;"	d
NVIC_IP_PRI_28_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3304;"	d
NVIC_IP_PRI_28_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3509;"	d
NVIC_IP_PRI_28_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3819;"	d
NVIC_IP_PRI_28_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5296;"	d
NVIC_IP_PRI_29	.\Sources\Chip_start\Header\MKL24Z4.h	3332;"	d
NVIC_IP_PRI_29	.\Sources\Chip_start\Header\MKL25Z4.h	3537;"	d
NVIC_IP_PRI_29	.\Sources\Chip_start\Header\MKL26Z4.h	3847;"	d
NVIC_IP_PRI_29	.\Sources\Chip_start\Header\MKL46Z4.h	5324;"	d
NVIC_IP_PRI_29_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3330;"	d
NVIC_IP_PRI_29_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3535;"	d
NVIC_IP_PRI_29_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3845;"	d
NVIC_IP_PRI_29_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5322;"	d
NVIC_IP_PRI_29_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3331;"	d
NVIC_IP_PRI_29_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3536;"	d
NVIC_IP_PRI_29_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3846;"	d
NVIC_IP_PRI_29_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5323;"	d
NVIC_IP_PRI_2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3348;"	d
NVIC_IP_PRI_2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3553;"	d
NVIC_IP_PRI_2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3863;"	d
NVIC_IP_PRI_2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5340;"	d
NVIC_IP_PRI_2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3349;"	d
NVIC_IP_PRI_2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3554;"	d
NVIC_IP_PRI_2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3864;"	d
NVIC_IP_PRI_2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5341;"	d
NVIC_IP_PRI_3	.\Sources\Chip_start\Header\MKL24Z4.h	3383;"	d
NVIC_IP_PRI_3	.\Sources\Chip_start\Header\MKL25Z4.h	3588;"	d
NVIC_IP_PRI_3	.\Sources\Chip_start\Header\MKL26Z4.h	3898;"	d
NVIC_IP_PRI_3	.\Sources\Chip_start\Header\MKL46Z4.h	5375;"	d
NVIC_IP_PRI_30	.\Sources\Chip_start\Header\MKL24Z4.h	3365;"	d
NVIC_IP_PRI_30	.\Sources\Chip_start\Header\MKL25Z4.h	3570;"	d
NVIC_IP_PRI_30	.\Sources\Chip_start\Header\MKL26Z4.h	3880;"	d
NVIC_IP_PRI_30	.\Sources\Chip_start\Header\MKL46Z4.h	5357;"	d
NVIC_IP_PRI_30_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3363;"	d
NVIC_IP_PRI_30_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3568;"	d
NVIC_IP_PRI_30_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3878;"	d
NVIC_IP_PRI_30_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5355;"	d
NVIC_IP_PRI_30_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3364;"	d
NVIC_IP_PRI_30_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3569;"	d
NVIC_IP_PRI_30_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3879;"	d
NVIC_IP_PRI_30_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5356;"	d
NVIC_IP_PRI_31	.\Sources\Chip_start\Header\MKL24Z4.h	3374;"	d
NVIC_IP_PRI_31	.\Sources\Chip_start\Header\MKL25Z4.h	3579;"	d
NVIC_IP_PRI_31	.\Sources\Chip_start\Header\MKL26Z4.h	3889;"	d
NVIC_IP_PRI_31	.\Sources\Chip_start\Header\MKL46Z4.h	5366;"	d
NVIC_IP_PRI_31_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3372;"	d
NVIC_IP_PRI_31_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3577;"	d
NVIC_IP_PRI_31_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3887;"	d
NVIC_IP_PRI_31_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5364;"	d
NVIC_IP_PRI_31_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3373;"	d
NVIC_IP_PRI_31_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3578;"	d
NVIC_IP_PRI_31_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3888;"	d
NVIC_IP_PRI_31_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5365;"	d
NVIC_IP_PRI_3_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3381;"	d
NVIC_IP_PRI_3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3586;"	d
NVIC_IP_PRI_3_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3896;"	d
NVIC_IP_PRI_3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5373;"	d
NVIC_IP_PRI_3_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3382;"	d
NVIC_IP_PRI_3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3587;"	d
NVIC_IP_PRI_3_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3897;"	d
NVIC_IP_PRI_3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5374;"	d
NVIC_IP_PRI_4	.\Sources\Chip_start\Header\MKL24Z4.h	3314;"	d
NVIC_IP_PRI_4	.\Sources\Chip_start\Header\MKL25Z4.h	3519;"	d
NVIC_IP_PRI_4	.\Sources\Chip_start\Header\MKL26Z4.h	3829;"	d
NVIC_IP_PRI_4	.\Sources\Chip_start\Header\MKL46Z4.h	5306;"	d
NVIC_IP_PRI_4_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3312;"	d
NVIC_IP_PRI_4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3517;"	d
NVIC_IP_PRI_4_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3827;"	d
NVIC_IP_PRI_4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5304;"	d
NVIC_IP_PRI_4_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3313;"	d
NVIC_IP_PRI_4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3518;"	d
NVIC_IP_PRI_4_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3828;"	d
NVIC_IP_PRI_4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5305;"	d
NVIC_IP_PRI_5	.\Sources\Chip_start\Header\MKL24Z4.h	3347;"	d
NVIC_IP_PRI_5	.\Sources\Chip_start\Header\MKL25Z4.h	3552;"	d
NVIC_IP_PRI_5	.\Sources\Chip_start\Header\MKL26Z4.h	3862;"	d
NVIC_IP_PRI_5	.\Sources\Chip_start\Header\MKL46Z4.h	5339;"	d
NVIC_IP_PRI_5_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3345;"	d
NVIC_IP_PRI_5_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3550;"	d
NVIC_IP_PRI_5_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3860;"	d
NVIC_IP_PRI_5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5337;"	d
NVIC_IP_PRI_5_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3346;"	d
NVIC_IP_PRI_5_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3551;"	d
NVIC_IP_PRI_5_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3861;"	d
NVIC_IP_PRI_5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5338;"	d
NVIC_IP_PRI_6	.\Sources\Chip_start\Header\MKL24Z4.h	3362;"	d
NVIC_IP_PRI_6	.\Sources\Chip_start\Header\MKL25Z4.h	3567;"	d
NVIC_IP_PRI_6	.\Sources\Chip_start\Header\MKL26Z4.h	3877;"	d
NVIC_IP_PRI_6	.\Sources\Chip_start\Header\MKL46Z4.h	5354;"	d
NVIC_IP_PRI_6_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3360;"	d
NVIC_IP_PRI_6_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3565;"	d
NVIC_IP_PRI_6_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3875;"	d
NVIC_IP_PRI_6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5352;"	d
NVIC_IP_PRI_6_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3361;"	d
NVIC_IP_PRI_6_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3566;"	d
NVIC_IP_PRI_6_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3876;"	d
NVIC_IP_PRI_6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5353;"	d
NVIC_IP_PRI_7	.\Sources\Chip_start\Header\MKL24Z4.h	3395;"	d
NVIC_IP_PRI_7	.\Sources\Chip_start\Header\MKL25Z4.h	3600;"	d
NVIC_IP_PRI_7	.\Sources\Chip_start\Header\MKL26Z4.h	3910;"	d
NVIC_IP_PRI_7	.\Sources\Chip_start\Header\MKL46Z4.h	5387;"	d
NVIC_IP_PRI_7_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3393;"	d
NVIC_IP_PRI_7_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3598;"	d
NVIC_IP_PRI_7_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3908;"	d
NVIC_IP_PRI_7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5385;"	d
NVIC_IP_PRI_7_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3394;"	d
NVIC_IP_PRI_7_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3599;"	d
NVIC_IP_PRI_7_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3909;"	d
NVIC_IP_PRI_7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5386;"	d
NVIC_IP_PRI_8	.\Sources\Chip_start\Header\MKL24Z4.h	3323;"	d
NVIC_IP_PRI_8	.\Sources\Chip_start\Header\MKL25Z4.h	3528;"	d
NVIC_IP_PRI_8	.\Sources\Chip_start\Header\MKL26Z4.h	3838;"	d
NVIC_IP_PRI_8	.\Sources\Chip_start\Header\MKL46Z4.h	5315;"	d
NVIC_IP_PRI_8_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3321;"	d
NVIC_IP_PRI_8_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3526;"	d
NVIC_IP_PRI_8_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3836;"	d
NVIC_IP_PRI_8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5313;"	d
NVIC_IP_PRI_8_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3322;"	d
NVIC_IP_PRI_8_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3527;"	d
NVIC_IP_PRI_8_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3837;"	d
NVIC_IP_PRI_8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5314;"	d
NVIC_IP_PRI_9	.\Sources\Chip_start\Header\MKL24Z4.h	3338;"	d
NVIC_IP_PRI_9	.\Sources\Chip_start\Header\MKL25Z4.h	3543;"	d
NVIC_IP_PRI_9	.\Sources\Chip_start\Header\MKL26Z4.h	3853;"	d
NVIC_IP_PRI_9	.\Sources\Chip_start\Header\MKL46Z4.h	5330;"	d
NVIC_IP_PRI_9_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3336;"	d
NVIC_IP_PRI_9_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3541;"	d
NVIC_IP_PRI_9_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3851;"	d
NVIC_IP_PRI_9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5328;"	d
NVIC_IP_PRI_9_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3337;"	d
NVIC_IP_PRI_9_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3542;"	d
NVIC_IP_PRI_9_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3852;"	d
NVIC_IP_PRI_9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5329;"	d
NVIC_IP_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3267;"	d
NVIC_IP_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3472;"	d
NVIC_IP_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3782;"	d
NVIC_IP_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5259;"	d
NVIC_ISER	.\Sources\Chip_start\Header\MKL24Z4.h	3420;"	d
NVIC_ISER	.\Sources\Chip_start\Header\MKL25Z4.h	3625;"	d
NVIC_ISER	.\Sources\Chip_start\Header\MKL26Z4.h	3935;"	d
NVIC_ISER	.\Sources\Chip_start\Header\MKL46Z4.h	5412;"	d
NVIC_ISER_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3263;"	d
NVIC_ISER_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3468;"	d
NVIC_ISER_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3778;"	d
NVIC_ISER_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5255;"	d
NVIC_ISER_SETENA	.\Sources\Chip_start\Header\MKL24Z4.h	3286;"	d
NVIC_ISER_SETENA	.\Sources\Chip_start\Header\MKL25Z4.h	3491;"	d
NVIC_ISER_SETENA	.\Sources\Chip_start\Header\MKL26Z4.h	3801;"	d
NVIC_ISER_SETENA	.\Sources\Chip_start\Header\MKL46Z4.h	5278;"	d
NVIC_ISER_SETENA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3284;"	d
NVIC_ISER_SETENA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3489;"	d
NVIC_ISER_SETENA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3799;"	d
NVIC_ISER_SETENA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5276;"	d
NVIC_ISER_SETENA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3285;"	d
NVIC_ISER_SETENA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3490;"	d
NVIC_ISER_SETENA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3800;"	d
NVIC_ISER_SETENA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5277;"	d
NVIC_ISPR	.\Sources\Chip_start\Header\MKL24Z4.h	3422;"	d
NVIC_ISPR	.\Sources\Chip_start\Header\MKL25Z4.h	3627;"	d
NVIC_ISPR	.\Sources\Chip_start\Header\MKL26Z4.h	3937;"	d
NVIC_ISPR	.\Sources\Chip_start\Header\MKL46Z4.h	5414;"	d
NVIC_ISPR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3265;"	d
NVIC_ISPR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3470;"	d
NVIC_ISPR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3780;"	d
NVIC_ISPR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5257;"	d
NVIC_ISPR_SETPEND	.\Sources\Chip_start\Header\MKL24Z4.h	3294;"	d
NVIC_ISPR_SETPEND	.\Sources\Chip_start\Header\MKL25Z4.h	3499;"	d
NVIC_ISPR_SETPEND	.\Sources\Chip_start\Header\MKL26Z4.h	3809;"	d
NVIC_ISPR_SETPEND	.\Sources\Chip_start\Header\MKL46Z4.h	5286;"	d
NVIC_ISPR_SETPEND_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3292;"	d
NVIC_ISPR_SETPEND_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3497;"	d
NVIC_ISPR_SETPEND_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3807;"	d
NVIC_ISPR_SETPEND_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5284;"	d
NVIC_ISPR_SETPEND_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3293;"	d
NVIC_ISPR_SETPEND_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3498;"	d
NVIC_ISPR_SETPEND_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3808;"	d
NVIC_ISPR_SETPEND_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5285;"	d
NVIC_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct NVIC_MemMap$/;"	s
NVIC_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct NVIC_MemMap$/;"	s
NVIC_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct NVIC_MemMap$/;"	s
NVIC_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct NVIC_MemMap$/;"	s
NVIC_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *NVIC_MemMapPtr;$/;"	t
NVIC_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *NVIC_MemMapPtr;$/;"	t
NVIC_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *NVIC_MemMapPtr;$/;"	t
NVIC_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *NVIC_MemMapPtr;$/;"	t
NVIC_STIR_INTID_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	315;"	d
NVIC_STIR_INTID_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	355;"	d
NVIC_STIR_INTID_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	306;"	d
NVIC_STIR_INTID_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	314;"	d
NVIC_STIR_INTID_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	354;"	d
NVIC_STIR_INTID_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	305;"	d
NVIC_SetPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SetPriorityGrouping	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SetPriorityGrouping	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    __STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    __STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    __STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    }  NVIC_Type;$/;"	t	typeref:struct:__anon78
NVIC_Type	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    }  NVIC_Type;$/;"	t	typeref:struct:__anon89
NVIC_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    }  NVIC_Type;$/;"	t	typeref:struct:__anon101
NVIC_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    }  NVIC_Type;$/;"	t	typeref:struct:__anon119
NVIC_Type	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    }  NVIC_Type;$/;"	t	typeref:struct:__anon138
NVIC_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    }  NVIC_Type;$/;"	t	typeref:struct:__anon151
NV_BACKKEY0	.\Sources\Chip_start\Header\MKL24Z4.h	3207;"	d
NV_BACKKEY0	.\Sources\Chip_start\Header\MKL25Z4.h	3412;"	d
NV_BACKKEY0	.\Sources\Chip_start\Header\MKL26Z4.h	3722;"	d
NV_BACKKEY0	.\Sources\Chip_start\Header\MKL46Z4.h	5199;"	d
NV_BACKKEY0_KEY	.\Sources\Chip_start\Header\MKL24Z4.h	3123;"	d
NV_BACKKEY0_KEY	.\Sources\Chip_start\Header\MKL25Z4.h	3328;"	d
NV_BACKKEY0_KEY	.\Sources\Chip_start\Header\MKL26Z4.h	3638;"	d
NV_BACKKEY0_KEY	.\Sources\Chip_start\Header\MKL46Z4.h	5115;"	d
NV_BACKKEY0_KEY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3121;"	d
NV_BACKKEY0_KEY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3326;"	d
NV_BACKKEY0_KEY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3636;"	d
NV_BACKKEY0_KEY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5113;"	d
NV_BACKKEY0_KEY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3122;"	d
NV_BACKKEY0_KEY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3327;"	d
NV_BACKKEY0_KEY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3637;"	d
NV_BACKKEY0_KEY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5114;"	d
NV_BACKKEY0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3082;"	d
NV_BACKKEY0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3287;"	d
NV_BACKKEY0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3597;"	d
NV_BACKKEY0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5074;"	d
NV_BACKKEY1	.\Sources\Chip_start\Header\MKL24Z4.h	3206;"	d
NV_BACKKEY1	.\Sources\Chip_start\Header\MKL25Z4.h	3411;"	d
NV_BACKKEY1	.\Sources\Chip_start\Header\MKL26Z4.h	3721;"	d
NV_BACKKEY1	.\Sources\Chip_start\Header\MKL46Z4.h	5198;"	d
NV_BACKKEY1_KEY	.\Sources\Chip_start\Header\MKL24Z4.h	3119;"	d
NV_BACKKEY1_KEY	.\Sources\Chip_start\Header\MKL25Z4.h	3324;"	d
NV_BACKKEY1_KEY	.\Sources\Chip_start\Header\MKL26Z4.h	3634;"	d
NV_BACKKEY1_KEY	.\Sources\Chip_start\Header\MKL46Z4.h	5111;"	d
NV_BACKKEY1_KEY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3117;"	d
NV_BACKKEY1_KEY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3322;"	d
NV_BACKKEY1_KEY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3632;"	d
NV_BACKKEY1_KEY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5109;"	d
NV_BACKKEY1_KEY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3118;"	d
NV_BACKKEY1_KEY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3323;"	d
NV_BACKKEY1_KEY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3633;"	d
NV_BACKKEY1_KEY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5110;"	d
NV_BACKKEY1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3081;"	d
NV_BACKKEY1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3286;"	d
NV_BACKKEY1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3596;"	d
NV_BACKKEY1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5073;"	d
NV_BACKKEY2	.\Sources\Chip_start\Header\MKL24Z4.h	3205;"	d
NV_BACKKEY2	.\Sources\Chip_start\Header\MKL25Z4.h	3410;"	d
NV_BACKKEY2	.\Sources\Chip_start\Header\MKL26Z4.h	3720;"	d
NV_BACKKEY2	.\Sources\Chip_start\Header\MKL46Z4.h	5197;"	d
NV_BACKKEY2_KEY	.\Sources\Chip_start\Header\MKL24Z4.h	3115;"	d
NV_BACKKEY2_KEY	.\Sources\Chip_start\Header\MKL25Z4.h	3320;"	d
NV_BACKKEY2_KEY	.\Sources\Chip_start\Header\MKL26Z4.h	3630;"	d
NV_BACKKEY2_KEY	.\Sources\Chip_start\Header\MKL46Z4.h	5107;"	d
NV_BACKKEY2_KEY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3113;"	d
NV_BACKKEY2_KEY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3318;"	d
NV_BACKKEY2_KEY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3628;"	d
NV_BACKKEY2_KEY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5105;"	d
NV_BACKKEY2_KEY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3114;"	d
NV_BACKKEY2_KEY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3319;"	d
NV_BACKKEY2_KEY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3629;"	d
NV_BACKKEY2_KEY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5106;"	d
NV_BACKKEY2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3080;"	d
NV_BACKKEY2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3285;"	d
NV_BACKKEY2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3595;"	d
NV_BACKKEY2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5072;"	d
NV_BACKKEY3	.\Sources\Chip_start\Header\MKL24Z4.h	3204;"	d
NV_BACKKEY3	.\Sources\Chip_start\Header\MKL25Z4.h	3409;"	d
NV_BACKKEY3	.\Sources\Chip_start\Header\MKL26Z4.h	3719;"	d
NV_BACKKEY3	.\Sources\Chip_start\Header\MKL46Z4.h	5196;"	d
NV_BACKKEY3_KEY	.\Sources\Chip_start\Header\MKL24Z4.h	3111;"	d
NV_BACKKEY3_KEY	.\Sources\Chip_start\Header\MKL25Z4.h	3316;"	d
NV_BACKKEY3_KEY	.\Sources\Chip_start\Header\MKL26Z4.h	3626;"	d
NV_BACKKEY3_KEY	.\Sources\Chip_start\Header\MKL46Z4.h	5103;"	d
NV_BACKKEY3_KEY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3109;"	d
NV_BACKKEY3_KEY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3314;"	d
NV_BACKKEY3_KEY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3624;"	d
NV_BACKKEY3_KEY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5101;"	d
NV_BACKKEY3_KEY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3110;"	d
NV_BACKKEY3_KEY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3315;"	d
NV_BACKKEY3_KEY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3625;"	d
NV_BACKKEY3_KEY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5102;"	d
NV_BACKKEY3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3079;"	d
NV_BACKKEY3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3284;"	d
NV_BACKKEY3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3594;"	d
NV_BACKKEY3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5071;"	d
NV_BACKKEY4	.\Sources\Chip_start\Header\MKL24Z4.h	3211;"	d
NV_BACKKEY4	.\Sources\Chip_start\Header\MKL25Z4.h	3416;"	d
NV_BACKKEY4	.\Sources\Chip_start\Header\MKL26Z4.h	3726;"	d
NV_BACKKEY4	.\Sources\Chip_start\Header\MKL46Z4.h	5203;"	d
NV_BACKKEY4_KEY	.\Sources\Chip_start\Header\MKL24Z4.h	3139;"	d
NV_BACKKEY4_KEY	.\Sources\Chip_start\Header\MKL25Z4.h	3344;"	d
NV_BACKKEY4_KEY	.\Sources\Chip_start\Header\MKL26Z4.h	3654;"	d
NV_BACKKEY4_KEY	.\Sources\Chip_start\Header\MKL46Z4.h	5131;"	d
NV_BACKKEY4_KEY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3137;"	d
NV_BACKKEY4_KEY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3342;"	d
NV_BACKKEY4_KEY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3652;"	d
NV_BACKKEY4_KEY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5129;"	d
NV_BACKKEY4_KEY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3138;"	d
NV_BACKKEY4_KEY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3343;"	d
NV_BACKKEY4_KEY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3653;"	d
NV_BACKKEY4_KEY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5130;"	d
NV_BACKKEY4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3086;"	d
NV_BACKKEY4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3291;"	d
NV_BACKKEY4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3601;"	d
NV_BACKKEY4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5078;"	d
NV_BACKKEY5	.\Sources\Chip_start\Header\MKL24Z4.h	3210;"	d
NV_BACKKEY5	.\Sources\Chip_start\Header\MKL25Z4.h	3415;"	d
NV_BACKKEY5	.\Sources\Chip_start\Header\MKL26Z4.h	3725;"	d
NV_BACKKEY5	.\Sources\Chip_start\Header\MKL46Z4.h	5202;"	d
NV_BACKKEY5_KEY	.\Sources\Chip_start\Header\MKL24Z4.h	3135;"	d
NV_BACKKEY5_KEY	.\Sources\Chip_start\Header\MKL25Z4.h	3340;"	d
NV_BACKKEY5_KEY	.\Sources\Chip_start\Header\MKL26Z4.h	3650;"	d
NV_BACKKEY5_KEY	.\Sources\Chip_start\Header\MKL46Z4.h	5127;"	d
NV_BACKKEY5_KEY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3133;"	d
NV_BACKKEY5_KEY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3338;"	d
NV_BACKKEY5_KEY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3648;"	d
NV_BACKKEY5_KEY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5125;"	d
NV_BACKKEY5_KEY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3134;"	d
NV_BACKKEY5_KEY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3339;"	d
NV_BACKKEY5_KEY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3649;"	d
NV_BACKKEY5_KEY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5126;"	d
NV_BACKKEY5_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3085;"	d
NV_BACKKEY5_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3290;"	d
NV_BACKKEY5_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3600;"	d
NV_BACKKEY5_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5077;"	d
NV_BACKKEY6	.\Sources\Chip_start\Header\MKL24Z4.h	3209;"	d
NV_BACKKEY6	.\Sources\Chip_start\Header\MKL25Z4.h	3414;"	d
NV_BACKKEY6	.\Sources\Chip_start\Header\MKL26Z4.h	3724;"	d
NV_BACKKEY6	.\Sources\Chip_start\Header\MKL46Z4.h	5201;"	d
NV_BACKKEY6_KEY	.\Sources\Chip_start\Header\MKL24Z4.h	3131;"	d
NV_BACKKEY6_KEY	.\Sources\Chip_start\Header\MKL25Z4.h	3336;"	d
NV_BACKKEY6_KEY	.\Sources\Chip_start\Header\MKL26Z4.h	3646;"	d
NV_BACKKEY6_KEY	.\Sources\Chip_start\Header\MKL46Z4.h	5123;"	d
NV_BACKKEY6_KEY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3129;"	d
NV_BACKKEY6_KEY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3334;"	d
NV_BACKKEY6_KEY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3644;"	d
NV_BACKKEY6_KEY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5121;"	d
NV_BACKKEY6_KEY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3130;"	d
NV_BACKKEY6_KEY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3335;"	d
NV_BACKKEY6_KEY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3645;"	d
NV_BACKKEY6_KEY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5122;"	d
NV_BACKKEY6_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3084;"	d
NV_BACKKEY6_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3289;"	d
NV_BACKKEY6_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3599;"	d
NV_BACKKEY6_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5076;"	d
NV_BACKKEY7	.\Sources\Chip_start\Header\MKL24Z4.h	3208;"	d
NV_BACKKEY7	.\Sources\Chip_start\Header\MKL25Z4.h	3413;"	d
NV_BACKKEY7	.\Sources\Chip_start\Header\MKL26Z4.h	3723;"	d
NV_BACKKEY7	.\Sources\Chip_start\Header\MKL46Z4.h	5200;"	d
NV_BACKKEY7_KEY	.\Sources\Chip_start\Header\MKL24Z4.h	3127;"	d
NV_BACKKEY7_KEY	.\Sources\Chip_start\Header\MKL25Z4.h	3332;"	d
NV_BACKKEY7_KEY	.\Sources\Chip_start\Header\MKL26Z4.h	3642;"	d
NV_BACKKEY7_KEY	.\Sources\Chip_start\Header\MKL46Z4.h	5119;"	d
NV_BACKKEY7_KEY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3125;"	d
NV_BACKKEY7_KEY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3330;"	d
NV_BACKKEY7_KEY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3640;"	d
NV_BACKKEY7_KEY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5117;"	d
NV_BACKKEY7_KEY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3126;"	d
NV_BACKKEY7_KEY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3331;"	d
NV_BACKKEY7_KEY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3641;"	d
NV_BACKKEY7_KEY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5118;"	d
NV_BACKKEY7_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3083;"	d
NV_BACKKEY7_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3288;"	d
NV_BACKKEY7_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3598;"	d
NV_BACKKEY7_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5075;"	d
NV_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	3190;"	d
NV_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	3395;"	d
NV_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	3705;"	d
NV_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	5182;"	d
NV_FOPT	.\Sources\Chip_start\Header\MKL24Z4.h	3217;"	d
NV_FOPT	.\Sources\Chip_start\Header\MKL25Z4.h	3422;"	d
NV_FOPT	.\Sources\Chip_start\Header\MKL26Z4.h	3732;"	d
NV_FOPT	.\Sources\Chip_start\Header\MKL46Z4.h	5209;"	d
NV_FOPT_EZPORT_DIS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6829;"	d
NV_FOPT_EZPORT_DIS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7177;"	d
NV_FOPT_EZPORT_DIS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6830;"	d
NV_FOPT_EZPORT_DIS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7178;"	d
NV_FOPT_FAST_INIT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3178;"	d
NV_FOPT_FAST_INIT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3383;"	d
NV_FOPT_FAST_INIT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3693;"	d
NV_FOPT_FAST_INIT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5170;"	d
NV_FOPT_FAST_INIT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3179;"	d
NV_FOPT_FAST_INIT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3384;"	d
NV_FOPT_FAST_INIT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3694;"	d
NV_FOPT_FAST_INIT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5171;"	d
NV_FOPT_LPBOOT0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3170;"	d
NV_FOPT_LPBOOT0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3375;"	d
NV_FOPT_LPBOOT0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3685;"	d
NV_FOPT_LPBOOT0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5162;"	d
NV_FOPT_LPBOOT0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3171;"	d
NV_FOPT_LPBOOT0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3376;"	d
NV_FOPT_LPBOOT0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3686;"	d
NV_FOPT_LPBOOT0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5163;"	d
NV_FOPT_LPBOOT1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3176;"	d
NV_FOPT_LPBOOT1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3381;"	d
NV_FOPT_LPBOOT1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3691;"	d
NV_FOPT_LPBOOT1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5168;"	d
NV_FOPT_LPBOOT1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3177;"	d
NV_FOPT_LPBOOT1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3382;"	d
NV_FOPT_LPBOOT1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3692;"	d
NV_FOPT_LPBOOT1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5169;"	d
NV_FOPT_NMI_DIS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3172;"	d
NV_FOPT_NMI_DIS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3377;"	d
NV_FOPT_NMI_DIS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3687;"	d
NV_FOPT_NMI_DIS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5164;"	d
NV_FOPT_NMI_DIS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3173;"	d
NV_FOPT_NMI_DIS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3378;"	d
NV_FOPT_NMI_DIS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3688;"	d
NV_FOPT_NMI_DIS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5165;"	d
NV_FOPT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3092;"	d
NV_FOPT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3297;"	d
NV_FOPT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3607;"	d
NV_FOPT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5084;"	d
NV_FOPT_RESET_PIN_CFG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3174;"	d
NV_FOPT_RESET_PIN_CFG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3379;"	d
NV_FOPT_RESET_PIN_CFG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3689;"	d
NV_FOPT_RESET_PIN_CFG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5166;"	d
NV_FOPT_RESET_PIN_CFG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3175;"	d
NV_FOPT_RESET_PIN_CFG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3380;"	d
NV_FOPT_RESET_PIN_CFG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3690;"	d
NV_FOPT_RESET_PIN_CFG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5167;"	d
NV_FPROT0	.\Sources\Chip_start\Header\MKL24Z4.h	3215;"	d
NV_FPROT0	.\Sources\Chip_start\Header\MKL25Z4.h	3420;"	d
NV_FPROT0	.\Sources\Chip_start\Header\MKL26Z4.h	3730;"	d
NV_FPROT0	.\Sources\Chip_start\Header\MKL46Z4.h	5207;"	d
NV_FPROT0_PROT	.\Sources\Chip_start\Header\MKL24Z4.h	3155;"	d
NV_FPROT0_PROT	.\Sources\Chip_start\Header\MKL25Z4.h	3360;"	d
NV_FPROT0_PROT	.\Sources\Chip_start\Header\MKL26Z4.h	3670;"	d
NV_FPROT0_PROT	.\Sources\Chip_start\Header\MKL46Z4.h	5147;"	d
NV_FPROT0_PROT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3153;"	d
NV_FPROT0_PROT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3358;"	d
NV_FPROT0_PROT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3668;"	d
NV_FPROT0_PROT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5145;"	d
NV_FPROT0_PROT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3154;"	d
NV_FPROT0_PROT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3359;"	d
NV_FPROT0_PROT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3669;"	d
NV_FPROT0_PROT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5146;"	d
NV_FPROT0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3090;"	d
NV_FPROT0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3295;"	d
NV_FPROT0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3605;"	d
NV_FPROT0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5082;"	d
NV_FPROT1	.\Sources\Chip_start\Header\MKL24Z4.h	3214;"	d
NV_FPROT1	.\Sources\Chip_start\Header\MKL25Z4.h	3419;"	d
NV_FPROT1	.\Sources\Chip_start\Header\MKL26Z4.h	3729;"	d
NV_FPROT1	.\Sources\Chip_start\Header\MKL46Z4.h	5206;"	d
NV_FPROT1_PROT	.\Sources\Chip_start\Header\MKL24Z4.h	3151;"	d
NV_FPROT1_PROT	.\Sources\Chip_start\Header\MKL25Z4.h	3356;"	d
NV_FPROT1_PROT	.\Sources\Chip_start\Header\MKL26Z4.h	3666;"	d
NV_FPROT1_PROT	.\Sources\Chip_start\Header\MKL46Z4.h	5143;"	d
NV_FPROT1_PROT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3149;"	d
NV_FPROT1_PROT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3354;"	d
NV_FPROT1_PROT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3664;"	d
NV_FPROT1_PROT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5141;"	d
NV_FPROT1_PROT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3150;"	d
NV_FPROT1_PROT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3355;"	d
NV_FPROT1_PROT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3665;"	d
NV_FPROT1_PROT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5142;"	d
NV_FPROT1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3089;"	d
NV_FPROT1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3294;"	d
NV_FPROT1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3604;"	d
NV_FPROT1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5081;"	d
NV_FPROT2	.\Sources\Chip_start\Header\MKL24Z4.h	3213;"	d
NV_FPROT2	.\Sources\Chip_start\Header\MKL25Z4.h	3418;"	d
NV_FPROT2	.\Sources\Chip_start\Header\MKL26Z4.h	3728;"	d
NV_FPROT2	.\Sources\Chip_start\Header\MKL46Z4.h	5205;"	d
NV_FPROT2_PROT	.\Sources\Chip_start\Header\MKL24Z4.h	3147;"	d
NV_FPROT2_PROT	.\Sources\Chip_start\Header\MKL25Z4.h	3352;"	d
NV_FPROT2_PROT	.\Sources\Chip_start\Header\MKL26Z4.h	3662;"	d
NV_FPROT2_PROT	.\Sources\Chip_start\Header\MKL46Z4.h	5139;"	d
NV_FPROT2_PROT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3145;"	d
NV_FPROT2_PROT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3350;"	d
NV_FPROT2_PROT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3660;"	d
NV_FPROT2_PROT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5137;"	d
NV_FPROT2_PROT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3146;"	d
NV_FPROT2_PROT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3351;"	d
NV_FPROT2_PROT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3661;"	d
NV_FPROT2_PROT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5138;"	d
NV_FPROT2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3088;"	d
NV_FPROT2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3293;"	d
NV_FPROT2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3603;"	d
NV_FPROT2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5080;"	d
NV_FPROT3	.\Sources\Chip_start\Header\MKL24Z4.h	3212;"	d
NV_FPROT3	.\Sources\Chip_start\Header\MKL25Z4.h	3417;"	d
NV_FPROT3	.\Sources\Chip_start\Header\MKL26Z4.h	3727;"	d
NV_FPROT3	.\Sources\Chip_start\Header\MKL46Z4.h	5204;"	d
NV_FPROT3_PROT	.\Sources\Chip_start\Header\MKL24Z4.h	3143;"	d
NV_FPROT3_PROT	.\Sources\Chip_start\Header\MKL25Z4.h	3348;"	d
NV_FPROT3_PROT	.\Sources\Chip_start\Header\MKL26Z4.h	3658;"	d
NV_FPROT3_PROT	.\Sources\Chip_start\Header\MKL46Z4.h	5135;"	d
NV_FPROT3_PROT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3141;"	d
NV_FPROT3_PROT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3346;"	d
NV_FPROT3_PROT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3656;"	d
NV_FPROT3_PROT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5133;"	d
NV_FPROT3_PROT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3142;"	d
NV_FPROT3_PROT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3347;"	d
NV_FPROT3_PROT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3657;"	d
NV_FPROT3_PROT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5134;"	d
NV_FPROT3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3087;"	d
NV_FPROT3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3292;"	d
NV_FPROT3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3602;"	d
NV_FPROT3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5079;"	d
NV_FSEC	.\Sources\Chip_start\Header\MKL24Z4.h	3216;"	d
NV_FSEC	.\Sources\Chip_start\Header\MKL25Z4.h	3421;"	d
NV_FSEC	.\Sources\Chip_start\Header\MKL26Z4.h	3731;"	d
NV_FSEC	.\Sources\Chip_start\Header\MKL46Z4.h	5208;"	d
NV_FSEC_FSLACC	.\Sources\Chip_start\Header\MKL24Z4.h	3162;"	d
NV_FSEC_FSLACC	.\Sources\Chip_start\Header\MKL25Z4.h	3367;"	d
NV_FSEC_FSLACC	.\Sources\Chip_start\Header\MKL26Z4.h	3677;"	d
NV_FSEC_FSLACC	.\Sources\Chip_start\Header\MKL46Z4.h	5154;"	d
NV_FSEC_FSLACC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3160;"	d
NV_FSEC_FSLACC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3365;"	d
NV_FSEC_FSLACC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3675;"	d
NV_FSEC_FSLACC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5152;"	d
NV_FSEC_FSLACC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3161;"	d
NV_FSEC_FSLACC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3366;"	d
NV_FSEC_FSLACC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3676;"	d
NV_FSEC_FSLACC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5153;"	d
NV_FSEC_KEYEN	.\Sources\Chip_start\Header\MKL24Z4.h	3168;"	d
NV_FSEC_KEYEN	.\Sources\Chip_start\Header\MKL25Z4.h	3373;"	d
NV_FSEC_KEYEN	.\Sources\Chip_start\Header\MKL26Z4.h	3683;"	d
NV_FSEC_KEYEN	.\Sources\Chip_start\Header\MKL46Z4.h	5160;"	d
NV_FSEC_KEYEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3166;"	d
NV_FSEC_KEYEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3371;"	d
NV_FSEC_KEYEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3681;"	d
NV_FSEC_KEYEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5158;"	d
NV_FSEC_KEYEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3167;"	d
NV_FSEC_KEYEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3372;"	d
NV_FSEC_KEYEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3682;"	d
NV_FSEC_KEYEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5159;"	d
NV_FSEC_MEEN	.\Sources\Chip_start\Header\MKL24Z4.h	3165;"	d
NV_FSEC_MEEN	.\Sources\Chip_start\Header\MKL25Z4.h	3370;"	d
NV_FSEC_MEEN	.\Sources\Chip_start\Header\MKL26Z4.h	3680;"	d
NV_FSEC_MEEN	.\Sources\Chip_start\Header\MKL46Z4.h	5157;"	d
NV_FSEC_MEEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3163;"	d
NV_FSEC_MEEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3368;"	d
NV_FSEC_MEEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3678;"	d
NV_FSEC_MEEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5155;"	d
NV_FSEC_MEEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3164;"	d
NV_FSEC_MEEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3369;"	d
NV_FSEC_MEEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3679;"	d
NV_FSEC_MEEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5156;"	d
NV_FSEC_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3091;"	d
NV_FSEC_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3296;"	d
NV_FSEC_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3606;"	d
NV_FSEC_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5083;"	d
NV_FSEC_SEC	.\Sources\Chip_start\Header\MKL24Z4.h	3159;"	d
NV_FSEC_SEC	.\Sources\Chip_start\Header\MKL25Z4.h	3364;"	d
NV_FSEC_SEC	.\Sources\Chip_start\Header\MKL26Z4.h	3674;"	d
NV_FSEC_SEC	.\Sources\Chip_start\Header\MKL46Z4.h	5151;"	d
NV_FSEC_SEC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3157;"	d
NV_FSEC_SEC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3362;"	d
NV_FSEC_SEC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	3672;"	d
NV_FSEC_SEC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5149;"	d
NV_FSEC_SEC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3158;"	d
NV_FSEC_SEC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3363;"	d
NV_FSEC_SEC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	3673;"	d
NV_FSEC_SEC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5150;"	d
NV_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct NV_MemMap$/;"	s
NV_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct NV_MemMap$/;"	s
NV_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct NV_MemMap$/;"	s
NV_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct NV_MemMap$/;"	s
NV_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *NV_MemMapPtr;$/;"	t
NV_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *NV_MemMapPtr;$/;"	t
NV_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *NV_MemMapPtr;$/;"	t
NV_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *NV_MemMapPtr;$/;"	t
Nby2	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon43
Nby2	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon44
Nby2	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon45
Near_Direct	.\Sources\Application\parameter.h	/^    float Near_Direct;    \/\/ccd$/;"	m	struct:_SWITCH_PARA
New	.\Sources\Application\Control\control.h	/^    float New;$/;"	m	struct:_CONTROL_OUT_
NonMaskableInt_IRQn	.\Sources\Chip_start\vectors.h	/^    NonMaskableInt_IRQn          = -14,              \/**< Non Maskable Interrupt *\/$/;"	e	enum:IRQn
OBSERVE	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t OBSERVE;                                 \/**< USB OTG Observe register, offset: 0x104 *\/$/;"	m	struct:USB_MemMap
OBSERVE	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t OBSERVE;                                 \/**< USB OTG Observe register, offset: 0x104 *\/$/;"	m	struct:USB_MemMap
OBSERVE	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t OBSERVE;                                 \/**< USB OTG Observe register, offset: 0x104 *\/$/;"	m	struct:USB_MemMap
OBSERVE	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t OBSERVE;                                 \/**< USB OTG Observe register, offset: 0x104 *\/$/;"	m	struct:USB_MemMap
OC_C	.\Sources\Chip_driver\TPM\tpm.h	/^    OC_C       = OC_Clear,$/;"	e	enum:_TPM_Mode_
OC_Clear	.\Sources\Chip_driver\TPM\tpm.h	/^    OC_Clear   = (TPM_CnSC_MSA_MASK | TPM_CnSC_ELSB_MASK),$/;"	e	enum:_TPM_Mode_
OC_H	.\Sources\Chip_driver\TPM\tpm.h	/^    OC_H       = OC_High,$/;"	e	enum:_TPM_Mode_
OC_High	.\Sources\Chip_driver\TPM\tpm.h	/^    OC_High    = (TPM_CnSC_MSB_MASK | TPM_CnSC_MSA_MASK | TPM_CnSC_ELSA_MASK),$/;"	e	enum:_TPM_Mode_
OC_L	.\Sources\Chip_driver\TPM\tpm.h	/^    OC_L       = OC_Low,$/;"	e	enum:_TPM_Mode_
OC_Low	.\Sources\Chip_driver\TPM\tpm.h	/^    OC_Low     = (TPM_CnSC_MSB_MASK | TPM_CnSC_MSA_MASK | TPM_CnSC_ELSB_MASK),$/;"	e	enum:_TPM_Mode_
OC_S	.\Sources\Chip_driver\TPM\tpm.h	/^    OC_S       = OC_Set,$/;"	e	enum:_TPM_Mode_
OC_Set	.\Sources\Chip_driver\TPM\tpm.h	/^    OC_Set     = (TPM_CnSC_MSA_MASK | TPM_CnSC_ELSB_MASK | TPM_CnSC_ELSA_MASK),$/;"	e	enum:_TPM_Mode_
OC_T	.\Sources\Chip_driver\TPM\tpm.h	/^    OC_T       = OC_Toggle,$/;"	e	enum:_TPM_Mode_
OC_Toggle	.\Sources\Chip_driver\TPM\tpm.h	/^    OC_Toggle  = (TPM_CnSC_MSA_MASK | TPM_CnSC_ELSA_MASK),$/;"	e	enum:_TPM_Mode_
OFS	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t OFS;                                    \/**< ADC Offset Correction Register, offset: 0x28 *\/$/;"	m	struct:ADC_MemMap
OFS	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t OFS;                                    \/**< ADC Offset Correction Register, offset: 0x28 *\/$/;"	m	struct:ADC_MemMap
OFS	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t OFS;                                    \/**< ADC Offset Correction Register, offset: 0x28 *\/$/;"	m	struct:ADC_MemMap
OFS	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t OFS;                                    \/**< ADC Offset Correction Register, offset: 0x28 *\/$/;"	m	struct:ADC_MemMap
OSC0_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	3509;"	d
OSC0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	3714;"	d
OSC0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	4024;"	d
OSC0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	5501;"	d
OSC0_CR	.\Sources\Chip_start\Header\MKL24Z4.h	3525;"	d
OSC0_CR	.\Sources\Chip_start\Header\MKL25Z4.h	3730;"	d
OSC0_CR	.\Sources\Chip_start\Header\MKL26Z4.h	4040;"	d
OSC0_CR	.\Sources\Chip_start\Header\MKL46Z4.h	5517;"	d
OSC_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	3511;"	d
OSC_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	3716;"	d
OSC_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	4026;"	d
OSC_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	5503;"	d
OSC_CR_ERCLKEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3499;"	d
OSC_CR_ERCLKEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3704;"	d
OSC_CR_ERCLKEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4014;"	d
OSC_CR_ERCLKEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5491;"	d
OSC_CR_ERCLKEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3500;"	d
OSC_CR_ERCLKEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3705;"	d
OSC_CR_ERCLKEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4015;"	d
OSC_CR_ERCLKEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5492;"	d
OSC_CR_EREFSTEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3497;"	d
OSC_CR_EREFSTEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3702;"	d
OSC_CR_EREFSTEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4012;"	d
OSC_CR_EREFSTEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5489;"	d
OSC_CR_EREFSTEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3498;"	d
OSC_CR_EREFSTEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3703;"	d
OSC_CR_EREFSTEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4013;"	d
OSC_CR_EREFSTEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5490;"	d
OSC_CR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3472;"	d
OSC_CR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3677;"	d
OSC_CR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	3987;"	d
OSC_CR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5464;"	d
OSC_CR_SC16P_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3489;"	d
OSC_CR_SC16P_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3694;"	d
OSC_CR_SC16P_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4004;"	d
OSC_CR_SC16P_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5481;"	d
OSC_CR_SC16P_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3490;"	d
OSC_CR_SC16P_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3695;"	d
OSC_CR_SC16P_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4005;"	d
OSC_CR_SC16P_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5482;"	d
OSC_CR_SC2P_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3495;"	d
OSC_CR_SC2P_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3700;"	d
OSC_CR_SC2P_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4010;"	d
OSC_CR_SC2P_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5487;"	d
OSC_CR_SC2P_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3496;"	d
OSC_CR_SC2P_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3701;"	d
OSC_CR_SC2P_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4011;"	d
OSC_CR_SC2P_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5488;"	d
OSC_CR_SC4P_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3493;"	d
OSC_CR_SC4P_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3698;"	d
OSC_CR_SC4P_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4008;"	d
OSC_CR_SC4P_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5485;"	d
OSC_CR_SC4P_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3494;"	d
OSC_CR_SC4P_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3699;"	d
OSC_CR_SC4P_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4009;"	d
OSC_CR_SC4P_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5486;"	d
OSC_CR_SC8P_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3491;"	d
OSC_CR_SC8P_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3696;"	d
OSC_CR_SC8P_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4006;"	d
OSC_CR_SC8P_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5483;"	d
OSC_CR_SC8P_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3492;"	d
OSC_CR_SC8P_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3697;"	d
OSC_CR_SC8P_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4007;"	d
OSC_CR_SC8P_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5484;"	d
OSC_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct OSC_MemMap$/;"	s
OSC_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct OSC_MemMap$/;"	s
OSC_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct OSC_MemMap$/;"	s
OSC_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct OSC_MemMap$/;"	s
OSC_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *OSC_MemMapPtr;$/;"	t
OSC_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *OSC_MemMapPtr;$/;"	t
OSC_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *OSC_MemMapPtr;$/;"	t
OSC_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *OSC_MemMapPtr;$/;"	t
OTGCTL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t OTGCTL;                                  \/**< OTG Control register, offset: 0x1C *\/$/;"	m	struct:USB_MemMap
OTGCTL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t OTGCTL;                                  \/**< OTG Control register, offset: 0x1C *\/$/;"	m	struct:USB_MemMap
OTGCTL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t OTGCTL;                                  \/**< OTG Control register, offset: 0x1C *\/$/;"	m	struct:USB_MemMap
OTGCTL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t OTGCTL;                                  \/**< OTG Control register, offset: 0x1C *\/$/;"	m	struct:USB_MemMap
OTGICR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t OTGICR;                                  \/**< OTG Interrupt Control Register, offset: 0x14 *\/$/;"	m	struct:USB_MemMap
OTGICR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t OTGICR;                                  \/**< OTG Interrupt Control Register, offset: 0x14 *\/$/;"	m	struct:USB_MemMap
OTGICR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t OTGICR;                                  \/**< OTG Interrupt Control Register, offset: 0x14 *\/$/;"	m	struct:USB_MemMap
OTGICR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t OTGICR;                                  \/**< OTG Interrupt Control Register, offset: 0x14 *\/$/;"	m	struct:USB_MemMap
OTGISTAT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t OTGISTAT;                                \/**< OTG Interrupt Status register, offset: 0x10 *\/$/;"	m	struct:USB_MemMap
OTGISTAT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t OTGISTAT;                                \/**< OTG Interrupt Status register, offset: 0x10 *\/$/;"	m	struct:USB_MemMap
OTGISTAT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t OTGISTAT;                                \/**< OTG Interrupt Status register, offset: 0x10 *\/$/;"	m	struct:USB_MemMap
OTGISTAT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t OTGISTAT;                                \/**< OTG Interrupt Status register, offset: 0x10 *\/$/;"	m	struct:USB_MemMap
OTGSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t OTGSTAT;                                 \/**< OTG Status register, offset: 0x18 *\/$/;"	m	struct:USB_MemMap
OTGSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t OTGSTAT;                                 \/**< OTG Status register, offset: 0x18 *\/$/;"	m	struct:USB_MemMap
OTGSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t OTGSTAT;                                 \/**< OTG Status register, offset: 0x18 *\/$/;"	m	struct:USB_MemMap
OTGSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t OTGSTAT;                                 \/**< OTG Status register, offset: 0x18 *\/$/;"	m	struct:USB_MemMap
Old	.\Sources\Application\Control\control.h	/^    float Old;$/;"	m	struct:_CONTROL_OUT_
Out_VScope	.\Sources\Application\Dataout\dataout.c	/^void Out_VScope(void)$/;"	f
PCOR	.\Sources\Chip_driver\GPIO\gpio.h	/^    uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:U_GPIO_MemMap
PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:FGPIO_MemMap
PCOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:GPIO_MemMap
PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:FGPIO_MemMap
PCOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:GPIO_MemMap
PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:FGPIO_MemMap
PCOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:GPIO_MemMap
PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:FGPIO_MemMap
PCOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:GPIO_MemMap
PCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PCR[32];                                \/**< Pin Control Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:PORT_MemMap
PCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PCR[32];                                \/**< Pin Control Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:PORT_MemMap
PCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PCR[32];                                \/**< Pin Control Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:PORT_MemMap
PCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PCR[32];                                \/**< Pin Control Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:PORT_MemMap
PCSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon107
PCSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon125
PCSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon157
PCSR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PCSR;                                   \/**< Program Counter Sample Register, offset: 0x1C *\/$/;"	m	struct:DWT_MemMap
PCSR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PCSR;                                   \/**< Program Counter Sample Register, offset: 0x1C *\/$/;"	m	struct:DWT_MemMap
PCSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PCSR;                                   \/**< Program Counter Sample Register, offset: 0x1C *\/$/;"	m	struct:DWT_MemMap
PCSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PCSR;                                   \/**< Program Counter Sample Register, offset: 0x1C *\/$/;"	m	struct:DWT_MemMap
PDDR	.\Sources\Chip_driver\GPIO\gpio.h	/^        uint32_t PDDR;                               \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	union:U_GPIO_MemMap::__anon9
PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:FGPIO_MemMap
PDDR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:GPIO_MemMap
PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:FGPIO_MemMap
PDDR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:GPIO_MemMap
PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:FGPIO_MemMap
PDDR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:GPIO_MemMap
PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:FGPIO_MemMap
PDDR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:GPIO_MemMap
PDIR	.\Sources\Chip_driver\GPIO\gpio.h	/^        uint32_t PDIR;                               \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	union:U_GPIO_MemMap::__anon5
PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:FGPIO_MemMap
PDIR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:GPIO_MemMap
PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:FGPIO_MemMap
PDIR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:GPIO_MemMap
PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:FGPIO_MemMap
PDIR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:GPIO_MemMap
PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:FGPIO_MemMap
PDIR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:GPIO_MemMap
PDIR0	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR0 : 1; uint32_t PDIR1 : 1; uint32_t PDIR2 : 1; uint32_t PDIR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR1	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR0 : 1; uint32_t PDIR1 : 1; uint32_t PDIR2 : 1; uint32_t PDIR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR10	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR8 : 1; uint32_t PDIR9 : 1; uint32_t PDIR10: 1; uint32_t PDIR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR11	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR8 : 1; uint32_t PDIR9 : 1; uint32_t PDIR10: 1; uint32_t PDIR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR12	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR12: 1; uint32_t PDIR13: 1; uint32_t PDIR14: 1; uint32_t PDIR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR13	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR12: 1; uint32_t PDIR13: 1; uint32_t PDIR14: 1; uint32_t PDIR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR14	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR12: 1; uint32_t PDIR13: 1; uint32_t PDIR14: 1; uint32_t PDIR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR15	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR12: 1; uint32_t PDIR13: 1; uint32_t PDIR14: 1; uint32_t PDIR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR16	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR16: 1; uint32_t PDIR17: 1; uint32_t PDIR18: 1; uint32_t PDIR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR17	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR16: 1; uint32_t PDIR17: 1; uint32_t PDIR18: 1; uint32_t PDIR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR18	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR16: 1; uint32_t PDIR17: 1; uint32_t PDIR18: 1; uint32_t PDIR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR19	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR16: 1; uint32_t PDIR17: 1; uint32_t PDIR18: 1; uint32_t PDIR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR2	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR0 : 1; uint32_t PDIR1 : 1; uint32_t PDIR2 : 1; uint32_t PDIR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR20	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR20: 1; uint32_t PDIR21: 1; uint32_t PDIR22: 1; uint32_t PDIR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR21	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR20: 1; uint32_t PDIR21: 1; uint32_t PDIR22: 1; uint32_t PDIR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR22	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR20: 1; uint32_t PDIR21: 1; uint32_t PDIR22: 1; uint32_t PDIR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR23	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR20: 1; uint32_t PDIR21: 1; uint32_t PDIR22: 1; uint32_t PDIR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR24	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR24: 1; uint32_t PDIR25: 1; uint32_t PDIR26: 1; uint32_t PDIR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR25	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR24: 1; uint32_t PDIR25: 1; uint32_t PDIR26: 1; uint32_t PDIR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR26	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR24: 1; uint32_t PDIR25: 1; uint32_t PDIR26: 1; uint32_t PDIR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR27	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR24: 1; uint32_t PDIR25: 1; uint32_t PDIR26: 1; uint32_t PDIR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR28	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR28: 1; uint32_t PDIR29: 1; uint32_t PDIR30: 1; uint32_t PDIR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR29	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR28: 1; uint32_t PDIR29: 1; uint32_t PDIR30: 1; uint32_t PDIR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR3	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR0 : 1; uint32_t PDIR1 : 1; uint32_t PDIR2 : 1; uint32_t PDIR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR30	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR28: 1; uint32_t PDIR29: 1; uint32_t PDIR30: 1; uint32_t PDIR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR31	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR28: 1; uint32_t PDIR29: 1; uint32_t PDIR30: 1; uint32_t PDIR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR4	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR4 : 1; uint32_t PDIR5 : 1; uint32_t PDIR6 : 1; uint32_t PDIR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR5	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR4 : 1; uint32_t PDIR5 : 1; uint32_t PDIR6 : 1; uint32_t PDIR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR6	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR4 : 1; uint32_t PDIR5 : 1; uint32_t PDIR6 : 1; uint32_t PDIR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR7	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR4 : 1; uint32_t PDIR5 : 1; uint32_t PDIR6 : 1; uint32_t PDIR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR8	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR8 : 1; uint32_t PDIR9 : 1; uint32_t PDIR10: 1; uint32_t PDIR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIR9	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDIR8 : 1; uint32_t PDIR9 : 1; uint32_t PDIR10: 1; uint32_t PDIR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon6
PDIRByte	.\Sources\Chip_driver\GPIO\gpio.h	/^        } PDIRByte;$/;"	m	union:U_GPIO_MemMap::__anon5	typeref:struct:U_GPIO_MemMap::__anon5::__anon7
PDIRWord	.\Sources\Chip_driver\GPIO\gpio.h	/^        } PDIRWord;$/;"	m	union:U_GPIO_MemMap::__anon5	typeref:struct:U_GPIO_MemMap::__anon5::__anon8
PDIRs	.\Sources\Chip_driver\GPIO\gpio.h	/^        } PDIRs;$/;"	m	union:U_GPIO_MemMap::__anon5	typeref:struct:U_GPIO_MemMap::__anon5::__anon6
PDOR	.\Sources\Chip_driver\GPIO\gpio.h	/^        uint32_t PDOR;                               \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	union:U_GPIO_MemMap::__anon1
PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:FGPIO_MemMap
PDOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:GPIO_MemMap
PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:FGPIO_MemMap
PDOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:GPIO_MemMap
PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:FGPIO_MemMap
PDOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:GPIO_MemMap
PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:FGPIO_MemMap
PDOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:GPIO_MemMap
PDOR0	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR0 : 1; uint32_t PDOR1 : 1; uint32_t PDOR2 : 1; uint32_t PDOR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR1	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR0 : 1; uint32_t PDOR1 : 1; uint32_t PDOR2 : 1; uint32_t PDOR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR10	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR8 : 1; uint32_t PDOR9 : 1; uint32_t PDOR10: 1; uint32_t PDOR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR11	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR8 : 1; uint32_t PDOR9 : 1; uint32_t PDOR10: 1; uint32_t PDOR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR12	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR12: 1; uint32_t PDOR13: 1; uint32_t PDOR14: 1; uint32_t PDOR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR13	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR12: 1; uint32_t PDOR13: 1; uint32_t PDOR14: 1; uint32_t PDOR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR14	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR12: 1; uint32_t PDOR13: 1; uint32_t PDOR14: 1; uint32_t PDOR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR15	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR12: 1; uint32_t PDOR13: 1; uint32_t PDOR14: 1; uint32_t PDOR15: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR16	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR16: 1; uint32_t PDOR17: 1; uint32_t PDOR18: 1; uint32_t PDOR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR17	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR16: 1; uint32_t PDOR17: 1; uint32_t PDOR18: 1; uint32_t PDOR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR18	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR16: 1; uint32_t PDOR17: 1; uint32_t PDOR18: 1; uint32_t PDOR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR19	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR16: 1; uint32_t PDOR17: 1; uint32_t PDOR18: 1; uint32_t PDOR19: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR2	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR0 : 1; uint32_t PDOR1 : 1; uint32_t PDOR2 : 1; uint32_t PDOR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR20	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR20: 1; uint32_t PDOR21: 1; uint32_t PDOR22: 1; uint32_t PDOR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR21	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR20: 1; uint32_t PDOR21: 1; uint32_t PDOR22: 1; uint32_t PDOR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR22	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR20: 1; uint32_t PDOR21: 1; uint32_t PDOR22: 1; uint32_t PDOR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR23	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR20: 1; uint32_t PDOR21: 1; uint32_t PDOR22: 1; uint32_t PDOR23: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR24	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR24: 1; uint32_t PDOR25: 1; uint32_t PDOR26: 1; uint32_t PDOR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR25	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR24: 1; uint32_t PDOR25: 1; uint32_t PDOR26: 1; uint32_t PDOR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR26	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR24: 1; uint32_t PDOR25: 1; uint32_t PDOR26: 1; uint32_t PDOR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR27	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR24: 1; uint32_t PDOR25: 1; uint32_t PDOR26: 1; uint32_t PDOR27: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR28	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR28: 1; uint32_t PDOR29: 1; uint32_t PDOR30: 1; uint32_t PDOR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR29	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR28: 1; uint32_t PDOR29: 1; uint32_t PDOR30: 1; uint32_t PDOR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR3	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR0 : 1; uint32_t PDOR1 : 1; uint32_t PDOR2 : 1; uint32_t PDOR3 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR30	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR28: 1; uint32_t PDOR29: 1; uint32_t PDOR30: 1; uint32_t PDOR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR31	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR28: 1; uint32_t PDOR29: 1; uint32_t PDOR30: 1; uint32_t PDOR31: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR4	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR4 : 1; uint32_t PDOR5 : 1; uint32_t PDOR6 : 1; uint32_t PDOR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR5	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR4 : 1; uint32_t PDOR5 : 1; uint32_t PDOR6 : 1; uint32_t PDOR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR6	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR4 : 1; uint32_t PDOR5 : 1; uint32_t PDOR6 : 1; uint32_t PDOR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR7	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR4 : 1; uint32_t PDOR5 : 1; uint32_t PDOR6 : 1; uint32_t PDOR7 : 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR8	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR8 : 1; uint32_t PDOR9 : 1; uint32_t PDOR10: 1; uint32_t PDOR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDOR9	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint32_t PDOR8 : 1; uint32_t PDOR9 : 1; uint32_t PDOR10: 1; uint32_t PDOR11: 1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon2
PDORByte	.\Sources\Chip_driver\GPIO\gpio.h	/^        } PDORByte;$/;"	m	union:U_GPIO_MemMap::__anon1	typeref:struct:U_GPIO_MemMap::__anon1::__anon3
PDORWord	.\Sources\Chip_driver\GPIO\gpio.h	/^        } PDORWord;$/;"	m	union:U_GPIO_MemMap::__anon1	typeref:struct:U_GPIO_MemMap::__anon1::__anon4
PDORs	.\Sources\Chip_driver\GPIO\gpio.h	/^        } PDORs;$/;"	m	union:U_GPIO_MemMap::__anon1	typeref:struct:U_GPIO_MemMap::__anon1::__anon2
PE1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t PE1;                                     \/**< LLWU Pin Enable 1 register, offset: 0x0 *\/$/;"	m	struct:LLWU_MemMap
PE1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t PE1;                                     \/**< LLWU Pin Enable 1 register, offset: 0x0 *\/$/;"	m	struct:LLWU_MemMap
PE1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t PE1;                                     \/**< LLWU Pin Enable 1 register, offset: 0x0 *\/$/;"	m	struct:LLWU_MemMap
PE1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t PE1;                                     \/**< LLWU Pin Enable 1 register, offset: 0x0 *\/$/;"	m	struct:LLWU_MemMap
PE2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t PE2;                                     \/**< LLWU Pin Enable 2 register, offset: 0x1 *\/$/;"	m	struct:LLWU_MemMap
PE2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t PE2;                                     \/**< LLWU Pin Enable 2 register, offset: 0x1 *\/$/;"	m	struct:LLWU_MemMap
PE2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t PE2;                                     \/**< LLWU Pin Enable 2 register, offset: 0x1 *\/$/;"	m	struct:LLWU_MemMap
PE2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t PE2;                                     \/**< LLWU Pin Enable 2 register, offset: 0x1 *\/$/;"	m	struct:LLWU_MemMap
PE3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t PE3;                                     \/**< LLWU Pin Enable 3 register, offset: 0x2 *\/$/;"	m	struct:LLWU_MemMap
PE3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t PE3;                                     \/**< LLWU Pin Enable 3 register, offset: 0x2 *\/$/;"	m	struct:LLWU_MemMap
PE3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t PE3;                                     \/**< LLWU Pin Enable 3 register, offset: 0x2 *\/$/;"	m	struct:LLWU_MemMap
PE3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t PE3;                                     \/**< LLWU Pin Enable 3 register, offset: 0x2 *\/$/;"	m	struct:LLWU_MemMap
PE4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t PE4;                                     \/**< LLWU Pin Enable 4 register, offset: 0x3 *\/$/;"	m	struct:LLWU_MemMap
PE4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t PE4;                                     \/**< LLWU Pin Enable 4 register, offset: 0x3 *\/$/;"	m	struct:LLWU_MemMap
PE4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t PE4;                                     \/**< LLWU Pin Enable 4 register, offset: 0x3 *\/$/;"	m	struct:LLWU_MemMap
PE4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t PE4;                                     \/**< LLWU Pin Enable 4 register, offset: 0x3 *\/$/;"	m	struct:LLWU_MemMap
PEN	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PEN[2];                                 \/**< LCD Pin Enable register, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:LCD_MemMap
PERID	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t PERID;                                   \/**< Peripheral ID register, offset: 0x0 *\/$/;"	m	struct:USB_MemMap
PERID	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t PERID;                                   \/**< Peripheral ID register, offset: 0x0 *\/$/;"	m	struct:USB_MemMap
PERID	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t PERID;                                   \/**< Peripheral ID register, offset: 0x0 *\/$/;"	m	struct:USB_MemMap
PERID	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t PERID;                                   \/**< Peripheral ID register, offset: 0x0 *\/$/;"	m	struct:USB_MemMap
PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap
PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap
PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap
PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap
PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap
PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap
PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTBDWT_MemMap
PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PERIPHID[8];                            \/**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 *\/$/;"	m	struct:MTB_MemMap
PERIPHID0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PERIPHID0;                              \/**< Peripheral ID Register, offset: 0xFE0 *\/$/;"	m	struct:ROM_MemMap
PERIPHID0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PERIPHID0;                              \/**< Peripheral ID Register, offset: 0xFE0 *\/$/;"	m	struct:ROM_MemMap
PERIPHID0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PERIPHID0;                              \/**< Peripheral ID Register, offset: 0xFE0 *\/$/;"	m	struct:ROM_MemMap
PERIPHID0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PERIPHID0;                              \/**< Peripheral ID Register, offset: 0xFE0 *\/$/;"	m	struct:ROM_MemMap
PERIPHID1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PERIPHID1;                              \/**< Peripheral ID Register, offset: 0xFE4 *\/$/;"	m	struct:ROM_MemMap
PERIPHID1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PERIPHID1;                              \/**< Peripheral ID Register, offset: 0xFE4 *\/$/;"	m	struct:ROM_MemMap
PERIPHID1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PERIPHID1;                              \/**< Peripheral ID Register, offset: 0xFE4 *\/$/;"	m	struct:ROM_MemMap
PERIPHID1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PERIPHID1;                              \/**< Peripheral ID Register, offset: 0xFE4 *\/$/;"	m	struct:ROM_MemMap
PERIPHID2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PERIPHID2;                              \/**< Peripheral ID Register, offset: 0xFE8 *\/$/;"	m	struct:ROM_MemMap
PERIPHID2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PERIPHID2;                              \/**< Peripheral ID Register, offset: 0xFE8 *\/$/;"	m	struct:ROM_MemMap
PERIPHID2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PERIPHID2;                              \/**< Peripheral ID Register, offset: 0xFE8 *\/$/;"	m	struct:ROM_MemMap
PERIPHID2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PERIPHID2;                              \/**< Peripheral ID Register, offset: 0xFE8 *\/$/;"	m	struct:ROM_MemMap
PERIPHID3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PERIPHID3;                              \/**< Peripheral ID Register, offset: 0xFEC *\/$/;"	m	struct:ROM_MemMap
PERIPHID3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PERIPHID3;                              \/**< Peripheral ID Register, offset: 0xFEC *\/$/;"	m	struct:ROM_MemMap
PERIPHID3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PERIPHID3;                              \/**< Peripheral ID Register, offset: 0xFEC *\/$/;"	m	struct:ROM_MemMap
PERIPHID3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PERIPHID3;                              \/**< Peripheral ID Register, offset: 0xFEC *\/$/;"	m	struct:ROM_MemMap
PERIPHID4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PERIPHID4;                              \/**< Peripheral ID Register, offset: 0xFD0 *\/$/;"	m	struct:ROM_MemMap
PERIPHID4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PERIPHID4;                              \/**< Peripheral ID Register, offset: 0xFD0 *\/$/;"	m	struct:ROM_MemMap
PERIPHID4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PERIPHID4;                              \/**< Peripheral ID Register, offset: 0xFD0 *\/$/;"	m	struct:ROM_MemMap
PERIPHID4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PERIPHID4;                              \/**< Peripheral ID Register, offset: 0xFD0 *\/$/;"	m	struct:ROM_MemMap
PERIPHID5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PERIPHID5;                              \/**< Peripheral ID Register, offset: 0xFD4 *\/$/;"	m	struct:ROM_MemMap
PERIPHID5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PERIPHID5;                              \/**< Peripheral ID Register, offset: 0xFD4 *\/$/;"	m	struct:ROM_MemMap
PERIPHID5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PERIPHID5;                              \/**< Peripheral ID Register, offset: 0xFD4 *\/$/;"	m	struct:ROM_MemMap
PERIPHID5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PERIPHID5;                              \/**< Peripheral ID Register, offset: 0xFD4 *\/$/;"	m	struct:ROM_MemMap
PERIPHID6	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PERIPHID6;                              \/**< Peripheral ID Register, offset: 0xFD8 *\/$/;"	m	struct:ROM_MemMap
PERIPHID6	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PERIPHID6;                              \/**< Peripheral ID Register, offset: 0xFD8 *\/$/;"	m	struct:ROM_MemMap
PERIPHID6	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PERIPHID6;                              \/**< Peripheral ID Register, offset: 0xFD8 *\/$/;"	m	struct:ROM_MemMap
PERIPHID6	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PERIPHID6;                              \/**< Peripheral ID Register, offset: 0xFD8 *\/$/;"	m	struct:ROM_MemMap
PERIPHID7	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PERIPHID7;                              \/**< Peripheral ID Register, offset: 0xFDC *\/$/;"	m	struct:ROM_MemMap
PERIPHID7	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PERIPHID7;                              \/**< Peripheral ID Register, offset: 0xFDC *\/$/;"	m	struct:ROM_MemMap
PERIPHID7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PERIPHID7;                              \/**< Peripheral ID Register, offset: 0xFDC *\/$/;"	m	struct:ROM_MemMap
PERIPHID7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PERIPHID7;                              \/**< Peripheral ID Register, offset: 0xFDC *\/$/;"	m	struct:ROM_MemMap
PF	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    PF = Pulse_Falling,$/;"	e	enum:_LPTMR_Pulse_
PFR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon102
PFR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon120
PFR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon152
PG	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PG;                                     \/**< ADC Plus-Side Gain Register, offset: 0x2C *\/$/;"	m	struct:ADC_MemMap
PG	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PG;                                     \/**< ADC Plus-Side Gain Register, offset: 0x2C *\/$/;"	m	struct:ADC_MemMap
PG	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PG;                                     \/**< ADC Plus-Side Gain Register, offset: 0x2C *\/$/;"	m	struct:ADC_MemMap
PG	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PG;                                     \/**< ADC Plus-Side Gain Register, offset: 0x2C *\/$/;"	m	struct:ADC_MemMap
PGM4	.\Sources\Chip_driver\FTFA\ftfa.c	/^    PGM4    = 0x06,$/;"	e	enum:_FCMD_	file:
PGMCHK	.\Sources\Chip_driver\FTFA\ftfa.c	/^    PGMCHK  = 0x02,$/;"	e	enum:_FCMD_	file:
PGMONCE	.\Sources\Chip_driver\FTFA\ftfa.c	/^    PGMONCE = 0x43,$/;"	e	enum:_FCMD_	file:
PI	.\Sources\Chip_start\CMSIS\arm_math.h	301;"	d
PID0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon105
PID0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon123
PID0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon155
PID0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:BP_MemMap
PID0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:BP_MemMap
PID0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:BP_MemMap
PID0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:BP_MemMap
PID1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon105
PID1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon123
PID1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon155
PID1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:BP_MemMap
PID1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:BP_MemMap
PID1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:BP_MemMap
PID1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:BP_MemMap
PID2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon105
PID2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon123
PID2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon155
PID2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:BP_MemMap
PID2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:BP_MemMap
PID2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:BP_MemMap
PID2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:BP_MemMap
PID3	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon105
PID3	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon123
PID3	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon155
PID3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:BP_MemMap
PID3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:BP_MemMap
PID3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:BP_MemMap
PID3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:BP_MemMap
PID4	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon105
PID4	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon123
PID4	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon155
PID4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:BP_MemMap
PID4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:BP_MemMap
PID4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:BP_MemMap
PID4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:BP_MemMap
PID5	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon105
PID5	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon123
PID5	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon155
PID5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:BP_MemMap
PID5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:BP_MemMap
PID5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:BP_MemMap
PID5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:BP_MemMap
PID6	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon105
PID6	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon123
PID6	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon155
PID6	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:BP_MemMap
PID6	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:BP_MemMap
PID6	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:BP_MemMap
PID6	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:BP_MemMap
PID7	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon105
PID7	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon123
PID7	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon155
PID7	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:BP_MemMap
PID7	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:BP_MemMap
PID7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:BP_MemMap
PID7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:BP_MemMap
PID_ERROR_TypeDef	.\Sources\Application\Control\control.h	/^} PID_ERROR_TypeDef;$/;"	t	typeref:struct:_PID_ERROR_
PIN_INIT_NUM	.\Sources\Chip_driver\PORT\port.h	11;"	d
PIN_INIT_NUMS	.\Sources\Chip_driver\GPIO\gpio.h	12;"	d
PIT0	.\Sources\Chip_driver\PIT\pit.h	/^    PIT0 = 0,$/;"	e	enum:_PIT_x_
PIT1	.\Sources\Chip_driver\PIT\pit.h	/^    PIT1 = 1,$/;"	e	enum:_PIT_x_
PIT_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	3635;"	d
PIT_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	3840;"	d
PIT_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	4150;"	d
PIT_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	5627;"	d
PIT_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	3637;"	d
PIT_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	3842;"	d
PIT_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	4152;"	d
PIT_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	5629;"	d
PIT_CVAL	.\Sources\Chip_start\Header\MKL24Z4.h	3665;"	d
PIT_CVAL	.\Sources\Chip_start\Header\MKL25Z4.h	3870;"	d
PIT_CVAL	.\Sources\Chip_start\Header\MKL26Z4.h	4180;"	d
PIT_CVAL	.\Sources\Chip_start\Header\MKL46Z4.h	5657;"	d
PIT_CVAL0	.\Sources\Chip_start\Header\MKL24Z4.h	3655;"	d
PIT_CVAL0	.\Sources\Chip_start\Header\MKL25Z4.h	3860;"	d
PIT_CVAL0	.\Sources\Chip_start\Header\MKL26Z4.h	4170;"	d
PIT_CVAL0	.\Sources\Chip_start\Header\MKL46Z4.h	5647;"	d
PIT_CVAL1	.\Sources\Chip_start\Header\MKL24Z4.h	3659;"	d
PIT_CVAL1	.\Sources\Chip_start\Header\MKL25Z4.h	3864;"	d
PIT_CVAL1	.\Sources\Chip_start\Header\MKL26Z4.h	4174;"	d
PIT_CVAL1	.\Sources\Chip_start\Header\MKL46Z4.h	5651;"	d
PIT_CVAL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3578;"	d
PIT_CVAL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3783;"	d
PIT_CVAL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4093;"	d
PIT_CVAL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5570;"	d
PIT_CVAL_TVL	.\Sources\Chip_start\Header\MKL24Z4.h	3616;"	d
PIT_CVAL_TVL	.\Sources\Chip_start\Header\MKL25Z4.h	3821;"	d
PIT_CVAL_TVL	.\Sources\Chip_start\Header\MKL26Z4.h	4131;"	d
PIT_CVAL_TVL	.\Sources\Chip_start\Header\MKL46Z4.h	5608;"	d
PIT_CVAL_TVL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3614;"	d
PIT_CVAL_TVL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3819;"	d
PIT_CVAL_TVL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4129;"	d
PIT_CVAL_TVL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5606;"	d
PIT_CVAL_TVL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3615;"	d
PIT_CVAL_TVL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3820;"	d
PIT_CVAL_TVL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4130;"	d
PIT_CVAL_TVL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5607;"	d
PIT_Control	.\Sources\Application\Control\pit_control.c	/^void PIT_Control(void)$/;"	f
PIT_DEV_NUM	.\Sources\Chip_driver\PIT\pit.c	8;"	d	file:
PIT_Disable	.\Sources\Chip_driver\PIT\pit.c	/^void PIT_Disable(PIT_x_TypeDef PIT_x)$/;"	f
PIT_Enable	.\Sources\Chip_driver\PIT\pit.c	/^void PIT_Enable(PIT_x_TypeDef PIT_x, ISR_CALLBACK pit_isr)$/;"	f
PIT_IRQHandler	.\Sources\Chip_driver\PIT\pit.c	/^void PIT_IRQHandler(void)$/;"	f
PIT_IRQn	.\Sources\Chip_start\vectors.h	/^    PIT_IRQn                     = 22,               \/**< PIT timer interrupt *\/$/;"	e	enum:IRQn
PIT_ISR	.\Sources\Chip_driver\PIT\pit.c	/^volatile static ISR_CALLBACK PIT_ISR[PIT_DEV_NUM];$/;"	v	file:
PIT_Init	.\Sources\Chip_driver\PIT\pit.c	/^int PIT_Init(PIT_x_TypeDef PIT_x, unsigned long pitus)$/;"	f
PIT_LDVAL	.\Sources\Chip_start\Header\MKL24Z4.h	3664;"	d
PIT_LDVAL	.\Sources\Chip_start\Header\MKL25Z4.h	3869;"	d
PIT_LDVAL	.\Sources\Chip_start\Header\MKL26Z4.h	4179;"	d
PIT_LDVAL	.\Sources\Chip_start\Header\MKL46Z4.h	5656;"	d
PIT_LDVAL0	.\Sources\Chip_start\Header\MKL24Z4.h	3654;"	d
PIT_LDVAL0	.\Sources\Chip_start\Header\MKL25Z4.h	3859;"	d
PIT_LDVAL0	.\Sources\Chip_start\Header\MKL26Z4.h	4169;"	d
PIT_LDVAL0	.\Sources\Chip_start\Header\MKL46Z4.h	5646;"	d
PIT_LDVAL1	.\Sources\Chip_start\Header\MKL24Z4.h	3658;"	d
PIT_LDVAL1	.\Sources\Chip_start\Header\MKL25Z4.h	3863;"	d
PIT_LDVAL1	.\Sources\Chip_start\Header\MKL26Z4.h	4173;"	d
PIT_LDVAL1	.\Sources\Chip_start\Header\MKL46Z4.h	5650;"	d
PIT_LDVAL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3577;"	d
PIT_LDVAL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3782;"	d
PIT_LDVAL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4092;"	d
PIT_LDVAL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5569;"	d
PIT_LDVAL_TSV	.\Sources\Chip_start\Header\MKL24Z4.h	3612;"	d
PIT_LDVAL_TSV	.\Sources\Chip_start\Header\MKL25Z4.h	3817;"	d
PIT_LDVAL_TSV	.\Sources\Chip_start\Header\MKL26Z4.h	4127;"	d
PIT_LDVAL_TSV	.\Sources\Chip_start\Header\MKL46Z4.h	5604;"	d
PIT_LDVAL_TSV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3610;"	d
PIT_LDVAL_TSV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3815;"	d
PIT_LDVAL_TSV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4125;"	d
PIT_LDVAL_TSV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5602;"	d
PIT_LDVAL_TSV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3611;"	d
PIT_LDVAL_TSV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3816;"	d
PIT_LDVAL_TSV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4126;"	d
PIT_LDVAL_TSV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5603;"	d
PIT_LTMR64H	.\Sources\Chip_start\Header\MKL24Z4.h	3652;"	d
PIT_LTMR64H	.\Sources\Chip_start\Header\MKL25Z4.h	3857;"	d
PIT_LTMR64H	.\Sources\Chip_start\Header\MKL26Z4.h	4167;"	d
PIT_LTMR64H	.\Sources\Chip_start\Header\MKL46Z4.h	5644;"	d
PIT_LTMR64H_LTH	.\Sources\Chip_start\Header\MKL24Z4.h	3604;"	d
PIT_LTMR64H_LTH	.\Sources\Chip_start\Header\MKL25Z4.h	3809;"	d
PIT_LTMR64H_LTH	.\Sources\Chip_start\Header\MKL26Z4.h	4119;"	d
PIT_LTMR64H_LTH	.\Sources\Chip_start\Header\MKL46Z4.h	5596;"	d
PIT_LTMR64H_LTH_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3602;"	d
PIT_LTMR64H_LTH_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3807;"	d
PIT_LTMR64H_LTH_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4117;"	d
PIT_LTMR64H_LTH_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5594;"	d
PIT_LTMR64H_LTH_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3603;"	d
PIT_LTMR64H_LTH_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3808;"	d
PIT_LTMR64H_LTH_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4118;"	d
PIT_LTMR64H_LTH_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5595;"	d
PIT_LTMR64H_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3575;"	d
PIT_LTMR64H_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3780;"	d
PIT_LTMR64H_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4090;"	d
PIT_LTMR64H_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5567;"	d
PIT_LTMR64L	.\Sources\Chip_start\Header\MKL24Z4.h	3653;"	d
PIT_LTMR64L	.\Sources\Chip_start\Header\MKL25Z4.h	3858;"	d
PIT_LTMR64L	.\Sources\Chip_start\Header\MKL26Z4.h	4168;"	d
PIT_LTMR64L	.\Sources\Chip_start\Header\MKL46Z4.h	5645;"	d
PIT_LTMR64L_LTL	.\Sources\Chip_start\Header\MKL24Z4.h	3608;"	d
PIT_LTMR64L_LTL	.\Sources\Chip_start\Header\MKL25Z4.h	3813;"	d
PIT_LTMR64L_LTL	.\Sources\Chip_start\Header\MKL26Z4.h	4123;"	d
PIT_LTMR64L_LTL	.\Sources\Chip_start\Header\MKL46Z4.h	5600;"	d
PIT_LTMR64L_LTL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3606;"	d
PIT_LTMR64L_LTL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3811;"	d
PIT_LTMR64L_LTL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4121;"	d
PIT_LTMR64L_LTL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5598;"	d
PIT_LTMR64L_LTL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3607;"	d
PIT_LTMR64L_LTL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3812;"	d
PIT_LTMR64L_LTL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4122;"	d
PIT_LTMR64L_LTL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5599;"	d
PIT_LTMR64L_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3576;"	d
PIT_LTMR64L_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3781;"	d
PIT_LTMR64L_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4091;"	d
PIT_LTMR64L_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5568;"	d
PIT_MCR	.\Sources\Chip_start\Header\MKL24Z4.h	3651;"	d
PIT_MCR	.\Sources\Chip_start\Header\MKL25Z4.h	3856;"	d
PIT_MCR	.\Sources\Chip_start\Header\MKL26Z4.h	4166;"	d
PIT_MCR	.\Sources\Chip_start\Header\MKL46Z4.h	5643;"	d
PIT_MCR_FRZ_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3597;"	d
PIT_MCR_FRZ_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3802;"	d
PIT_MCR_FRZ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4112;"	d
PIT_MCR_FRZ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5589;"	d
PIT_MCR_FRZ_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3598;"	d
PIT_MCR_FRZ_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3803;"	d
PIT_MCR_FRZ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4113;"	d
PIT_MCR_FRZ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5590;"	d
PIT_MCR_MDIS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3599;"	d
PIT_MCR_MDIS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3804;"	d
PIT_MCR_MDIS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4114;"	d
PIT_MCR_MDIS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5591;"	d
PIT_MCR_MDIS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3600;"	d
PIT_MCR_MDIS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3805;"	d
PIT_MCR_MDIS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4115;"	d
PIT_MCR_MDIS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5592;"	d
PIT_MCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3574;"	d
PIT_MCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3779;"	d
PIT_MCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4089;"	d
PIT_MCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5566;"	d
PIT_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct PIT_MemMap$/;"	s
PIT_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct PIT_MemMap$/;"	s
PIT_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct PIT_MemMap$/;"	s
PIT_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct PIT_MemMap$/;"	s
PIT_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *PIT_MemMapPtr;$/;"	t
PIT_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *PIT_MemMapPtr;$/;"	t
PIT_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *PIT_MemMapPtr;$/;"	t
PIT_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *PIT_MemMapPtr;$/;"	t
PIT_TCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	3666;"	d
PIT_TCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	3871;"	d
PIT_TCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	4181;"	d
PIT_TCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	5658;"	d
PIT_TCTRL0	.\Sources\Chip_start\Header\MKL24Z4.h	3656;"	d
PIT_TCTRL0	.\Sources\Chip_start\Header\MKL25Z4.h	3861;"	d
PIT_TCTRL0	.\Sources\Chip_start\Header\MKL26Z4.h	4171;"	d
PIT_TCTRL0	.\Sources\Chip_start\Header\MKL46Z4.h	5648;"	d
PIT_TCTRL1	.\Sources\Chip_start\Header\MKL24Z4.h	3660;"	d
PIT_TCTRL1	.\Sources\Chip_start\Header\MKL25Z4.h	3865;"	d
PIT_TCTRL1	.\Sources\Chip_start\Header\MKL26Z4.h	4175;"	d
PIT_TCTRL1	.\Sources\Chip_start\Header\MKL46Z4.h	5652;"	d
PIT_TCTRL_CHN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3622;"	d
PIT_TCTRL_CHN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3827;"	d
PIT_TCTRL_CHN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4137;"	d
PIT_TCTRL_CHN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5614;"	d
PIT_TCTRL_CHN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3623;"	d
PIT_TCTRL_CHN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3828;"	d
PIT_TCTRL_CHN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4138;"	d
PIT_TCTRL_CHN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5615;"	d
PIT_TCTRL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3579;"	d
PIT_TCTRL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3784;"	d
PIT_TCTRL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4094;"	d
PIT_TCTRL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5571;"	d
PIT_TCTRL_TEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3618;"	d
PIT_TCTRL_TEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3823;"	d
PIT_TCTRL_TEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4133;"	d
PIT_TCTRL_TEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5610;"	d
PIT_TCTRL_TEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3619;"	d
PIT_TCTRL_TEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3824;"	d
PIT_TCTRL_TEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4134;"	d
PIT_TCTRL_TEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5611;"	d
PIT_TCTRL_TIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3620;"	d
PIT_TCTRL_TIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3825;"	d
PIT_TCTRL_TIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4135;"	d
PIT_TCTRL_TIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5612;"	d
PIT_TCTRL_TIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3621;"	d
PIT_TCTRL_TIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3826;"	d
PIT_TCTRL_TIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4136;"	d
PIT_TCTRL_TIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5613;"	d
PIT_TFLG	.\Sources\Chip_start\Header\MKL24Z4.h	3667;"	d
PIT_TFLG	.\Sources\Chip_start\Header\MKL25Z4.h	3872;"	d
PIT_TFLG	.\Sources\Chip_start\Header\MKL26Z4.h	4182;"	d
PIT_TFLG	.\Sources\Chip_start\Header\MKL46Z4.h	5659;"	d
PIT_TFLG0	.\Sources\Chip_start\Header\MKL24Z4.h	3657;"	d
PIT_TFLG0	.\Sources\Chip_start\Header\MKL25Z4.h	3862;"	d
PIT_TFLG0	.\Sources\Chip_start\Header\MKL26Z4.h	4172;"	d
PIT_TFLG0	.\Sources\Chip_start\Header\MKL46Z4.h	5649;"	d
PIT_TFLG1	.\Sources\Chip_start\Header\MKL24Z4.h	3661;"	d
PIT_TFLG1	.\Sources\Chip_start\Header\MKL25Z4.h	3866;"	d
PIT_TFLG1	.\Sources\Chip_start\Header\MKL26Z4.h	4176;"	d
PIT_TFLG1	.\Sources\Chip_start\Header\MKL46Z4.h	5653;"	d
PIT_TFLG_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3580;"	d
PIT_TFLG_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3785;"	d
PIT_TFLG_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4095;"	d
PIT_TFLG_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5572;"	d
PIT_TFLG_TIF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3625;"	d
PIT_TFLG_TIF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3830;"	d
PIT_TFLG_TIF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4140;"	d
PIT_TFLG_TIF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5617;"	d
PIT_TFLG_TIF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3626;"	d
PIT_TFLG_TIF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3831;"	d
PIT_TFLG_TIF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4141;"	d
PIT_TFLG_TIF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5618;"	d
PIT_x_TypeDef	.\Sources\Chip_driver\PIT\pit.h	/^} PIT_x_TypeDef;$/;"	t	typeref:enum:_PIT_x_
PLACR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PLACR;                                  \/**< Platform Control Register, offset: 0xC *\/$/;"	m	struct:MCM_MemMap
PLACR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PLACR;                                  \/**< Platform Control Register, offset: 0xC *\/$/;"	m	struct:MCM_MemMap
PLACR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PLACR;                                  \/**< Platform Control Register, offset: 0xC *\/$/;"	m	struct:MCM_MemMap
PLACR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PLACR;                                  \/**< Platform Control Register, offset: 0xC *\/$/;"	m	struct:MCM_MemMap
PLAMC	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint16_t PLAMC;                                  \/**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA *\/$/;"	m	struct:MCM_MemMap
PLAMC	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint16_t PLAMC;                                  \/**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA *\/$/;"	m	struct:MCM_MemMap
PLAMC	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint16_t PLAMC;                                  \/**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA *\/$/;"	m	struct:MCM_MemMap
PLAMC	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint16_t PLAMC;                                  \/**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA *\/$/;"	m	struct:MCM_MemMap
PLASC	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint16_t PLASC;                                  \/**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 *\/$/;"	m	struct:MCM_MemMap
PLASC	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint16_t PLASC;                                  \/**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 *\/$/;"	m	struct:MCM_MemMap
PLASC	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint16_t PLASC;                                  \/**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 *\/$/;"	m	struct:MCM_MemMap
PLASC	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint16_t PLASC;                                  \/**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 *\/$/;"	m	struct:MCM_MemMap
PLL24	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL24,$/;"	e	enum:_clk_opt
PLL26	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL26,$/;"	e	enum:_clk_opt
PLL30	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL30,$/;"	e	enum:_clk_opt
PLL34	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL34,$/;"	e	enum:_clk_opt
PLL39	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL39,$/;"	e	enum:_clk_opt
PLL45	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL45,$/;"	e	enum:_clk_opt
PLL48	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL48,$/;"	e	enum:_clk_opt
PLL51	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL51,$/;"	e	enum:_clk_opt
PLL52	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL52,$/;"	e	enum:_clk_opt
PLL60	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL60,$/;"	e	enum:_clk_opt
PLL68	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL68,$/;"	e	enum:_clk_opt
PLL72	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL72,$/;"	e	enum:_clk_opt
PLL78	.\Sources\Chip_driver\MCG\mcg.h	/^    PLL78,$/;"	e	enum:_clk_opt
PLL_Init	.\Sources\Chip_driver\MCG\mcg.c	/^int PLL_Init(const _clk_opt_ clk_opt)$/;"	f
PLL_Para	.\Sources\Chip_driver\MCG\mcg.h	/^PLL_Para[] =$/;"	v
PMCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t PMCTRL;                                  \/**< Power Mode Control register, offset: 0x1 *\/$/;"	m	struct:SMC_MemMap
PMCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t PMCTRL;                                  \/**< Power Mode Control register, offset: 0x1 *\/$/;"	m	struct:SMC_MemMap
PMCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t PMCTRL;                                  \/**< Power Mode Control register, offset: 0x1 *\/$/;"	m	struct:SMC_MemMap
PMCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t PMCTRL;                                  \/**< Power Mode Control register, offset: 0x1 *\/$/;"	m	struct:SMC_MemMap
PMC_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	3764;"	d
PMC_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	3969;"	d
PMC_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	4279;"	d
PMC_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	5756;"	d
PMC_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	3766;"	d
PMC_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	3971;"	d
PMC_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	4281;"	d
PMC_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	5758;"	d
PMC_LVDSC1	.\Sources\Chip_start\Header\MKL24Z4.h	3780;"	d
PMC_LVDSC1	.\Sources\Chip_start\Header\MKL25Z4.h	3985;"	d
PMC_LVDSC1	.\Sources\Chip_start\Header\MKL26Z4.h	4295;"	d
PMC_LVDSC1	.\Sources\Chip_start\Header\MKL46Z4.h	5772;"	d
PMC_LVDSC1_LVDACK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3733;"	d
PMC_LVDSC1_LVDACK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3938;"	d
PMC_LVDSC1_LVDACK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4248;"	d
PMC_LVDSC1_LVDACK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5725;"	d
PMC_LVDSC1_LVDACK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3734;"	d
PMC_LVDSC1_LVDACK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3939;"	d
PMC_LVDSC1_LVDACK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4249;"	d
PMC_LVDSC1_LVDACK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5726;"	d
PMC_LVDSC1_LVDF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3735;"	d
PMC_LVDSC1_LVDF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3940;"	d
PMC_LVDSC1_LVDF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4250;"	d
PMC_LVDSC1_LVDF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5727;"	d
PMC_LVDSC1_LVDF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3736;"	d
PMC_LVDSC1_LVDF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3941;"	d
PMC_LVDSC1_LVDF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4251;"	d
PMC_LVDSC1_LVDF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5728;"	d
PMC_LVDSC1_LVDIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3731;"	d
PMC_LVDSC1_LVDIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3936;"	d
PMC_LVDSC1_LVDIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4246;"	d
PMC_LVDSC1_LVDIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5723;"	d
PMC_LVDSC1_LVDIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3732;"	d
PMC_LVDSC1_LVDIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3937;"	d
PMC_LVDSC1_LVDIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4247;"	d
PMC_LVDSC1_LVDIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5724;"	d
PMC_LVDSC1_LVDRE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3729;"	d
PMC_LVDSC1_LVDRE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3934;"	d
PMC_LVDSC1_LVDRE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4244;"	d
PMC_LVDSC1_LVDRE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5721;"	d
PMC_LVDSC1_LVDRE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3730;"	d
PMC_LVDSC1_LVDRE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3935;"	d
PMC_LVDSC1_LVDRE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4245;"	d
PMC_LVDSC1_LVDRE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5722;"	d
PMC_LVDSC1_LVDV	.\Sources\Chip_start\Header\MKL24Z4.h	3728;"	d
PMC_LVDSC1_LVDV	.\Sources\Chip_start\Header\MKL25Z4.h	3933;"	d
PMC_LVDSC1_LVDV	.\Sources\Chip_start\Header\MKL26Z4.h	4243;"	d
PMC_LVDSC1_LVDV	.\Sources\Chip_start\Header\MKL46Z4.h	5720;"	d
PMC_LVDSC1_LVDV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3726;"	d
PMC_LVDSC1_LVDV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3931;"	d
PMC_LVDSC1_LVDV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4241;"	d
PMC_LVDSC1_LVDV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5718;"	d
PMC_LVDSC1_LVDV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3727;"	d
PMC_LVDSC1_LVDV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3932;"	d
PMC_LVDSC1_LVDV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4242;"	d
PMC_LVDSC1_LVDV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5719;"	d
PMC_LVDSC1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3707;"	d
PMC_LVDSC1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3912;"	d
PMC_LVDSC1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4222;"	d
PMC_LVDSC1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5699;"	d
PMC_LVDSC2	.\Sources\Chip_start\Header\MKL24Z4.h	3781;"	d
PMC_LVDSC2	.\Sources\Chip_start\Header\MKL25Z4.h	3986;"	d
PMC_LVDSC2	.\Sources\Chip_start\Header\MKL26Z4.h	4296;"	d
PMC_LVDSC2	.\Sources\Chip_start\Header\MKL46Z4.h	5773;"	d
PMC_LVDSC2_LVWACK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3743;"	d
PMC_LVDSC2_LVWACK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3948;"	d
PMC_LVDSC2_LVWACK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4258;"	d
PMC_LVDSC2_LVWACK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5735;"	d
PMC_LVDSC2_LVWACK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3744;"	d
PMC_LVDSC2_LVWACK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3949;"	d
PMC_LVDSC2_LVWACK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4259;"	d
PMC_LVDSC2_LVWACK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5736;"	d
PMC_LVDSC2_LVWF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3745;"	d
PMC_LVDSC2_LVWF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3950;"	d
PMC_LVDSC2_LVWF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4260;"	d
PMC_LVDSC2_LVWF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5737;"	d
PMC_LVDSC2_LVWF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3746;"	d
PMC_LVDSC2_LVWF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3951;"	d
PMC_LVDSC2_LVWF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4261;"	d
PMC_LVDSC2_LVWF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5738;"	d
PMC_LVDSC2_LVWIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3741;"	d
PMC_LVDSC2_LVWIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3946;"	d
PMC_LVDSC2_LVWIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4256;"	d
PMC_LVDSC2_LVWIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5733;"	d
PMC_LVDSC2_LVWIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3742;"	d
PMC_LVDSC2_LVWIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3947;"	d
PMC_LVDSC2_LVWIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4257;"	d
PMC_LVDSC2_LVWIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5734;"	d
PMC_LVDSC2_LVWV	.\Sources\Chip_start\Header\MKL24Z4.h	3740;"	d
PMC_LVDSC2_LVWV	.\Sources\Chip_start\Header\MKL25Z4.h	3945;"	d
PMC_LVDSC2_LVWV	.\Sources\Chip_start\Header\MKL26Z4.h	4255;"	d
PMC_LVDSC2_LVWV	.\Sources\Chip_start\Header\MKL46Z4.h	5732;"	d
PMC_LVDSC2_LVWV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3738;"	d
PMC_LVDSC2_LVWV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3943;"	d
PMC_LVDSC2_LVWV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4253;"	d
PMC_LVDSC2_LVWV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5730;"	d
PMC_LVDSC2_LVWV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3739;"	d
PMC_LVDSC2_LVWV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3944;"	d
PMC_LVDSC2_LVWV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4254;"	d
PMC_LVDSC2_LVWV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5731;"	d
PMC_LVDSC2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3708;"	d
PMC_LVDSC2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3913;"	d
PMC_LVDSC2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4223;"	d
PMC_LVDSC2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5700;"	d
PMC_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct PMC_MemMap$/;"	s
PMC_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct PMC_MemMap$/;"	s
PMC_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct PMC_MemMap$/;"	s
PMC_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct PMC_MemMap$/;"	s
PMC_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *PMC_MemMapPtr;$/;"	t
PMC_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *PMC_MemMapPtr;$/;"	t
PMC_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *PMC_MemMapPtr;$/;"	t
PMC_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *PMC_MemMapPtr;$/;"	t
PMC_REGSC	.\Sources\Chip_start\Header\MKL24Z4.h	3782;"	d
PMC_REGSC	.\Sources\Chip_start\Header\MKL25Z4.h	3987;"	d
PMC_REGSC	.\Sources\Chip_start\Header\MKL26Z4.h	4297;"	d
PMC_REGSC	.\Sources\Chip_start\Header\MKL46Z4.h	5774;"	d
PMC_REGSC_ACKISO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3752;"	d
PMC_REGSC_ACKISO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3957;"	d
PMC_REGSC_ACKISO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4267;"	d
PMC_REGSC_ACKISO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5744;"	d
PMC_REGSC_ACKISO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3753;"	d
PMC_REGSC_ACKISO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3958;"	d
PMC_REGSC_ACKISO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4268;"	d
PMC_REGSC_ACKISO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5745;"	d
PMC_REGSC_BGBE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3748;"	d
PMC_REGSC_BGBE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3953;"	d
PMC_REGSC_BGBE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4263;"	d
PMC_REGSC_BGBE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5740;"	d
PMC_REGSC_BGBE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3749;"	d
PMC_REGSC_BGBE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3954;"	d
PMC_REGSC_BGBE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4264;"	d
PMC_REGSC_BGBE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5741;"	d
PMC_REGSC_BGEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3754;"	d
PMC_REGSC_BGEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3959;"	d
PMC_REGSC_BGEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4269;"	d
PMC_REGSC_BGEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5746;"	d
PMC_REGSC_BGEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3755;"	d
PMC_REGSC_BGEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3960;"	d
PMC_REGSC_BGEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4270;"	d
PMC_REGSC_BGEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5747;"	d
PMC_REGSC_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3709;"	d
PMC_REGSC_REG	.\Sources\Chip_start\Header\MKL25Z4.h	3914;"	d
PMC_REGSC_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4224;"	d
PMC_REGSC_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5701;"	d
PMC_REGSC_REGONS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3750;"	d
PMC_REGSC_REGONS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	3955;"	d
PMC_REGSC_REGONS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4265;"	d
PMC_REGSC_REGONS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5742;"	d
PMC_REGSC_REGONS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3751;"	d
PMC_REGSC_REGONS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	3956;"	d
PMC_REGSC_REGONS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4266;"	d
PMC_REGSC_REGONS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5743;"	d
PMPROT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t PMPROT;                                  \/**< Power Mode Protection register, offset: 0x0 *\/$/;"	m	struct:SMC_MemMap
PMPROT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t PMPROT;                                  \/**< Power Mode Protection register, offset: 0x0 *\/$/;"	m	struct:SMC_MemMap
PMPROT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t PMPROT;                                  \/**< Power Mode Protection register, offset: 0x0 *\/$/;"	m	struct:SMC_MemMap
PMPROT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t PMPROT;                                  \/**< Power Mode Protection register, offset: 0x0 *\/$/;"	m	struct:SMC_MemMap
PMSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t PMSTAT;                                  \/**< Power Mode Status register, offset: 0x3 *\/$/;"	m	struct:SMC_MemMap
PMSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t PMSTAT;                                  \/**< Power Mode Status register, offset: 0x3 *\/$/;"	m	struct:SMC_MemMap
PMSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t PMSTAT;                                  \/**< Power Mode Status register, offset: 0x3 *\/$/;"	m	struct:SMC_MemMap
PMSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t PMSTAT;                                  \/**< Power Mode Status register, offset: 0x3 *\/$/;"	m	struct:SMC_MemMap
PORT	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon105	typeref:union:__anon105::__anon106
PORT	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon123	typeref:union:__anon123::__anon124
PORT	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon155	typeref:union:__anon155::__anon156
PORTA	.\Sources\Chip_driver\PORT\port.h	/^    PORTA = 0,$/;"	e	enum:_PORT_x_
PORTA_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	3888;"	d
PORTA_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	4093;"	d
PORTA_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	4403;"	d
PORTA_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	5880;"	d
PORTA_GPCHR	.\Sources\Chip_start\Header\MKL24Z4.h	3945;"	d
PORTA_GPCHR	.\Sources\Chip_start\Header\MKL25Z4.h	4150;"	d
PORTA_GPCHR	.\Sources\Chip_start\Header\MKL26Z4.h	4460;"	d
PORTA_GPCHR	.\Sources\Chip_start\Header\MKL46Z4.h	5937;"	d
PORTA_GPCLR	.\Sources\Chip_start\Header\MKL24Z4.h	3944;"	d
PORTA_GPCLR	.\Sources\Chip_start\Header\MKL25Z4.h	4149;"	d
PORTA_GPCLR	.\Sources\Chip_start\Header\MKL26Z4.h	4459;"	d
PORTA_GPCLR	.\Sources\Chip_start\Header\MKL46Z4.h	5936;"	d
PORTA_ISFR	.\Sources\Chip_start\Header\MKL24Z4.h	3946;"	d
PORTA_ISFR	.\Sources\Chip_start\Header\MKL25Z4.h	4151;"	d
PORTA_ISFR	.\Sources\Chip_start\Header\MKL26Z4.h	4461;"	d
PORTA_ISFR	.\Sources\Chip_start\Header\MKL46Z4.h	5938;"	d
PORTA_PCR	.\Sources\Chip_start\Header\MKL24Z4.h	4093;"	d
PORTA_PCR	.\Sources\Chip_start\Header\MKL25Z4.h	4298;"	d
PORTA_PCR	.\Sources\Chip_start\Header\MKL26Z4.h	4608;"	d
PORTA_PCR	.\Sources\Chip_start\Header\MKL46Z4.h	6085;"	d
PORTA_PCR0	.\Sources\Chip_start\Header\MKL24Z4.h	3912;"	d
PORTA_PCR0	.\Sources\Chip_start\Header\MKL25Z4.h	4117;"	d
PORTA_PCR0	.\Sources\Chip_start\Header\MKL26Z4.h	4427;"	d
PORTA_PCR0	.\Sources\Chip_start\Header\MKL46Z4.h	5904;"	d
PORTA_PCR1	.\Sources\Chip_start\Header\MKL24Z4.h	3913;"	d
PORTA_PCR1	.\Sources\Chip_start\Header\MKL25Z4.h	4118;"	d
PORTA_PCR1	.\Sources\Chip_start\Header\MKL26Z4.h	4428;"	d
PORTA_PCR1	.\Sources\Chip_start\Header\MKL46Z4.h	5905;"	d
PORTA_PCR10	.\Sources\Chip_start\Header\MKL24Z4.h	3922;"	d
PORTA_PCR10	.\Sources\Chip_start\Header\MKL25Z4.h	4127;"	d
PORTA_PCR10	.\Sources\Chip_start\Header\MKL26Z4.h	4437;"	d
PORTA_PCR10	.\Sources\Chip_start\Header\MKL46Z4.h	5914;"	d
PORTA_PCR11	.\Sources\Chip_start\Header\MKL24Z4.h	3923;"	d
PORTA_PCR11	.\Sources\Chip_start\Header\MKL25Z4.h	4128;"	d
PORTA_PCR11	.\Sources\Chip_start\Header\MKL26Z4.h	4438;"	d
PORTA_PCR11	.\Sources\Chip_start\Header\MKL46Z4.h	5915;"	d
PORTA_PCR12	.\Sources\Chip_start\Header\MKL24Z4.h	3924;"	d
PORTA_PCR12	.\Sources\Chip_start\Header\MKL25Z4.h	4129;"	d
PORTA_PCR12	.\Sources\Chip_start\Header\MKL26Z4.h	4439;"	d
PORTA_PCR12	.\Sources\Chip_start\Header\MKL46Z4.h	5916;"	d
PORTA_PCR13	.\Sources\Chip_start\Header\MKL24Z4.h	3925;"	d
PORTA_PCR13	.\Sources\Chip_start\Header\MKL25Z4.h	4130;"	d
PORTA_PCR13	.\Sources\Chip_start\Header\MKL26Z4.h	4440;"	d
PORTA_PCR13	.\Sources\Chip_start\Header\MKL46Z4.h	5917;"	d
PORTA_PCR14	.\Sources\Chip_start\Header\MKL24Z4.h	3926;"	d
PORTA_PCR14	.\Sources\Chip_start\Header\MKL25Z4.h	4131;"	d
PORTA_PCR14	.\Sources\Chip_start\Header\MKL26Z4.h	4441;"	d
PORTA_PCR14	.\Sources\Chip_start\Header\MKL46Z4.h	5918;"	d
PORTA_PCR15	.\Sources\Chip_start\Header\MKL24Z4.h	3927;"	d
PORTA_PCR15	.\Sources\Chip_start\Header\MKL25Z4.h	4132;"	d
PORTA_PCR15	.\Sources\Chip_start\Header\MKL26Z4.h	4442;"	d
PORTA_PCR15	.\Sources\Chip_start\Header\MKL46Z4.h	5919;"	d
PORTA_PCR16	.\Sources\Chip_start\Header\MKL24Z4.h	3928;"	d
PORTA_PCR16	.\Sources\Chip_start\Header\MKL25Z4.h	4133;"	d
PORTA_PCR16	.\Sources\Chip_start\Header\MKL26Z4.h	4443;"	d
PORTA_PCR16	.\Sources\Chip_start\Header\MKL46Z4.h	5920;"	d
PORTA_PCR17	.\Sources\Chip_start\Header\MKL24Z4.h	3929;"	d
PORTA_PCR17	.\Sources\Chip_start\Header\MKL25Z4.h	4134;"	d
PORTA_PCR17	.\Sources\Chip_start\Header\MKL26Z4.h	4444;"	d
PORTA_PCR17	.\Sources\Chip_start\Header\MKL46Z4.h	5921;"	d
PORTA_PCR18	.\Sources\Chip_start\Header\MKL24Z4.h	3930;"	d
PORTA_PCR18	.\Sources\Chip_start\Header\MKL25Z4.h	4135;"	d
PORTA_PCR18	.\Sources\Chip_start\Header\MKL26Z4.h	4445;"	d
PORTA_PCR18	.\Sources\Chip_start\Header\MKL46Z4.h	5922;"	d
PORTA_PCR19	.\Sources\Chip_start\Header\MKL24Z4.h	3931;"	d
PORTA_PCR19	.\Sources\Chip_start\Header\MKL25Z4.h	4136;"	d
PORTA_PCR19	.\Sources\Chip_start\Header\MKL26Z4.h	4446;"	d
PORTA_PCR19	.\Sources\Chip_start\Header\MKL46Z4.h	5923;"	d
PORTA_PCR2	.\Sources\Chip_start\Header\MKL24Z4.h	3914;"	d
PORTA_PCR2	.\Sources\Chip_start\Header\MKL25Z4.h	4119;"	d
PORTA_PCR2	.\Sources\Chip_start\Header\MKL26Z4.h	4429;"	d
PORTA_PCR2	.\Sources\Chip_start\Header\MKL46Z4.h	5906;"	d
PORTA_PCR20	.\Sources\Chip_start\Header\MKL24Z4.h	3932;"	d
PORTA_PCR20	.\Sources\Chip_start\Header\MKL25Z4.h	4137;"	d
PORTA_PCR20	.\Sources\Chip_start\Header\MKL26Z4.h	4447;"	d
PORTA_PCR20	.\Sources\Chip_start\Header\MKL46Z4.h	5924;"	d
PORTA_PCR21	.\Sources\Chip_start\Header\MKL24Z4.h	3933;"	d
PORTA_PCR21	.\Sources\Chip_start\Header\MKL25Z4.h	4138;"	d
PORTA_PCR21	.\Sources\Chip_start\Header\MKL26Z4.h	4448;"	d
PORTA_PCR21	.\Sources\Chip_start\Header\MKL46Z4.h	5925;"	d
PORTA_PCR22	.\Sources\Chip_start\Header\MKL24Z4.h	3934;"	d
PORTA_PCR22	.\Sources\Chip_start\Header\MKL25Z4.h	4139;"	d
PORTA_PCR22	.\Sources\Chip_start\Header\MKL26Z4.h	4449;"	d
PORTA_PCR22	.\Sources\Chip_start\Header\MKL46Z4.h	5926;"	d
PORTA_PCR23	.\Sources\Chip_start\Header\MKL24Z4.h	3935;"	d
PORTA_PCR23	.\Sources\Chip_start\Header\MKL25Z4.h	4140;"	d
PORTA_PCR23	.\Sources\Chip_start\Header\MKL26Z4.h	4450;"	d
PORTA_PCR23	.\Sources\Chip_start\Header\MKL46Z4.h	5927;"	d
PORTA_PCR24	.\Sources\Chip_start\Header\MKL24Z4.h	3936;"	d
PORTA_PCR24	.\Sources\Chip_start\Header\MKL25Z4.h	4141;"	d
PORTA_PCR24	.\Sources\Chip_start\Header\MKL26Z4.h	4451;"	d
PORTA_PCR24	.\Sources\Chip_start\Header\MKL46Z4.h	5928;"	d
PORTA_PCR25	.\Sources\Chip_start\Header\MKL24Z4.h	3937;"	d
PORTA_PCR25	.\Sources\Chip_start\Header\MKL25Z4.h	4142;"	d
PORTA_PCR25	.\Sources\Chip_start\Header\MKL26Z4.h	4452;"	d
PORTA_PCR25	.\Sources\Chip_start\Header\MKL46Z4.h	5929;"	d
PORTA_PCR26	.\Sources\Chip_start\Header\MKL24Z4.h	3938;"	d
PORTA_PCR26	.\Sources\Chip_start\Header\MKL25Z4.h	4143;"	d
PORTA_PCR26	.\Sources\Chip_start\Header\MKL26Z4.h	4453;"	d
PORTA_PCR26	.\Sources\Chip_start\Header\MKL46Z4.h	5930;"	d
PORTA_PCR27	.\Sources\Chip_start\Header\MKL24Z4.h	3939;"	d
PORTA_PCR27	.\Sources\Chip_start\Header\MKL25Z4.h	4144;"	d
PORTA_PCR27	.\Sources\Chip_start\Header\MKL26Z4.h	4454;"	d
PORTA_PCR27	.\Sources\Chip_start\Header\MKL46Z4.h	5931;"	d
PORTA_PCR28	.\Sources\Chip_start\Header\MKL24Z4.h	3940;"	d
PORTA_PCR28	.\Sources\Chip_start\Header\MKL25Z4.h	4145;"	d
PORTA_PCR28	.\Sources\Chip_start\Header\MKL26Z4.h	4455;"	d
PORTA_PCR28	.\Sources\Chip_start\Header\MKL46Z4.h	5932;"	d
PORTA_PCR29	.\Sources\Chip_start\Header\MKL24Z4.h	3941;"	d
PORTA_PCR29	.\Sources\Chip_start\Header\MKL25Z4.h	4146;"	d
PORTA_PCR29	.\Sources\Chip_start\Header\MKL26Z4.h	4456;"	d
PORTA_PCR29	.\Sources\Chip_start\Header\MKL46Z4.h	5933;"	d
PORTA_PCR3	.\Sources\Chip_start\Header\MKL24Z4.h	3915;"	d
PORTA_PCR3	.\Sources\Chip_start\Header\MKL25Z4.h	4120;"	d
PORTA_PCR3	.\Sources\Chip_start\Header\MKL26Z4.h	4430;"	d
PORTA_PCR3	.\Sources\Chip_start\Header\MKL46Z4.h	5907;"	d
PORTA_PCR30	.\Sources\Chip_start\Header\MKL24Z4.h	3942;"	d
PORTA_PCR30	.\Sources\Chip_start\Header\MKL25Z4.h	4147;"	d
PORTA_PCR30	.\Sources\Chip_start\Header\MKL26Z4.h	4457;"	d
PORTA_PCR30	.\Sources\Chip_start\Header\MKL46Z4.h	5934;"	d
PORTA_PCR31	.\Sources\Chip_start\Header\MKL24Z4.h	3943;"	d
PORTA_PCR31	.\Sources\Chip_start\Header\MKL25Z4.h	4148;"	d
PORTA_PCR31	.\Sources\Chip_start\Header\MKL26Z4.h	4458;"	d
PORTA_PCR31	.\Sources\Chip_start\Header\MKL46Z4.h	5935;"	d
PORTA_PCR4	.\Sources\Chip_start\Header\MKL24Z4.h	3916;"	d
PORTA_PCR4	.\Sources\Chip_start\Header\MKL25Z4.h	4121;"	d
PORTA_PCR4	.\Sources\Chip_start\Header\MKL26Z4.h	4431;"	d
PORTA_PCR4	.\Sources\Chip_start\Header\MKL46Z4.h	5908;"	d
PORTA_PCR5	.\Sources\Chip_start\Header\MKL24Z4.h	3917;"	d
PORTA_PCR5	.\Sources\Chip_start\Header\MKL25Z4.h	4122;"	d
PORTA_PCR5	.\Sources\Chip_start\Header\MKL26Z4.h	4432;"	d
PORTA_PCR5	.\Sources\Chip_start\Header\MKL46Z4.h	5909;"	d
PORTA_PCR6	.\Sources\Chip_start\Header\MKL24Z4.h	3918;"	d
PORTA_PCR6	.\Sources\Chip_start\Header\MKL25Z4.h	4123;"	d
PORTA_PCR6	.\Sources\Chip_start\Header\MKL26Z4.h	4433;"	d
PORTA_PCR6	.\Sources\Chip_start\Header\MKL46Z4.h	5910;"	d
PORTA_PCR7	.\Sources\Chip_start\Header\MKL24Z4.h	3919;"	d
PORTA_PCR7	.\Sources\Chip_start\Header\MKL25Z4.h	4124;"	d
PORTA_PCR7	.\Sources\Chip_start\Header\MKL26Z4.h	4434;"	d
PORTA_PCR7	.\Sources\Chip_start\Header\MKL46Z4.h	5911;"	d
PORTA_PCR8	.\Sources\Chip_start\Header\MKL24Z4.h	3920;"	d
PORTA_PCR8	.\Sources\Chip_start\Header\MKL25Z4.h	4125;"	d
PORTA_PCR8	.\Sources\Chip_start\Header\MKL26Z4.h	4435;"	d
PORTA_PCR8	.\Sources\Chip_start\Header\MKL46Z4.h	5912;"	d
PORTA_PCR9	.\Sources\Chip_start\Header\MKL24Z4.h	3921;"	d
PORTA_PCR9	.\Sources\Chip_start\Header\MKL25Z4.h	4126;"	d
PORTA_PCR9	.\Sources\Chip_start\Header\MKL26Z4.h	4436;"	d
PORTA_PCR9	.\Sources\Chip_start\Header\MKL46Z4.h	5913;"	d
PORTB	.\Sources\Chip_driver\PORT\port.h	/^    PORTB = 1,$/;"	e	enum:_PORT_x_
PORTB_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	3890;"	d
PORTB_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	4095;"	d
PORTB_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	4405;"	d
PORTB_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	5882;"	d
PORTB_GPCHR	.\Sources\Chip_start\Header\MKL24Z4.h	3981;"	d
PORTB_GPCHR	.\Sources\Chip_start\Header\MKL25Z4.h	4186;"	d
PORTB_GPCHR	.\Sources\Chip_start\Header\MKL26Z4.h	4496;"	d
PORTB_GPCHR	.\Sources\Chip_start\Header\MKL46Z4.h	5973;"	d
PORTB_GPCLR	.\Sources\Chip_start\Header\MKL24Z4.h	3980;"	d
PORTB_GPCLR	.\Sources\Chip_start\Header\MKL25Z4.h	4185;"	d
PORTB_GPCLR	.\Sources\Chip_start\Header\MKL26Z4.h	4495;"	d
PORTB_GPCLR	.\Sources\Chip_start\Header\MKL46Z4.h	5972;"	d
PORTB_ISFR	.\Sources\Chip_start\Header\MKL24Z4.h	3982;"	d
PORTB_ISFR	.\Sources\Chip_start\Header\MKL25Z4.h	4187;"	d
PORTB_ISFR	.\Sources\Chip_start\Header\MKL26Z4.h	4497;"	d
PORTB_ISFR	.\Sources\Chip_start\Header\MKL46Z4.h	5974;"	d
PORTB_PCR	.\Sources\Chip_start\Header\MKL24Z4.h	4094;"	d
PORTB_PCR	.\Sources\Chip_start\Header\MKL25Z4.h	4299;"	d
PORTB_PCR	.\Sources\Chip_start\Header\MKL26Z4.h	4609;"	d
PORTB_PCR	.\Sources\Chip_start\Header\MKL46Z4.h	6086;"	d
PORTB_PCR0	.\Sources\Chip_start\Header\MKL24Z4.h	3948;"	d
PORTB_PCR0	.\Sources\Chip_start\Header\MKL25Z4.h	4153;"	d
PORTB_PCR0	.\Sources\Chip_start\Header\MKL26Z4.h	4463;"	d
PORTB_PCR0	.\Sources\Chip_start\Header\MKL46Z4.h	5940;"	d
PORTB_PCR1	.\Sources\Chip_start\Header\MKL24Z4.h	3949;"	d
PORTB_PCR1	.\Sources\Chip_start\Header\MKL25Z4.h	4154;"	d
PORTB_PCR1	.\Sources\Chip_start\Header\MKL26Z4.h	4464;"	d
PORTB_PCR1	.\Sources\Chip_start\Header\MKL46Z4.h	5941;"	d
PORTB_PCR10	.\Sources\Chip_start\Header\MKL24Z4.h	3958;"	d
PORTB_PCR10	.\Sources\Chip_start\Header\MKL25Z4.h	4163;"	d
PORTB_PCR10	.\Sources\Chip_start\Header\MKL26Z4.h	4473;"	d
PORTB_PCR10	.\Sources\Chip_start\Header\MKL46Z4.h	5950;"	d
PORTB_PCR11	.\Sources\Chip_start\Header\MKL24Z4.h	3959;"	d
PORTB_PCR11	.\Sources\Chip_start\Header\MKL25Z4.h	4164;"	d
PORTB_PCR11	.\Sources\Chip_start\Header\MKL26Z4.h	4474;"	d
PORTB_PCR11	.\Sources\Chip_start\Header\MKL46Z4.h	5951;"	d
PORTB_PCR12	.\Sources\Chip_start\Header\MKL24Z4.h	3960;"	d
PORTB_PCR12	.\Sources\Chip_start\Header\MKL25Z4.h	4165;"	d
PORTB_PCR12	.\Sources\Chip_start\Header\MKL26Z4.h	4475;"	d
PORTB_PCR12	.\Sources\Chip_start\Header\MKL46Z4.h	5952;"	d
PORTB_PCR13	.\Sources\Chip_start\Header\MKL24Z4.h	3961;"	d
PORTB_PCR13	.\Sources\Chip_start\Header\MKL25Z4.h	4166;"	d
PORTB_PCR13	.\Sources\Chip_start\Header\MKL26Z4.h	4476;"	d
PORTB_PCR13	.\Sources\Chip_start\Header\MKL46Z4.h	5953;"	d
PORTB_PCR14	.\Sources\Chip_start\Header\MKL24Z4.h	3962;"	d
PORTB_PCR14	.\Sources\Chip_start\Header\MKL25Z4.h	4167;"	d
PORTB_PCR14	.\Sources\Chip_start\Header\MKL26Z4.h	4477;"	d
PORTB_PCR14	.\Sources\Chip_start\Header\MKL46Z4.h	5954;"	d
PORTB_PCR15	.\Sources\Chip_start\Header\MKL24Z4.h	3963;"	d
PORTB_PCR15	.\Sources\Chip_start\Header\MKL25Z4.h	4168;"	d
PORTB_PCR15	.\Sources\Chip_start\Header\MKL26Z4.h	4478;"	d
PORTB_PCR15	.\Sources\Chip_start\Header\MKL46Z4.h	5955;"	d
PORTB_PCR16	.\Sources\Chip_start\Header\MKL24Z4.h	3964;"	d
PORTB_PCR16	.\Sources\Chip_start\Header\MKL25Z4.h	4169;"	d
PORTB_PCR16	.\Sources\Chip_start\Header\MKL26Z4.h	4479;"	d
PORTB_PCR16	.\Sources\Chip_start\Header\MKL46Z4.h	5956;"	d
PORTB_PCR17	.\Sources\Chip_start\Header\MKL24Z4.h	3965;"	d
PORTB_PCR17	.\Sources\Chip_start\Header\MKL25Z4.h	4170;"	d
PORTB_PCR17	.\Sources\Chip_start\Header\MKL26Z4.h	4480;"	d
PORTB_PCR17	.\Sources\Chip_start\Header\MKL46Z4.h	5957;"	d
PORTB_PCR18	.\Sources\Chip_start\Header\MKL24Z4.h	3966;"	d
PORTB_PCR18	.\Sources\Chip_start\Header\MKL25Z4.h	4171;"	d
PORTB_PCR18	.\Sources\Chip_start\Header\MKL26Z4.h	4481;"	d
PORTB_PCR18	.\Sources\Chip_start\Header\MKL46Z4.h	5958;"	d
PORTB_PCR19	.\Sources\Chip_start\Header\MKL24Z4.h	3967;"	d
PORTB_PCR19	.\Sources\Chip_start\Header\MKL25Z4.h	4172;"	d
PORTB_PCR19	.\Sources\Chip_start\Header\MKL26Z4.h	4482;"	d
PORTB_PCR19	.\Sources\Chip_start\Header\MKL46Z4.h	5959;"	d
PORTB_PCR2	.\Sources\Chip_start\Header\MKL24Z4.h	3950;"	d
PORTB_PCR2	.\Sources\Chip_start\Header\MKL25Z4.h	4155;"	d
PORTB_PCR2	.\Sources\Chip_start\Header\MKL26Z4.h	4465;"	d
PORTB_PCR2	.\Sources\Chip_start\Header\MKL46Z4.h	5942;"	d
PORTB_PCR20	.\Sources\Chip_start\Header\MKL24Z4.h	3968;"	d
PORTB_PCR20	.\Sources\Chip_start\Header\MKL25Z4.h	4173;"	d
PORTB_PCR20	.\Sources\Chip_start\Header\MKL26Z4.h	4483;"	d
PORTB_PCR20	.\Sources\Chip_start\Header\MKL46Z4.h	5960;"	d
PORTB_PCR21	.\Sources\Chip_start\Header\MKL24Z4.h	3969;"	d
PORTB_PCR21	.\Sources\Chip_start\Header\MKL25Z4.h	4174;"	d
PORTB_PCR21	.\Sources\Chip_start\Header\MKL26Z4.h	4484;"	d
PORTB_PCR21	.\Sources\Chip_start\Header\MKL46Z4.h	5961;"	d
PORTB_PCR22	.\Sources\Chip_start\Header\MKL24Z4.h	3970;"	d
PORTB_PCR22	.\Sources\Chip_start\Header\MKL25Z4.h	4175;"	d
PORTB_PCR22	.\Sources\Chip_start\Header\MKL26Z4.h	4485;"	d
PORTB_PCR22	.\Sources\Chip_start\Header\MKL46Z4.h	5962;"	d
PORTB_PCR23	.\Sources\Chip_start\Header\MKL24Z4.h	3971;"	d
PORTB_PCR23	.\Sources\Chip_start\Header\MKL25Z4.h	4176;"	d
PORTB_PCR23	.\Sources\Chip_start\Header\MKL26Z4.h	4486;"	d
PORTB_PCR23	.\Sources\Chip_start\Header\MKL46Z4.h	5963;"	d
PORTB_PCR24	.\Sources\Chip_start\Header\MKL24Z4.h	3972;"	d
PORTB_PCR24	.\Sources\Chip_start\Header\MKL25Z4.h	4177;"	d
PORTB_PCR24	.\Sources\Chip_start\Header\MKL26Z4.h	4487;"	d
PORTB_PCR24	.\Sources\Chip_start\Header\MKL46Z4.h	5964;"	d
PORTB_PCR25	.\Sources\Chip_start\Header\MKL24Z4.h	3973;"	d
PORTB_PCR25	.\Sources\Chip_start\Header\MKL25Z4.h	4178;"	d
PORTB_PCR25	.\Sources\Chip_start\Header\MKL26Z4.h	4488;"	d
PORTB_PCR25	.\Sources\Chip_start\Header\MKL46Z4.h	5965;"	d
PORTB_PCR26	.\Sources\Chip_start\Header\MKL24Z4.h	3974;"	d
PORTB_PCR26	.\Sources\Chip_start\Header\MKL25Z4.h	4179;"	d
PORTB_PCR26	.\Sources\Chip_start\Header\MKL26Z4.h	4489;"	d
PORTB_PCR26	.\Sources\Chip_start\Header\MKL46Z4.h	5966;"	d
PORTB_PCR27	.\Sources\Chip_start\Header\MKL24Z4.h	3975;"	d
PORTB_PCR27	.\Sources\Chip_start\Header\MKL25Z4.h	4180;"	d
PORTB_PCR27	.\Sources\Chip_start\Header\MKL26Z4.h	4490;"	d
PORTB_PCR27	.\Sources\Chip_start\Header\MKL46Z4.h	5967;"	d
PORTB_PCR28	.\Sources\Chip_start\Header\MKL24Z4.h	3976;"	d
PORTB_PCR28	.\Sources\Chip_start\Header\MKL25Z4.h	4181;"	d
PORTB_PCR28	.\Sources\Chip_start\Header\MKL26Z4.h	4491;"	d
PORTB_PCR28	.\Sources\Chip_start\Header\MKL46Z4.h	5968;"	d
PORTB_PCR29	.\Sources\Chip_start\Header\MKL24Z4.h	3977;"	d
PORTB_PCR29	.\Sources\Chip_start\Header\MKL25Z4.h	4182;"	d
PORTB_PCR29	.\Sources\Chip_start\Header\MKL26Z4.h	4492;"	d
PORTB_PCR29	.\Sources\Chip_start\Header\MKL46Z4.h	5969;"	d
PORTB_PCR3	.\Sources\Chip_start\Header\MKL24Z4.h	3951;"	d
PORTB_PCR3	.\Sources\Chip_start\Header\MKL25Z4.h	4156;"	d
PORTB_PCR3	.\Sources\Chip_start\Header\MKL26Z4.h	4466;"	d
PORTB_PCR3	.\Sources\Chip_start\Header\MKL46Z4.h	5943;"	d
PORTB_PCR30	.\Sources\Chip_start\Header\MKL24Z4.h	3978;"	d
PORTB_PCR30	.\Sources\Chip_start\Header\MKL25Z4.h	4183;"	d
PORTB_PCR30	.\Sources\Chip_start\Header\MKL26Z4.h	4493;"	d
PORTB_PCR30	.\Sources\Chip_start\Header\MKL46Z4.h	5970;"	d
PORTB_PCR31	.\Sources\Chip_start\Header\MKL24Z4.h	3979;"	d
PORTB_PCR31	.\Sources\Chip_start\Header\MKL25Z4.h	4184;"	d
PORTB_PCR31	.\Sources\Chip_start\Header\MKL26Z4.h	4494;"	d
PORTB_PCR31	.\Sources\Chip_start\Header\MKL46Z4.h	5971;"	d
PORTB_PCR4	.\Sources\Chip_start\Header\MKL24Z4.h	3952;"	d
PORTB_PCR4	.\Sources\Chip_start\Header\MKL25Z4.h	4157;"	d
PORTB_PCR4	.\Sources\Chip_start\Header\MKL26Z4.h	4467;"	d
PORTB_PCR4	.\Sources\Chip_start\Header\MKL46Z4.h	5944;"	d
PORTB_PCR5	.\Sources\Chip_start\Header\MKL24Z4.h	3953;"	d
PORTB_PCR5	.\Sources\Chip_start\Header\MKL25Z4.h	4158;"	d
PORTB_PCR5	.\Sources\Chip_start\Header\MKL26Z4.h	4468;"	d
PORTB_PCR5	.\Sources\Chip_start\Header\MKL46Z4.h	5945;"	d
PORTB_PCR6	.\Sources\Chip_start\Header\MKL24Z4.h	3954;"	d
PORTB_PCR6	.\Sources\Chip_start\Header\MKL25Z4.h	4159;"	d
PORTB_PCR6	.\Sources\Chip_start\Header\MKL26Z4.h	4469;"	d
PORTB_PCR6	.\Sources\Chip_start\Header\MKL46Z4.h	5946;"	d
PORTB_PCR7	.\Sources\Chip_start\Header\MKL24Z4.h	3955;"	d
PORTB_PCR7	.\Sources\Chip_start\Header\MKL25Z4.h	4160;"	d
PORTB_PCR7	.\Sources\Chip_start\Header\MKL26Z4.h	4470;"	d
PORTB_PCR7	.\Sources\Chip_start\Header\MKL46Z4.h	5947;"	d
PORTB_PCR8	.\Sources\Chip_start\Header\MKL24Z4.h	3956;"	d
PORTB_PCR8	.\Sources\Chip_start\Header\MKL25Z4.h	4161;"	d
PORTB_PCR8	.\Sources\Chip_start\Header\MKL26Z4.h	4471;"	d
PORTB_PCR8	.\Sources\Chip_start\Header\MKL46Z4.h	5948;"	d
PORTB_PCR9	.\Sources\Chip_start\Header\MKL24Z4.h	3957;"	d
PORTB_PCR9	.\Sources\Chip_start\Header\MKL25Z4.h	4162;"	d
PORTB_PCR9	.\Sources\Chip_start\Header\MKL26Z4.h	4472;"	d
PORTB_PCR9	.\Sources\Chip_start\Header\MKL46Z4.h	5949;"	d
PORTC	.\Sources\Chip_driver\PORT\port.h	/^    PORTC = 2,$/;"	e	enum:_PORT_x_
PORTC_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	3892;"	d
PORTC_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	4097;"	d
PORTC_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	4407;"	d
PORTC_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	5884;"	d
PORTC_GPCHR	.\Sources\Chip_start\Header\MKL24Z4.h	4017;"	d
PORTC_GPCHR	.\Sources\Chip_start\Header\MKL25Z4.h	4222;"	d
PORTC_GPCHR	.\Sources\Chip_start\Header\MKL26Z4.h	4532;"	d
PORTC_GPCHR	.\Sources\Chip_start\Header\MKL46Z4.h	6009;"	d
PORTC_GPCLR	.\Sources\Chip_start\Header\MKL24Z4.h	4016;"	d
PORTC_GPCLR	.\Sources\Chip_start\Header\MKL25Z4.h	4221;"	d
PORTC_GPCLR	.\Sources\Chip_start\Header\MKL26Z4.h	4531;"	d
PORTC_GPCLR	.\Sources\Chip_start\Header\MKL46Z4.h	6008;"	d
PORTC_ISFR	.\Sources\Chip_start\Header\MKL24Z4.h	4018;"	d
PORTC_ISFR	.\Sources\Chip_start\Header\MKL25Z4.h	4223;"	d
PORTC_ISFR	.\Sources\Chip_start\Header\MKL26Z4.h	4533;"	d
PORTC_ISFR	.\Sources\Chip_start\Header\MKL46Z4.h	6010;"	d
PORTC_PCR	.\Sources\Chip_start\Header\MKL24Z4.h	4095;"	d
PORTC_PCR	.\Sources\Chip_start\Header\MKL25Z4.h	4300;"	d
PORTC_PCR	.\Sources\Chip_start\Header\MKL26Z4.h	4610;"	d
PORTC_PCR	.\Sources\Chip_start\Header\MKL46Z4.h	6087;"	d
PORTC_PCR0	.\Sources\Chip_start\Header\MKL24Z4.h	3984;"	d
PORTC_PCR0	.\Sources\Chip_start\Header\MKL25Z4.h	4189;"	d
PORTC_PCR0	.\Sources\Chip_start\Header\MKL26Z4.h	4499;"	d
PORTC_PCR0	.\Sources\Chip_start\Header\MKL46Z4.h	5976;"	d
PORTC_PCR1	.\Sources\Chip_start\Header\MKL24Z4.h	3985;"	d
PORTC_PCR1	.\Sources\Chip_start\Header\MKL25Z4.h	4190;"	d
PORTC_PCR1	.\Sources\Chip_start\Header\MKL26Z4.h	4500;"	d
PORTC_PCR1	.\Sources\Chip_start\Header\MKL46Z4.h	5977;"	d
PORTC_PCR10	.\Sources\Chip_start\Header\MKL24Z4.h	3994;"	d
PORTC_PCR10	.\Sources\Chip_start\Header\MKL25Z4.h	4199;"	d
PORTC_PCR10	.\Sources\Chip_start\Header\MKL26Z4.h	4509;"	d
PORTC_PCR10	.\Sources\Chip_start\Header\MKL46Z4.h	5986;"	d
PORTC_PCR11	.\Sources\Chip_start\Header\MKL24Z4.h	3995;"	d
PORTC_PCR11	.\Sources\Chip_start\Header\MKL25Z4.h	4200;"	d
PORTC_PCR11	.\Sources\Chip_start\Header\MKL26Z4.h	4510;"	d
PORTC_PCR11	.\Sources\Chip_start\Header\MKL46Z4.h	5987;"	d
PORTC_PCR12	.\Sources\Chip_start\Header\MKL24Z4.h	3996;"	d
PORTC_PCR12	.\Sources\Chip_start\Header\MKL25Z4.h	4201;"	d
PORTC_PCR12	.\Sources\Chip_start\Header\MKL26Z4.h	4511;"	d
PORTC_PCR12	.\Sources\Chip_start\Header\MKL46Z4.h	5988;"	d
PORTC_PCR13	.\Sources\Chip_start\Header\MKL24Z4.h	3997;"	d
PORTC_PCR13	.\Sources\Chip_start\Header\MKL25Z4.h	4202;"	d
PORTC_PCR13	.\Sources\Chip_start\Header\MKL26Z4.h	4512;"	d
PORTC_PCR13	.\Sources\Chip_start\Header\MKL46Z4.h	5989;"	d
PORTC_PCR14	.\Sources\Chip_start\Header\MKL24Z4.h	3998;"	d
PORTC_PCR14	.\Sources\Chip_start\Header\MKL25Z4.h	4203;"	d
PORTC_PCR14	.\Sources\Chip_start\Header\MKL26Z4.h	4513;"	d
PORTC_PCR14	.\Sources\Chip_start\Header\MKL46Z4.h	5990;"	d
PORTC_PCR15	.\Sources\Chip_start\Header\MKL24Z4.h	3999;"	d
PORTC_PCR15	.\Sources\Chip_start\Header\MKL25Z4.h	4204;"	d
PORTC_PCR15	.\Sources\Chip_start\Header\MKL26Z4.h	4514;"	d
PORTC_PCR15	.\Sources\Chip_start\Header\MKL46Z4.h	5991;"	d
PORTC_PCR16	.\Sources\Chip_start\Header\MKL24Z4.h	4000;"	d
PORTC_PCR16	.\Sources\Chip_start\Header\MKL25Z4.h	4205;"	d
PORTC_PCR16	.\Sources\Chip_start\Header\MKL26Z4.h	4515;"	d
PORTC_PCR16	.\Sources\Chip_start\Header\MKL46Z4.h	5992;"	d
PORTC_PCR17	.\Sources\Chip_start\Header\MKL24Z4.h	4001;"	d
PORTC_PCR17	.\Sources\Chip_start\Header\MKL25Z4.h	4206;"	d
PORTC_PCR17	.\Sources\Chip_start\Header\MKL26Z4.h	4516;"	d
PORTC_PCR17	.\Sources\Chip_start\Header\MKL46Z4.h	5993;"	d
PORTC_PCR18	.\Sources\Chip_start\Header\MKL24Z4.h	4002;"	d
PORTC_PCR18	.\Sources\Chip_start\Header\MKL25Z4.h	4207;"	d
PORTC_PCR18	.\Sources\Chip_start\Header\MKL26Z4.h	4517;"	d
PORTC_PCR18	.\Sources\Chip_start\Header\MKL46Z4.h	5994;"	d
PORTC_PCR19	.\Sources\Chip_start\Header\MKL24Z4.h	4003;"	d
PORTC_PCR19	.\Sources\Chip_start\Header\MKL25Z4.h	4208;"	d
PORTC_PCR19	.\Sources\Chip_start\Header\MKL26Z4.h	4518;"	d
PORTC_PCR19	.\Sources\Chip_start\Header\MKL46Z4.h	5995;"	d
PORTC_PCR2	.\Sources\Chip_start\Header\MKL24Z4.h	3986;"	d
PORTC_PCR2	.\Sources\Chip_start\Header\MKL25Z4.h	4191;"	d
PORTC_PCR2	.\Sources\Chip_start\Header\MKL26Z4.h	4501;"	d
PORTC_PCR2	.\Sources\Chip_start\Header\MKL46Z4.h	5978;"	d
PORTC_PCR20	.\Sources\Chip_start\Header\MKL24Z4.h	4004;"	d
PORTC_PCR20	.\Sources\Chip_start\Header\MKL25Z4.h	4209;"	d
PORTC_PCR20	.\Sources\Chip_start\Header\MKL26Z4.h	4519;"	d
PORTC_PCR20	.\Sources\Chip_start\Header\MKL46Z4.h	5996;"	d
PORTC_PCR21	.\Sources\Chip_start\Header\MKL24Z4.h	4005;"	d
PORTC_PCR21	.\Sources\Chip_start\Header\MKL25Z4.h	4210;"	d
PORTC_PCR21	.\Sources\Chip_start\Header\MKL26Z4.h	4520;"	d
PORTC_PCR21	.\Sources\Chip_start\Header\MKL46Z4.h	5997;"	d
PORTC_PCR22	.\Sources\Chip_start\Header\MKL24Z4.h	4006;"	d
PORTC_PCR22	.\Sources\Chip_start\Header\MKL25Z4.h	4211;"	d
PORTC_PCR22	.\Sources\Chip_start\Header\MKL26Z4.h	4521;"	d
PORTC_PCR22	.\Sources\Chip_start\Header\MKL46Z4.h	5998;"	d
PORTC_PCR23	.\Sources\Chip_start\Header\MKL24Z4.h	4007;"	d
PORTC_PCR23	.\Sources\Chip_start\Header\MKL25Z4.h	4212;"	d
PORTC_PCR23	.\Sources\Chip_start\Header\MKL26Z4.h	4522;"	d
PORTC_PCR23	.\Sources\Chip_start\Header\MKL46Z4.h	5999;"	d
PORTC_PCR24	.\Sources\Chip_start\Header\MKL24Z4.h	4008;"	d
PORTC_PCR24	.\Sources\Chip_start\Header\MKL25Z4.h	4213;"	d
PORTC_PCR24	.\Sources\Chip_start\Header\MKL26Z4.h	4523;"	d
PORTC_PCR24	.\Sources\Chip_start\Header\MKL46Z4.h	6000;"	d
PORTC_PCR25	.\Sources\Chip_start\Header\MKL24Z4.h	4009;"	d
PORTC_PCR25	.\Sources\Chip_start\Header\MKL25Z4.h	4214;"	d
PORTC_PCR25	.\Sources\Chip_start\Header\MKL26Z4.h	4524;"	d
PORTC_PCR25	.\Sources\Chip_start\Header\MKL46Z4.h	6001;"	d
PORTC_PCR26	.\Sources\Chip_start\Header\MKL24Z4.h	4010;"	d
PORTC_PCR26	.\Sources\Chip_start\Header\MKL25Z4.h	4215;"	d
PORTC_PCR26	.\Sources\Chip_start\Header\MKL26Z4.h	4525;"	d
PORTC_PCR26	.\Sources\Chip_start\Header\MKL46Z4.h	6002;"	d
PORTC_PCR27	.\Sources\Chip_start\Header\MKL24Z4.h	4011;"	d
PORTC_PCR27	.\Sources\Chip_start\Header\MKL25Z4.h	4216;"	d
PORTC_PCR27	.\Sources\Chip_start\Header\MKL26Z4.h	4526;"	d
PORTC_PCR27	.\Sources\Chip_start\Header\MKL46Z4.h	6003;"	d
PORTC_PCR28	.\Sources\Chip_start\Header\MKL24Z4.h	4012;"	d
PORTC_PCR28	.\Sources\Chip_start\Header\MKL25Z4.h	4217;"	d
PORTC_PCR28	.\Sources\Chip_start\Header\MKL26Z4.h	4527;"	d
PORTC_PCR28	.\Sources\Chip_start\Header\MKL46Z4.h	6004;"	d
PORTC_PCR29	.\Sources\Chip_start\Header\MKL24Z4.h	4013;"	d
PORTC_PCR29	.\Sources\Chip_start\Header\MKL25Z4.h	4218;"	d
PORTC_PCR29	.\Sources\Chip_start\Header\MKL26Z4.h	4528;"	d
PORTC_PCR29	.\Sources\Chip_start\Header\MKL46Z4.h	6005;"	d
PORTC_PCR3	.\Sources\Chip_start\Header\MKL24Z4.h	3987;"	d
PORTC_PCR3	.\Sources\Chip_start\Header\MKL25Z4.h	4192;"	d
PORTC_PCR3	.\Sources\Chip_start\Header\MKL26Z4.h	4502;"	d
PORTC_PCR3	.\Sources\Chip_start\Header\MKL46Z4.h	5979;"	d
PORTC_PCR30	.\Sources\Chip_start\Header\MKL24Z4.h	4014;"	d
PORTC_PCR30	.\Sources\Chip_start\Header\MKL25Z4.h	4219;"	d
PORTC_PCR30	.\Sources\Chip_start\Header\MKL26Z4.h	4529;"	d
PORTC_PCR30	.\Sources\Chip_start\Header\MKL46Z4.h	6006;"	d
PORTC_PCR31	.\Sources\Chip_start\Header\MKL24Z4.h	4015;"	d
PORTC_PCR31	.\Sources\Chip_start\Header\MKL25Z4.h	4220;"	d
PORTC_PCR31	.\Sources\Chip_start\Header\MKL26Z4.h	4530;"	d
PORTC_PCR31	.\Sources\Chip_start\Header\MKL46Z4.h	6007;"	d
PORTC_PCR4	.\Sources\Chip_start\Header\MKL24Z4.h	3988;"	d
PORTC_PCR4	.\Sources\Chip_start\Header\MKL25Z4.h	4193;"	d
PORTC_PCR4	.\Sources\Chip_start\Header\MKL26Z4.h	4503;"	d
PORTC_PCR4	.\Sources\Chip_start\Header\MKL46Z4.h	5980;"	d
PORTC_PCR5	.\Sources\Chip_start\Header\MKL24Z4.h	3989;"	d
PORTC_PCR5	.\Sources\Chip_start\Header\MKL25Z4.h	4194;"	d
PORTC_PCR5	.\Sources\Chip_start\Header\MKL26Z4.h	4504;"	d
PORTC_PCR5	.\Sources\Chip_start\Header\MKL46Z4.h	5981;"	d
PORTC_PCR6	.\Sources\Chip_start\Header\MKL24Z4.h	3990;"	d
PORTC_PCR6	.\Sources\Chip_start\Header\MKL25Z4.h	4195;"	d
PORTC_PCR6	.\Sources\Chip_start\Header\MKL26Z4.h	4505;"	d
PORTC_PCR6	.\Sources\Chip_start\Header\MKL46Z4.h	5982;"	d
PORTC_PCR7	.\Sources\Chip_start\Header\MKL24Z4.h	3991;"	d
PORTC_PCR7	.\Sources\Chip_start\Header\MKL25Z4.h	4196;"	d
PORTC_PCR7	.\Sources\Chip_start\Header\MKL26Z4.h	4506;"	d
PORTC_PCR7	.\Sources\Chip_start\Header\MKL46Z4.h	5983;"	d
PORTC_PCR8	.\Sources\Chip_start\Header\MKL24Z4.h	3992;"	d
PORTC_PCR8	.\Sources\Chip_start\Header\MKL25Z4.h	4197;"	d
PORTC_PCR8	.\Sources\Chip_start\Header\MKL26Z4.h	4507;"	d
PORTC_PCR8	.\Sources\Chip_start\Header\MKL46Z4.h	5984;"	d
PORTC_PCR9	.\Sources\Chip_start\Header\MKL24Z4.h	3993;"	d
PORTC_PCR9	.\Sources\Chip_start\Header\MKL25Z4.h	4198;"	d
PORTC_PCR9	.\Sources\Chip_start\Header\MKL26Z4.h	4508;"	d
PORTC_PCR9	.\Sources\Chip_start\Header\MKL46Z4.h	5985;"	d
PORTD	.\Sources\Chip_driver\PORT\port.h	/^    PORTD = 3,$/;"	e	enum:_PORT_x_
PORTD_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	3894;"	d
PORTD_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	4099;"	d
PORTD_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	4409;"	d
PORTD_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	5886;"	d
PORTD_GPCHR	.\Sources\Chip_start\Header\MKL24Z4.h	4053;"	d
PORTD_GPCHR	.\Sources\Chip_start\Header\MKL25Z4.h	4258;"	d
PORTD_GPCHR	.\Sources\Chip_start\Header\MKL26Z4.h	4568;"	d
PORTD_GPCHR	.\Sources\Chip_start\Header\MKL46Z4.h	6045;"	d
PORTD_GPCLR	.\Sources\Chip_start\Header\MKL24Z4.h	4052;"	d
PORTD_GPCLR	.\Sources\Chip_start\Header\MKL25Z4.h	4257;"	d
PORTD_GPCLR	.\Sources\Chip_start\Header\MKL26Z4.h	4567;"	d
PORTD_GPCLR	.\Sources\Chip_start\Header\MKL46Z4.h	6044;"	d
PORTD_ISFR	.\Sources\Chip_start\Header\MKL24Z4.h	4054;"	d
PORTD_ISFR	.\Sources\Chip_start\Header\MKL25Z4.h	4259;"	d
PORTD_ISFR	.\Sources\Chip_start\Header\MKL26Z4.h	4569;"	d
PORTD_ISFR	.\Sources\Chip_start\Header\MKL46Z4.h	6046;"	d
PORTD_PCR	.\Sources\Chip_start\Header\MKL24Z4.h	4096;"	d
PORTD_PCR	.\Sources\Chip_start\Header\MKL25Z4.h	4301;"	d
PORTD_PCR	.\Sources\Chip_start\Header\MKL26Z4.h	4611;"	d
PORTD_PCR	.\Sources\Chip_start\Header\MKL46Z4.h	6088;"	d
PORTD_PCR0	.\Sources\Chip_start\Header\MKL24Z4.h	4020;"	d
PORTD_PCR0	.\Sources\Chip_start\Header\MKL25Z4.h	4225;"	d
PORTD_PCR0	.\Sources\Chip_start\Header\MKL26Z4.h	4535;"	d
PORTD_PCR0	.\Sources\Chip_start\Header\MKL46Z4.h	6012;"	d
PORTD_PCR1	.\Sources\Chip_start\Header\MKL24Z4.h	4021;"	d
PORTD_PCR1	.\Sources\Chip_start\Header\MKL25Z4.h	4226;"	d
PORTD_PCR1	.\Sources\Chip_start\Header\MKL26Z4.h	4536;"	d
PORTD_PCR1	.\Sources\Chip_start\Header\MKL46Z4.h	6013;"	d
PORTD_PCR10	.\Sources\Chip_start\Header\MKL24Z4.h	4030;"	d
PORTD_PCR10	.\Sources\Chip_start\Header\MKL25Z4.h	4235;"	d
PORTD_PCR10	.\Sources\Chip_start\Header\MKL26Z4.h	4545;"	d
PORTD_PCR10	.\Sources\Chip_start\Header\MKL46Z4.h	6022;"	d
PORTD_PCR11	.\Sources\Chip_start\Header\MKL24Z4.h	4031;"	d
PORTD_PCR11	.\Sources\Chip_start\Header\MKL25Z4.h	4236;"	d
PORTD_PCR11	.\Sources\Chip_start\Header\MKL26Z4.h	4546;"	d
PORTD_PCR11	.\Sources\Chip_start\Header\MKL46Z4.h	6023;"	d
PORTD_PCR12	.\Sources\Chip_start\Header\MKL24Z4.h	4032;"	d
PORTD_PCR12	.\Sources\Chip_start\Header\MKL25Z4.h	4237;"	d
PORTD_PCR12	.\Sources\Chip_start\Header\MKL26Z4.h	4547;"	d
PORTD_PCR12	.\Sources\Chip_start\Header\MKL46Z4.h	6024;"	d
PORTD_PCR13	.\Sources\Chip_start\Header\MKL24Z4.h	4033;"	d
PORTD_PCR13	.\Sources\Chip_start\Header\MKL25Z4.h	4238;"	d
PORTD_PCR13	.\Sources\Chip_start\Header\MKL26Z4.h	4548;"	d
PORTD_PCR13	.\Sources\Chip_start\Header\MKL46Z4.h	6025;"	d
PORTD_PCR14	.\Sources\Chip_start\Header\MKL24Z4.h	4034;"	d
PORTD_PCR14	.\Sources\Chip_start\Header\MKL25Z4.h	4239;"	d
PORTD_PCR14	.\Sources\Chip_start\Header\MKL26Z4.h	4549;"	d
PORTD_PCR14	.\Sources\Chip_start\Header\MKL46Z4.h	6026;"	d
PORTD_PCR15	.\Sources\Chip_start\Header\MKL24Z4.h	4035;"	d
PORTD_PCR15	.\Sources\Chip_start\Header\MKL25Z4.h	4240;"	d
PORTD_PCR15	.\Sources\Chip_start\Header\MKL26Z4.h	4550;"	d
PORTD_PCR15	.\Sources\Chip_start\Header\MKL46Z4.h	6027;"	d
PORTD_PCR16	.\Sources\Chip_start\Header\MKL24Z4.h	4036;"	d
PORTD_PCR16	.\Sources\Chip_start\Header\MKL25Z4.h	4241;"	d
PORTD_PCR16	.\Sources\Chip_start\Header\MKL26Z4.h	4551;"	d
PORTD_PCR16	.\Sources\Chip_start\Header\MKL46Z4.h	6028;"	d
PORTD_PCR17	.\Sources\Chip_start\Header\MKL24Z4.h	4037;"	d
PORTD_PCR17	.\Sources\Chip_start\Header\MKL25Z4.h	4242;"	d
PORTD_PCR17	.\Sources\Chip_start\Header\MKL26Z4.h	4552;"	d
PORTD_PCR17	.\Sources\Chip_start\Header\MKL46Z4.h	6029;"	d
PORTD_PCR18	.\Sources\Chip_start\Header\MKL24Z4.h	4038;"	d
PORTD_PCR18	.\Sources\Chip_start\Header\MKL25Z4.h	4243;"	d
PORTD_PCR18	.\Sources\Chip_start\Header\MKL26Z4.h	4553;"	d
PORTD_PCR18	.\Sources\Chip_start\Header\MKL46Z4.h	6030;"	d
PORTD_PCR19	.\Sources\Chip_start\Header\MKL24Z4.h	4039;"	d
PORTD_PCR19	.\Sources\Chip_start\Header\MKL25Z4.h	4244;"	d
PORTD_PCR19	.\Sources\Chip_start\Header\MKL26Z4.h	4554;"	d
PORTD_PCR19	.\Sources\Chip_start\Header\MKL46Z4.h	6031;"	d
PORTD_PCR2	.\Sources\Chip_start\Header\MKL24Z4.h	4022;"	d
PORTD_PCR2	.\Sources\Chip_start\Header\MKL25Z4.h	4227;"	d
PORTD_PCR2	.\Sources\Chip_start\Header\MKL26Z4.h	4537;"	d
PORTD_PCR2	.\Sources\Chip_start\Header\MKL46Z4.h	6014;"	d
PORTD_PCR20	.\Sources\Chip_start\Header\MKL24Z4.h	4040;"	d
PORTD_PCR20	.\Sources\Chip_start\Header\MKL25Z4.h	4245;"	d
PORTD_PCR20	.\Sources\Chip_start\Header\MKL26Z4.h	4555;"	d
PORTD_PCR20	.\Sources\Chip_start\Header\MKL46Z4.h	6032;"	d
PORTD_PCR21	.\Sources\Chip_start\Header\MKL24Z4.h	4041;"	d
PORTD_PCR21	.\Sources\Chip_start\Header\MKL25Z4.h	4246;"	d
PORTD_PCR21	.\Sources\Chip_start\Header\MKL26Z4.h	4556;"	d
PORTD_PCR21	.\Sources\Chip_start\Header\MKL46Z4.h	6033;"	d
PORTD_PCR22	.\Sources\Chip_start\Header\MKL24Z4.h	4042;"	d
PORTD_PCR22	.\Sources\Chip_start\Header\MKL25Z4.h	4247;"	d
PORTD_PCR22	.\Sources\Chip_start\Header\MKL26Z4.h	4557;"	d
PORTD_PCR22	.\Sources\Chip_start\Header\MKL46Z4.h	6034;"	d
PORTD_PCR23	.\Sources\Chip_start\Header\MKL24Z4.h	4043;"	d
PORTD_PCR23	.\Sources\Chip_start\Header\MKL25Z4.h	4248;"	d
PORTD_PCR23	.\Sources\Chip_start\Header\MKL26Z4.h	4558;"	d
PORTD_PCR23	.\Sources\Chip_start\Header\MKL46Z4.h	6035;"	d
PORTD_PCR24	.\Sources\Chip_start\Header\MKL24Z4.h	4044;"	d
PORTD_PCR24	.\Sources\Chip_start\Header\MKL25Z4.h	4249;"	d
PORTD_PCR24	.\Sources\Chip_start\Header\MKL26Z4.h	4559;"	d
PORTD_PCR24	.\Sources\Chip_start\Header\MKL46Z4.h	6036;"	d
PORTD_PCR25	.\Sources\Chip_start\Header\MKL24Z4.h	4045;"	d
PORTD_PCR25	.\Sources\Chip_start\Header\MKL25Z4.h	4250;"	d
PORTD_PCR25	.\Sources\Chip_start\Header\MKL26Z4.h	4560;"	d
PORTD_PCR25	.\Sources\Chip_start\Header\MKL46Z4.h	6037;"	d
PORTD_PCR26	.\Sources\Chip_start\Header\MKL24Z4.h	4046;"	d
PORTD_PCR26	.\Sources\Chip_start\Header\MKL25Z4.h	4251;"	d
PORTD_PCR26	.\Sources\Chip_start\Header\MKL26Z4.h	4561;"	d
PORTD_PCR26	.\Sources\Chip_start\Header\MKL46Z4.h	6038;"	d
PORTD_PCR27	.\Sources\Chip_start\Header\MKL24Z4.h	4047;"	d
PORTD_PCR27	.\Sources\Chip_start\Header\MKL25Z4.h	4252;"	d
PORTD_PCR27	.\Sources\Chip_start\Header\MKL26Z4.h	4562;"	d
PORTD_PCR27	.\Sources\Chip_start\Header\MKL46Z4.h	6039;"	d
PORTD_PCR28	.\Sources\Chip_start\Header\MKL24Z4.h	4048;"	d
PORTD_PCR28	.\Sources\Chip_start\Header\MKL25Z4.h	4253;"	d
PORTD_PCR28	.\Sources\Chip_start\Header\MKL26Z4.h	4563;"	d
PORTD_PCR28	.\Sources\Chip_start\Header\MKL46Z4.h	6040;"	d
PORTD_PCR29	.\Sources\Chip_start\Header\MKL24Z4.h	4049;"	d
PORTD_PCR29	.\Sources\Chip_start\Header\MKL25Z4.h	4254;"	d
PORTD_PCR29	.\Sources\Chip_start\Header\MKL26Z4.h	4564;"	d
PORTD_PCR29	.\Sources\Chip_start\Header\MKL46Z4.h	6041;"	d
PORTD_PCR3	.\Sources\Chip_start\Header\MKL24Z4.h	4023;"	d
PORTD_PCR3	.\Sources\Chip_start\Header\MKL25Z4.h	4228;"	d
PORTD_PCR3	.\Sources\Chip_start\Header\MKL26Z4.h	4538;"	d
PORTD_PCR3	.\Sources\Chip_start\Header\MKL46Z4.h	6015;"	d
PORTD_PCR30	.\Sources\Chip_start\Header\MKL24Z4.h	4050;"	d
PORTD_PCR30	.\Sources\Chip_start\Header\MKL25Z4.h	4255;"	d
PORTD_PCR30	.\Sources\Chip_start\Header\MKL26Z4.h	4565;"	d
PORTD_PCR30	.\Sources\Chip_start\Header\MKL46Z4.h	6042;"	d
PORTD_PCR31	.\Sources\Chip_start\Header\MKL24Z4.h	4051;"	d
PORTD_PCR31	.\Sources\Chip_start\Header\MKL25Z4.h	4256;"	d
PORTD_PCR31	.\Sources\Chip_start\Header\MKL26Z4.h	4566;"	d
PORTD_PCR31	.\Sources\Chip_start\Header\MKL46Z4.h	6043;"	d
PORTD_PCR4	.\Sources\Chip_start\Header\MKL24Z4.h	4024;"	d
PORTD_PCR4	.\Sources\Chip_start\Header\MKL25Z4.h	4229;"	d
PORTD_PCR4	.\Sources\Chip_start\Header\MKL26Z4.h	4539;"	d
PORTD_PCR4	.\Sources\Chip_start\Header\MKL46Z4.h	6016;"	d
PORTD_PCR5	.\Sources\Chip_start\Header\MKL24Z4.h	4025;"	d
PORTD_PCR5	.\Sources\Chip_start\Header\MKL25Z4.h	4230;"	d
PORTD_PCR5	.\Sources\Chip_start\Header\MKL26Z4.h	4540;"	d
PORTD_PCR5	.\Sources\Chip_start\Header\MKL46Z4.h	6017;"	d
PORTD_PCR6	.\Sources\Chip_start\Header\MKL24Z4.h	4026;"	d
PORTD_PCR6	.\Sources\Chip_start\Header\MKL25Z4.h	4231;"	d
PORTD_PCR6	.\Sources\Chip_start\Header\MKL26Z4.h	4541;"	d
PORTD_PCR6	.\Sources\Chip_start\Header\MKL46Z4.h	6018;"	d
PORTD_PCR7	.\Sources\Chip_start\Header\MKL24Z4.h	4027;"	d
PORTD_PCR7	.\Sources\Chip_start\Header\MKL25Z4.h	4232;"	d
PORTD_PCR7	.\Sources\Chip_start\Header\MKL26Z4.h	4542;"	d
PORTD_PCR7	.\Sources\Chip_start\Header\MKL46Z4.h	6019;"	d
PORTD_PCR8	.\Sources\Chip_start\Header\MKL24Z4.h	4028;"	d
PORTD_PCR8	.\Sources\Chip_start\Header\MKL25Z4.h	4233;"	d
PORTD_PCR8	.\Sources\Chip_start\Header\MKL26Z4.h	4543;"	d
PORTD_PCR8	.\Sources\Chip_start\Header\MKL46Z4.h	6020;"	d
PORTD_PCR9	.\Sources\Chip_start\Header\MKL24Z4.h	4029;"	d
PORTD_PCR9	.\Sources\Chip_start\Header\MKL25Z4.h	4234;"	d
PORTD_PCR9	.\Sources\Chip_start\Header\MKL26Z4.h	4544;"	d
PORTD_PCR9	.\Sources\Chip_start\Header\MKL46Z4.h	6021;"	d
PORTE	.\Sources\Chip_driver\PORT\port.h	/^    PORTE = 4,$/;"	e	enum:_PORT_x_
PORTE_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	3896;"	d
PORTE_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	4101;"	d
PORTE_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	4411;"	d
PORTE_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	5888;"	d
PORTE_GPCHR	.\Sources\Chip_start\Header\MKL24Z4.h	4089;"	d
PORTE_GPCHR	.\Sources\Chip_start\Header\MKL25Z4.h	4294;"	d
PORTE_GPCHR	.\Sources\Chip_start\Header\MKL26Z4.h	4604;"	d
PORTE_GPCHR	.\Sources\Chip_start\Header\MKL46Z4.h	6081;"	d
PORTE_GPCLR	.\Sources\Chip_start\Header\MKL24Z4.h	4088;"	d
PORTE_GPCLR	.\Sources\Chip_start\Header\MKL25Z4.h	4293;"	d
PORTE_GPCLR	.\Sources\Chip_start\Header\MKL26Z4.h	4603;"	d
PORTE_GPCLR	.\Sources\Chip_start\Header\MKL46Z4.h	6080;"	d
PORTE_ISFR	.\Sources\Chip_start\Header\MKL24Z4.h	4090;"	d
PORTE_ISFR	.\Sources\Chip_start\Header\MKL25Z4.h	4295;"	d
PORTE_ISFR	.\Sources\Chip_start\Header\MKL26Z4.h	4605;"	d
PORTE_ISFR	.\Sources\Chip_start\Header\MKL46Z4.h	6082;"	d
PORTE_PCR	.\Sources\Chip_start\Header\MKL24Z4.h	4097;"	d
PORTE_PCR	.\Sources\Chip_start\Header\MKL25Z4.h	4302;"	d
PORTE_PCR	.\Sources\Chip_start\Header\MKL26Z4.h	4612;"	d
PORTE_PCR	.\Sources\Chip_start\Header\MKL46Z4.h	6089;"	d
PORTE_PCR0	.\Sources\Chip_start\Header\MKL24Z4.h	4056;"	d
PORTE_PCR0	.\Sources\Chip_start\Header\MKL25Z4.h	4261;"	d
PORTE_PCR0	.\Sources\Chip_start\Header\MKL26Z4.h	4571;"	d
PORTE_PCR0	.\Sources\Chip_start\Header\MKL46Z4.h	6048;"	d
PORTE_PCR1	.\Sources\Chip_start\Header\MKL24Z4.h	4057;"	d
PORTE_PCR1	.\Sources\Chip_start\Header\MKL25Z4.h	4262;"	d
PORTE_PCR1	.\Sources\Chip_start\Header\MKL26Z4.h	4572;"	d
PORTE_PCR1	.\Sources\Chip_start\Header\MKL46Z4.h	6049;"	d
PORTE_PCR10	.\Sources\Chip_start\Header\MKL24Z4.h	4066;"	d
PORTE_PCR10	.\Sources\Chip_start\Header\MKL25Z4.h	4271;"	d
PORTE_PCR10	.\Sources\Chip_start\Header\MKL26Z4.h	4581;"	d
PORTE_PCR10	.\Sources\Chip_start\Header\MKL46Z4.h	6058;"	d
PORTE_PCR11	.\Sources\Chip_start\Header\MKL24Z4.h	4067;"	d
PORTE_PCR11	.\Sources\Chip_start\Header\MKL25Z4.h	4272;"	d
PORTE_PCR11	.\Sources\Chip_start\Header\MKL26Z4.h	4582;"	d
PORTE_PCR11	.\Sources\Chip_start\Header\MKL46Z4.h	6059;"	d
PORTE_PCR12	.\Sources\Chip_start\Header\MKL24Z4.h	4068;"	d
PORTE_PCR12	.\Sources\Chip_start\Header\MKL25Z4.h	4273;"	d
PORTE_PCR12	.\Sources\Chip_start\Header\MKL26Z4.h	4583;"	d
PORTE_PCR12	.\Sources\Chip_start\Header\MKL46Z4.h	6060;"	d
PORTE_PCR13	.\Sources\Chip_start\Header\MKL24Z4.h	4069;"	d
PORTE_PCR13	.\Sources\Chip_start\Header\MKL25Z4.h	4274;"	d
PORTE_PCR13	.\Sources\Chip_start\Header\MKL26Z4.h	4584;"	d
PORTE_PCR13	.\Sources\Chip_start\Header\MKL46Z4.h	6061;"	d
PORTE_PCR14	.\Sources\Chip_start\Header\MKL24Z4.h	4070;"	d
PORTE_PCR14	.\Sources\Chip_start\Header\MKL25Z4.h	4275;"	d
PORTE_PCR14	.\Sources\Chip_start\Header\MKL26Z4.h	4585;"	d
PORTE_PCR14	.\Sources\Chip_start\Header\MKL46Z4.h	6062;"	d
PORTE_PCR15	.\Sources\Chip_start\Header\MKL24Z4.h	4071;"	d
PORTE_PCR15	.\Sources\Chip_start\Header\MKL25Z4.h	4276;"	d
PORTE_PCR15	.\Sources\Chip_start\Header\MKL26Z4.h	4586;"	d
PORTE_PCR15	.\Sources\Chip_start\Header\MKL46Z4.h	6063;"	d
PORTE_PCR16	.\Sources\Chip_start\Header\MKL24Z4.h	4072;"	d
PORTE_PCR16	.\Sources\Chip_start\Header\MKL25Z4.h	4277;"	d
PORTE_PCR16	.\Sources\Chip_start\Header\MKL26Z4.h	4587;"	d
PORTE_PCR16	.\Sources\Chip_start\Header\MKL46Z4.h	6064;"	d
PORTE_PCR17	.\Sources\Chip_start\Header\MKL24Z4.h	4073;"	d
PORTE_PCR17	.\Sources\Chip_start\Header\MKL25Z4.h	4278;"	d
PORTE_PCR17	.\Sources\Chip_start\Header\MKL26Z4.h	4588;"	d
PORTE_PCR17	.\Sources\Chip_start\Header\MKL46Z4.h	6065;"	d
PORTE_PCR18	.\Sources\Chip_start\Header\MKL24Z4.h	4074;"	d
PORTE_PCR18	.\Sources\Chip_start\Header\MKL25Z4.h	4279;"	d
PORTE_PCR18	.\Sources\Chip_start\Header\MKL26Z4.h	4589;"	d
PORTE_PCR18	.\Sources\Chip_start\Header\MKL46Z4.h	6066;"	d
PORTE_PCR19	.\Sources\Chip_start\Header\MKL24Z4.h	4075;"	d
PORTE_PCR19	.\Sources\Chip_start\Header\MKL25Z4.h	4280;"	d
PORTE_PCR19	.\Sources\Chip_start\Header\MKL26Z4.h	4590;"	d
PORTE_PCR19	.\Sources\Chip_start\Header\MKL46Z4.h	6067;"	d
PORTE_PCR2	.\Sources\Chip_start\Header\MKL24Z4.h	4058;"	d
PORTE_PCR2	.\Sources\Chip_start\Header\MKL25Z4.h	4263;"	d
PORTE_PCR2	.\Sources\Chip_start\Header\MKL26Z4.h	4573;"	d
PORTE_PCR2	.\Sources\Chip_start\Header\MKL46Z4.h	6050;"	d
PORTE_PCR20	.\Sources\Chip_start\Header\MKL24Z4.h	4076;"	d
PORTE_PCR20	.\Sources\Chip_start\Header\MKL25Z4.h	4281;"	d
PORTE_PCR20	.\Sources\Chip_start\Header\MKL26Z4.h	4591;"	d
PORTE_PCR20	.\Sources\Chip_start\Header\MKL46Z4.h	6068;"	d
PORTE_PCR21	.\Sources\Chip_start\Header\MKL24Z4.h	4077;"	d
PORTE_PCR21	.\Sources\Chip_start\Header\MKL25Z4.h	4282;"	d
PORTE_PCR21	.\Sources\Chip_start\Header\MKL26Z4.h	4592;"	d
PORTE_PCR21	.\Sources\Chip_start\Header\MKL46Z4.h	6069;"	d
PORTE_PCR22	.\Sources\Chip_start\Header\MKL24Z4.h	4078;"	d
PORTE_PCR22	.\Sources\Chip_start\Header\MKL25Z4.h	4283;"	d
PORTE_PCR22	.\Sources\Chip_start\Header\MKL26Z4.h	4593;"	d
PORTE_PCR22	.\Sources\Chip_start\Header\MKL46Z4.h	6070;"	d
PORTE_PCR23	.\Sources\Chip_start\Header\MKL24Z4.h	4079;"	d
PORTE_PCR23	.\Sources\Chip_start\Header\MKL25Z4.h	4284;"	d
PORTE_PCR23	.\Sources\Chip_start\Header\MKL26Z4.h	4594;"	d
PORTE_PCR23	.\Sources\Chip_start\Header\MKL46Z4.h	6071;"	d
PORTE_PCR24	.\Sources\Chip_start\Header\MKL24Z4.h	4080;"	d
PORTE_PCR24	.\Sources\Chip_start\Header\MKL25Z4.h	4285;"	d
PORTE_PCR24	.\Sources\Chip_start\Header\MKL26Z4.h	4595;"	d
PORTE_PCR24	.\Sources\Chip_start\Header\MKL46Z4.h	6072;"	d
PORTE_PCR25	.\Sources\Chip_start\Header\MKL24Z4.h	4081;"	d
PORTE_PCR25	.\Sources\Chip_start\Header\MKL25Z4.h	4286;"	d
PORTE_PCR25	.\Sources\Chip_start\Header\MKL26Z4.h	4596;"	d
PORTE_PCR25	.\Sources\Chip_start\Header\MKL46Z4.h	6073;"	d
PORTE_PCR26	.\Sources\Chip_start\Header\MKL24Z4.h	4082;"	d
PORTE_PCR26	.\Sources\Chip_start\Header\MKL25Z4.h	4287;"	d
PORTE_PCR26	.\Sources\Chip_start\Header\MKL26Z4.h	4597;"	d
PORTE_PCR26	.\Sources\Chip_start\Header\MKL46Z4.h	6074;"	d
PORTE_PCR27	.\Sources\Chip_start\Header\MKL24Z4.h	4083;"	d
PORTE_PCR27	.\Sources\Chip_start\Header\MKL25Z4.h	4288;"	d
PORTE_PCR27	.\Sources\Chip_start\Header\MKL26Z4.h	4598;"	d
PORTE_PCR27	.\Sources\Chip_start\Header\MKL46Z4.h	6075;"	d
PORTE_PCR28	.\Sources\Chip_start\Header\MKL24Z4.h	4084;"	d
PORTE_PCR28	.\Sources\Chip_start\Header\MKL25Z4.h	4289;"	d
PORTE_PCR28	.\Sources\Chip_start\Header\MKL26Z4.h	4599;"	d
PORTE_PCR28	.\Sources\Chip_start\Header\MKL46Z4.h	6076;"	d
PORTE_PCR29	.\Sources\Chip_start\Header\MKL24Z4.h	4085;"	d
PORTE_PCR29	.\Sources\Chip_start\Header\MKL25Z4.h	4290;"	d
PORTE_PCR29	.\Sources\Chip_start\Header\MKL26Z4.h	4600;"	d
PORTE_PCR29	.\Sources\Chip_start\Header\MKL46Z4.h	6077;"	d
PORTE_PCR3	.\Sources\Chip_start\Header\MKL24Z4.h	4059;"	d
PORTE_PCR3	.\Sources\Chip_start\Header\MKL25Z4.h	4264;"	d
PORTE_PCR3	.\Sources\Chip_start\Header\MKL26Z4.h	4574;"	d
PORTE_PCR3	.\Sources\Chip_start\Header\MKL46Z4.h	6051;"	d
PORTE_PCR30	.\Sources\Chip_start\Header\MKL24Z4.h	4086;"	d
PORTE_PCR30	.\Sources\Chip_start\Header\MKL25Z4.h	4291;"	d
PORTE_PCR30	.\Sources\Chip_start\Header\MKL26Z4.h	4601;"	d
PORTE_PCR30	.\Sources\Chip_start\Header\MKL46Z4.h	6078;"	d
PORTE_PCR31	.\Sources\Chip_start\Header\MKL24Z4.h	4087;"	d
PORTE_PCR31	.\Sources\Chip_start\Header\MKL25Z4.h	4292;"	d
PORTE_PCR31	.\Sources\Chip_start\Header\MKL26Z4.h	4602;"	d
PORTE_PCR31	.\Sources\Chip_start\Header\MKL46Z4.h	6079;"	d
PORTE_PCR4	.\Sources\Chip_start\Header\MKL24Z4.h	4060;"	d
PORTE_PCR4	.\Sources\Chip_start\Header\MKL25Z4.h	4265;"	d
PORTE_PCR4	.\Sources\Chip_start\Header\MKL26Z4.h	4575;"	d
PORTE_PCR4	.\Sources\Chip_start\Header\MKL46Z4.h	6052;"	d
PORTE_PCR5	.\Sources\Chip_start\Header\MKL24Z4.h	4061;"	d
PORTE_PCR5	.\Sources\Chip_start\Header\MKL25Z4.h	4266;"	d
PORTE_PCR5	.\Sources\Chip_start\Header\MKL26Z4.h	4576;"	d
PORTE_PCR5	.\Sources\Chip_start\Header\MKL46Z4.h	6053;"	d
PORTE_PCR6	.\Sources\Chip_start\Header\MKL24Z4.h	4062;"	d
PORTE_PCR6	.\Sources\Chip_start\Header\MKL25Z4.h	4267;"	d
PORTE_PCR6	.\Sources\Chip_start\Header\MKL26Z4.h	4577;"	d
PORTE_PCR6	.\Sources\Chip_start\Header\MKL46Z4.h	6054;"	d
PORTE_PCR7	.\Sources\Chip_start\Header\MKL24Z4.h	4063;"	d
PORTE_PCR7	.\Sources\Chip_start\Header\MKL25Z4.h	4268;"	d
PORTE_PCR7	.\Sources\Chip_start\Header\MKL26Z4.h	4578;"	d
PORTE_PCR7	.\Sources\Chip_start\Header\MKL46Z4.h	6055;"	d
PORTE_PCR8	.\Sources\Chip_start\Header\MKL24Z4.h	4064;"	d
PORTE_PCR8	.\Sources\Chip_start\Header\MKL25Z4.h	4269;"	d
PORTE_PCR8	.\Sources\Chip_start\Header\MKL26Z4.h	4579;"	d
PORTE_PCR8	.\Sources\Chip_start\Header\MKL46Z4.h	6056;"	d
PORTE_PCR9	.\Sources\Chip_start\Header\MKL24Z4.h	4065;"	d
PORTE_PCR9	.\Sources\Chip_start\Header\MKL25Z4.h	4270;"	d
PORTE_PCR9	.\Sources\Chip_start\Header\MKL26Z4.h	4580;"	d
PORTE_PCR9	.\Sources\Chip_start\Header\MKL46Z4.h	6057;"	d
PORT_ALT_TypeDef	.\Sources\Chip_driver\PORT\port.h	/^} PORT_ALT_TypeDef;$/;"	t	typeref:enum:_PORT_ALT_
PORT_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	3898;"	d
PORT_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	4103;"	d
PORT_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	4413;"	d
PORT_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	5890;"	d
PORT_DEV_NUM	.\Sources\Chip_driver\PORT\port.c	8;"	d	file:
PORT_GPCHR_GPWD	.\Sources\Chip_start\Header\MKL24Z4.h	3872;"	d
PORT_GPCHR_GPWD	.\Sources\Chip_start\Header\MKL25Z4.h	4077;"	d
PORT_GPCHR_GPWD	.\Sources\Chip_start\Header\MKL26Z4.h	4387;"	d
PORT_GPCHR_GPWD	.\Sources\Chip_start\Header\MKL46Z4.h	5864;"	d
PORT_GPCHR_GPWD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3870;"	d
PORT_GPCHR_GPWD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4075;"	d
PORT_GPCHR_GPWD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4385;"	d
PORT_GPCHR_GPWD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5862;"	d
PORT_GPCHR_GPWD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3871;"	d
PORT_GPCHR_GPWD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4076;"	d
PORT_GPCHR_GPWD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4386;"	d
PORT_GPCHR_GPWD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5863;"	d
PORT_GPCHR_GPWE	.\Sources\Chip_start\Header\MKL24Z4.h	3875;"	d
PORT_GPCHR_GPWE	.\Sources\Chip_start\Header\MKL25Z4.h	4080;"	d
PORT_GPCHR_GPWE	.\Sources\Chip_start\Header\MKL26Z4.h	4390;"	d
PORT_GPCHR_GPWE	.\Sources\Chip_start\Header\MKL46Z4.h	5867;"	d
PORT_GPCHR_GPWE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3873;"	d
PORT_GPCHR_GPWE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4078;"	d
PORT_GPCHR_GPWE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4388;"	d
PORT_GPCHR_GPWE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5865;"	d
PORT_GPCHR_GPWE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3874;"	d
PORT_GPCHR_GPWE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4079;"	d
PORT_GPCHR_GPWE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4389;"	d
PORT_GPCHR_GPWE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5866;"	d
PORT_GPCHR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3826;"	d
PORT_GPCHR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4031;"	d
PORT_GPCHR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4341;"	d
PORT_GPCHR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5818;"	d
PORT_GPCLR_GPWD	.\Sources\Chip_start\Header\MKL24Z4.h	3865;"	d
PORT_GPCLR_GPWD	.\Sources\Chip_start\Header\MKL25Z4.h	4070;"	d
PORT_GPCLR_GPWD	.\Sources\Chip_start\Header\MKL26Z4.h	4380;"	d
PORT_GPCLR_GPWD	.\Sources\Chip_start\Header\MKL46Z4.h	5857;"	d
PORT_GPCLR_GPWD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3863;"	d
PORT_GPCLR_GPWD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4068;"	d
PORT_GPCLR_GPWD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4378;"	d
PORT_GPCLR_GPWD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5855;"	d
PORT_GPCLR_GPWD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3864;"	d
PORT_GPCLR_GPWD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4069;"	d
PORT_GPCLR_GPWD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4379;"	d
PORT_GPCLR_GPWD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5856;"	d
PORT_GPCLR_GPWE	.\Sources\Chip_start\Header\MKL24Z4.h	3868;"	d
PORT_GPCLR_GPWE	.\Sources\Chip_start\Header\MKL25Z4.h	4073;"	d
PORT_GPCLR_GPWE	.\Sources\Chip_start\Header\MKL26Z4.h	4383;"	d
PORT_GPCLR_GPWE	.\Sources\Chip_start\Header\MKL46Z4.h	5860;"	d
PORT_GPCLR_GPWE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3866;"	d
PORT_GPCLR_GPWE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4071;"	d
PORT_GPCLR_GPWE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4381;"	d
PORT_GPCLR_GPWE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5858;"	d
PORT_GPCLR_GPWE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3867;"	d
PORT_GPCLR_GPWE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4072;"	d
PORT_GPCLR_GPWE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4382;"	d
PORT_GPCLR_GPWE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5859;"	d
PORT_GPCLR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3825;"	d
PORT_GPCLR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4030;"	d
PORT_GPCLR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4340;"	d
PORT_GPCLR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5817;"	d
PORT_IRQC_Conf	.\Sources\Chip_driver\PORT\port.c	/^int PORT_IRQC_Conf(PORT_Pin_TypeDef port_pin, PORT_IRQC_TypeDef irqc, ISR_CALLBACK port_isr)$/;"	f
PORT_IRQC_TypeDef	.\Sources\Chip_driver\PORT\port.h	/^} PORT_IRQC_TypeDef;$/;"	t	typeref:enum:_PORT_IRQC_
PORT_IRQHandler	.\Sources\Chip_driver\PORT\port.c	/^void PORT_IRQHandler(void)$/;"	f
PORT_ISFR_ISF	.\Sources\Chip_start\Header\MKL24Z4.h	3879;"	d
PORT_ISFR_ISF	.\Sources\Chip_start\Header\MKL25Z4.h	4084;"	d
PORT_ISFR_ISF	.\Sources\Chip_start\Header\MKL26Z4.h	4394;"	d
PORT_ISFR_ISF	.\Sources\Chip_start\Header\MKL46Z4.h	5871;"	d
PORT_ISFR_ISF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3877;"	d
PORT_ISFR_ISF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4082;"	d
PORT_ISFR_ISF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4392;"	d
PORT_ISFR_ISF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5869;"	d
PORT_ISFR_ISF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3878;"	d
PORT_ISFR_ISF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4083;"	d
PORT_ISFR_ISF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4393;"	d
PORT_ISFR_ISF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5870;"	d
PORT_ISFR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3827;"	d
PORT_ISFR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4032;"	d
PORT_ISFR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4342;"	d
PORT_ISFR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5819;"	d
PORT_ISR	.\Sources\Chip_driver\PORT\port.c	/^volatile static ISR_CALLBACK  PORT_ISR[PORT_DEV_NUM][PIN_INIT_NUM];$/;"	v	file:
PORT_MUX_Get	.\Sources\Chip_driver\PORT\port.c	/^inline PORT_ALT_TypeDef PORT_MUX_Get(PORT_Pin_TypeDef PT_pin)$/;"	f
PORT_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct PORT_MemMap$/;"	s
PORT_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct PORT_MemMap$/;"	s
PORT_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct PORT_MemMap$/;"	s
PORT_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct PORT_MemMap$/;"	s
PORT_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *PORT_MemMapPtr;$/;"	t
PORT_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *PORT_MemMapPtr;$/;"	t
PORT_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *PORT_MemMapPtr;$/;"	t
PORT_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *PORT_MemMapPtr;$/;"	t
PORT_Mode_DSE	.\Sources\Chip_driver\PORT\port.h	/^    PORT_Mode_DSE   =   PORT_PCR_DSE_MASK,$/;"	e	enum:_PORT_Mode_
PORT_Mode_PE	.\Sources\Chip_driver\PORT\port.h	/^    PORT_Mode_PE    =   PORT_PCR_PE_MASK,$/;"	e	enum:_PORT_Mode_
PORT_Mode_PFE	.\Sources\Chip_driver\PORT\port.h	/^    PORT_Mode_PFE   =   PORT_PCR_PFE_MASK,$/;"	e	enum:_PORT_Mode_
PORT_Mode_PS	.\Sources\Chip_driver\PORT\port.h	/^    PORT_Mode_PS    =   PORT_PCR_PS_MASK,$/;"	e	enum:_PORT_Mode_
PORT_Mode_SRE	.\Sources\Chip_driver\PORT\port.h	/^    PORT_Mode_SRE   =   PORT_PCR_SRE_MASK,$/;"	e	enum:_PORT_Mode_
PORT_Mode_TypeDef	.\Sources\Chip_driver\PORT\port.h	/^} PORT_Mode_TypeDef;$/;"	t	typeref:enum:_PORT_Mode_
PORT_PCR_DSE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3852;"	d
PORT_PCR_DSE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4057;"	d
PORT_PCR_DSE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4367;"	d
PORT_PCR_DSE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5844;"	d
PORT_PCR_DSE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3853;"	d
PORT_PCR_DSE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4058;"	d
PORT_PCR_DSE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4368;"	d
PORT_PCR_DSE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5845;"	d
PORT_PCR_IRQC	.\Sources\Chip_start\Header\MKL24Z4.h	3859;"	d
PORT_PCR_IRQC	.\Sources\Chip_start\Header\MKL25Z4.h	4064;"	d
PORT_PCR_IRQC	.\Sources\Chip_start\Header\MKL26Z4.h	4374;"	d
PORT_PCR_IRQC	.\Sources\Chip_start\Header\MKL46Z4.h	5851;"	d
PORT_PCR_IRQC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3857;"	d
PORT_PCR_IRQC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4062;"	d
PORT_PCR_IRQC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4372;"	d
PORT_PCR_IRQC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5849;"	d
PORT_PCR_IRQC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3858;"	d
PORT_PCR_IRQC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4063;"	d
PORT_PCR_IRQC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4373;"	d
PORT_PCR_IRQC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5850;"	d
PORT_PCR_ISF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3860;"	d
PORT_PCR_ISF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4065;"	d
PORT_PCR_ISF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4375;"	d
PORT_PCR_ISF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5852;"	d
PORT_PCR_ISF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3861;"	d
PORT_PCR_ISF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4066;"	d
PORT_PCR_ISF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4376;"	d
PORT_PCR_ISF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5853;"	d
PORT_PCR_MUX	.\Sources\Chip_start\Header\MKL24Z4.h	3856;"	d
PORT_PCR_MUX	.\Sources\Chip_start\Header\MKL25Z4.h	4061;"	d
PORT_PCR_MUX	.\Sources\Chip_start\Header\MKL26Z4.h	4371;"	d
PORT_PCR_MUX	.\Sources\Chip_start\Header\MKL46Z4.h	5848;"	d
PORT_PCR_MUX_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3854;"	d
PORT_PCR_MUX_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4059;"	d
PORT_PCR_MUX_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4369;"	d
PORT_PCR_MUX_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5846;"	d
PORT_PCR_MUX_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3855;"	d
PORT_PCR_MUX_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4060;"	d
PORT_PCR_MUX_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4370;"	d
PORT_PCR_MUX_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5847;"	d
PORT_PCR_PE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3846;"	d
PORT_PCR_PE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4051;"	d
PORT_PCR_PE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4361;"	d
PORT_PCR_PE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5838;"	d
PORT_PCR_PE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3847;"	d
PORT_PCR_PE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4052;"	d
PORT_PCR_PE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4362;"	d
PORT_PCR_PE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5839;"	d
PORT_PCR_PFE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3850;"	d
PORT_PCR_PFE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4055;"	d
PORT_PCR_PFE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4365;"	d
PORT_PCR_PFE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5842;"	d
PORT_PCR_PFE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3851;"	d
PORT_PCR_PFE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4056;"	d
PORT_PCR_PFE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4366;"	d
PORT_PCR_PFE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5843;"	d
PORT_PCR_PS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3844;"	d
PORT_PCR_PS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4049;"	d
PORT_PCR_PS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4359;"	d
PORT_PCR_PS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5836;"	d
PORT_PCR_PS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3845;"	d
PORT_PCR_PS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4050;"	d
PORT_PCR_PS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4360;"	d
PORT_PCR_PS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5837;"	d
PORT_PCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	3824;"	d
PORT_PCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4029;"	d
PORT_PCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4339;"	d
PORT_PCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	5816;"	d
PORT_PCR_SRE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	3848;"	d
PORT_PCR_SRE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4053;"	d
PORT_PCR_SRE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4363;"	d
PORT_PCR_SRE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	5840;"	d
PORT_PCR_SRE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	3849;"	d
PORT_PCR_SRE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4054;"	d
PORT_PCR_SRE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4364;"	d
PORT_PCR_SRE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	5841;"	d
PORT_PIN_MASK	.\Sources\Chip_driver\PORT\port.h	28;"	d
PORT_Pin_Init	.\Sources\Chip_driver\PORT\port.c	/^inline void PORT_Pin_Init(PORT_Pin_TypeDef port_pin, PORT_ALT_TypeDef alt,$/;"	f
PORT_Pin_TypeDef	.\Sources\Chip_driver\PORT\port.h	/^} PORT_Pin_TypeDef;$/;"	t	typeref:enum:_PORT_Pin_
PORT_Struct_Init	.\Sources\Chip_driver\PORT\port.c	/^void PORT_Struct_Init(PORT_Struct_TypeDef *PORT_Struct)$/;"	f
PORT_Struct_TypeDef	.\Sources\Chip_driver\PORT\port.h	/^} PORT_Struct_TypeDef;$/;"	t	typeref:struct:_PORT_Struct_
PORT_bit_Init	.\Sources\Chip_driver\PORT\port.c	/^inline void PORT_bit_Init(PORT_Pin_TypeDef port_pin, PORT_ALT_TypeDef alt,$/;"	f
PORT_bit_Mux	.\Sources\Chip_driver\PORT\port.c	/^inline void PORT_bit_Mux(PORT_Pin_TypeDef PT_pin, PORT_ALT_TypeDef alt)$/;"	f
PORT_n_GET	.\Sources\Chip_driver\PORT\port.h	38;"	d
PORT_n_MASK	.\Sources\Chip_driver\PORT\port.h	35;"	d
PORT_n_RE	.\Sources\Chip_driver\PORT\port.h	37;"	d
PORT_n_SHIFT	.\Sources\Chip_driver\PORT\port.h	36;"	d
PORT_x_GET	.\Sources\Chip_driver\PORT\port.h	33;"	d
PORT_x_MASK	.\Sources\Chip_driver\PORT\port.h	30;"	d
PORT_x_RE	.\Sources\Chip_driver\PORT\port.h	32;"	d
PORT_x_SHIFT	.\Sources\Chip_driver\PORT\port.h	31;"	d
PORT_x_TypeDef	.\Sources\Chip_driver\PORT\port.h	/^} PORT_x_TypeDef;$/;"	t	typeref:enum:_PORT_x_
PORTx	.\Sources\Chip_driver\PORT\port.c	/^volatile struct PORT_MemMap *PORTx[] = PORT_BASE_PTRS;$/;"	v	typeref:struct:PORT_MemMap
POSITION	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t POSITION;                               \/**< MTB Position Register, offset: 0x0 *\/$/;"	m	struct:MTB_MemMap
POSITION	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t POSITION;                               \/**< MTB Position Register, offset: 0x0 *\/$/;"	m	struct:MTB_MemMap
POSITION	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t POSITION;                               \/**< MTB Position Register, offset: 0x0 *\/$/;"	m	struct:MTB_MemMap
POSITION	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t POSITION;                               \/**< MTB Position Register, offset: 0x0 *\/$/;"	m	struct:MTB_MemMap
PR	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    PR = Pulse_Rising,$/;"	e	enum:_LPTMR_Pulse_
PRINTF_BUFFER_SIZE	.\Sources\Application\printf\printf.h	12;"	d
PSOR	.\Sources\Chip_driver\GPIO\gpio.h	/^    uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:U_GPIO_MemMap
PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:FGPIO_MemMap
PSOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:GPIO_MemMap
PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:FGPIO_MemMap
PSOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:GPIO_MemMap
PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:FGPIO_MemMap
PSOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:GPIO_MemMap
PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:FGPIO_MemMap
PSOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:GPIO_MemMap
PSR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PSR;                                    \/**< Low Power Timer Prescale Register, offset: 0x4 *\/$/;"	m	struct:LPTMR_MemMap
PSR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PSR;                                    \/**< Low Power Timer Prescale Register, offset: 0x4 *\/$/;"	m	struct:LPTMR_MemMap
PSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PSR;                                    \/**< Low Power Timer Prescale Register, offset: 0x4 *\/$/;"	m	struct:LPTMR_MemMap
PSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PSR;                                    \/**< Low Power Timer Prescale Register, offset: 0x4 *\/$/;"	m	struct:LPTMR_MemMap
PTA	.\Sources\Chip_driver\PORT\port.h	/^    PTA = PORTA,$/;"	e	enum:_PORT_x_
PTA0	.\Sources\Chip_driver\PORT\port.h	/^    PTA0  = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(0)  ),      \/\/SWD_C LK$/;"	e	enum:_PORT_Pin_
PTA0_IN	.\Sources\Chip_driver\GPIO\gpio.h	794;"	d
PTA0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	464;"	d
PTA1	.\Sources\Chip_driver\PORT\port.h	/^    PTA1  = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(1)  ),$/;"	e	enum:_PORT_Pin_
PTA10	.\Sources\Chip_driver\PORT\port.h	/^    PTA10 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(10) ),$/;"	e	enum:_PORT_Pin_
PTA10_IN	.\Sources\Chip_driver\GPIO\gpio.h	804;"	d
PTA10_OUT	.\Sources\Chip_driver\GPIO\gpio.h	474;"	d
PTA11	.\Sources\Chip_driver\PORT\port.h	/^    PTA11 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(11) ),$/;"	e	enum:_PORT_Pin_
PTA11_IN	.\Sources\Chip_driver\GPIO\gpio.h	805;"	d
PTA11_OUT	.\Sources\Chip_driver\GPIO\gpio.h	475;"	d
PTA12	.\Sources\Chip_driver\PORT\port.h	/^    PTA12 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(12) ),$/;"	e	enum:_PORT_Pin_
PTA12_IN	.\Sources\Chip_driver\GPIO\gpio.h	806;"	d
PTA12_OUT	.\Sources\Chip_driver\GPIO\gpio.h	476;"	d
PTA13	.\Sources\Chip_driver\PORT\port.h	/^    PTA13 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(13) ),$/;"	e	enum:_PORT_Pin_
PTA13_IN	.\Sources\Chip_driver\GPIO\gpio.h	807;"	d
PTA13_OUT	.\Sources\Chip_driver\GPIO\gpio.h	477;"	d
PTA14	.\Sources\Chip_driver\PORT\port.h	/^    PTA14 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(14) ),$/;"	e	enum:_PORT_Pin_
PTA14_IN	.\Sources\Chip_driver\GPIO\gpio.h	808;"	d
PTA14_OUT	.\Sources\Chip_driver\GPIO\gpio.h	478;"	d
PTA15	.\Sources\Chip_driver\PORT\port.h	/^    PTA15 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(15) ),$/;"	e	enum:_PORT_Pin_
PTA15_IN	.\Sources\Chip_driver\GPIO\gpio.h	809;"	d
PTA15_OUT	.\Sources\Chip_driver\GPIO\gpio.h	479;"	d
PTA16	.\Sources\Chip_driver\PORT\port.h	/^    PTA16 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(16) ),$/;"	e	enum:_PORT_Pin_
PTA16_IN	.\Sources\Chip_driver\GPIO\gpio.h	810;"	d
PTA16_OUT	.\Sources\Chip_driver\GPIO\gpio.h	480;"	d
PTA17	.\Sources\Chip_driver\PORT\port.h	/^    PTA17 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(17) ),$/;"	e	enum:_PORT_Pin_
PTA17_IN	.\Sources\Chip_driver\GPIO\gpio.h	811;"	d
PTA17_OUT	.\Sources\Chip_driver\GPIO\gpio.h	481;"	d
PTA18	.\Sources\Chip_driver\PORT\port.h	/^    PTA18 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(18) ),$/;"	e	enum:_PORT_Pin_
PTA18_IN	.\Sources\Chip_driver\GPIO\gpio.h	812;"	d
PTA18_OUT	.\Sources\Chip_driver\GPIO\gpio.h	482;"	d
PTA19	.\Sources\Chip_driver\PORT\port.h	/^    PTA19 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(19) ),$/;"	e	enum:_PORT_Pin_
PTA19_IN	.\Sources\Chip_driver\GPIO\gpio.h	813;"	d
PTA19_OUT	.\Sources\Chip_driver\GPIO\gpio.h	483;"	d
PTA1_IN	.\Sources\Chip_driver\GPIO\gpio.h	795;"	d
PTA1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	465;"	d
PTA2	.\Sources\Chip_driver\PORT\port.h	/^    PTA2  = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(2)  ),$/;"	e	enum:_PORT_Pin_
PTA20	.\Sources\Chip_driver\PORT\port.h	/^    PTA20 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(20) ),$/;"	e	enum:_PORT_Pin_
PTA20_IN	.\Sources\Chip_driver\GPIO\gpio.h	814;"	d
PTA20_OUT	.\Sources\Chip_driver\GPIO\gpio.h	484;"	d
PTA21	.\Sources\Chip_driver\PORT\port.h	/^    PTA21 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(21) ),$/;"	e	enum:_PORT_Pin_
PTA21_IN	.\Sources\Chip_driver\GPIO\gpio.h	815;"	d
PTA21_OUT	.\Sources\Chip_driver\GPIO\gpio.h	485;"	d
PTA22	.\Sources\Chip_driver\PORT\port.h	/^    PTA22 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(22) ),$/;"	e	enum:_PORT_Pin_
PTA22_IN	.\Sources\Chip_driver\GPIO\gpio.h	816;"	d
PTA22_OUT	.\Sources\Chip_driver\GPIO\gpio.h	486;"	d
PTA23	.\Sources\Chip_driver\PORT\port.h	/^    PTA23 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(23) ),$/;"	e	enum:_PORT_Pin_
PTA23_IN	.\Sources\Chip_driver\GPIO\gpio.h	817;"	d
PTA23_OUT	.\Sources\Chip_driver\GPIO\gpio.h	487;"	d
PTA24	.\Sources\Chip_driver\PORT\port.h	/^    PTA24 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(24) ),$/;"	e	enum:_PORT_Pin_
PTA24_IN	.\Sources\Chip_driver\GPIO\gpio.h	818;"	d
PTA24_OUT	.\Sources\Chip_driver\GPIO\gpio.h	488;"	d
PTA25	.\Sources\Chip_driver\PORT\port.h	/^    PTA25 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(25) ),$/;"	e	enum:_PORT_Pin_
PTA25_IN	.\Sources\Chip_driver\GPIO\gpio.h	819;"	d
PTA25_OUT	.\Sources\Chip_driver\GPIO\gpio.h	489;"	d
PTA26	.\Sources\Chip_driver\PORT\port.h	/^    PTA26 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(26) ),$/;"	e	enum:_PORT_Pin_
PTA26_IN	.\Sources\Chip_driver\GPIO\gpio.h	820;"	d
PTA26_OUT	.\Sources\Chip_driver\GPIO\gpio.h	490;"	d
PTA27	.\Sources\Chip_driver\PORT\port.h	/^    PTA27 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(27) ),$/;"	e	enum:_PORT_Pin_
PTA27_IN	.\Sources\Chip_driver\GPIO\gpio.h	821;"	d
PTA27_OUT	.\Sources\Chip_driver\GPIO\gpio.h	491;"	d
PTA28	.\Sources\Chip_driver\PORT\port.h	/^    PTA28 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(28) ),$/;"	e	enum:_PORT_Pin_
PTA28_IN	.\Sources\Chip_driver\GPIO\gpio.h	822;"	d
PTA28_OUT	.\Sources\Chip_driver\GPIO\gpio.h	492;"	d
PTA29	.\Sources\Chip_driver\PORT\port.h	/^    PTA29 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(29) ),$/;"	e	enum:_PORT_Pin_
PTA29_IN	.\Sources\Chip_driver\GPIO\gpio.h	823;"	d
PTA29_OUT	.\Sources\Chip_driver\GPIO\gpio.h	493;"	d
PTA2_IN	.\Sources\Chip_driver\GPIO\gpio.h	796;"	d
PTA2_OUT	.\Sources\Chip_driver\GPIO\gpio.h	466;"	d
PTA3	.\Sources\Chip_driver\PORT\port.h	/^    PTA3  = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(3)  ),      \/\/SWD_D IO$/;"	e	enum:_PORT_Pin_
PTA30	.\Sources\Chip_driver\PORT\port.h	/^    PTA30 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(30) ),$/;"	e	enum:_PORT_Pin_
PTA30_IN	.\Sources\Chip_driver\GPIO\gpio.h	824;"	d
PTA30_OUT	.\Sources\Chip_driver\GPIO\gpio.h	494;"	d
PTA31	.\Sources\Chip_driver\PORT\port.h	/^    PTA31 = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(31) ),$/;"	e	enum:_PORT_Pin_
PTA31_IN	.\Sources\Chip_driver\GPIO\gpio.h	825;"	d
PTA31_OUT	.\Sources\Chip_driver\GPIO\gpio.h	495;"	d
PTA3_IN	.\Sources\Chip_driver\GPIO\gpio.h	797;"	d
PTA3_OUT	.\Sources\Chip_driver\GPIO\gpio.h	467;"	d
PTA4	.\Sources\Chip_driver\PORT\port.h	/^    PTA4  = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(4)  ),$/;"	e	enum:_PORT_Pin_
PTA4_IN	.\Sources\Chip_driver\GPIO\gpio.h	798;"	d
PTA4_OUT	.\Sources\Chip_driver\GPIO\gpio.h	468;"	d
PTA5	.\Sources\Chip_driver\PORT\port.h	/^    PTA5  = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(5)  ),$/;"	e	enum:_PORT_Pin_
PTA5_IN	.\Sources\Chip_driver\GPIO\gpio.h	799;"	d
PTA5_OUT	.\Sources\Chip_driver\GPIO\gpio.h	469;"	d
PTA6	.\Sources\Chip_driver\PORT\port.h	/^    PTA6  = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(6)  ),$/;"	e	enum:_PORT_Pin_
PTA6_IN	.\Sources\Chip_driver\GPIO\gpio.h	800;"	d
PTA6_OUT	.\Sources\Chip_driver\GPIO\gpio.h	470;"	d
PTA7	.\Sources\Chip_driver\PORT\port.h	/^    PTA7  = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(7)  ),$/;"	e	enum:_PORT_Pin_
PTA7_IN	.\Sources\Chip_driver\GPIO\gpio.h	801;"	d
PTA7_OUT	.\Sources\Chip_driver\GPIO\gpio.h	471;"	d
PTA8	.\Sources\Chip_driver\PORT\port.h	/^    PTA8  = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(8)  ),$/;"	e	enum:_PORT_Pin_
PTA8_IN	.\Sources\Chip_driver\GPIO\gpio.h	802;"	d
PTA8_OUT	.\Sources\Chip_driver\GPIO\gpio.h	472;"	d
PTA9	.\Sources\Chip_driver\PORT\port.h	/^    PTA9  = ( PORT_PIN_MASK | PORT_x_RE(PTA) | PORT_n_RE(9)  ),$/;"	e	enum:_PORT_Pin_
PTA9_IN	.\Sources\Chip_driver\GPIO\gpio.h	803;"	d
PTA9_OUT	.\Sources\Chip_driver\GPIO\gpio.h	473;"	d
PTA_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1632;"	d
PTA_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1837;"	d
PTA_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1837;"	d
PTA_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1830;"	d
PTA_BYTE0_IN	.\Sources\Chip_driver\GPIO\gpio.h	1010;"	d
PTA_BYTE0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	960;"	d
PTA_BYTE1_IN	.\Sources\Chip_driver\GPIO\gpio.h	1011;"	d
PTA_BYTE1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	961;"	d
PTA_BYTE2_IN	.\Sources\Chip_driver\GPIO\gpio.h	1012;"	d
PTA_BYTE2_OUT	.\Sources\Chip_driver\GPIO\gpio.h	962;"	d
PTA_BYTE3_IN	.\Sources\Chip_driver\GPIO\gpio.h	1013;"	d
PTA_BYTE3_OUT	.\Sources\Chip_driver\GPIO\gpio.h	963;"	d
PTA_WORD0_IN	.\Sources\Chip_driver\GPIO\gpio.h	1066;"	d
PTA_WORD0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	1036;"	d
PTA_WORD1_IN	.\Sources\Chip_driver\GPIO\gpio.h	1067;"	d
PTA_WORD1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	1037;"	d
PTB	.\Sources\Chip_driver\PORT\port.h	/^    PTB = PORTB,$/;"	e	enum:_PORT_x_
PTB0	.\Sources\Chip_driver\PORT\port.h	/^    PTB0  = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(0)  ),$/;"	e	enum:_PORT_Pin_
PTB0_IN	.\Sources\Chip_driver\GPIO\gpio.h	827;"	d
PTB0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	497;"	d
PTB1	.\Sources\Chip_driver\PORT\port.h	/^    PTB1  = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(1)  ),$/;"	e	enum:_PORT_Pin_
PTB10	.\Sources\Chip_driver\PORT\port.h	/^    PTB10 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(10) ),$/;"	e	enum:_PORT_Pin_
PTB10_IN	.\Sources\Chip_driver\GPIO\gpio.h	837;"	d
PTB10_OUT	.\Sources\Chip_driver\GPIO\gpio.h	507;"	d
PTB11	.\Sources\Chip_driver\PORT\port.h	/^    PTB11 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(11) ),$/;"	e	enum:_PORT_Pin_
PTB11_IN	.\Sources\Chip_driver\GPIO\gpio.h	838;"	d
PTB11_OUT	.\Sources\Chip_driver\GPIO\gpio.h	508;"	d
PTB12	.\Sources\Chip_driver\PORT\port.h	/^    PTB12 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(12) ),$/;"	e	enum:_PORT_Pin_
PTB12_IN	.\Sources\Chip_driver\GPIO\gpio.h	839;"	d
PTB12_OUT	.\Sources\Chip_driver\GPIO\gpio.h	509;"	d
PTB13	.\Sources\Chip_driver\PORT\port.h	/^    PTB13 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(13) ),$/;"	e	enum:_PORT_Pin_
PTB13_IN	.\Sources\Chip_driver\GPIO\gpio.h	840;"	d
PTB13_OUT	.\Sources\Chip_driver\GPIO\gpio.h	510;"	d
PTB14	.\Sources\Chip_driver\PORT\port.h	/^    PTB14 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(14) ),$/;"	e	enum:_PORT_Pin_
PTB14_IN	.\Sources\Chip_driver\GPIO\gpio.h	841;"	d
PTB14_OUT	.\Sources\Chip_driver\GPIO\gpio.h	511;"	d
PTB15	.\Sources\Chip_driver\PORT\port.h	/^    PTB15 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(15) ),$/;"	e	enum:_PORT_Pin_
PTB15_IN	.\Sources\Chip_driver\GPIO\gpio.h	842;"	d
PTB15_OUT	.\Sources\Chip_driver\GPIO\gpio.h	512;"	d
PTB16	.\Sources\Chip_driver\PORT\port.h	/^    PTB16 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(16) ),$/;"	e	enum:_PORT_Pin_
PTB16_IN	.\Sources\Chip_driver\GPIO\gpio.h	843;"	d
PTB16_OUT	.\Sources\Chip_driver\GPIO\gpio.h	513;"	d
PTB17	.\Sources\Chip_driver\PORT\port.h	/^    PTB17 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(17) ),$/;"	e	enum:_PORT_Pin_
PTB17_IN	.\Sources\Chip_driver\GPIO\gpio.h	844;"	d
PTB17_OUT	.\Sources\Chip_driver\GPIO\gpio.h	514;"	d
PTB18	.\Sources\Chip_driver\PORT\port.h	/^    PTB18 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(18) ),$/;"	e	enum:_PORT_Pin_
PTB18_IN	.\Sources\Chip_driver\GPIO\gpio.h	845;"	d
PTB18_OUT	.\Sources\Chip_driver\GPIO\gpio.h	515;"	d
PTB19	.\Sources\Chip_driver\PORT\port.h	/^    PTB19 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(19) ),$/;"	e	enum:_PORT_Pin_
PTB19_IN	.\Sources\Chip_driver\GPIO\gpio.h	846;"	d
PTB19_OUT	.\Sources\Chip_driver\GPIO\gpio.h	516;"	d
PTB1_IN	.\Sources\Chip_driver\GPIO\gpio.h	828;"	d
PTB1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	498;"	d
PTB2	.\Sources\Chip_driver\PORT\port.h	/^    PTB2  = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(2)  ),$/;"	e	enum:_PORT_Pin_
PTB20	.\Sources\Chip_driver\PORT\port.h	/^    PTB20 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(20) ),$/;"	e	enum:_PORT_Pin_
PTB20_IN	.\Sources\Chip_driver\GPIO\gpio.h	847;"	d
PTB20_OUT	.\Sources\Chip_driver\GPIO\gpio.h	517;"	d
PTB21	.\Sources\Chip_driver\PORT\port.h	/^    PTB21 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(21) ),$/;"	e	enum:_PORT_Pin_
PTB21_IN	.\Sources\Chip_driver\GPIO\gpio.h	848;"	d
PTB21_OUT	.\Sources\Chip_driver\GPIO\gpio.h	518;"	d
PTB22	.\Sources\Chip_driver\PORT\port.h	/^    PTB22 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(22) ),$/;"	e	enum:_PORT_Pin_
PTB22_IN	.\Sources\Chip_driver\GPIO\gpio.h	849;"	d
PTB22_OUT	.\Sources\Chip_driver\GPIO\gpio.h	519;"	d
PTB23	.\Sources\Chip_driver\PORT\port.h	/^    PTB23 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(23) ),$/;"	e	enum:_PORT_Pin_
PTB23_IN	.\Sources\Chip_driver\GPIO\gpio.h	850;"	d
PTB23_OUT	.\Sources\Chip_driver\GPIO\gpio.h	520;"	d
PTB24	.\Sources\Chip_driver\PORT\port.h	/^    PTB24 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(24) ),$/;"	e	enum:_PORT_Pin_
PTB24_IN	.\Sources\Chip_driver\GPIO\gpio.h	851;"	d
PTB24_OUT	.\Sources\Chip_driver\GPIO\gpio.h	521;"	d
PTB25	.\Sources\Chip_driver\PORT\port.h	/^    PTB25 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(25) ),$/;"	e	enum:_PORT_Pin_
PTB25_IN	.\Sources\Chip_driver\GPIO\gpio.h	852;"	d
PTB25_OUT	.\Sources\Chip_driver\GPIO\gpio.h	522;"	d
PTB26	.\Sources\Chip_driver\PORT\port.h	/^    PTB26 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(26) ),$/;"	e	enum:_PORT_Pin_
PTB26_IN	.\Sources\Chip_driver\GPIO\gpio.h	853;"	d
PTB26_OUT	.\Sources\Chip_driver\GPIO\gpio.h	523;"	d
PTB27	.\Sources\Chip_driver\PORT\port.h	/^    PTB27 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(27) ),$/;"	e	enum:_PORT_Pin_
PTB27_IN	.\Sources\Chip_driver\GPIO\gpio.h	854;"	d
PTB27_OUT	.\Sources\Chip_driver\GPIO\gpio.h	524;"	d
PTB28	.\Sources\Chip_driver\PORT\port.h	/^    PTB28 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(28) ),$/;"	e	enum:_PORT_Pin_
PTB28_IN	.\Sources\Chip_driver\GPIO\gpio.h	855;"	d
PTB28_OUT	.\Sources\Chip_driver\GPIO\gpio.h	525;"	d
PTB29	.\Sources\Chip_driver\PORT\port.h	/^    PTB29 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(29) ),$/;"	e	enum:_PORT_Pin_
PTB29_IN	.\Sources\Chip_driver\GPIO\gpio.h	856;"	d
PTB29_OUT	.\Sources\Chip_driver\GPIO\gpio.h	526;"	d
PTB2_IN	.\Sources\Chip_driver\GPIO\gpio.h	829;"	d
PTB2_OUT	.\Sources\Chip_driver\GPIO\gpio.h	499;"	d
PTB3	.\Sources\Chip_driver\PORT\port.h	/^    PTB3  = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(3)  ),$/;"	e	enum:_PORT_Pin_
PTB30	.\Sources\Chip_driver\PORT\port.h	/^    PTB30 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(30) ),$/;"	e	enum:_PORT_Pin_
PTB30_IN	.\Sources\Chip_driver\GPIO\gpio.h	857;"	d
PTB30_OUT	.\Sources\Chip_driver\GPIO\gpio.h	527;"	d
PTB31	.\Sources\Chip_driver\PORT\port.h	/^    PTB31 = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(31) ),$/;"	e	enum:_PORT_Pin_
PTB31_IN	.\Sources\Chip_driver\GPIO\gpio.h	858;"	d
PTB31_OUT	.\Sources\Chip_driver\GPIO\gpio.h	528;"	d
PTB3_IN	.\Sources\Chip_driver\GPIO\gpio.h	830;"	d
PTB3_OUT	.\Sources\Chip_driver\GPIO\gpio.h	500;"	d
PTB4	.\Sources\Chip_driver\PORT\port.h	/^    PTB4  = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(4)  ),$/;"	e	enum:_PORT_Pin_
PTB4_IN	.\Sources\Chip_driver\GPIO\gpio.h	831;"	d
PTB4_OUT	.\Sources\Chip_driver\GPIO\gpio.h	501;"	d
PTB5	.\Sources\Chip_driver\PORT\port.h	/^    PTB5  = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(5)  ),$/;"	e	enum:_PORT_Pin_
PTB5_IN	.\Sources\Chip_driver\GPIO\gpio.h	832;"	d
PTB5_OUT	.\Sources\Chip_driver\GPIO\gpio.h	502;"	d
PTB6	.\Sources\Chip_driver\PORT\port.h	/^    PTB6  = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(6)  ),$/;"	e	enum:_PORT_Pin_
PTB6_IN	.\Sources\Chip_driver\GPIO\gpio.h	833;"	d
PTB6_OUT	.\Sources\Chip_driver\GPIO\gpio.h	503;"	d
PTB7	.\Sources\Chip_driver\PORT\port.h	/^    PTB7  = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(7)  ),$/;"	e	enum:_PORT_Pin_
PTB7_IN	.\Sources\Chip_driver\GPIO\gpio.h	834;"	d
PTB7_OUT	.\Sources\Chip_driver\GPIO\gpio.h	504;"	d
PTB8	.\Sources\Chip_driver\PORT\port.h	/^    PTB8  = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(8)  ),$/;"	e	enum:_PORT_Pin_
PTB8_IN	.\Sources\Chip_driver\GPIO\gpio.h	835;"	d
PTB8_OUT	.\Sources\Chip_driver\GPIO\gpio.h	505;"	d
PTB9	.\Sources\Chip_driver\PORT\port.h	/^    PTB9  = ( PORT_PIN_MASK | PORT_x_RE(PTB) | PORT_n_RE(9)  ),$/;"	e	enum:_PORT_Pin_
PTB9_IN	.\Sources\Chip_driver\GPIO\gpio.h	836;"	d
PTB9_OUT	.\Sources\Chip_driver\GPIO\gpio.h	506;"	d
PTB_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1634;"	d
PTB_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1839;"	d
PTB_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1839;"	d
PTB_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1832;"	d
PTB_BYTE0_IN	.\Sources\Chip_driver\GPIO\gpio.h	1015;"	d
PTB_BYTE0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	965;"	d
PTB_BYTE1_IN	.\Sources\Chip_driver\GPIO\gpio.h	1016;"	d
PTB_BYTE1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	966;"	d
PTB_BYTE2_IN	.\Sources\Chip_driver\GPIO\gpio.h	1017;"	d
PTB_BYTE2_OUT	.\Sources\Chip_driver\GPIO\gpio.h	967;"	d
PTB_BYTE3_IN	.\Sources\Chip_driver\GPIO\gpio.h	1018;"	d
PTB_BYTE3_OUT	.\Sources\Chip_driver\GPIO\gpio.h	968;"	d
PTB_WORD0_IN	.\Sources\Chip_driver\GPIO\gpio.h	1069;"	d
PTB_WORD0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	1039;"	d
PTB_WORD1_IN	.\Sources\Chip_driver\GPIO\gpio.h	1070;"	d
PTB_WORD1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	1040;"	d
PTC	.\Sources\Chip_driver\PORT\port.h	/^    PTC = PORTC,$/;"	e	enum:_PORT_x_
PTC0	.\Sources\Chip_driver\PORT\port.h	/^    PTC0  = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(0)  ),$/;"	e	enum:_PORT_Pin_
PTC0_IN	.\Sources\Chip_driver\GPIO\gpio.h	860;"	d
PTC0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	530;"	d
PTC1	.\Sources\Chip_driver\PORT\port.h	/^    PTC1  = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(1)  ),$/;"	e	enum:_PORT_Pin_
PTC10	.\Sources\Chip_driver\PORT\port.h	/^    PTC10 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(10) ),$/;"	e	enum:_PORT_Pin_
PTC10_IN	.\Sources\Chip_driver\GPIO\gpio.h	870;"	d
PTC10_OUT	.\Sources\Chip_driver\GPIO\gpio.h	540;"	d
PTC11	.\Sources\Chip_driver\PORT\port.h	/^    PTC11 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(11) ),$/;"	e	enum:_PORT_Pin_
PTC11_IN	.\Sources\Chip_driver\GPIO\gpio.h	871;"	d
PTC11_OUT	.\Sources\Chip_driver\GPIO\gpio.h	541;"	d
PTC12	.\Sources\Chip_driver\PORT\port.h	/^    PTC12 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(12) ),$/;"	e	enum:_PORT_Pin_
PTC12_IN	.\Sources\Chip_driver\GPIO\gpio.h	872;"	d
PTC12_OUT	.\Sources\Chip_driver\GPIO\gpio.h	542;"	d
PTC13	.\Sources\Chip_driver\PORT\port.h	/^    PTC13 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(13) ),$/;"	e	enum:_PORT_Pin_
PTC13_IN	.\Sources\Chip_driver\GPIO\gpio.h	873;"	d
PTC13_OUT	.\Sources\Chip_driver\GPIO\gpio.h	543;"	d
PTC14	.\Sources\Chip_driver\PORT\port.h	/^    PTC14 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(14) ),$/;"	e	enum:_PORT_Pin_
PTC14_IN	.\Sources\Chip_driver\GPIO\gpio.h	874;"	d
PTC14_OUT	.\Sources\Chip_driver\GPIO\gpio.h	544;"	d
PTC15	.\Sources\Chip_driver\PORT\port.h	/^    PTC15 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(15) ),$/;"	e	enum:_PORT_Pin_
PTC15_IN	.\Sources\Chip_driver\GPIO\gpio.h	875;"	d
PTC15_OUT	.\Sources\Chip_driver\GPIO\gpio.h	545;"	d
PTC16	.\Sources\Chip_driver\PORT\port.h	/^    PTC16 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(16) ),$/;"	e	enum:_PORT_Pin_
PTC16_IN	.\Sources\Chip_driver\GPIO\gpio.h	876;"	d
PTC16_OUT	.\Sources\Chip_driver\GPIO\gpio.h	546;"	d
PTC17	.\Sources\Chip_driver\PORT\port.h	/^    PTC17 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(17) ),$/;"	e	enum:_PORT_Pin_
PTC17_IN	.\Sources\Chip_driver\GPIO\gpio.h	877;"	d
PTC17_OUT	.\Sources\Chip_driver\GPIO\gpio.h	547;"	d
PTC18	.\Sources\Chip_driver\PORT\port.h	/^    PTC18 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(18) ),$/;"	e	enum:_PORT_Pin_
PTC18_IN	.\Sources\Chip_driver\GPIO\gpio.h	878;"	d
PTC18_OUT	.\Sources\Chip_driver\GPIO\gpio.h	548;"	d
PTC19	.\Sources\Chip_driver\PORT\port.h	/^    PTC19 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(19) ),$/;"	e	enum:_PORT_Pin_
PTC19_IN	.\Sources\Chip_driver\GPIO\gpio.h	879;"	d
PTC19_OUT	.\Sources\Chip_driver\GPIO\gpio.h	549;"	d
PTC1_IN	.\Sources\Chip_driver\GPIO\gpio.h	861;"	d
PTC1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	531;"	d
PTC2	.\Sources\Chip_driver\PORT\port.h	/^    PTC2  = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(2)  ),$/;"	e	enum:_PORT_Pin_
PTC20	.\Sources\Chip_driver\PORT\port.h	/^    PTC20 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(20) ),$/;"	e	enum:_PORT_Pin_
PTC20_IN	.\Sources\Chip_driver\GPIO\gpio.h	880;"	d
PTC20_OUT	.\Sources\Chip_driver\GPIO\gpio.h	550;"	d
PTC21	.\Sources\Chip_driver\PORT\port.h	/^    PTC21 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(21) ),$/;"	e	enum:_PORT_Pin_
PTC21_IN	.\Sources\Chip_driver\GPIO\gpio.h	881;"	d
PTC21_OUT	.\Sources\Chip_driver\GPIO\gpio.h	551;"	d
PTC22	.\Sources\Chip_driver\PORT\port.h	/^    PTC22 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(22) ),$/;"	e	enum:_PORT_Pin_
PTC22_IN	.\Sources\Chip_driver\GPIO\gpio.h	882;"	d
PTC22_OUT	.\Sources\Chip_driver\GPIO\gpio.h	552;"	d
PTC23	.\Sources\Chip_driver\PORT\port.h	/^    PTC23 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(23) ),$/;"	e	enum:_PORT_Pin_
PTC23_IN	.\Sources\Chip_driver\GPIO\gpio.h	883;"	d
PTC23_OUT	.\Sources\Chip_driver\GPIO\gpio.h	553;"	d
PTC24	.\Sources\Chip_driver\PORT\port.h	/^    PTC24 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(24) ),$/;"	e	enum:_PORT_Pin_
PTC24_IN	.\Sources\Chip_driver\GPIO\gpio.h	884;"	d
PTC24_OUT	.\Sources\Chip_driver\GPIO\gpio.h	554;"	d
PTC25	.\Sources\Chip_driver\PORT\port.h	/^    PTC25 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(25) ),$/;"	e	enum:_PORT_Pin_
PTC25_IN	.\Sources\Chip_driver\GPIO\gpio.h	885;"	d
PTC25_OUT	.\Sources\Chip_driver\GPIO\gpio.h	555;"	d
PTC26	.\Sources\Chip_driver\PORT\port.h	/^    PTC26 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(26) ),$/;"	e	enum:_PORT_Pin_
PTC26_IN	.\Sources\Chip_driver\GPIO\gpio.h	886;"	d
PTC26_OUT	.\Sources\Chip_driver\GPIO\gpio.h	556;"	d
PTC27	.\Sources\Chip_driver\PORT\port.h	/^    PTC27 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(27) ),$/;"	e	enum:_PORT_Pin_
PTC27_IN	.\Sources\Chip_driver\GPIO\gpio.h	887;"	d
PTC27_OUT	.\Sources\Chip_driver\GPIO\gpio.h	557;"	d
PTC28	.\Sources\Chip_driver\PORT\port.h	/^    PTC28 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(28) ),$/;"	e	enum:_PORT_Pin_
PTC28_IN	.\Sources\Chip_driver\GPIO\gpio.h	888;"	d
PTC28_OUT	.\Sources\Chip_driver\GPIO\gpio.h	558;"	d
PTC29	.\Sources\Chip_driver\PORT\port.h	/^    PTC29 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(29) ),$/;"	e	enum:_PORT_Pin_
PTC29_IN	.\Sources\Chip_driver\GPIO\gpio.h	889;"	d
PTC29_OUT	.\Sources\Chip_driver\GPIO\gpio.h	559;"	d
PTC2_IN	.\Sources\Chip_driver\GPIO\gpio.h	862;"	d
PTC2_OUT	.\Sources\Chip_driver\GPIO\gpio.h	532;"	d
PTC3	.\Sources\Chip_driver\PORT\port.h	/^    PTC3  = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(3)  ),$/;"	e	enum:_PORT_Pin_
PTC30	.\Sources\Chip_driver\PORT\port.h	/^    PTC30 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(30) ),$/;"	e	enum:_PORT_Pin_
PTC30_IN	.\Sources\Chip_driver\GPIO\gpio.h	890;"	d
PTC30_OUT	.\Sources\Chip_driver\GPIO\gpio.h	560;"	d
PTC31	.\Sources\Chip_driver\PORT\port.h	/^    PTC31 = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(31) ),$/;"	e	enum:_PORT_Pin_
PTC31_IN	.\Sources\Chip_driver\GPIO\gpio.h	891;"	d
PTC31_OUT	.\Sources\Chip_driver\GPIO\gpio.h	561;"	d
PTC3_IN	.\Sources\Chip_driver\GPIO\gpio.h	863;"	d
PTC3_OUT	.\Sources\Chip_driver\GPIO\gpio.h	533;"	d
PTC4	.\Sources\Chip_driver\PORT\port.h	/^    PTC4  = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(4)  ),$/;"	e	enum:_PORT_Pin_
PTC4_IN	.\Sources\Chip_driver\GPIO\gpio.h	864;"	d
PTC4_OUT	.\Sources\Chip_driver\GPIO\gpio.h	534;"	d
PTC5	.\Sources\Chip_driver\PORT\port.h	/^    PTC5  = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(5)  ),$/;"	e	enum:_PORT_Pin_
PTC5_IN	.\Sources\Chip_driver\GPIO\gpio.h	865;"	d
PTC5_OUT	.\Sources\Chip_driver\GPIO\gpio.h	535;"	d
PTC6	.\Sources\Chip_driver\PORT\port.h	/^    PTC6  = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(6)  ),$/;"	e	enum:_PORT_Pin_
PTC6_IN	.\Sources\Chip_driver\GPIO\gpio.h	866;"	d
PTC6_OUT	.\Sources\Chip_driver\GPIO\gpio.h	536;"	d
PTC7	.\Sources\Chip_driver\PORT\port.h	/^    PTC7  = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(7)  ),$/;"	e	enum:_PORT_Pin_
PTC7_IN	.\Sources\Chip_driver\GPIO\gpio.h	867;"	d
PTC7_OUT	.\Sources\Chip_driver\GPIO\gpio.h	537;"	d
PTC8	.\Sources\Chip_driver\PORT\port.h	/^    PTC8  = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(8)  ),$/;"	e	enum:_PORT_Pin_
PTC8_IN	.\Sources\Chip_driver\GPIO\gpio.h	868;"	d
PTC8_OUT	.\Sources\Chip_driver\GPIO\gpio.h	538;"	d
PTC9	.\Sources\Chip_driver\PORT\port.h	/^    PTC9  = ( PORT_PIN_MASK | PORT_x_RE(PTC) | PORT_n_RE(9)  ),$/;"	e	enum:_PORT_Pin_
PTC9_IN	.\Sources\Chip_driver\GPIO\gpio.h	869;"	d
PTC9_OUT	.\Sources\Chip_driver\GPIO\gpio.h	539;"	d
PTC_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1636;"	d
PTC_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1841;"	d
PTC_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1841;"	d
PTC_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1834;"	d
PTC_BYTE0_IN	.\Sources\Chip_driver\GPIO\gpio.h	1020;"	d
PTC_BYTE0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	970;"	d
PTC_BYTE1_IN	.\Sources\Chip_driver\GPIO\gpio.h	1021;"	d
PTC_BYTE1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	971;"	d
PTC_BYTE2_IN	.\Sources\Chip_driver\GPIO\gpio.h	1022;"	d
PTC_BYTE2_OUT	.\Sources\Chip_driver\GPIO\gpio.h	972;"	d
PTC_BYTE3_IN	.\Sources\Chip_driver\GPIO\gpio.h	1023;"	d
PTC_BYTE3_OUT	.\Sources\Chip_driver\GPIO\gpio.h	973;"	d
PTC_WORD0_IN	.\Sources\Chip_driver\GPIO\gpio.h	1072;"	d
PTC_WORD0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	1042;"	d
PTC_WORD1_IN	.\Sources\Chip_driver\GPIO\gpio.h	1073;"	d
PTC_WORD1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	1043;"	d
PTD	.\Sources\Chip_driver\PORT\port.h	/^    PTD = PORTD,$/;"	e	enum:_PORT_x_
PTD0	.\Sources\Chip_driver\PORT\port.h	/^    PTD0  = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(0)  ),$/;"	e	enum:_PORT_Pin_
PTD0_IN	.\Sources\Chip_driver\GPIO\gpio.h	893;"	d
PTD0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	563;"	d
PTD1	.\Sources\Chip_driver\PORT\port.h	/^    PTD1  = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(1)  ),$/;"	e	enum:_PORT_Pin_
PTD10	.\Sources\Chip_driver\PORT\port.h	/^    PTD10 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(10) ),$/;"	e	enum:_PORT_Pin_
PTD10_IN	.\Sources\Chip_driver\GPIO\gpio.h	903;"	d
PTD10_OUT	.\Sources\Chip_driver\GPIO\gpio.h	573;"	d
PTD11	.\Sources\Chip_driver\PORT\port.h	/^    PTD11 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(11) ),$/;"	e	enum:_PORT_Pin_
PTD11_IN	.\Sources\Chip_driver\GPIO\gpio.h	904;"	d
PTD11_OUT	.\Sources\Chip_driver\GPIO\gpio.h	574;"	d
PTD12	.\Sources\Chip_driver\PORT\port.h	/^    PTD12 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(12) ),$/;"	e	enum:_PORT_Pin_
PTD12_IN	.\Sources\Chip_driver\GPIO\gpio.h	905;"	d
PTD12_OUT	.\Sources\Chip_driver\GPIO\gpio.h	575;"	d
PTD13	.\Sources\Chip_driver\PORT\port.h	/^    PTD13 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(13) ),$/;"	e	enum:_PORT_Pin_
PTD13_IN	.\Sources\Chip_driver\GPIO\gpio.h	906;"	d
PTD13_OUT	.\Sources\Chip_driver\GPIO\gpio.h	576;"	d
PTD14	.\Sources\Chip_driver\PORT\port.h	/^    PTD14 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(14) ),$/;"	e	enum:_PORT_Pin_
PTD14_IN	.\Sources\Chip_driver\GPIO\gpio.h	907;"	d
PTD14_OUT	.\Sources\Chip_driver\GPIO\gpio.h	577;"	d
PTD15	.\Sources\Chip_driver\PORT\port.h	/^    PTD15 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(15) ),$/;"	e	enum:_PORT_Pin_
PTD15_IN	.\Sources\Chip_driver\GPIO\gpio.h	908;"	d
PTD15_OUT	.\Sources\Chip_driver\GPIO\gpio.h	578;"	d
PTD16	.\Sources\Chip_driver\PORT\port.h	/^    PTD16 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(16) ),$/;"	e	enum:_PORT_Pin_
PTD16_IN	.\Sources\Chip_driver\GPIO\gpio.h	909;"	d
PTD16_OUT	.\Sources\Chip_driver\GPIO\gpio.h	579;"	d
PTD17	.\Sources\Chip_driver\PORT\port.h	/^    PTD17 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(17) ),$/;"	e	enum:_PORT_Pin_
PTD17_IN	.\Sources\Chip_driver\GPIO\gpio.h	910;"	d
PTD17_OUT	.\Sources\Chip_driver\GPIO\gpio.h	580;"	d
PTD18	.\Sources\Chip_driver\PORT\port.h	/^    PTD18 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(18) ),$/;"	e	enum:_PORT_Pin_
PTD18_IN	.\Sources\Chip_driver\GPIO\gpio.h	911;"	d
PTD18_OUT	.\Sources\Chip_driver\GPIO\gpio.h	581;"	d
PTD19	.\Sources\Chip_driver\PORT\port.h	/^    PTD19 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(19) ),$/;"	e	enum:_PORT_Pin_
PTD19_IN	.\Sources\Chip_driver\GPIO\gpio.h	912;"	d
PTD19_OUT	.\Sources\Chip_driver\GPIO\gpio.h	582;"	d
PTD1_IN	.\Sources\Chip_driver\GPIO\gpio.h	894;"	d
PTD1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	564;"	d
PTD2	.\Sources\Chip_driver\PORT\port.h	/^    PTD2  = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(2)  ),$/;"	e	enum:_PORT_Pin_
PTD20	.\Sources\Chip_driver\PORT\port.h	/^    PTD20 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(20) ),$/;"	e	enum:_PORT_Pin_
PTD20_IN	.\Sources\Chip_driver\GPIO\gpio.h	913;"	d
PTD20_OUT	.\Sources\Chip_driver\GPIO\gpio.h	583;"	d
PTD21	.\Sources\Chip_driver\PORT\port.h	/^    PTD21 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(21) ),$/;"	e	enum:_PORT_Pin_
PTD21_IN	.\Sources\Chip_driver\GPIO\gpio.h	914;"	d
PTD21_OUT	.\Sources\Chip_driver\GPIO\gpio.h	584;"	d
PTD22	.\Sources\Chip_driver\PORT\port.h	/^    PTD22 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(22) ),$/;"	e	enum:_PORT_Pin_
PTD22_IN	.\Sources\Chip_driver\GPIO\gpio.h	915;"	d
PTD22_OUT	.\Sources\Chip_driver\GPIO\gpio.h	585;"	d
PTD23	.\Sources\Chip_driver\PORT\port.h	/^    PTD23 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(23) ),$/;"	e	enum:_PORT_Pin_
PTD23_IN	.\Sources\Chip_driver\GPIO\gpio.h	916;"	d
PTD23_OUT	.\Sources\Chip_driver\GPIO\gpio.h	586;"	d
PTD24	.\Sources\Chip_driver\PORT\port.h	/^    PTD24 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(24) ),$/;"	e	enum:_PORT_Pin_
PTD24_IN	.\Sources\Chip_driver\GPIO\gpio.h	917;"	d
PTD24_OUT	.\Sources\Chip_driver\GPIO\gpio.h	587;"	d
PTD25	.\Sources\Chip_driver\PORT\port.h	/^    PTD25 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(25) ),$/;"	e	enum:_PORT_Pin_
PTD25_IN	.\Sources\Chip_driver\GPIO\gpio.h	918;"	d
PTD25_OUT	.\Sources\Chip_driver\GPIO\gpio.h	588;"	d
PTD26	.\Sources\Chip_driver\PORT\port.h	/^    PTD26 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(26) ),$/;"	e	enum:_PORT_Pin_
PTD26_IN	.\Sources\Chip_driver\GPIO\gpio.h	919;"	d
PTD26_OUT	.\Sources\Chip_driver\GPIO\gpio.h	589;"	d
PTD27	.\Sources\Chip_driver\PORT\port.h	/^    PTD27 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(27) ),$/;"	e	enum:_PORT_Pin_
PTD27_IN	.\Sources\Chip_driver\GPIO\gpio.h	920;"	d
PTD27_OUT	.\Sources\Chip_driver\GPIO\gpio.h	590;"	d
PTD28	.\Sources\Chip_driver\PORT\port.h	/^    PTD28 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(28) ),$/;"	e	enum:_PORT_Pin_
PTD28_IN	.\Sources\Chip_driver\GPIO\gpio.h	921;"	d
PTD28_OUT	.\Sources\Chip_driver\GPIO\gpio.h	591;"	d
PTD29	.\Sources\Chip_driver\PORT\port.h	/^    PTD29 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(29) ),$/;"	e	enum:_PORT_Pin_
PTD29_IN	.\Sources\Chip_driver\GPIO\gpio.h	922;"	d
PTD29_OUT	.\Sources\Chip_driver\GPIO\gpio.h	592;"	d
PTD2_IN	.\Sources\Chip_driver\GPIO\gpio.h	895;"	d
PTD2_OUT	.\Sources\Chip_driver\GPIO\gpio.h	565;"	d
PTD3	.\Sources\Chip_driver\PORT\port.h	/^    PTD3  = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(3)  ),$/;"	e	enum:_PORT_Pin_
PTD30	.\Sources\Chip_driver\PORT\port.h	/^    PTD30 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(30) ),$/;"	e	enum:_PORT_Pin_
PTD30_IN	.\Sources\Chip_driver\GPIO\gpio.h	923;"	d
PTD30_OUT	.\Sources\Chip_driver\GPIO\gpio.h	593;"	d
PTD31	.\Sources\Chip_driver\PORT\port.h	/^    PTD31 = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(31) ),$/;"	e	enum:_PORT_Pin_
PTD31_IN	.\Sources\Chip_driver\GPIO\gpio.h	924;"	d
PTD31_OUT	.\Sources\Chip_driver\GPIO\gpio.h	594;"	d
PTD3_IN	.\Sources\Chip_driver\GPIO\gpio.h	896;"	d
PTD3_OUT	.\Sources\Chip_driver\GPIO\gpio.h	566;"	d
PTD4	.\Sources\Chip_driver\PORT\port.h	/^    PTD4  = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(4)  ),$/;"	e	enum:_PORT_Pin_
PTD4_IN	.\Sources\Chip_driver\GPIO\gpio.h	897;"	d
PTD4_OUT	.\Sources\Chip_driver\GPIO\gpio.h	567;"	d
PTD5	.\Sources\Chip_driver\PORT\port.h	/^    PTD5  = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(5)  ),$/;"	e	enum:_PORT_Pin_
PTD5_IN	.\Sources\Chip_driver\GPIO\gpio.h	898;"	d
PTD5_OUT	.\Sources\Chip_driver\GPIO\gpio.h	568;"	d
PTD6	.\Sources\Chip_driver\PORT\port.h	/^    PTD6  = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(6)  ),$/;"	e	enum:_PORT_Pin_
PTD6_IN	.\Sources\Chip_driver\GPIO\gpio.h	899;"	d
PTD6_OUT	.\Sources\Chip_driver\GPIO\gpio.h	569;"	d
PTD7	.\Sources\Chip_driver\PORT\port.h	/^    PTD7  = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(7)  ),$/;"	e	enum:_PORT_Pin_
PTD7_IN	.\Sources\Chip_driver\GPIO\gpio.h	900;"	d
PTD7_OUT	.\Sources\Chip_driver\GPIO\gpio.h	570;"	d
PTD8	.\Sources\Chip_driver\PORT\port.h	/^    PTD8  = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(8)  ),$/;"	e	enum:_PORT_Pin_
PTD8_IN	.\Sources\Chip_driver\GPIO\gpio.h	901;"	d
PTD8_OUT	.\Sources\Chip_driver\GPIO\gpio.h	571;"	d
PTD9	.\Sources\Chip_driver\PORT\port.h	/^    PTD9  = ( PORT_PIN_MASK | PORT_x_RE(PTD) | PORT_n_RE(9)  ),$/;"	e	enum:_PORT_Pin_
PTD9_IN	.\Sources\Chip_driver\GPIO\gpio.h	902;"	d
PTD9_OUT	.\Sources\Chip_driver\GPIO\gpio.h	572;"	d
PTD_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1638;"	d
PTD_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1843;"	d
PTD_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1843;"	d
PTD_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1836;"	d
PTD_BYTE0_IN	.\Sources\Chip_driver\GPIO\gpio.h	1025;"	d
PTD_BYTE0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	975;"	d
PTD_BYTE1_IN	.\Sources\Chip_driver\GPIO\gpio.h	1026;"	d
PTD_BYTE1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	976;"	d
PTD_BYTE2_IN	.\Sources\Chip_driver\GPIO\gpio.h	1027;"	d
PTD_BYTE2_OUT	.\Sources\Chip_driver\GPIO\gpio.h	977;"	d
PTD_BYTE3_IN	.\Sources\Chip_driver\GPIO\gpio.h	1028;"	d
PTD_BYTE3_OUT	.\Sources\Chip_driver\GPIO\gpio.h	978;"	d
PTD_WORD0_IN	.\Sources\Chip_driver\GPIO\gpio.h	1075;"	d
PTD_WORD0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	1045;"	d
PTD_WORD1_IN	.\Sources\Chip_driver\GPIO\gpio.h	1076;"	d
PTD_WORD1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	1046;"	d
PTE	.\Sources\Chip_driver\PORT\port.h	/^    PTE = PORTE,$/;"	e	enum:_PORT_x_
PTE0	.\Sources\Chip_driver\PORT\port.h	/^    PTE0  = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(0)  ),$/;"	e	enum:_PORT_Pin_
PTE0_IN	.\Sources\Chip_driver\GPIO\gpio.h	926;"	d
PTE0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	596;"	d
PTE1	.\Sources\Chip_driver\PORT\port.h	/^    PTE1  = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(1)  ),$/;"	e	enum:_PORT_Pin_
PTE10	.\Sources\Chip_driver\PORT\port.h	/^    PTE10 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(10) ),$/;"	e	enum:_PORT_Pin_
PTE10_IN	.\Sources\Chip_driver\GPIO\gpio.h	936;"	d
PTE10_OUT	.\Sources\Chip_driver\GPIO\gpio.h	606;"	d
PTE11	.\Sources\Chip_driver\PORT\port.h	/^    PTE11 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(11) ),$/;"	e	enum:_PORT_Pin_
PTE11_IN	.\Sources\Chip_driver\GPIO\gpio.h	937;"	d
PTE11_OUT	.\Sources\Chip_driver\GPIO\gpio.h	607;"	d
PTE12	.\Sources\Chip_driver\PORT\port.h	/^    PTE12 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(12) ),$/;"	e	enum:_PORT_Pin_
PTE12_IN	.\Sources\Chip_driver\GPIO\gpio.h	938;"	d
PTE12_OUT	.\Sources\Chip_driver\GPIO\gpio.h	608;"	d
PTE13	.\Sources\Chip_driver\PORT\port.h	/^    PTE13 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(13) ),$/;"	e	enum:_PORT_Pin_
PTE13_IN	.\Sources\Chip_driver\GPIO\gpio.h	939;"	d
PTE13_OUT	.\Sources\Chip_driver\GPIO\gpio.h	609;"	d
PTE14	.\Sources\Chip_driver\PORT\port.h	/^    PTE14 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(14) ),$/;"	e	enum:_PORT_Pin_
PTE14_IN	.\Sources\Chip_driver\GPIO\gpio.h	940;"	d
PTE14_OUT	.\Sources\Chip_driver\GPIO\gpio.h	610;"	d
PTE15	.\Sources\Chip_driver\PORT\port.h	/^    PTE15 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(15) ),$/;"	e	enum:_PORT_Pin_
PTE15_IN	.\Sources\Chip_driver\GPIO\gpio.h	941;"	d
PTE15_OUT	.\Sources\Chip_driver\GPIO\gpio.h	611;"	d
PTE16	.\Sources\Chip_driver\PORT\port.h	/^    PTE16 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(16) ),$/;"	e	enum:_PORT_Pin_
PTE16_IN	.\Sources\Chip_driver\GPIO\gpio.h	942;"	d
PTE16_OUT	.\Sources\Chip_driver\GPIO\gpio.h	612;"	d
PTE17	.\Sources\Chip_driver\PORT\port.h	/^    PTE17 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(17) ),$/;"	e	enum:_PORT_Pin_
PTE17_IN	.\Sources\Chip_driver\GPIO\gpio.h	943;"	d
PTE17_OUT	.\Sources\Chip_driver\GPIO\gpio.h	613;"	d
PTE18	.\Sources\Chip_driver\PORT\port.h	/^    PTE18 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(18) ),$/;"	e	enum:_PORT_Pin_
PTE18_IN	.\Sources\Chip_driver\GPIO\gpio.h	944;"	d
PTE18_OUT	.\Sources\Chip_driver\GPIO\gpio.h	614;"	d
PTE19	.\Sources\Chip_driver\PORT\port.h	/^    PTE19 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(19) ),$/;"	e	enum:_PORT_Pin_
PTE19_IN	.\Sources\Chip_driver\GPIO\gpio.h	945;"	d
PTE19_OUT	.\Sources\Chip_driver\GPIO\gpio.h	615;"	d
PTE1_IN	.\Sources\Chip_driver\GPIO\gpio.h	927;"	d
PTE1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	597;"	d
PTE2	.\Sources\Chip_driver\PORT\port.h	/^    PTE2  = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(2)  ),$/;"	e	enum:_PORT_Pin_
PTE20	.\Sources\Chip_driver\PORT\port.h	/^    PTE20 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(20) ),$/;"	e	enum:_PORT_Pin_
PTE20_IN	.\Sources\Chip_driver\GPIO\gpio.h	946;"	d
PTE20_OUT	.\Sources\Chip_driver\GPIO\gpio.h	616;"	d
PTE21	.\Sources\Chip_driver\PORT\port.h	/^    PTE21 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(21) ),$/;"	e	enum:_PORT_Pin_
PTE21_IN	.\Sources\Chip_driver\GPIO\gpio.h	947;"	d
PTE21_OUT	.\Sources\Chip_driver\GPIO\gpio.h	617;"	d
PTE22	.\Sources\Chip_driver\PORT\port.h	/^    PTE22 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(22) ),$/;"	e	enum:_PORT_Pin_
PTE22_IN	.\Sources\Chip_driver\GPIO\gpio.h	948;"	d
PTE22_OUT	.\Sources\Chip_driver\GPIO\gpio.h	618;"	d
PTE23	.\Sources\Chip_driver\PORT\port.h	/^    PTE23 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(23) ),$/;"	e	enum:_PORT_Pin_
PTE23_IN	.\Sources\Chip_driver\GPIO\gpio.h	949;"	d
PTE23_OUT	.\Sources\Chip_driver\GPIO\gpio.h	619;"	d
PTE24	.\Sources\Chip_driver\PORT\port.h	/^    PTE24 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(24) ),$/;"	e	enum:_PORT_Pin_
PTE24_IN	.\Sources\Chip_driver\GPIO\gpio.h	950;"	d
PTE24_OUT	.\Sources\Chip_driver\GPIO\gpio.h	620;"	d
PTE25	.\Sources\Chip_driver\PORT\port.h	/^    PTE25 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(25) ),$/;"	e	enum:_PORT_Pin_
PTE25_IN	.\Sources\Chip_driver\GPIO\gpio.h	951;"	d
PTE25_OUT	.\Sources\Chip_driver\GPIO\gpio.h	621;"	d
PTE26	.\Sources\Chip_driver\PORT\port.h	/^    PTE26 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(26) ),$/;"	e	enum:_PORT_Pin_
PTE26_IN	.\Sources\Chip_driver\GPIO\gpio.h	952;"	d
PTE26_OUT	.\Sources\Chip_driver\GPIO\gpio.h	622;"	d
PTE27	.\Sources\Chip_driver\PORT\port.h	/^    PTE27 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(27) ),$/;"	e	enum:_PORT_Pin_
PTE27_IN	.\Sources\Chip_driver\GPIO\gpio.h	953;"	d
PTE27_OUT	.\Sources\Chip_driver\GPIO\gpio.h	623;"	d
PTE28	.\Sources\Chip_driver\PORT\port.h	/^    PTE28 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(28) ),$/;"	e	enum:_PORT_Pin_
PTE28_IN	.\Sources\Chip_driver\GPIO\gpio.h	954;"	d
PTE28_OUT	.\Sources\Chip_driver\GPIO\gpio.h	624;"	d
PTE29	.\Sources\Chip_driver\PORT\port.h	/^    PTE29 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(29) ),$/;"	e	enum:_PORT_Pin_
PTE29_IN	.\Sources\Chip_driver\GPIO\gpio.h	955;"	d
PTE29_OUT	.\Sources\Chip_driver\GPIO\gpio.h	625;"	d
PTE2_IN	.\Sources\Chip_driver\GPIO\gpio.h	928;"	d
PTE2_OUT	.\Sources\Chip_driver\GPIO\gpio.h	598;"	d
PTE3	.\Sources\Chip_driver\PORT\port.h	/^    PTE3  = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(3)  ),$/;"	e	enum:_PORT_Pin_
PTE30	.\Sources\Chip_driver\PORT\port.h	/^    PTE30 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(30) ),$/;"	e	enum:_PORT_Pin_
PTE30_IN	.\Sources\Chip_driver\GPIO\gpio.h	956;"	d
PTE30_OUT	.\Sources\Chip_driver\GPIO\gpio.h	626;"	d
PTE31	.\Sources\Chip_driver\PORT\port.h	/^    PTE31 = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(31) ),$/;"	e	enum:_PORT_Pin_
PTE31_IN	.\Sources\Chip_driver\GPIO\gpio.h	957;"	d
PTE31_OUT	.\Sources\Chip_driver\GPIO\gpio.h	627;"	d
PTE3_IN	.\Sources\Chip_driver\GPIO\gpio.h	929;"	d
PTE3_OUT	.\Sources\Chip_driver\GPIO\gpio.h	599;"	d
PTE4	.\Sources\Chip_driver\PORT\port.h	/^    PTE4  = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(4)  ),$/;"	e	enum:_PORT_Pin_
PTE4_IN	.\Sources\Chip_driver\GPIO\gpio.h	930;"	d
PTE4_OUT	.\Sources\Chip_driver\GPIO\gpio.h	600;"	d
PTE5	.\Sources\Chip_driver\PORT\port.h	/^    PTE5  = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(5)  ),$/;"	e	enum:_PORT_Pin_
PTE5_IN	.\Sources\Chip_driver\GPIO\gpio.h	931;"	d
PTE5_OUT	.\Sources\Chip_driver\GPIO\gpio.h	601;"	d
PTE6	.\Sources\Chip_driver\PORT\port.h	/^    PTE6  = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(6)  ),$/;"	e	enum:_PORT_Pin_
PTE6_IN	.\Sources\Chip_driver\GPIO\gpio.h	932;"	d
PTE6_OUT	.\Sources\Chip_driver\GPIO\gpio.h	602;"	d
PTE7	.\Sources\Chip_driver\PORT\port.h	/^    PTE7  = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(7)  ),$/;"	e	enum:_PORT_Pin_
PTE7_IN	.\Sources\Chip_driver\GPIO\gpio.h	933;"	d
PTE7_OUT	.\Sources\Chip_driver\GPIO\gpio.h	603;"	d
PTE8	.\Sources\Chip_driver\PORT\port.h	/^    PTE8  = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(8)  ),$/;"	e	enum:_PORT_Pin_
PTE8_IN	.\Sources\Chip_driver\GPIO\gpio.h	934;"	d
PTE8_OUT	.\Sources\Chip_driver\GPIO\gpio.h	604;"	d
PTE9	.\Sources\Chip_driver\PORT\port.h	/^    PTE9  = ( PORT_PIN_MASK | PORT_x_RE(PTE) | PORT_n_RE(9)  ),$/;"	e	enum:_PORT_Pin_
PTE9_IN	.\Sources\Chip_driver\GPIO\gpio.h	935;"	d
PTE9_OUT	.\Sources\Chip_driver\GPIO\gpio.h	605;"	d
PTE_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	1640;"	d
PTE_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	1845;"	d
PTE_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	1845;"	d
PTE_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	1838;"	d
PTE_BYTE0_IN	.\Sources\Chip_driver\GPIO\gpio.h	1030;"	d
PTE_BYTE0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	980;"	d
PTE_BYTE1_IN	.\Sources\Chip_driver\GPIO\gpio.h	1031;"	d
PTE_BYTE1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	981;"	d
PTE_BYTE2_IN	.\Sources\Chip_driver\GPIO\gpio.h	1032;"	d
PTE_BYTE2_OUT	.\Sources\Chip_driver\GPIO\gpio.h	982;"	d
PTE_BYTE3_IN	.\Sources\Chip_driver\GPIO\gpio.h	1033;"	d
PTE_BYTE3_OUT	.\Sources\Chip_driver\GPIO\gpio.h	983;"	d
PTE_WORD0_IN	.\Sources\Chip_driver\GPIO\gpio.h	1078;"	d
PTE_WORD0_OUT	.\Sources\Chip_driver\GPIO\gpio.h	1048;"	d
PTE_WORD1_IN	.\Sources\Chip_driver\GPIO\gpio.h	1079;"	d
PTE_WORD1_OUT	.\Sources\Chip_driver\GPIO\gpio.h	1049;"	d
PTOR	.\Sources\Chip_driver\GPIO\gpio.h	/^    uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:U_GPIO_MemMap
PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:FGPIO_MemMap
PTOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:GPIO_MemMap
PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:FGPIO_MemMap
PTOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:GPIO_MemMap
PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:FGPIO_MemMap
PTOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:GPIO_MemMap
PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:FGPIO_MemMap
PTOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:GPIO_MemMap
PT_Alt	.\Sources\Chip_driver\PORT\port.h	/^    PORT_ALT_TypeDef  PT_Alt;$/;"	m	struct:_PORT_Struct_
PT_Mode	.\Sources\Chip_driver\PORT\port.h	/^    PORT_Mode_TypeDef PT_Mode;$/;"	m	struct:_PORT_Struct_
PT_Pin	.\Sources\Chip_driver\PORT\port.h	/^    PORT_Pin_TypeDef  PT_Pin;$/;"	m	struct:_PORT_Struct_
PWM_H	.\Sources\Chip_driver\TPM\tpm.h	/^    PWM_H      = PWM_HLH,$/;"	e	enum:_TPM_Mode_
PWM_HLH	.\Sources\Chip_driver\TPM\tpm.h	/^    PWM_HLH    = (TPM_CnSC_MSB_MASK | TPM_CnSC_ELSB_MASK),$/;"	e	enum:_TPM_Mode_
PWM_L	.\Sources\Chip_driver\TPM\tpm.h	/^    PWM_L      = PWM_LHL,$/;"	e	enum:_TPM_Mode_
PWM_LHL	.\Sources\Chip_driver\TPM\tpm.h	/^    PWM_LHL    = (TPM_CnSC_MSB_MASK | TPM_CnSC_ELSA_MASK),$/;"	e	enum:_TPM_Mode_
PendSV_IRQn	.\Sources\Chip_start\vectors.h	/^    PendSV_IRQn                  = -2,               \/**< Cortex-M0 Pend SV Interrupt *\/$/;"	e	enum:IRQn
Polarity	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    LPTMR_Pulse_TypeDef     Polarity;$/;"	m	struct:_LPTMR_Struct_
PortA_IRQn	.\Sources\Chip_start\vectors.h	/^    PortA_IRQn                   = 30,               \/**< Port A interrupt *\/$/;"	e	enum:IRQn
PortD_IRQn	.\Sources\Chip_start\vectors.h	/^    PortD_IRQn                   = 31                \/**< Port D interrupt *\/$/;"	e	enum:IRQn
Port_None	.\Sources\Chip_driver\PORT\port.h	/^    Port_None = 0,$/;"	e	enum:_PORT_Mode_
Pre_RoadSTA	.\Sources\Application\TSLCCD\tslccd.c	/^_Road_STA_ RoadSTA = STA_Straight, Pre_RoadSTA = STA_Straight;$/;"	v
Pre_tslFore	.\Sources\Application\TSLCCD\tslccd.c	/^_TSLDAT_ Pre_tslFore;$/;"	v
Printf_Struct	.\Sources\Application\printf\printf.c	8;"	d	file:
Pull_Down	.\Sources\Chip_driver\PORT\port.h	/^    Pull_Down   =   PORT_Mode_PE,$/;"	e	enum:_PORT_Mode_
Pull_Up	.\Sources\Chip_driver\PORT\port.h	/^    Pull_Up     =   PORT_Mode_PE | PORT_Mode_PS,$/;"	e	enum:_PORT_Mode_
Pulse_Falling	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    Pulse_Falling = 1,$/;"	e	enum:_LPTMR_Pulse_
Pulse_Rising	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    Pulse_Rising = 0,$/;"	e	enum:_LPTMR_Pulse_
Q	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon70::__anon71
Q	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon74::__anon75
Q	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon81::__anon82
Q	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon85::__anon86
Q	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon93::__anon94
Q	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon97::__anon98
Q	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon111::__anon112
Q	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon115::__anon116
Q	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon130::__anon131
Q	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon134::__anon135
Q	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon143::__anon144
Q	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t Q: 1;                       \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon147::__anon148
R	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t R[2];                                   \/**< ADC Data Result Register, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
R	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t R[2];                                   \/**< ADC Data Result Register, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
R	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t R[2];                                   \/**< ADC Data Result Register, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
R	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t R[2];                                   \/**< ADC Data Result Register, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
RA	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RA;                                      \/**< I2C Range Address register, offset: 0x7 *\/$/;"	m	struct:I2C_MemMap
RA	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RA;                                      \/**< I2C Range Address register, offset: 0x7 *\/$/;"	m	struct:I2C_MemMap
RA	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RA;                                      \/**< I2C Range Address register, offset: 0x7 *\/$/;"	m	struct:I2C_MemMap
RA	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RA;                                      \/**< I2C Range Address register, offset: 0x7 *\/$/;"	m	struct:I2C_MemMap
RAMFUNC	.\Sources\Chip_start\common.h	33;"	d
RAMFUNC	.\Sources\Chip_start\common.h	39;"	d
RAMFUNC	.\Sources\Chip_start\common.h	42;"	d
RASR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon92
RASR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon109
RASR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon127
RASR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon142
RASR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon159
RASR_A1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon109
RASR_A1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon127
RASR_A1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon159
RASR_A2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon109
RASR_A2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon127
RASR_A2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon159
RASR_A3	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon109
RASR_A3	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon127
RASR_A3	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon159
RBAR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon92
RBAR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon109
RBAR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon127
RBAR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon142
RBAR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon159
RBAR_A1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon109
RBAR_A1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon127
RBAR_A1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon159
RBAR_A2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon109
RBAR_A2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon127
RBAR_A2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon159
RBAR_A3	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon109
RBAR_A3	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon127
RBAR_A3	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon159
RCM_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	4200;"	d
RCM_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	4405;"	d
RCM_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	4715;"	d
RCM_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	6192;"	d
RCM_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	4202;"	d
RCM_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	4407;"	d
RCM_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	4717;"	d
RCM_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	6194;"	d
RCM_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct RCM_MemMap$/;"	s
RCM_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct RCM_MemMap$/;"	s
RCM_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct RCM_MemMap$/;"	s
RCM_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct RCM_MemMap$/;"	s
RCM_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *RCM_MemMapPtr;$/;"	t
RCM_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *RCM_MemMapPtr;$/;"	t
RCM_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *RCM_MemMapPtr;$/;"	t
RCM_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *RCM_MemMapPtr;$/;"	t
RCM_RPFC	.\Sources\Chip_start\Header\MKL24Z4.h	4218;"	d
RCM_RPFC	.\Sources\Chip_start\Header\MKL25Z4.h	4423;"	d
RCM_RPFC	.\Sources\Chip_start\Header\MKL26Z4.h	4733;"	d
RCM_RPFC	.\Sources\Chip_start\Header\MKL46Z4.h	6210;"	d
RCM_RPFC_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4141;"	d
RCM_RPFC_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4346;"	d
RCM_RPFC_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4656;"	d
RCM_RPFC_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6133;"	d
RCM_RPFC_RSTFLTSRW	.\Sources\Chip_start\Header\MKL24Z4.h	4185;"	d
RCM_RPFC_RSTFLTSRW	.\Sources\Chip_start\Header\MKL25Z4.h	4390;"	d
RCM_RPFC_RSTFLTSRW	.\Sources\Chip_start\Header\MKL26Z4.h	4700;"	d
RCM_RPFC_RSTFLTSRW	.\Sources\Chip_start\Header\MKL46Z4.h	6177;"	d
RCM_RPFC_RSTFLTSRW_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4183;"	d
RCM_RPFC_RSTFLTSRW_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4388;"	d
RCM_RPFC_RSTFLTSRW_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4698;"	d
RCM_RPFC_RSTFLTSRW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6175;"	d
RCM_RPFC_RSTFLTSRW_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4184;"	d
RCM_RPFC_RSTFLTSRW_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4389;"	d
RCM_RPFC_RSTFLTSRW_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4699;"	d
RCM_RPFC_RSTFLTSRW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6176;"	d
RCM_RPFC_RSTFLTSS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4186;"	d
RCM_RPFC_RSTFLTSS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4391;"	d
RCM_RPFC_RSTFLTSS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4701;"	d
RCM_RPFC_RSTFLTSS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6178;"	d
RCM_RPFC_RSTFLTSS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4187;"	d
RCM_RPFC_RSTFLTSS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4392;"	d
RCM_RPFC_RSTFLTSS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4702;"	d
RCM_RPFC_RSTFLTSS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6179;"	d
RCM_RPFW	.\Sources\Chip_start\Header\MKL24Z4.h	4219;"	d
RCM_RPFW	.\Sources\Chip_start\Header\MKL25Z4.h	4424;"	d
RCM_RPFW	.\Sources\Chip_start\Header\MKL26Z4.h	4734;"	d
RCM_RPFW	.\Sources\Chip_start\Header\MKL46Z4.h	6211;"	d
RCM_RPFW_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4142;"	d
RCM_RPFW_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4347;"	d
RCM_RPFW_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4657;"	d
RCM_RPFW_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6134;"	d
RCM_RPFW_RSTFLTSEL	.\Sources\Chip_start\Header\MKL24Z4.h	4191;"	d
RCM_RPFW_RSTFLTSEL	.\Sources\Chip_start\Header\MKL25Z4.h	4396;"	d
RCM_RPFW_RSTFLTSEL	.\Sources\Chip_start\Header\MKL26Z4.h	4706;"	d
RCM_RPFW_RSTFLTSEL	.\Sources\Chip_start\Header\MKL46Z4.h	6183;"	d
RCM_RPFW_RSTFLTSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4189;"	d
RCM_RPFW_RSTFLTSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4394;"	d
RCM_RPFW_RSTFLTSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4704;"	d
RCM_RPFW_RSTFLTSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6181;"	d
RCM_RPFW_RSTFLTSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4190;"	d
RCM_RPFW_RSTFLTSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4395;"	d
RCM_RPFW_RSTFLTSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4705;"	d
RCM_RPFW_RSTFLTSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6182;"	d
RCM_SRS0	.\Sources\Chip_start\Header\MKL24Z4.h	4216;"	d
RCM_SRS0	.\Sources\Chip_start\Header\MKL25Z4.h	4421;"	d
RCM_SRS0	.\Sources\Chip_start\Header\MKL26Z4.h	4731;"	d
RCM_SRS0	.\Sources\Chip_start\Header\MKL46Z4.h	6208;"	d
RCM_SRS0_LOC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4163;"	d
RCM_SRS0_LOC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4368;"	d
RCM_SRS0_LOC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4678;"	d
RCM_SRS0_LOC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6155;"	d
RCM_SRS0_LOC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4164;"	d
RCM_SRS0_LOC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4369;"	d
RCM_SRS0_LOC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4679;"	d
RCM_SRS0_LOC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6156;"	d
RCM_SRS0_LOL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4165;"	d
RCM_SRS0_LOL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4370;"	d
RCM_SRS0_LOL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4680;"	d
RCM_SRS0_LOL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6157;"	d
RCM_SRS0_LOL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4166;"	d
RCM_SRS0_LOL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4371;"	d
RCM_SRS0_LOL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4681;"	d
RCM_SRS0_LOL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6158;"	d
RCM_SRS0_LVD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4161;"	d
RCM_SRS0_LVD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4366;"	d
RCM_SRS0_LVD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4676;"	d
RCM_SRS0_LVD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6153;"	d
RCM_SRS0_LVD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4162;"	d
RCM_SRS0_LVD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4367;"	d
RCM_SRS0_LVD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4677;"	d
RCM_SRS0_LVD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6154;"	d
RCM_SRS0_PIN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4169;"	d
RCM_SRS0_PIN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4374;"	d
RCM_SRS0_PIN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4684;"	d
RCM_SRS0_PIN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6161;"	d
RCM_SRS0_PIN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4170;"	d
RCM_SRS0_PIN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4375;"	d
RCM_SRS0_PIN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4685;"	d
RCM_SRS0_PIN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6162;"	d
RCM_SRS0_POR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4171;"	d
RCM_SRS0_POR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4376;"	d
RCM_SRS0_POR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4686;"	d
RCM_SRS0_POR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6163;"	d
RCM_SRS0_POR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4172;"	d
RCM_SRS0_POR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4377;"	d
RCM_SRS0_POR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4687;"	d
RCM_SRS0_POR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6164;"	d
RCM_SRS0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4139;"	d
RCM_SRS0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4344;"	d
RCM_SRS0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4654;"	d
RCM_SRS0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6131;"	d
RCM_SRS0_WAKEUP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4159;"	d
RCM_SRS0_WAKEUP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4364;"	d
RCM_SRS0_WAKEUP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4674;"	d
RCM_SRS0_WAKEUP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6151;"	d
RCM_SRS0_WAKEUP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4160;"	d
RCM_SRS0_WAKEUP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4365;"	d
RCM_SRS0_WAKEUP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4675;"	d
RCM_SRS0_WAKEUP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6152;"	d
RCM_SRS0_WDOG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4167;"	d
RCM_SRS0_WDOG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4372;"	d
RCM_SRS0_WDOG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4682;"	d
RCM_SRS0_WDOG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6159;"	d
RCM_SRS0_WDOG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4168;"	d
RCM_SRS0_WDOG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4373;"	d
RCM_SRS0_WDOG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4683;"	d
RCM_SRS0_WDOG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6160;"	d
RCM_SRS1	.\Sources\Chip_start\Header\MKL24Z4.h	4217;"	d
RCM_SRS1	.\Sources\Chip_start\Header\MKL25Z4.h	4422;"	d
RCM_SRS1	.\Sources\Chip_start\Header\MKL26Z4.h	4732;"	d
RCM_SRS1	.\Sources\Chip_start\Header\MKL46Z4.h	6209;"	d
RCM_SRS1_LOCKUP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4174;"	d
RCM_SRS1_LOCKUP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4379;"	d
RCM_SRS1_LOCKUP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4689;"	d
RCM_SRS1_LOCKUP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6166;"	d
RCM_SRS1_LOCKUP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4175;"	d
RCM_SRS1_LOCKUP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4380;"	d
RCM_SRS1_LOCKUP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4690;"	d
RCM_SRS1_LOCKUP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6167;"	d
RCM_SRS1_MDM_AP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4178;"	d
RCM_SRS1_MDM_AP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4383;"	d
RCM_SRS1_MDM_AP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4693;"	d
RCM_SRS1_MDM_AP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6170;"	d
RCM_SRS1_MDM_AP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4179;"	d
RCM_SRS1_MDM_AP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4384;"	d
RCM_SRS1_MDM_AP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4694;"	d
RCM_SRS1_MDM_AP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6171;"	d
RCM_SRS1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4140;"	d
RCM_SRS1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4345;"	d
RCM_SRS1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4655;"	d
RCM_SRS1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6132;"	d
RCM_SRS1_SACKERR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4180;"	d
RCM_SRS1_SACKERR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4385;"	d
RCM_SRS1_SACKERR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4695;"	d
RCM_SRS1_SACKERR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6172;"	d
RCM_SRS1_SACKERR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4181;"	d
RCM_SRS1_SACKERR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4386;"	d
RCM_SRS1_SACKERR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4696;"	d
RCM_SRS1_SACKERR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6173;"	d
RCM_SRS1_SW_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4176;"	d
RCM_SRS1_SW_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4381;"	d
RCM_SRS1_SW_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4691;"	d
RCM_SRS1_SW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6168;"	d
RCM_SRS1_SW_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4177;"	d
RCM_SRS1_SW_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4382;"	d
RCM_SRS1_SW_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4692;"	d
RCM_SRS1_SW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6169;"	d
RCR2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t RCR2;                                   \/**< SAI Receive Configuration 2 Register, offset: 0x88 *\/$/;"	m	struct:I2S_MemMap
RCR2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t RCR2;                                   \/**< SAI Receive Configuration 2 Register, offset: 0x88 *\/$/;"	m	struct:I2S_MemMap
RCR3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t RCR3;                                   \/**< SAI Receive Configuration 3 Register, offset: 0x8C *\/$/;"	m	struct:I2S_MemMap
RCR3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t RCR3;                                   \/**< SAI Receive Configuration 3 Register, offset: 0x8C *\/$/;"	m	struct:I2S_MemMap
RCR4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t RCR4;                                   \/**< SAI Receive Configuration 4 Register, offset: 0x90 *\/$/;"	m	struct:I2S_MemMap
RCR4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t RCR4;                                   \/**< SAI Receive Configuration 4 Register, offset: 0x90 *\/$/;"	m	struct:I2S_MemMap
RCR5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t RCR5;                                   \/**< SAI Receive Configuration 5 Register, offset: 0x94 *\/$/;"	m	struct:I2S_MemMap
RCR5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t RCR5;                                   \/**< SAI Receive Configuration 5 Register, offset: 0x94 *\/$/;"	m	struct:I2S_MemMap
RCSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t RCSR;                                   \/**< SAI Receive Control Register, offset: 0x80 *\/$/;"	m	struct:I2S_MemMap
RCSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t RCSR;                                   \/**< SAI Receive Control Register, offset: 0x80 *\/$/;"	m	struct:I2S_MemMap
RD1ALL	.\Sources\Chip_driver\FTFA\ftfa.c	/^    RD1ALL  = 0x40,$/;"	e	enum:_FCMD_	file:
RD1SEC	.\Sources\Chip_driver\FTFA\ftfa.c	/^    RD1SEC  = 0x01,$/;"	e	enum:_FCMD_	file:
RDONCE	.\Sources\Chip_driver\FTFA\ftfa.c	/^    RDONCE  = 0x41,$/;"	e	enum:_FCMD_	file:
RDR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t RDR[1];                                 \/**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 *\/$/;"	m	struct:I2S_MemMap
RDR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t RDR[1];                                 \/**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 *\/$/;"	m	struct:I2S_MemMap
RDRSRC	.\Sources\Chip_driver\FTFA\ftfa.c	/^    RDRSRC  = 0x03,$/;"	e	enum:_FCMD_	file:
REGSC	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t REGSC;                                   \/**< Regulator Status And Control register, offset: 0x2 *\/$/;"	m	struct:PMC_MemMap
REGSC	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t REGSC;                                   \/**< Regulator Status And Control register, offset: 0x2 *\/$/;"	m	struct:PMC_MemMap
REGSC	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t REGSC;                                   \/**< Regulator Status And Control register, offset: 0x2 *\/$/;"	m	struct:PMC_MemMap
REGSC	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t REGSC;                                   \/**< Regulator Status And Control register, offset: 0x2 *\/$/;"	m	struct:PMC_MemMap
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anon79
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t RESERVED0[31];$/;"	m	struct:__anon78
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anon90
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t RESERVED0[31];$/;"	m	struct:__anon89
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anon103
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anon107
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED0[24];$/;"	m	struct:__anon101
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED0[2];$/;"	m	struct:__anon108
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED0[5];$/;"	m	struct:__anon102
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED0[864];$/;"	m	struct:__anon105
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anon121
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anon125
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anon128
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED0[24];$/;"	m	struct:__anon119
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED0[2];$/;"	m	struct:__anon126
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED0[5];$/;"	m	struct:__anon120
RESERVED0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED0[864];$/;"	m	struct:__anon123
RESERVED0	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anon139
RESERVED0	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t RESERVED0[2];$/;"	m	struct:__anon140
RESERVED0	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t RESERVED0[31];$/;"	m	struct:__anon138
RESERVED0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anon153
RESERVED0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anon157
RESERVED0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED0[24];$/;"	m	struct:__anon151
RESERVED0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED0[2];$/;"	m	struct:__anon158
RESERVED0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED0[5];$/;"	m	struct:__anon152
RESERVED0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED0[864];$/;"	m	struct:__anon155
RESERVED1	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anon79
RESERVED1	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anon90
RESERVED1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED1[15];$/;"	m	struct:__anon105
RESERVED1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED1[1];$/;"	m	struct:__anon103
RESERVED1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED1[1];$/;"	m	struct:__anon107
RESERVED1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED1[55];$/;"	m	struct:__anon108
RESERVED1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED1[15];$/;"	m	struct:__anon123
RESERVED1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED1[1];$/;"	m	struct:__anon125
RESERVED1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED1[55];$/;"	m	struct:__anon126
RESERVED1	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t RESERVED1[154];$/;"	m	struct:__anon139
RESERVED1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED1[15];$/;"	m	struct:__anon155
RESERVED1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED1[1];$/;"	m	struct:__anon153
RESERVED1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED1[1];$/;"	m	struct:__anon157
RESERVED1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED1[55];$/;"	m	struct:__anon158
RESERVED2	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t RESERVED2[31];$/;"	m	struct:__anon78
RESERVED2	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t RESERVED2[31];$/;"	m	struct:__anon89
RESERVED2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED2[131];$/;"	m	struct:__anon108
RESERVED2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED2[15];$/;"	m	struct:__anon105
RESERVED2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED2[1];$/;"	m	struct:__anon107
RESERVED2	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED2[24];$/;"	m	struct:__anon101
RESERVED2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED2[131];$/;"	m	struct:__anon126
RESERVED2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED2[15];$/;"	m	struct:__anon123
RESERVED2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED2[1];$/;"	m	struct:__anon125
RESERVED2	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED2[24];$/;"	m	struct:__anon119
RESERVED2	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t RESERVED2[31];$/;"	m	struct:__anon138
RESERVED2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED2[131];$/;"	m	struct:__anon158
RESERVED2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED2[15];$/;"	m	struct:__anon155
RESERVED2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED2[1];$/;"	m	struct:__anon157
RESERVED2	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED2[24];$/;"	m	struct:__anon151
RESERVED3	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t RESERVED3[31];$/;"	m	struct:__anon78
RESERVED3	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t RESERVED3[31];$/;"	m	struct:__anon89
RESERVED3	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED3[24];$/;"	m	struct:__anon101
RESERVED3	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED3[29];$/;"	m	struct:__anon105
RESERVED3	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED3[759];$/;"	m	struct:__anon108
RESERVED3	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED3[24];$/;"	m	struct:__anon119
RESERVED3	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED3[29];$/;"	m	struct:__anon123
RESERVED3	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED3[759];$/;"	m	struct:__anon126
RESERVED3	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t RESERVED3[31];$/;"	m	struct:__anon138
RESERVED3	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED3[24];$/;"	m	struct:__anon151
RESERVED3	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED3[29];$/;"	m	struct:__anon155
RESERVED3	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED3[759];$/;"	m	struct:__anon158
RESERVED4	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t RESERVED4[64];$/;"	m	struct:__anon78
RESERVED4	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t RESERVED4[64];$/;"	m	struct:__anon89
RESERVED4	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED4[1];$/;"	m	struct:__anon108
RESERVED4	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED4[43];$/;"	m	struct:__anon105
RESERVED4	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED4[56];$/;"	m	struct:__anon101
RESERVED4	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED4[1];$/;"	m	struct:__anon126
RESERVED4	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED4[43];$/;"	m	struct:__anon123
RESERVED4	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED4[56];$/;"	m	struct:__anon119
RESERVED4	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t RESERVED4[64];$/;"	m	struct:__anon138
RESERVED4	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED4[1];$/;"	m	struct:__anon158
RESERVED4	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED4[43];$/;"	m	struct:__anon155
RESERVED4	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED4[56];$/;"	m	struct:__anon151
RESERVED5	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED5[39];$/;"	m	struct:__anon108
RESERVED5	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED5[644];$/;"	m	struct:__anon101
RESERVED5	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED5[6];$/;"	m	struct:__anon105
RESERVED5	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED5[39];$/;"	m	struct:__anon126
RESERVED5	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED5[644];$/;"	m	struct:__anon119
RESERVED5	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED5[6];$/;"	m	struct:__anon123
RESERVED5	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED5[39];$/;"	m	struct:__anon158
RESERVED5	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED5[644];$/;"	m	struct:__anon151
RESERVED5	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED5[6];$/;"	m	struct:__anon155
RESERVED7	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RESERVED7[8];$/;"	m	struct:__anon108
RESERVED7	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RESERVED7[8];$/;"	m	struct:__anon126
RESERVED7	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RESERVED7[8];$/;"	m	struct:__anon158
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^                uint8_t RESERVED_0[3];$/;"	m	struct:DMA_MemMap::__anon163::__anon164::__anon165
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap::__anon170
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint8_t RESERVED_0[4];$/;"	m	struct:DWT_MemMap::__anon166
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint8_t RESERVED_0[4];$/;"	m	struct:MTBDWT_MemMap::__anon167
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[124];$/;"	m	struct:NVIC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[1];$/;"	m	struct:MCG_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[1];$/;"	m	struct:SPI_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[20];$/;"	m	struct:TPM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[220];$/;"	m	struct:PIT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[24];$/;"	m	struct:DWT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[24];$/;"	m	struct:PORT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[256];$/;"	m	struct:DMA_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[28];$/;"	m	struct:MTBDWT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[2];$/;"	m	struct:RCM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[3824];$/;"	m	struct:MTB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[4028];$/;"	m	struct:ROM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[4092];$/;"	m	struct:SIM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:ADC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:BP_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[8];$/;"	m	struct:MCM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_0[8];$/;"	m	struct:SCB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^                uint8_t RESERVED_0[3];$/;"	m	struct:DMA_MemMap::__anon174::__anon175::__anon176
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap::__anon181
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint8_t RESERVED_0[4];$/;"	m	struct:DWT_MemMap::__anon177
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint8_t RESERVED_0[4];$/;"	m	struct:MTBDWT_MemMap::__anon178
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[124];$/;"	m	struct:NVIC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[1];$/;"	m	struct:MCG_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[1];$/;"	m	struct:SPI_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[20];$/;"	m	struct:TPM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[220];$/;"	m	struct:PIT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[24];$/;"	m	struct:DWT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[24];$/;"	m	struct:PORT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[256];$/;"	m	struct:DMA_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[28];$/;"	m	struct:DAC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[28];$/;"	m	struct:MTBDWT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[2];$/;"	m	struct:RCM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[3824];$/;"	m	struct:MTB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[4028];$/;"	m	struct:ROM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[4092];$/;"	m	struct:SIM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:ADC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:BP_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[8];$/;"	m	struct:MCM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_0[8];$/;"	m	struct:SCB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^                uint8_t RESERVED_0[3];$/;"	m	struct:DMA_MemMap::__anon185::__anon186::__anon187
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap::__anon192
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint8_t RESERVED_0[4];$/;"	m	struct:DWT_MemMap::__anon188
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint8_t RESERVED_0[4];$/;"	m	struct:MTBDWT_MemMap::__anon189
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[124];$/;"	m	struct:NVIC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[1];$/;"	m	struct:MCG_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[20];$/;"	m	struct:TPM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[220];$/;"	m	struct:PIT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[24];$/;"	m	struct:DWT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[24];$/;"	m	struct:PORT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[256];$/;"	m	struct:DMA_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[28];$/;"	m	struct:DAC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[28];$/;"	m	struct:MTBDWT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[2];$/;"	m	struct:RCM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[2];$/;"	m	struct:SPI_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[3824];$/;"	m	struct:MTB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[4028];$/;"	m	struct:ROM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[4092];$/;"	m	struct:SIM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:ADC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:BP_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:I2S_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[8];$/;"	m	struct:MCM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_0[8];$/;"	m	struct:SCB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^                uint8_t RESERVED_0[3];$/;"	m	struct:DMA_MemMap::__anon196::__anon197::__anon198
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap::__anon204
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint8_t RESERVED_0[4];$/;"	m	struct:DWT_MemMap::__anon199
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint8_t RESERVED_0[4];$/;"	m	struct:MTBDWT_MemMap::__anon201
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[124];$/;"	m	struct:NVIC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[1];$/;"	m	struct:MCG_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[20];$/;"	m	struct:TPM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[220];$/;"	m	struct:PIT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[24];$/;"	m	struct:DWT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[24];$/;"	m	struct:PORT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[256];$/;"	m	struct:DMA_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[28];$/;"	m	struct:DAC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[28];$/;"	m	struct:MTBDWT_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[2];$/;"	m	struct:RCM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[2];$/;"	m	struct:SPI_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[3824];$/;"	m	struct:MTB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[4028];$/;"	m	struct:ROM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[4092];$/;"	m	struct:SIM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:ADC_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:BP_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:I2S_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[8];$/;"	m	struct:MCM_MemMap
RESERVED_0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_0[8];$/;"	m	struct:SCB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[124];$/;"	m	struct:NVIC_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[156];$/;"	m	struct:MTB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[1];$/;"	m	struct:MCG_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[1];$/;"	m	struct:SPI_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[24];$/;"	m	struct:PIT_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[3316];$/;"	m	struct:SCB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[3];$/;"	m	struct:USB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[4032];$/;"	m	struct:BP_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[448];$/;"	m	struct:MTBDWT_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[48];$/;"	m	struct:MCM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[48];$/;"	m	struct:TPM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_1[4];$/;"	m	struct:SIM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[124];$/;"	m	struct:NVIC_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[156];$/;"	m	struct:MTB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[1];$/;"	m	struct:MCG_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[1];$/;"	m	struct:SPI_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[24];$/;"	m	struct:PIT_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[3316];$/;"	m	struct:SCB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[3];$/;"	m	struct:USB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[4032];$/;"	m	struct:BP_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[448];$/;"	m	struct:MTBDWT_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[48];$/;"	m	struct:MCM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[48];$/;"	m	struct:TPM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_1[4];$/;"	m	struct:SIM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[124];$/;"	m	struct:NVIC_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[156];$/;"	m	struct:MTB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[1];$/;"	m	struct:MCG_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[24];$/;"	m	struct:PIT_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[3316];$/;"	m	struct:SCB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[3];$/;"	m	struct:USB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[4032];$/;"	m	struct:BP_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[448];$/;"	m	struct:MTBDWT_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[48];$/;"	m	struct:MCM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[48];$/;"	m	struct:TPM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[4];$/;"	m	struct:SIM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_1[8];$/;"	m	struct:I2S_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[124];$/;"	m	struct:NVIC_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[156];$/;"	m	struct:MTB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[1];$/;"	m	struct:MCG_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[24];$/;"	m	struct:PIT_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[3316];$/;"	m	struct:SCB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[3];$/;"	m	struct:USB_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[4032];$/;"	m	struct:BP_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[448];$/;"	m	struct:MTBDWT_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[48];$/;"	m	struct:MCM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[48];$/;"	m	struct:TPM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[4];$/;"	m	struct:SIM_MemMap
RESERVED_1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_1[8];$/;"	m	struct:I2S_MemMap
RESERVED_10	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_10[3];$/;"	m	struct:USB_MemMap
RESERVED_10	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_10[3];$/;"	m	struct:USB_MemMap
RESERVED_10	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_10[3];$/;"	m	struct:USB_MemMap
RESERVED_10	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_10[3];$/;"	m	struct:USB_MemMap
RESERVED_11	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_11[3];$/;"	m	struct:USB_MemMap
RESERVED_11	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_11[3];$/;"	m	struct:USB_MemMap
RESERVED_11	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_11[3];$/;"	m	struct:USB_MemMap
RESERVED_11	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_11[3];$/;"	m	struct:USB_MemMap
RESERVED_12	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_12[3];$/;"	m	struct:USB_MemMap
RESERVED_12	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_12[3];$/;"	m	struct:USB_MemMap
RESERVED_12	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_12[3];$/;"	m	struct:USB_MemMap
RESERVED_12	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_12[3];$/;"	m	struct:USB_MemMap
RESERVED_13	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_13[3];$/;"	m	struct:USB_MemMap
RESERVED_13	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_13[3];$/;"	m	struct:USB_MemMap
RESERVED_13	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_13[3];$/;"	m	struct:USB_MemMap
RESERVED_13	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_13[3];$/;"	m	struct:USB_MemMap
RESERVED_14	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_14[3];$/;"	m	struct:USB_MemMap
RESERVED_14	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_14[3];$/;"	m	struct:USB_MemMap
RESERVED_14	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_14[3];$/;"	m	struct:USB_MemMap
RESERVED_14	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_14[3];$/;"	m	struct:USB_MemMap
RESERVED_15	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_15[3];$/;"	m	struct:USB_MemMap
RESERVED_15	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_15[3];$/;"	m	struct:USB_MemMap
RESERVED_15	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_15[3];$/;"	m	struct:USB_MemMap
RESERVED_15	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_15[3];$/;"	m	struct:USB_MemMap
RESERVED_16	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_16[3];$/;"	m	struct:USB_MemMap
RESERVED_16	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_16[3];$/;"	m	struct:USB_MemMap
RESERVED_16	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_16[3];$/;"	m	struct:USB_MemMap
RESERVED_16	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_16[3];$/;"	m	struct:USB_MemMap
RESERVED_17	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_17[3];$/;"	m	struct:USB_MemMap
RESERVED_17	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_17[3];$/;"	m	struct:USB_MemMap
RESERVED_17	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_17[3];$/;"	m	struct:USB_MemMap
RESERVED_17	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_17[3];$/;"	m	struct:USB_MemMap
RESERVED_18	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_18[3];$/;"	m	struct:USB_MemMap
RESERVED_18	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_18[3];$/;"	m	struct:USB_MemMap
RESERVED_18	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_18[3];$/;"	m	struct:USB_MemMap
RESERVED_18	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_18[3];$/;"	m	struct:USB_MemMap
RESERVED_19	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_19[3];$/;"	m	struct:USB_MemMap
RESERVED_19	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_19[3];$/;"	m	struct:USB_MemMap
RESERVED_19	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_19[3];$/;"	m	struct:USB_MemMap
RESERVED_19	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_19[3];$/;"	m	struct:USB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_2[124];$/;"	m	struct:NVIC_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_2[3524];$/;"	m	struct:MTBDWT_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_2[3];$/;"	m	struct:USB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_2[4];$/;"	m	struct:SCB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_2[4];$/;"	m	struct:SIM_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_2[8];$/;"	m	struct:MTB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_2[124];$/;"	m	struct:NVIC_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_2[3524];$/;"	m	struct:MTBDWT_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_2[3];$/;"	m	struct:USB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_2[4];$/;"	m	struct:SCB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_2[4];$/;"	m	struct:SIM_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_2[8];$/;"	m	struct:MTB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_2[124];$/;"	m	struct:NVIC_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_2[3524];$/;"	m	struct:MTBDWT_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_2[3];$/;"	m	struct:USB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_2[4];$/;"	m	struct:SCB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_2[4];$/;"	m	struct:SIM_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_2[60];$/;"	m	struct:I2S_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_2[8];$/;"	m	struct:MTB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_2[124];$/;"	m	struct:NVIC_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_2[3524];$/;"	m	struct:MTBDWT_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_2[3];$/;"	m	struct:USB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_2[4];$/;"	m	struct:SCB_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_2[4];$/;"	m	struct:SIM_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_2[60];$/;"	m	struct:I2S_MemMap
RESERVED_2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_2[8];$/;"	m	struct:MTB_MemMap
RESERVED_20	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_20[3];$/;"	m	struct:USB_MemMap
RESERVED_20	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_20[3];$/;"	m	struct:USB_MemMap
RESERVED_20	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_20[3];$/;"	m	struct:USB_MemMap
RESERVED_20	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_20[3];$/;"	m	struct:USB_MemMap
RESERVED_21	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_21[11];$/;"	m	struct:USB_MemMap
RESERVED_21	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_21[11];$/;"	m	struct:USB_MemMap
RESERVED_21	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_21[11];$/;"	m	struct:USB_MemMap
RESERVED_21	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_21[11];$/;"	m	struct:USB_MemMap
RESERVED_22	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_22[3];$/;"	m	struct:USB_MemMap
RESERVED_22	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_22[3];$/;"	m	struct:USB_MemMap
RESERVED_22	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_22[3];$/;"	m	struct:USB_MemMap
RESERVED_22	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_22[3];$/;"	m	struct:USB_MemMap
RESERVED_23	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_23[3];$/;"	m	struct:USB_MemMap
RESERVED_23	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_23[3];$/;"	m	struct:USB_MemMap
RESERVED_23	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_23[3];$/;"	m	struct:USB_MemMap
RESERVED_23	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_23[3];$/;"	m	struct:USB_MemMap
RESERVED_24	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_24[3];$/;"	m	struct:USB_MemMap
RESERVED_24	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_24[3];$/;"	m	struct:USB_MemMap
RESERVED_24	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_24[3];$/;"	m	struct:USB_MemMap
RESERVED_24	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_24[3];$/;"	m	struct:USB_MemMap
RESERVED_25	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_25[7];$/;"	m	struct:USB_MemMap
RESERVED_25	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_25[7];$/;"	m	struct:USB_MemMap
RESERVED_25	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_25[7];$/;"	m	struct:USB_MemMap
RESERVED_25	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_25[7];$/;"	m	struct:USB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_3[380];$/;"	m	struct:NVIC_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_3[3];$/;"	m	struct:USB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:MTB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:SCB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:SIM_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_3[380];$/;"	m	struct:NVIC_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_3[3];$/;"	m	struct:USB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:MTB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:SCB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:SIM_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_3[28];$/;"	m	struct:I2S_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_3[380];$/;"	m	struct:NVIC_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_3[3];$/;"	m	struct:USB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:MTB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:SCB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:SIM_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_3[28];$/;"	m	struct:I2S_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_3[380];$/;"	m	struct:NVIC_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_3[3];$/;"	m	struct:USB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:MTB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:SCB_MemMap
RESERVED_3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_3[8];$/;"	m	struct:SIM_MemMap
RESERVED_4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_4[12];$/;"	m	struct:SIM_MemMap
RESERVED_4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_4[3];$/;"	m	struct:USB_MemMap
RESERVED_4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_4[12];$/;"	m	struct:SIM_MemMap
RESERVED_4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_4[3];$/;"	m	struct:USB_MemMap
RESERVED_4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_4[12];$/;"	m	struct:SIM_MemMap
RESERVED_4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_4[3];$/;"	m	struct:USB_MemMap
RESERVED_4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_4[4];$/;"	m	struct:I2S_MemMap
RESERVED_4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_4[12];$/;"	m	struct:SIM_MemMap
RESERVED_4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_4[3];$/;"	m	struct:USB_MemMap
RESERVED_4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_4[4];$/;"	m	struct:I2S_MemMap
RESERVED_5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_5[3];$/;"	m	struct:USB_MemMap
RESERVED_5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_5[4];$/;"	m	struct:SIM_MemMap
RESERVED_5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_5[3];$/;"	m	struct:USB_MemMap
RESERVED_5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_5[4];$/;"	m	struct:SIM_MemMap
RESERVED_5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_5[3];$/;"	m	struct:USB_MemMap
RESERVED_5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_5[4];$/;"	m	struct:SIM_MemMap
RESERVED_5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_5[8];$/;"	m	struct:I2S_MemMap
RESERVED_5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_5[3];$/;"	m	struct:USB_MemMap
RESERVED_5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_5[4];$/;"	m	struct:SIM_MemMap
RESERVED_5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_5[8];$/;"	m	struct:I2S_MemMap
RESERVED_6	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_6[3];$/;"	m	struct:USB_MemMap
RESERVED_6	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_6[4];$/;"	m	struct:SIM_MemMap
RESERVED_6	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_6[3];$/;"	m	struct:USB_MemMap
RESERVED_6	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_6[4];$/;"	m	struct:SIM_MemMap
RESERVED_6	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_6[3];$/;"	m	struct:USB_MemMap
RESERVED_6	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_6[4];$/;"	m	struct:SIM_MemMap
RESERVED_6	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_6[60];$/;"	m	struct:I2S_MemMap
RESERVED_6	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_6[3];$/;"	m	struct:USB_MemMap
RESERVED_6	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_6[4];$/;"	m	struct:SIM_MemMap
RESERVED_6	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_6[60];$/;"	m	struct:I2S_MemMap
RESERVED_7	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_7[156];$/;"	m	struct:SIM_MemMap
RESERVED_7	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_7[99];$/;"	m	struct:USB_MemMap
RESERVED_7	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_7[156];$/;"	m	struct:SIM_MemMap
RESERVED_7	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_7[99];$/;"	m	struct:USB_MemMap
RESERVED_7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_7[156];$/;"	m	struct:SIM_MemMap
RESERVED_7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_7[28];$/;"	m	struct:I2S_MemMap
RESERVED_7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_7[99];$/;"	m	struct:USB_MemMap
RESERVED_7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_7[156];$/;"	m	struct:SIM_MemMap
RESERVED_7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_7[28];$/;"	m	struct:I2S_MemMap
RESERVED_7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_7[99];$/;"	m	struct:USB_MemMap
RESERVED_8	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_8[3];$/;"	m	struct:USB_MemMap
RESERVED_8	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_8[3];$/;"	m	struct:USB_MemMap
RESERVED_8	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_8[3];$/;"	m	struct:USB_MemMap
RESERVED_8	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_8[3];$/;"	m	struct:USB_MemMap
RESERVED_9	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RESERVED_9[3];$/;"	m	struct:USB_MemMap
RESERVED_9	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RESERVED_9[3];$/;"	m	struct:USB_MemMap
RESERVED_9	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RESERVED_9[3];$/;"	m	struct:USB_MemMap
RESERVED_9	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RESERVED_9[3];$/;"	m	struct:USB_MemMap
REV	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t REV;                                     \/**< Peripheral Revision register, offset: 0x8 *\/$/;"	m	struct:USB_MemMap
REV	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t REV;                                     \/**< Peripheral Revision register, offset: 0x8 *\/$/;"	m	struct:USB_MemMap
REV	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t REV;                                     \/**< Peripheral Revision register, offset: 0x8 *\/$/;"	m	struct:USB_MemMap
REV	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t REV;                                     \/**< Peripheral Revision register, offset: 0x8 *\/$/;"	m	struct:USB_MemMap
RMR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t RMR;                                    \/**< SAI Receive Mask Register, offset: 0xE0 *\/$/;"	m	struct:I2S_MemMap
RMR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t RMR;                                    \/**< SAI Receive Mask Register, offset: 0xE0 *\/$/;"	m	struct:I2S_MemMap
RNR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon92
RNR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon109
RNR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon127
RNR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon142
RNR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon159
ROM_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	4352;"	d
ROM_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	4557;"	d
ROM_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	4867;"	d
ROM_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	6344;"	d
ROM_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	4354;"	d
ROM_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	4559;"	d
ROM_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	4869;"	d
ROM_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	6346;"	d
ROM_COMPID	.\Sources\Chip_start\Header\MKL24Z4.h	4388;"	d
ROM_COMPID	.\Sources\Chip_start\Header\MKL25Z4.h	4593;"	d
ROM_COMPID	.\Sources\Chip_start\Header\MKL26Z4.h	4903;"	d
ROM_COMPID	.\Sources\Chip_start\Header\MKL46Z4.h	6380;"	d
ROM_COMPID0	.\Sources\Chip_start\Header\MKL24Z4.h	4381;"	d
ROM_COMPID0	.\Sources\Chip_start\Header\MKL25Z4.h	4586;"	d
ROM_COMPID0	.\Sources\Chip_start\Header\MKL26Z4.h	4896;"	d
ROM_COMPID0	.\Sources\Chip_start\Header\MKL46Z4.h	6373;"	d
ROM_COMPID1	.\Sources\Chip_start\Header\MKL24Z4.h	4382;"	d
ROM_COMPID1	.\Sources\Chip_start\Header\MKL25Z4.h	4587;"	d
ROM_COMPID1	.\Sources\Chip_start\Header\MKL26Z4.h	4897;"	d
ROM_COMPID1	.\Sources\Chip_start\Header\MKL46Z4.h	6374;"	d
ROM_COMPID2	.\Sources\Chip_start\Header\MKL24Z4.h	4383;"	d
ROM_COMPID2	.\Sources\Chip_start\Header\MKL25Z4.h	4588;"	d
ROM_COMPID2	.\Sources\Chip_start\Header\MKL26Z4.h	4898;"	d
ROM_COMPID2	.\Sources\Chip_start\Header\MKL46Z4.h	6375;"	d
ROM_COMPID3	.\Sources\Chip_start\Header\MKL24Z4.h	4384;"	d
ROM_COMPID3	.\Sources\Chip_start\Header\MKL25Z4.h	4589;"	d
ROM_COMPID3	.\Sources\Chip_start\Header\MKL26Z4.h	4899;"	d
ROM_COMPID3	.\Sources\Chip_start\Header\MKL46Z4.h	6376;"	d
ROM_COMPID_COMPID	.\Sources\Chip_start\Header\MKL24Z4.h	4343;"	d
ROM_COMPID_COMPID	.\Sources\Chip_start\Header\MKL25Z4.h	4548;"	d
ROM_COMPID_COMPID	.\Sources\Chip_start\Header\MKL26Z4.h	4858;"	d
ROM_COMPID_COMPID	.\Sources\Chip_start\Header\MKL46Z4.h	6335;"	d
ROM_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4341;"	d
ROM_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4546;"	d
ROM_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4856;"	d
ROM_COMPID_COMPID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6333;"	d
ROM_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4342;"	d
ROM_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4547;"	d
ROM_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4857;"	d
ROM_COMPID_COMPID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6334;"	d
ROM_COMPID_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4280;"	d
ROM_COMPID_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4485;"	d
ROM_COMPID_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4795;"	d
ROM_COMPID_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6272;"	d
ROM_ENTRY	.\Sources\Chip_start\Header\MKL24Z4.h	4387;"	d
ROM_ENTRY	.\Sources\Chip_start\Header\MKL25Z4.h	4592;"	d
ROM_ENTRY	.\Sources\Chip_start\Header\MKL26Z4.h	4902;"	d
ROM_ENTRY	.\Sources\Chip_start\Header\MKL46Z4.h	6379;"	d
ROM_ENTRY0	.\Sources\Chip_start\Header\MKL24Z4.h	4368;"	d
ROM_ENTRY0	.\Sources\Chip_start\Header\MKL25Z4.h	4573;"	d
ROM_ENTRY0	.\Sources\Chip_start\Header\MKL26Z4.h	4883;"	d
ROM_ENTRY0	.\Sources\Chip_start\Header\MKL46Z4.h	6360;"	d
ROM_ENTRY1	.\Sources\Chip_start\Header\MKL24Z4.h	4369;"	d
ROM_ENTRY1	.\Sources\Chip_start\Header\MKL25Z4.h	4574;"	d
ROM_ENTRY1	.\Sources\Chip_start\Header\MKL26Z4.h	4884;"	d
ROM_ENTRY1	.\Sources\Chip_start\Header\MKL46Z4.h	6361;"	d
ROM_ENTRY2	.\Sources\Chip_start\Header\MKL24Z4.h	4370;"	d
ROM_ENTRY2	.\Sources\Chip_start\Header\MKL25Z4.h	4575;"	d
ROM_ENTRY2	.\Sources\Chip_start\Header\MKL26Z4.h	4885;"	d
ROM_ENTRY2	.\Sources\Chip_start\Header\MKL46Z4.h	6362;"	d
ROM_ENTRY_ENTRY	.\Sources\Chip_start\Header\MKL24Z4.h	4299;"	d
ROM_ENTRY_ENTRY	.\Sources\Chip_start\Header\MKL25Z4.h	4504;"	d
ROM_ENTRY_ENTRY	.\Sources\Chip_start\Header\MKL26Z4.h	4814;"	d
ROM_ENTRY_ENTRY	.\Sources\Chip_start\Header\MKL46Z4.h	6291;"	d
ROM_ENTRY_ENTRY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4297;"	d
ROM_ENTRY_ENTRY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4502;"	d
ROM_ENTRY_ENTRY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4812;"	d
ROM_ENTRY_ENTRY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6289;"	d
ROM_ENTRY_ENTRY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4298;"	d
ROM_ENTRY_ENTRY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4503;"	d
ROM_ENTRY_ENTRY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4813;"	d
ROM_ENTRY_ENTRY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6290;"	d
ROM_ENTRY_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4269;"	d
ROM_ENTRY_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4474;"	d
ROM_ENTRY_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4784;"	d
ROM_ENTRY_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6261;"	d
ROM_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct ROM_MemMap$/;"	s
ROM_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct ROM_MemMap$/;"	s
ROM_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct ROM_MemMap$/;"	s
ROM_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct ROM_MemMap$/;"	s
ROM_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *ROM_MemMapPtr;$/;"	t
ROM_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *ROM_MemMapPtr;$/;"	t
ROM_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *ROM_MemMapPtr;$/;"	t
ROM_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *ROM_MemMapPtr;$/;"	t
ROM_PERIPHID0	.\Sources\Chip_start\Header\MKL24Z4.h	4377;"	d
ROM_PERIPHID0	.\Sources\Chip_start\Header\MKL25Z4.h	4582;"	d
ROM_PERIPHID0	.\Sources\Chip_start\Header\MKL26Z4.h	4892;"	d
ROM_PERIPHID0	.\Sources\Chip_start\Header\MKL46Z4.h	6369;"	d
ROM_PERIPHID0_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	4327;"	d
ROM_PERIPHID0_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	4532;"	d
ROM_PERIPHID0_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	4842;"	d
ROM_PERIPHID0_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	6319;"	d
ROM_PERIPHID0_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4325;"	d
ROM_PERIPHID0_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4530;"	d
ROM_PERIPHID0_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4840;"	d
ROM_PERIPHID0_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6317;"	d
ROM_PERIPHID0_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4326;"	d
ROM_PERIPHID0_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4531;"	d
ROM_PERIPHID0_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4841;"	d
ROM_PERIPHID0_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6318;"	d
ROM_PERIPHID0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4276;"	d
ROM_PERIPHID0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4481;"	d
ROM_PERIPHID0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4791;"	d
ROM_PERIPHID0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6268;"	d
ROM_PERIPHID1	.\Sources\Chip_start\Header\MKL24Z4.h	4378;"	d
ROM_PERIPHID1	.\Sources\Chip_start\Header\MKL25Z4.h	4583;"	d
ROM_PERIPHID1	.\Sources\Chip_start\Header\MKL26Z4.h	4893;"	d
ROM_PERIPHID1	.\Sources\Chip_start\Header\MKL46Z4.h	6370;"	d
ROM_PERIPHID1_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	4331;"	d
ROM_PERIPHID1_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	4536;"	d
ROM_PERIPHID1_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	4846;"	d
ROM_PERIPHID1_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	6323;"	d
ROM_PERIPHID1_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4329;"	d
ROM_PERIPHID1_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4534;"	d
ROM_PERIPHID1_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4844;"	d
ROM_PERIPHID1_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6321;"	d
ROM_PERIPHID1_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4330;"	d
ROM_PERIPHID1_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4535;"	d
ROM_PERIPHID1_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4845;"	d
ROM_PERIPHID1_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6322;"	d
ROM_PERIPHID1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4277;"	d
ROM_PERIPHID1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4482;"	d
ROM_PERIPHID1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4792;"	d
ROM_PERIPHID1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6269;"	d
ROM_PERIPHID2	.\Sources\Chip_start\Header\MKL24Z4.h	4379;"	d
ROM_PERIPHID2	.\Sources\Chip_start\Header\MKL25Z4.h	4584;"	d
ROM_PERIPHID2	.\Sources\Chip_start\Header\MKL26Z4.h	4894;"	d
ROM_PERIPHID2	.\Sources\Chip_start\Header\MKL46Z4.h	6371;"	d
ROM_PERIPHID2_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	4335;"	d
ROM_PERIPHID2_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	4540;"	d
ROM_PERIPHID2_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	4850;"	d
ROM_PERIPHID2_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	6327;"	d
ROM_PERIPHID2_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4333;"	d
ROM_PERIPHID2_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4538;"	d
ROM_PERIPHID2_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4848;"	d
ROM_PERIPHID2_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6325;"	d
ROM_PERIPHID2_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4334;"	d
ROM_PERIPHID2_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4539;"	d
ROM_PERIPHID2_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4849;"	d
ROM_PERIPHID2_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6326;"	d
ROM_PERIPHID2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4278;"	d
ROM_PERIPHID2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4483;"	d
ROM_PERIPHID2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4793;"	d
ROM_PERIPHID2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6270;"	d
ROM_PERIPHID3	.\Sources\Chip_start\Header\MKL24Z4.h	4380;"	d
ROM_PERIPHID3	.\Sources\Chip_start\Header\MKL25Z4.h	4585;"	d
ROM_PERIPHID3	.\Sources\Chip_start\Header\MKL26Z4.h	4895;"	d
ROM_PERIPHID3	.\Sources\Chip_start\Header\MKL46Z4.h	6372;"	d
ROM_PERIPHID3_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	4339;"	d
ROM_PERIPHID3_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	4544;"	d
ROM_PERIPHID3_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	4854;"	d
ROM_PERIPHID3_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	6331;"	d
ROM_PERIPHID3_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4337;"	d
ROM_PERIPHID3_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4542;"	d
ROM_PERIPHID3_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4852;"	d
ROM_PERIPHID3_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6329;"	d
ROM_PERIPHID3_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4338;"	d
ROM_PERIPHID3_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4543;"	d
ROM_PERIPHID3_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4853;"	d
ROM_PERIPHID3_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6330;"	d
ROM_PERIPHID3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4279;"	d
ROM_PERIPHID3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4484;"	d
ROM_PERIPHID3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4794;"	d
ROM_PERIPHID3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6271;"	d
ROM_PERIPHID4	.\Sources\Chip_start\Header\MKL24Z4.h	4373;"	d
ROM_PERIPHID4	.\Sources\Chip_start\Header\MKL25Z4.h	4578;"	d
ROM_PERIPHID4	.\Sources\Chip_start\Header\MKL26Z4.h	4888;"	d
ROM_PERIPHID4	.\Sources\Chip_start\Header\MKL46Z4.h	6365;"	d
ROM_PERIPHID4_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	4311;"	d
ROM_PERIPHID4_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	4516;"	d
ROM_PERIPHID4_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	4826;"	d
ROM_PERIPHID4_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	6303;"	d
ROM_PERIPHID4_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4309;"	d
ROM_PERIPHID4_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4514;"	d
ROM_PERIPHID4_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4824;"	d
ROM_PERIPHID4_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6301;"	d
ROM_PERIPHID4_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4310;"	d
ROM_PERIPHID4_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4515;"	d
ROM_PERIPHID4_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4825;"	d
ROM_PERIPHID4_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6302;"	d
ROM_PERIPHID4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4272;"	d
ROM_PERIPHID4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4477;"	d
ROM_PERIPHID4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4787;"	d
ROM_PERIPHID4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6264;"	d
ROM_PERIPHID5	.\Sources\Chip_start\Header\MKL24Z4.h	4374;"	d
ROM_PERIPHID5	.\Sources\Chip_start\Header\MKL25Z4.h	4579;"	d
ROM_PERIPHID5	.\Sources\Chip_start\Header\MKL26Z4.h	4889;"	d
ROM_PERIPHID5	.\Sources\Chip_start\Header\MKL46Z4.h	6366;"	d
ROM_PERIPHID5_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	4315;"	d
ROM_PERIPHID5_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	4520;"	d
ROM_PERIPHID5_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	4830;"	d
ROM_PERIPHID5_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	6307;"	d
ROM_PERIPHID5_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4313;"	d
ROM_PERIPHID5_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4518;"	d
ROM_PERIPHID5_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4828;"	d
ROM_PERIPHID5_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6305;"	d
ROM_PERIPHID5_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4314;"	d
ROM_PERIPHID5_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4519;"	d
ROM_PERIPHID5_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4829;"	d
ROM_PERIPHID5_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6306;"	d
ROM_PERIPHID5_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4273;"	d
ROM_PERIPHID5_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4478;"	d
ROM_PERIPHID5_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4788;"	d
ROM_PERIPHID5_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6265;"	d
ROM_PERIPHID6	.\Sources\Chip_start\Header\MKL24Z4.h	4375;"	d
ROM_PERIPHID6	.\Sources\Chip_start\Header\MKL25Z4.h	4580;"	d
ROM_PERIPHID6	.\Sources\Chip_start\Header\MKL26Z4.h	4890;"	d
ROM_PERIPHID6	.\Sources\Chip_start\Header\MKL46Z4.h	6367;"	d
ROM_PERIPHID6_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	4319;"	d
ROM_PERIPHID6_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	4524;"	d
ROM_PERIPHID6_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	4834;"	d
ROM_PERIPHID6_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	6311;"	d
ROM_PERIPHID6_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4317;"	d
ROM_PERIPHID6_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4522;"	d
ROM_PERIPHID6_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4832;"	d
ROM_PERIPHID6_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6309;"	d
ROM_PERIPHID6_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4318;"	d
ROM_PERIPHID6_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4523;"	d
ROM_PERIPHID6_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4833;"	d
ROM_PERIPHID6_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6310;"	d
ROM_PERIPHID6_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4274;"	d
ROM_PERIPHID6_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4479;"	d
ROM_PERIPHID6_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4789;"	d
ROM_PERIPHID6_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6266;"	d
ROM_PERIPHID7	.\Sources\Chip_start\Header\MKL24Z4.h	4376;"	d
ROM_PERIPHID7	.\Sources\Chip_start\Header\MKL25Z4.h	4581;"	d
ROM_PERIPHID7	.\Sources\Chip_start\Header\MKL26Z4.h	4891;"	d
ROM_PERIPHID7	.\Sources\Chip_start\Header\MKL46Z4.h	6368;"	d
ROM_PERIPHID7_PERIPHID	.\Sources\Chip_start\Header\MKL24Z4.h	4323;"	d
ROM_PERIPHID7_PERIPHID	.\Sources\Chip_start\Header\MKL25Z4.h	4528;"	d
ROM_PERIPHID7_PERIPHID	.\Sources\Chip_start\Header\MKL26Z4.h	4838;"	d
ROM_PERIPHID7_PERIPHID	.\Sources\Chip_start\Header\MKL46Z4.h	6315;"	d
ROM_PERIPHID7_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4321;"	d
ROM_PERIPHID7_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4526;"	d
ROM_PERIPHID7_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4836;"	d
ROM_PERIPHID7_PERIPHID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6313;"	d
ROM_PERIPHID7_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4322;"	d
ROM_PERIPHID7_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4527;"	d
ROM_PERIPHID7_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4837;"	d
ROM_PERIPHID7_PERIPHID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6314;"	d
ROM_PERIPHID7_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4275;"	d
ROM_PERIPHID7_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4480;"	d
ROM_PERIPHID7_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4790;"	d
ROM_PERIPHID7_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6267;"	d
ROM_SYSACCESS	.\Sources\Chip_start\Header\MKL24Z4.h	4372;"	d
ROM_SYSACCESS	.\Sources\Chip_start\Header\MKL25Z4.h	4577;"	d
ROM_SYSACCESS	.\Sources\Chip_start\Header\MKL26Z4.h	4887;"	d
ROM_SYSACCESS	.\Sources\Chip_start\Header\MKL46Z4.h	6364;"	d
ROM_SYSACCESS_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4271;"	d
ROM_SYSACCESS_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4476;"	d
ROM_SYSACCESS_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4786;"	d
ROM_SYSACCESS_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6263;"	d
ROM_SYSACCESS_SYSACCESS	.\Sources\Chip_start\Header\MKL24Z4.h	4307;"	d
ROM_SYSACCESS_SYSACCESS	.\Sources\Chip_start\Header\MKL25Z4.h	4512;"	d
ROM_SYSACCESS_SYSACCESS	.\Sources\Chip_start\Header\MKL26Z4.h	4822;"	d
ROM_SYSACCESS_SYSACCESS	.\Sources\Chip_start\Header\MKL46Z4.h	6299;"	d
ROM_SYSACCESS_SYSACCESS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4305;"	d
ROM_SYSACCESS_SYSACCESS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4510;"	d
ROM_SYSACCESS_SYSACCESS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4820;"	d
ROM_SYSACCESS_SYSACCESS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6297;"	d
ROM_SYSACCESS_SYSACCESS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4306;"	d
ROM_SYSACCESS_SYSACCESS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4511;"	d
ROM_SYSACCESS_SYSACCESS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4821;"	d
ROM_SYSACCESS_SYSACCESS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6298;"	d
ROM_TABLEMARK	.\Sources\Chip_start\Header\MKL24Z4.h	4371;"	d
ROM_TABLEMARK	.\Sources\Chip_start\Header\MKL25Z4.h	4576;"	d
ROM_TABLEMARK	.\Sources\Chip_start\Header\MKL26Z4.h	4886;"	d
ROM_TABLEMARK	.\Sources\Chip_start\Header\MKL46Z4.h	6363;"	d
ROM_TABLEMARK_MARK	.\Sources\Chip_start\Header\MKL24Z4.h	4303;"	d
ROM_TABLEMARK_MARK	.\Sources\Chip_start\Header\MKL25Z4.h	4508;"	d
ROM_TABLEMARK_MARK	.\Sources\Chip_start\Header\MKL26Z4.h	4818;"	d
ROM_TABLEMARK_MARK	.\Sources\Chip_start\Header\MKL46Z4.h	6295;"	d
ROM_TABLEMARK_MARK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4301;"	d
ROM_TABLEMARK_MARK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4506;"	d
ROM_TABLEMARK_MARK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4816;"	d
ROM_TABLEMARK_MARK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6293;"	d
ROM_TABLEMARK_MARK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4302;"	d
ROM_TABLEMARK_MARK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4507;"	d
ROM_TABLEMARK_MARK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4817;"	d
ROM_TABLEMARK_MARK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6294;"	d
ROM_TABLEMARK_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4270;"	d
ROM_TABLEMARK_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4475;"	d
ROM_TABLEMARK_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4785;"	d
ROM_TABLEMARK_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6262;"	d
RPFC	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RPFC;                                    \/**< Reset Pin Filter Control register, offset: 0x4 *\/$/;"	m	struct:RCM_MemMap
RPFC	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RPFC;                                    \/**< Reset Pin Filter Control register, offset: 0x4 *\/$/;"	m	struct:RCM_MemMap
RPFC	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RPFC;                                    \/**< Reset Pin Filter Control register, offset: 0x4 *\/$/;"	m	struct:RCM_MemMap
RPFC	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RPFC;                                    \/**< Reset Pin Filter Control register, offset: 0x4 *\/$/;"	m	struct:RCM_MemMap
RPFW	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t RPFW;                                    \/**< Reset Pin Filter Width register, offset: 0x5 *\/$/;"	m	struct:RCM_MemMap
RPFW	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t RPFW;                                    \/**< Reset Pin Filter Width register, offset: 0x5 *\/$/;"	m	struct:RCM_MemMap
RPFW	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t RPFW;                                    \/**< Reset Pin Filter Width register, offset: 0x5 *\/$/;"	m	struct:RCM_MemMap
RPFW	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t RPFW;                                    \/**< Reset Pin Filter Width register, offset: 0x5 *\/$/;"	m	struct:RCM_MemMap
RSERVED1	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t RSERVED1[31];$/;"	m	struct:__anon78
RSERVED1	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t RSERVED1[31];$/;"	m	struct:__anon89
RSERVED1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t RSERVED1[24];$/;"	m	struct:__anon101
RSERVED1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t RSERVED1[24];$/;"	m	struct:__anon119
RSERVED1	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t RSERVED1[31];$/;"	m	struct:__anon138
RSERVED1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t RSERVED1[24];$/;"	m	struct:__anon151
RTC_Alarm_Disable	.\Sources\Chip_driver\RTC\rtc.c	/^void RTC_Alarm_Disable(void)$/;"	f
RTC_Alarm_Enable	.\Sources\Chip_driver\RTC\rtc.c	/^void RTC_Alarm_Enable(unsigned long TARVal, ISR_CALLBACK rtc_isr)$/;"	f
RTC_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	4539;"	d
RTC_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	4744;"	d
RTC_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	5054;"	d
RTC_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	6531;"	d
RTC_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	4541;"	d
RTC_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	4746;"	d
RTC_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	5056;"	d
RTC_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	6533;"	d
RTC_CR	.\Sources\Chip_start\Header\MKL24Z4.h	4559;"	d
RTC_CR	.\Sources\Chip_start\Header\MKL25Z4.h	4764;"	d
RTC_CR	.\Sources\Chip_start\Header\MKL26Z4.h	5074;"	d
RTC_CR	.\Sources\Chip_start\Header\MKL46Z4.h	6551;"	d
RTC_CR_CLKO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4492;"	d
RTC_CR_CLKO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4697;"	d
RTC_CR_CLKO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5007;"	d
RTC_CR_CLKO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6484;"	d
RTC_CR_CLKO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4493;"	d
RTC_CR_CLKO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4698;"	d
RTC_CR_CLKO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5008;"	d
RTC_CR_CLKO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6485;"	d
RTC_CR_OSCE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4490;"	d
RTC_CR_OSCE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4695;"	d
RTC_CR_OSCE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5005;"	d
RTC_CR_OSCE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6482;"	d
RTC_CR_OSCE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4491;"	d
RTC_CR_OSCE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4696;"	d
RTC_CR_OSCE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5006;"	d
RTC_CR_OSCE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6483;"	d
RTC_CR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4437;"	d
RTC_CR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4642;"	d
RTC_CR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4952;"	d
RTC_CR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6429;"	d
RTC_CR_SC16P_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4494;"	d
RTC_CR_SC16P_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4699;"	d
RTC_CR_SC16P_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5009;"	d
RTC_CR_SC16P_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6486;"	d
RTC_CR_SC16P_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4495;"	d
RTC_CR_SC16P_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4700;"	d
RTC_CR_SC16P_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5010;"	d
RTC_CR_SC16P_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6487;"	d
RTC_CR_SC2P_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4500;"	d
RTC_CR_SC2P_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4705;"	d
RTC_CR_SC2P_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5015;"	d
RTC_CR_SC2P_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6492;"	d
RTC_CR_SC2P_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4501;"	d
RTC_CR_SC2P_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4706;"	d
RTC_CR_SC2P_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5016;"	d
RTC_CR_SC2P_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6493;"	d
RTC_CR_SC4P_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4498;"	d
RTC_CR_SC4P_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4703;"	d
RTC_CR_SC4P_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5013;"	d
RTC_CR_SC4P_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6490;"	d
RTC_CR_SC4P_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4499;"	d
RTC_CR_SC4P_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4704;"	d
RTC_CR_SC4P_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5014;"	d
RTC_CR_SC4P_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6491;"	d
RTC_CR_SC8P_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4496;"	d
RTC_CR_SC8P_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4701;"	d
RTC_CR_SC8P_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5011;"	d
RTC_CR_SC8P_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6488;"	d
RTC_CR_SC8P_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4497;"	d
RTC_CR_SC8P_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4702;"	d
RTC_CR_SC8P_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5012;"	d
RTC_CR_SC8P_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6489;"	d
RTC_CR_SUP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4486;"	d
RTC_CR_SUP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4691;"	d
RTC_CR_SUP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5001;"	d
RTC_CR_SUP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6478;"	d
RTC_CR_SUP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4487;"	d
RTC_CR_SUP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4692;"	d
RTC_CR_SUP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5002;"	d
RTC_CR_SUP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6479;"	d
RTC_CR_SWR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4482;"	d
RTC_CR_SWR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4687;"	d
RTC_CR_SWR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4997;"	d
RTC_CR_SWR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6474;"	d
RTC_CR_SWR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4483;"	d
RTC_CR_SWR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4688;"	d
RTC_CR_SWR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4998;"	d
RTC_CR_SWR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6475;"	d
RTC_CR_UM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4488;"	d
RTC_CR_UM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4693;"	d
RTC_CR_UM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5003;"	d
RTC_CR_UM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6480;"	d
RTC_CR_UM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4489;"	d
RTC_CR_UM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4694;"	d
RTC_CR_UM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5004;"	d
RTC_CR_UM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6481;"	d
RTC_CR_WPE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4484;"	d
RTC_CR_WPE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4689;"	d
RTC_CR_WPE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4999;"	d
RTC_CR_WPE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6476;"	d
RTC_CR_WPE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4485;"	d
RTC_CR_WPE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4690;"	d
RTC_CR_WPE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5000;"	d
RTC_CR_WPE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6477;"	d
RTC_Disable	.\Sources\Chip_driver\RTC\rtc.c	/^void RTC_Disable(void)$/;"	f
RTC_IER	.\Sources\Chip_start\Header\MKL24Z4.h	4562;"	d
RTC_IER	.\Sources\Chip_start\Header\MKL25Z4.h	4767;"	d
RTC_IER	.\Sources\Chip_start\Header\MKL26Z4.h	5077;"	d
RTC_IER	.\Sources\Chip_start\Header\MKL46Z4.h	6554;"	d
RTC_IER_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4440;"	d
RTC_IER_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4645;"	d
RTC_IER_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4955;"	d
RTC_IER_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6432;"	d
RTC_IER_TAIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4525;"	d
RTC_IER_TAIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4730;"	d
RTC_IER_TAIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5040;"	d
RTC_IER_TAIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6517;"	d
RTC_IER_TAIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4526;"	d
RTC_IER_TAIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4731;"	d
RTC_IER_TAIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5041;"	d
RTC_IER_TAIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6518;"	d
RTC_IER_TIIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4521;"	d
RTC_IER_TIIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4726;"	d
RTC_IER_TIIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5036;"	d
RTC_IER_TIIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6513;"	d
RTC_IER_TIIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4522;"	d
RTC_IER_TIIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4727;"	d
RTC_IER_TIIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5037;"	d
RTC_IER_TIIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6514;"	d
RTC_IER_TOIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4523;"	d
RTC_IER_TOIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4728;"	d
RTC_IER_TOIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5038;"	d
RTC_IER_TOIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6515;"	d
RTC_IER_TOIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4524;"	d
RTC_IER_TOIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4729;"	d
RTC_IER_TOIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5039;"	d
RTC_IER_TOIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6516;"	d
RTC_IER_TSIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4527;"	d
RTC_IER_TSIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4732;"	d
RTC_IER_TSIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5042;"	d
RTC_IER_TSIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6519;"	d
RTC_IER_TSIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4528;"	d
RTC_IER_TSIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4733;"	d
RTC_IER_TSIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5043;"	d
RTC_IER_TSIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6520;"	d
RTC_IER_WPON_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4529;"	d
RTC_IER_WPON_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4734;"	d
RTC_IER_WPON_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5044;"	d
RTC_IER_WPON_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6521;"	d
RTC_IER_WPON_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4530;"	d
RTC_IER_WPON_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4735;"	d
RTC_IER_WPON_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5045;"	d
RTC_IER_WPON_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6522;"	d
RTC_IRQHandler	.\Sources\Chip_driver\RTC\rtc.c	/^void RTC_IRQHandler(void)$/;"	f
RTC_IRQn	.\Sources\Chip_start\vectors.h	/^    RTC_IRQn                     = 20,               \/**< RTC interrupt *\/$/;"	e	enum:IRQn
RTC_ISR	.\Sources\Chip_driver\RTC\rtc.c	/^volatile static ISR_CALLBACK  RTC_ISR[4];$/;"	v	file:
RTC_Init	.\Sources\Chip_driver\RTC\rtc.c	/^void RTC_Init(RTC_Struct_TypeDef *RTC_Struct)$/;"	f
RTC_LR	.\Sources\Chip_start\Header\MKL24Z4.h	4561;"	d
RTC_LR	.\Sources\Chip_start\Header\MKL25Z4.h	4766;"	d
RTC_LR	.\Sources\Chip_start\Header\MKL26Z4.h	5076;"	d
RTC_LR	.\Sources\Chip_start\Header\MKL46Z4.h	6553;"	d
RTC_LR_CRL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4514;"	d
RTC_LR_CRL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4719;"	d
RTC_LR_CRL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5029;"	d
RTC_LR_CRL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6506;"	d
RTC_LR_CRL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4515;"	d
RTC_LR_CRL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4720;"	d
RTC_LR_CRL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5030;"	d
RTC_LR_CRL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6507;"	d
RTC_LR_LRL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4518;"	d
RTC_LR_LRL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4723;"	d
RTC_LR_LRL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5033;"	d
RTC_LR_LRL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6510;"	d
RTC_LR_LRL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4519;"	d
RTC_LR_LRL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4724;"	d
RTC_LR_LRL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5034;"	d
RTC_LR_LRL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6511;"	d
RTC_LR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4439;"	d
RTC_LR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4644;"	d
RTC_LR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4954;"	d
RTC_LR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6431;"	d
RTC_LR_SRL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4516;"	d
RTC_LR_SRL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4721;"	d
RTC_LR_SRL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5031;"	d
RTC_LR_SRL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6508;"	d
RTC_LR_SRL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4517;"	d
RTC_LR_SRL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4722;"	d
RTC_LR_SRL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5032;"	d
RTC_LR_SRL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6509;"	d
RTC_LR_TCL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4512;"	d
RTC_LR_TCL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4717;"	d
RTC_LR_TCL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5027;"	d
RTC_LR_TCL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6504;"	d
RTC_LR_TCL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4513;"	d
RTC_LR_TCL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4718;"	d
RTC_LR_TCL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5028;"	d
RTC_LR_TCL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6505;"	d
RTC_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct RTC_MemMap$/;"	s
RTC_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct RTC_MemMap$/;"	s
RTC_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct RTC_MemMap$/;"	s
RTC_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct RTC_MemMap$/;"	s
RTC_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *RTC_MemMapPtr;$/;"	t
RTC_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *RTC_MemMapPtr;$/;"	t
RTC_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *RTC_MemMapPtr;$/;"	t
RTC_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *RTC_MemMapPtr;$/;"	t
RTC_OIE_Disable	.\Sources\Chip_driver\RTC\rtc.c	/^inline void RTC_OIE_Disable(void)$/;"	f
RTC_OIE_Enable	.\Sources\Chip_driver\RTC\rtc.c	/^inline void RTC_OIE_Enable(ISR_CALLBACK rtc_isr)$/;"	f
RTC_Read	.\Sources\Chip_driver\RTC\rtc.c	/^inline unsigned long RTC_Read(void)$/;"	f
RTC_SIE_Disable	.\Sources\Chip_driver\RTC\rtc.c	/^inline void RTC_SIE_Disable(void)$/;"	f
RTC_SIE_Enable	.\Sources\Chip_driver\RTC\rtc.c	/^inline void RTC_SIE_Enable(ISR_CALLBACK rtc_isr)$/;"	f
RTC_SR	.\Sources\Chip_start\Header\MKL24Z4.h	4560;"	d
RTC_SR	.\Sources\Chip_start\Header\MKL25Z4.h	4765;"	d
RTC_SR	.\Sources\Chip_start\Header\MKL26Z4.h	5075;"	d
RTC_SR	.\Sources\Chip_start\Header\MKL46Z4.h	6552;"	d
RTC_SR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4438;"	d
RTC_SR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4643;"	d
RTC_SR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4953;"	d
RTC_SR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6430;"	d
RTC_SR_TAF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4507;"	d
RTC_SR_TAF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4712;"	d
RTC_SR_TAF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5022;"	d
RTC_SR_TAF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6499;"	d
RTC_SR_TAF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4508;"	d
RTC_SR_TAF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4713;"	d
RTC_SR_TAF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5023;"	d
RTC_SR_TAF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6500;"	d
RTC_SR_TCE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4509;"	d
RTC_SR_TCE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4714;"	d
RTC_SR_TCE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5024;"	d
RTC_SR_TCE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6501;"	d
RTC_SR_TCE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4510;"	d
RTC_SR_TCE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4715;"	d
RTC_SR_TCE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5025;"	d
RTC_SR_TCE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6502;"	d
RTC_SR_TIF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4503;"	d
RTC_SR_TIF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4708;"	d
RTC_SR_TIF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5018;"	d
RTC_SR_TIF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6495;"	d
RTC_SR_TIF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4504;"	d
RTC_SR_TIF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4709;"	d
RTC_SR_TIF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5019;"	d
RTC_SR_TIF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6496;"	d
RTC_SR_TOF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4505;"	d
RTC_SR_TOF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4710;"	d
RTC_SR_TOF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5020;"	d
RTC_SR_TOF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6497;"	d
RTC_SR_TOF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4506;"	d
RTC_SR_TOF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4711;"	d
RTC_SR_TOF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5021;"	d
RTC_SR_TOF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6498;"	d
RTC_Seconds_IRQHandler	.\Sources\Chip_driver\RTC\rtc.c	/^void RTC_Seconds_IRQHandler(void)$/;"	f
RTC_Seconds_IRQn	.\Sources\Chip_start\vectors.h	/^    RTC_Seconds_IRQn             = 21,               \/**< RTC seconds interrupt *\/$/;"	e	enum:IRQn
RTC_Start	.\Sources\Chip_driver\RTC\rtc.c	/^inline void RTC_Start(void)$/;"	f
RTC_Struct_TypeDef	.\Sources\Chip_driver\RTC\rtc.h	/^} RTC_Struct_TypeDef;$/;"	t	typeref:struct:_RTC_Struct_
RTC_TAR	.\Sources\Chip_start\Header\MKL24Z4.h	4557;"	d
RTC_TAR	.\Sources\Chip_start\Header\MKL25Z4.h	4762;"	d
RTC_TAR	.\Sources\Chip_start\Header\MKL26Z4.h	5072;"	d
RTC_TAR	.\Sources\Chip_start\Header\MKL46Z4.h	6549;"	d
RTC_TAR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4435;"	d
RTC_TAR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4640;"	d
RTC_TAR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4950;"	d
RTC_TAR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6427;"	d
RTC_TAR_TAR	.\Sources\Chip_start\Header\MKL24Z4.h	4467;"	d
RTC_TAR_TAR	.\Sources\Chip_start\Header\MKL25Z4.h	4672;"	d
RTC_TAR_TAR	.\Sources\Chip_start\Header\MKL26Z4.h	4982;"	d
RTC_TAR_TAR	.\Sources\Chip_start\Header\MKL46Z4.h	6459;"	d
RTC_TAR_TAR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4465;"	d
RTC_TAR_TAR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4670;"	d
RTC_TAR_TAR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4980;"	d
RTC_TAR_TAR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6457;"	d
RTC_TAR_TAR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4466;"	d
RTC_TAR_TAR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4671;"	d
RTC_TAR_TAR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4981;"	d
RTC_TAR_TAR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6458;"	d
RTC_TCR	.\Sources\Chip_start\Header\MKL24Z4.h	4558;"	d
RTC_TCR	.\Sources\Chip_start\Header\MKL25Z4.h	4763;"	d
RTC_TCR	.\Sources\Chip_start\Header\MKL26Z4.h	5073;"	d
RTC_TCR	.\Sources\Chip_start\Header\MKL46Z4.h	6550;"	d
RTC_TCR_CIC	.\Sources\Chip_start\Header\MKL24Z4.h	4480;"	d
RTC_TCR_CIC	.\Sources\Chip_start\Header\MKL25Z4.h	4685;"	d
RTC_TCR_CIC	.\Sources\Chip_start\Header\MKL26Z4.h	4995;"	d
RTC_TCR_CIC	.\Sources\Chip_start\Header\MKL46Z4.h	6472;"	d
RTC_TCR_CIC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4478;"	d
RTC_TCR_CIC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4683;"	d
RTC_TCR_CIC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4993;"	d
RTC_TCR_CIC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6470;"	d
RTC_TCR_CIC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4479;"	d
RTC_TCR_CIC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4684;"	d
RTC_TCR_CIC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4994;"	d
RTC_TCR_CIC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6471;"	d
RTC_TCR_CIR	.\Sources\Chip_start\Header\MKL24Z4.h	4474;"	d
RTC_TCR_CIR	.\Sources\Chip_start\Header\MKL25Z4.h	4679;"	d
RTC_TCR_CIR	.\Sources\Chip_start\Header\MKL26Z4.h	4989;"	d
RTC_TCR_CIR	.\Sources\Chip_start\Header\MKL46Z4.h	6466;"	d
RTC_TCR_CIR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4472;"	d
RTC_TCR_CIR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4677;"	d
RTC_TCR_CIR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4987;"	d
RTC_TCR_CIR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6464;"	d
RTC_TCR_CIR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4473;"	d
RTC_TCR_CIR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4678;"	d
RTC_TCR_CIR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4988;"	d
RTC_TCR_CIR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6465;"	d
RTC_TCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4436;"	d
RTC_TCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4641;"	d
RTC_TCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4951;"	d
RTC_TCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6428;"	d
RTC_TCR_TCR	.\Sources\Chip_start\Header\MKL24Z4.h	4471;"	d
RTC_TCR_TCR	.\Sources\Chip_start\Header\MKL25Z4.h	4676;"	d
RTC_TCR_TCR	.\Sources\Chip_start\Header\MKL26Z4.h	4986;"	d
RTC_TCR_TCR	.\Sources\Chip_start\Header\MKL46Z4.h	6463;"	d
RTC_TCR_TCR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4469;"	d
RTC_TCR_TCR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4674;"	d
RTC_TCR_TCR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4984;"	d
RTC_TCR_TCR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6461;"	d
RTC_TCR_TCR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4470;"	d
RTC_TCR_TCR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4675;"	d
RTC_TCR_TCR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4985;"	d
RTC_TCR_TCR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6462;"	d
RTC_TCR_TCV	.\Sources\Chip_start\Header\MKL24Z4.h	4477;"	d
RTC_TCR_TCV	.\Sources\Chip_start\Header\MKL25Z4.h	4682;"	d
RTC_TCR_TCV	.\Sources\Chip_start\Header\MKL26Z4.h	4992;"	d
RTC_TCR_TCV	.\Sources\Chip_start\Header\MKL46Z4.h	6469;"	d
RTC_TCR_TCV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4475;"	d
RTC_TCR_TCV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4680;"	d
RTC_TCR_TCV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4990;"	d
RTC_TCR_TCV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6467;"	d
RTC_TCR_TCV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4476;"	d
RTC_TCR_TCV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4681;"	d
RTC_TCR_TCV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4991;"	d
RTC_TCR_TCV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6468;"	d
RTC_TPR	.\Sources\Chip_start\Header\MKL24Z4.h	4556;"	d
RTC_TPR	.\Sources\Chip_start\Header\MKL25Z4.h	4761;"	d
RTC_TPR	.\Sources\Chip_start\Header\MKL26Z4.h	5071;"	d
RTC_TPR	.\Sources\Chip_start\Header\MKL46Z4.h	6548;"	d
RTC_TPR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4434;"	d
RTC_TPR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4639;"	d
RTC_TPR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4949;"	d
RTC_TPR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6426;"	d
RTC_TPR_TPR	.\Sources\Chip_start\Header\MKL24Z4.h	4463;"	d
RTC_TPR_TPR	.\Sources\Chip_start\Header\MKL25Z4.h	4668;"	d
RTC_TPR_TPR	.\Sources\Chip_start\Header\MKL26Z4.h	4978;"	d
RTC_TPR_TPR	.\Sources\Chip_start\Header\MKL46Z4.h	6455;"	d
RTC_TPR_TPR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4461;"	d
RTC_TPR_TPR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4666;"	d
RTC_TPR_TPR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4976;"	d
RTC_TPR_TPR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6453;"	d
RTC_TPR_TPR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4462;"	d
RTC_TPR_TPR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4667;"	d
RTC_TPR_TPR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4977;"	d
RTC_TPR_TPR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6454;"	d
RTC_TSR	.\Sources\Chip_start\Header\MKL24Z4.h	4555;"	d
RTC_TSR	.\Sources\Chip_start\Header\MKL25Z4.h	4760;"	d
RTC_TSR	.\Sources\Chip_start\Header\MKL26Z4.h	5070;"	d
RTC_TSR	.\Sources\Chip_start\Header\MKL46Z4.h	6547;"	d
RTC_TSR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4433;"	d
RTC_TSR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4638;"	d
RTC_TSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	4948;"	d
RTC_TSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6425;"	d
RTC_TSR_TSR	.\Sources\Chip_start\Header\MKL24Z4.h	4459;"	d
RTC_TSR_TSR	.\Sources\Chip_start\Header\MKL25Z4.h	4664;"	d
RTC_TSR_TSR	.\Sources\Chip_start\Header\MKL26Z4.h	4974;"	d
RTC_TSR_TSR	.\Sources\Chip_start\Header\MKL46Z4.h	6451;"	d
RTC_TSR_TSR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4457;"	d
RTC_TSR_TSR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4662;"	d
RTC_TSR_TSR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	4972;"	d
RTC_TSR_TSR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6449;"	d
RTC_TSR_TSR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4458;"	d
RTC_TSR_TSR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4663;"	d
RTC_TSR_TSR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	4973;"	d
RTC_TSR_TSR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6450;"	d
RTC_Write	.\Sources\Chip_driver\RTC\rtc.c	/^inline void RTC_Write(unsigned long TSRVal)$/;"	f
RVR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t RVR;                                    \/**< SysTick Reload Value Register, offset: 0x4 *\/$/;"	m	struct:SysTick_MemMap
RVR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t RVR;                                    \/**< SysTick Reload Value Register, offset: 0x4 *\/$/;"	m	struct:SysTick_MemMap
RVR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t RVR;                                    \/**< SysTick Reload Value Register, offset: 0x4 *\/$/;"	m	struct:SysTick_MemMap
RVR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t RVR;                                    \/**< SysTick Reload Value Register, offset: 0x4 *\/$/;"	m	struct:SysTick_MemMap
R_Black_Width	.\Sources\Application\TSLCCD\tslccd.h	/^    short L_Black_Width, R_Black_Width;$/;"	m	struct:_TSLDAT
R_Point	.\Sources\Application\TSLCCD\tslccd.h	/^    short L_Point, R_Point;$/;"	m	struct:_TSLDAT
R_White_Width	.\Sources\Application\TSLCCD\tslccd.h	/^    short L_White_Width, R_White_Width;$/;"	m	struct:_TSLDAT
Ratio	.\Sources\Application\Control\control.h	9;"	d
Ref_Vol	.\Sources\Chip_driver\DAC\dac.h	/^    DAC_REFSEL_TypeDef      Ref_Vol;$/;"	m	struct:_DAC_Struct_
Reserved20_IRQn	.\Sources\Chip_start\vectors.h	/^    Reserved20_IRQn              = 4,                \/**< Reserved interrupt 20 *\/$/;"	e	enum:IRQn
Reserved39_IRQn	.\Sources\Chip_start\vectors.h	/^    Reserved39_IRQn              = 23,               \/**< Reserved interrupt 39 *\/$/;"	e	enum:IRQn
Reserved45_IRQn	.\Sources\Chip_start\vectors.h	/^    Reserved45_IRQn              = 29,               \/**< Reserved interrupt 45 *\/$/;"	e	enum:IRQn
RightThrowLine	.\Sources\Application\TSLCCD\tslccd.h	/^    short LeftThrowLine, RightThrowLine;$/;"	m	struct:_TSLDAT
RoadSTA	.\Sources\Application\TSLCCD\tslccd.c	/^_Road_STA_ RoadSTA = STA_Straight, Pre_RoadSTA = STA_Straight;$/;"	v
S	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t S;                                       \/**< I2C Status register, offset: 0x3 *\/$/;"	m	struct:I2C_MemMap
S	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t S;                                       \/**< MCG Status Register, offset: 0x6 *\/$/;"	m	struct:MCG_MemMap
S	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t S;                                       \/**< SPI status register, offset: 0x3 *\/$/;"	m	struct:SPI_MemMap
S	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t S;                                       \/**< I2C Status register, offset: 0x3 *\/$/;"	m	struct:I2C_MemMap
S	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t S;                                       \/**< MCG Status Register, offset: 0x6 *\/$/;"	m	struct:MCG_MemMap
S	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t S;                                       \/**< SPI status register, offset: 0x3 *\/$/;"	m	struct:SPI_MemMap
S	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t S;                                       \/**< I2C Status register, offset: 0x3 *\/$/;"	m	struct:I2C_MemMap
S	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t S;                                       \/**< MCG Status Register, offset: 0x6 *\/$/;"	m	struct:MCG_MemMap
S	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t S;                                       \/**< SPI status register, offset: 0x0 *\/$/;"	m	struct:SPI_MemMap
S	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t S;                                       \/**< I2C Status register, offset: 0x3 *\/$/;"	m	struct:I2C_MemMap
S	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t S;                                       \/**< MCG Status Register, offset: 0x6 *\/$/;"	m	struct:MCG_MemMap
S	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t S;                                       \/**< SPI status register, offset: 0x0 *\/$/;"	m	struct:SPI_MemMap
S1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART0_MemMap
S1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART_MemMap
S1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART0_MemMap
S1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART_MemMap
S1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART0_MemMap
S1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART_MemMap
S1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART0_MemMap
S1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART_MemMap
S2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART0_MemMap
S2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART_MemMap
S2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART0_MemMap
S2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART_MemMap
S2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART0_MemMap
S2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART_MemMap
S2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART0_MemMap
S2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART_MemMap
SAR	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t SAR;                                    \/**< Source Address Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon163
SAR	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t SAR;                                    \/**< Source Address Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon174
SAR	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t SAR;                                    \/**< Source Address Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon185
SAR	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t SAR;                                    \/**< Source Address Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:DMA_MemMap::__anon196
SC	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SC;                                     \/**< Status and Control, offset: 0x0 *\/$/;"	m	struct:TPM_MemMap
SC	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t SC;                                      \/**< MCG Status and Control Register, offset: 0x8 *\/$/;"	m	struct:MCG_MemMap
SC	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SC;                                     \/**< Status and Control, offset: 0x0 *\/$/;"	m	struct:TPM_MemMap
SC	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t SC;                                      \/**< MCG Status and Control Register, offset: 0x8 *\/$/;"	m	struct:MCG_MemMap
SC	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SC;                                     \/**< Status and Control, offset: 0x0 *\/$/;"	m	struct:TPM_MemMap
SC	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t SC;                                      \/**< MCG Status and Control Register, offset: 0x8 *\/$/;"	m	struct:MCG_MemMap
SC	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SC;                                     \/**< Status and Control, offset: 0x0 *\/$/;"	m	struct:TPM_MemMap
SC	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t SC;                                      \/**< MCG Status and Control Register, offset: 0x8 *\/$/;"	m	struct:MCG_MemMap
SC1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SC1[2];                                 \/**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
SC1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SC1[2];                                 \/**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
SC1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SC1[2];                                 \/**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
SC1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SC1[2];                                 \/**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
SC2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SC2;                                    \/**< Status and Control Register 2, offset: 0x20 *\/$/;"	m	struct:ADC_MemMap
SC2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SC2;                                    \/**< Status and Control Register 2, offset: 0x20 *\/$/;"	m	struct:ADC_MemMap
SC2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SC2;                                    \/**< Status and Control Register 2, offset: 0x20 *\/$/;"	m	struct:ADC_MemMap
SC2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SC2;                                    \/**< Status and Control Register 2, offset: 0x20 *\/$/;"	m	struct:ADC_MemMap
SC3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SC3;                                    \/**< Status and Control Register 3, offset: 0x24 *\/$/;"	m	struct:ADC_MemMap
SC3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SC3;                                    \/**< Status and Control Register 3, offset: 0x24 *\/$/;"	m	struct:ADC_MemMap
SC3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SC3;                                    \/**< Status and Control Register 3, offset: 0x24 *\/$/;"	m	struct:ADC_MemMap
SC3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SC3;                                    \/**< Status and Control Register 3, offset: 0x24 *\/$/;"	m	struct:ADC_MemMap
SCB	.\Sources\Chip_start\CMSIS\core_cm0.h	474;"	d
SCB	.\Sources\Chip_start\CMSIS\core_cm0plus.h	581;"	d
SCB	.\Sources\Chip_start\CMSIS\core_cm3.h	1244;"	d
SCB	.\Sources\Chip_start\CMSIS\core_cm4.h	1383;"	d
SCB	.\Sources\Chip_start\CMSIS\core_sc000.h	601;"	d
SCB	.\Sources\Chip_start\CMSIS\core_sc300.h	1215;"	d
SCB_ACTLR	.\Sources\Chip_start\Header\MKL24Z4.h	4747;"	d
SCB_ACTLR	.\Sources\Chip_start\Header\MKL25Z4.h	4952;"	d
SCB_ACTLR	.\Sources\Chip_start\Header\MKL26Z4.h	5262;"	d
SCB_ACTLR	.\Sources\Chip_start\Header\MKL46Z4.h	6739;"	d
SCB_ACTLR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4614;"	d
SCB_ACTLR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4819;"	d
SCB_ACTLR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5129;"	d
SCB_ACTLR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6606;"	d
SCB_AIRCR	.\Sources\Chip_start\Header\MKL24Z4.h	4751;"	d
SCB_AIRCR	.\Sources\Chip_start\Header\MKL25Z4.h	4956;"	d
SCB_AIRCR	.\Sources\Chip_start\Header\MKL26Z4.h	5266;"	d
SCB_AIRCR	.\Sources\Chip_start\Header\MKL46Z4.h	6743;"	d
SCB_AIRCR_ENDIANESS_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	370;"	d
SCB_AIRCR_ENDIANESS_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	391;"	d
SCB_AIRCR_ENDIANESS_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	420;"	d
SCB_AIRCR_ENDIANESS_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	452;"	d
SCB_AIRCR_ENDIANESS_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	382;"	d
SCB_AIRCR_ENDIANESS_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	406;"	d
SCB_AIRCR_ENDIANESS_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	369;"	d
SCB_AIRCR_ENDIANESS_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	390;"	d
SCB_AIRCR_ENDIANESS_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	419;"	d
SCB_AIRCR_ENDIANESS_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	451;"	d
SCB_AIRCR_ENDIANESS_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	381;"	d
SCB_AIRCR_ENDIANESS_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	405;"	d
SCB_AIRCR_ENDIANNESS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4681;"	d
SCB_AIRCR_ENDIANNESS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4886;"	d
SCB_AIRCR_ENDIANNESS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5196;"	d
SCB_AIRCR_ENDIANNESS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6673;"	d
SCB_AIRCR_ENDIANNESS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4682;"	d
SCB_AIRCR_ENDIANNESS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4887;"	d
SCB_AIRCR_ENDIANNESS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5197;"	d
SCB_AIRCR_ENDIANNESS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6674;"	d
SCB_AIRCR_PRIGROUP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	423;"	d
SCB_AIRCR_PRIGROUP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	455;"	d
SCB_AIRCR_PRIGROUP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	409;"	d
SCB_AIRCR_PRIGROUP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	422;"	d
SCB_AIRCR_PRIGROUP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	454;"	d
SCB_AIRCR_PRIGROUP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	408;"	d
SCB_AIRCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4618;"	d
SCB_AIRCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4823;"	d
SCB_AIRCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5133;"	d
SCB_AIRCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6610;"	d
SCB_AIRCR_SYSRESETREQ_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4679;"	d
SCB_AIRCR_SYSRESETREQ_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4884;"	d
SCB_AIRCR_SYSRESETREQ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5194;"	d
SCB_AIRCR_SYSRESETREQ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6671;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	373;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	394;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	426;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	458;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	385;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	412;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	372;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	393;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	425;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	457;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	384;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	411;"	d
SCB_AIRCR_SYSRESETREQ_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4680;"	d
SCB_AIRCR_SYSRESETREQ_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4885;"	d
SCB_AIRCR_SYSRESETREQ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5195;"	d
SCB_AIRCR_SYSRESETREQ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6672;"	d
SCB_AIRCR_VECTCLRACTIVE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4677;"	d
SCB_AIRCR_VECTCLRACTIVE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4882;"	d
SCB_AIRCR_VECTCLRACTIVE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5192;"	d
SCB_AIRCR_VECTCLRACTIVE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6669;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	376;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	397;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	429;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	461;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	388;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	415;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	375;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	396;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	428;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	460;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	387;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	414;"	d
SCB_AIRCR_VECTCLRACTIVE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4678;"	d
SCB_AIRCR_VECTCLRACTIVE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4883;"	d
SCB_AIRCR_VECTCLRACTIVE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5193;"	d
SCB_AIRCR_VECTCLRACTIVE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6670;"	d
SCB_AIRCR_VECTKEY	.\Sources\Chip_start\Header\MKL24Z4.h	4685;"	d
SCB_AIRCR_VECTKEY	.\Sources\Chip_start\Header\MKL25Z4.h	4890;"	d
SCB_AIRCR_VECTKEY	.\Sources\Chip_start\Header\MKL26Z4.h	5200;"	d
SCB_AIRCR_VECTKEY	.\Sources\Chip_start\Header\MKL46Z4.h	6677;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	367;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	388;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	417;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	449;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	379;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	403;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	366;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	387;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	416;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	448;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	378;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	402;"	d
SCB_AIRCR_VECTKEY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4683;"	d
SCB_AIRCR_VECTKEY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4888;"	d
SCB_AIRCR_VECTKEY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5198;"	d
SCB_AIRCR_VECTKEY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6675;"	d
SCB_AIRCR_VECTKEY_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	364;"	d
SCB_AIRCR_VECTKEY_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	385;"	d
SCB_AIRCR_VECTKEY_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	414;"	d
SCB_AIRCR_VECTKEY_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	446;"	d
SCB_AIRCR_VECTKEY_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	376;"	d
SCB_AIRCR_VECTKEY_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	400;"	d
SCB_AIRCR_VECTKEY_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	363;"	d
SCB_AIRCR_VECTKEY_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	384;"	d
SCB_AIRCR_VECTKEY_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	413;"	d
SCB_AIRCR_VECTKEY_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	445;"	d
SCB_AIRCR_VECTKEY_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	375;"	d
SCB_AIRCR_VECTKEY_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	399;"	d
SCB_AIRCR_VECTKEY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4684;"	d
SCB_AIRCR_VECTKEY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4889;"	d
SCB_AIRCR_VECTKEY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5199;"	d
SCB_AIRCR_VECTKEY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6676;"	d
SCB_AIRCR_VECTRESET_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	432;"	d
SCB_AIRCR_VECTRESET_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	464;"	d
SCB_AIRCR_VECTRESET_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	418;"	d
SCB_AIRCR_VECTRESET_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	431;"	d
SCB_AIRCR_VECTRESET_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	463;"	d
SCB_AIRCR_VECTRESET_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	417;"	d
SCB_BASE	.\Sources\Chip_start\CMSIS\core_cm0.h	472;"	d
SCB_BASE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	579;"	d
SCB_BASE	.\Sources\Chip_start\CMSIS\core_cm3.h	1241;"	d
SCB_BASE	.\Sources\Chip_start\CMSIS\core_cm4.h	1380;"	d
SCB_BASE	.\Sources\Chip_start\CMSIS\core_sc000.h	598;"	d
SCB_BASE	.\Sources\Chip_start\CMSIS\core_sc300.h	1212;"	d
SCB_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	4733;"	d
SCB_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	4938;"	d
SCB_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	5248;"	d
SCB_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	6725;"	d
SCB_CCR	.\Sources\Chip_start\Header\MKL24Z4.h	4753;"	d
SCB_CCR	.\Sources\Chip_start\Header\MKL25Z4.h	4958;"	d
SCB_CCR	.\Sources\Chip_start\Header\MKL26Z4.h	5268;"	d
SCB_CCR	.\Sources\Chip_start\Header\MKL46Z4.h	6745;"	d
SCB_CCR_BFHFNMIGN_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	449;"	d
SCB_CCR_BFHFNMIGN_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	481;"	d
SCB_CCR_BFHFNMIGN_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	435;"	d
SCB_CCR_BFHFNMIGN_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	448;"	d
SCB_CCR_BFHFNMIGN_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	480;"	d
SCB_CCR_BFHFNMIGN_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	434;"	d
SCB_CCR_DIV_0_TRP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	452;"	d
SCB_CCR_DIV_0_TRP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	484;"	d
SCB_CCR_DIV_0_TRP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	438;"	d
SCB_CCR_DIV_0_TRP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	451;"	d
SCB_CCR_DIV_0_TRP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	483;"	d
SCB_CCR_DIV_0_TRP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	437;"	d
SCB_CCR_NONBASETHRDENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	461;"	d
SCB_CCR_NONBASETHRDENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	493;"	d
SCB_CCR_NONBASETHRDENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	447;"	d
SCB_CCR_NONBASETHRDENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	460;"	d
SCB_CCR_NONBASETHRDENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	492;"	d
SCB_CCR_NONBASETHRDENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	446;"	d
SCB_CCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4620;"	d
SCB_CCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4825;"	d
SCB_CCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5135;"	d
SCB_CCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6612;"	d
SCB_CCR_STKALIGN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4696;"	d
SCB_CCR_STKALIGN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4901;"	d
SCB_CCR_STKALIGN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5211;"	d
SCB_CCR_STKALIGN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6688;"	d
SCB_CCR_STKALIGN_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	390;"	d
SCB_CCR_STKALIGN_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	411;"	d
SCB_CCR_STKALIGN_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	446;"	d
SCB_CCR_STKALIGN_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	478;"	d
SCB_CCR_STKALIGN_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	402;"	d
SCB_CCR_STKALIGN_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	432;"	d
SCB_CCR_STKALIGN_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	389;"	d
SCB_CCR_STKALIGN_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	410;"	d
SCB_CCR_STKALIGN_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	445;"	d
SCB_CCR_STKALIGN_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	477;"	d
SCB_CCR_STKALIGN_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	401;"	d
SCB_CCR_STKALIGN_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	431;"	d
SCB_CCR_STKALIGN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4697;"	d
SCB_CCR_STKALIGN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4902;"	d
SCB_CCR_STKALIGN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5212;"	d
SCB_CCR_STKALIGN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6689;"	d
SCB_CCR_UNALIGN_TRP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4694;"	d
SCB_CCR_UNALIGN_TRP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4899;"	d
SCB_CCR_UNALIGN_TRP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5209;"	d
SCB_CCR_UNALIGN_TRP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6686;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	393;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	414;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	455;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	487;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	405;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	441;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	392;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	413;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	454;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	486;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	404;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	440;"	d
SCB_CCR_UNALIGN_TRP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4695;"	d
SCB_CCR_UNALIGN_TRP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4900;"	d
SCB_CCR_UNALIGN_TRP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5210;"	d
SCB_CCR_UNALIGN_TRP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6687;"	d
SCB_CCR_USERSETMPEND_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	458;"	d
SCB_CCR_USERSETMPEND_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	490;"	d
SCB_CCR_USERSETMPEND_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	444;"	d
SCB_CCR_USERSETMPEND_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	457;"	d
SCB_CCR_USERSETMPEND_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	489;"	d
SCB_CCR_USERSETMPEND_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	443;"	d
SCB_CFSR_BUSFAULTSR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	511;"	d
SCB_CFSR_BUSFAULTSR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	543;"	d
SCB_CFSR_BUSFAULTSR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	497;"	d
SCB_CFSR_BUSFAULTSR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	510;"	d
SCB_CFSR_BUSFAULTSR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	542;"	d
SCB_CFSR_BUSFAULTSR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	496;"	d
SCB_CFSR_MEMFAULTSR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	514;"	d
SCB_CFSR_MEMFAULTSR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	546;"	d
SCB_CFSR_MEMFAULTSR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	500;"	d
SCB_CFSR_MEMFAULTSR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	513;"	d
SCB_CFSR_MEMFAULTSR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	545;"	d
SCB_CFSR_MEMFAULTSR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	499;"	d
SCB_CFSR_USGFAULTSR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	508;"	d
SCB_CFSR_USGFAULTSR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	540;"	d
SCB_CFSR_USGFAULTSR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	494;"	d
SCB_CFSR_USGFAULTSR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	507;"	d
SCB_CFSR_USGFAULTSR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	539;"	d
SCB_CFSR_USGFAULTSR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	493;"	d
SCB_CPUID	.\Sources\Chip_start\Header\MKL24Z4.h	4748;"	d
SCB_CPUID	.\Sources\Chip_start\Header\MKL25Z4.h	4953;"	d
SCB_CPUID	.\Sources\Chip_start\Header\MKL26Z4.h	5263;"	d
SCB_CPUID	.\Sources\Chip_start\Header\MKL46Z4.h	6740;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	326;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	341;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	361;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	401;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	334;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	352;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	325;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	340;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	360;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	400;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	333;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	351;"	d
SCB_CPUID_IMPLEMENTER	.\Sources\Chip_start\Header\MKL24Z4.h	4652;"	d
SCB_CPUID_IMPLEMENTER	.\Sources\Chip_start\Header\MKL25Z4.h	4857;"	d
SCB_CPUID_IMPLEMENTER	.\Sources\Chip_start\Header\MKL26Z4.h	5167;"	d
SCB_CPUID_IMPLEMENTER	.\Sources\Chip_start\Header\MKL46Z4.h	6644;"	d
SCB_CPUID_IMPLEMENTER_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4650;"	d
SCB_CPUID_IMPLEMENTER_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4855;"	d
SCB_CPUID_IMPLEMENTER_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5165;"	d
SCB_CPUID_IMPLEMENTER_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6642;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	320;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	335;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	355;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	395;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	328;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	346;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	319;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	334;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	354;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	394;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	327;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	345;"	d
SCB_CPUID_IMPLEMENTER_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4651;"	d
SCB_CPUID_IMPLEMENTER_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4856;"	d
SCB_CPUID_IMPLEMENTER_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5166;"	d
SCB_CPUID_IMPLEMENTER_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6643;"	d
SCB_CPUID_PARTNO	.\Sources\Chip_start\Header\MKL24Z4.h	4646;"	d
SCB_CPUID_PARTNO	.\Sources\Chip_start\Header\MKL25Z4.h	4851;"	d
SCB_CPUID_PARTNO	.\Sources\Chip_start\Header\MKL26Z4.h	5161;"	d
SCB_CPUID_PARTNO	.\Sources\Chip_start\Header\MKL46Z4.h	6638;"	d
SCB_CPUID_PARTNO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4644;"	d
SCB_CPUID_PARTNO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4849;"	d
SCB_CPUID_PARTNO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5159;"	d
SCB_CPUID_PARTNO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6636;"	d
SCB_CPUID_PARTNO_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	329;"	d
SCB_CPUID_PARTNO_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	344;"	d
SCB_CPUID_PARTNO_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	364;"	d
SCB_CPUID_PARTNO_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	404;"	d
SCB_CPUID_PARTNO_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	337;"	d
SCB_CPUID_PARTNO_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	355;"	d
SCB_CPUID_PARTNO_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	328;"	d
SCB_CPUID_PARTNO_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	343;"	d
SCB_CPUID_PARTNO_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	363;"	d
SCB_CPUID_PARTNO_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	403;"	d
SCB_CPUID_PARTNO_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	336;"	d
SCB_CPUID_PARTNO_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	354;"	d
SCB_CPUID_PARTNO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4645;"	d
SCB_CPUID_PARTNO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4850;"	d
SCB_CPUID_PARTNO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5160;"	d
SCB_CPUID_PARTNO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6637;"	d
SCB_CPUID_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4615;"	d
SCB_CPUID_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4820;"	d
SCB_CPUID_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5130;"	d
SCB_CPUID_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6607;"	d
SCB_CPUID_REVISION	.\Sources\Chip_start\Header\MKL24Z4.h	4643;"	d
SCB_CPUID_REVISION	.\Sources\Chip_start\Header\MKL25Z4.h	4848;"	d
SCB_CPUID_REVISION	.\Sources\Chip_start\Header\MKL26Z4.h	5158;"	d
SCB_CPUID_REVISION	.\Sources\Chip_start\Header\MKL46Z4.h	6635;"	d
SCB_CPUID_REVISION_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4641;"	d
SCB_CPUID_REVISION_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4846;"	d
SCB_CPUID_REVISION_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5156;"	d
SCB_CPUID_REVISION_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6633;"	d
SCB_CPUID_REVISION_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	332;"	d
SCB_CPUID_REVISION_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	347;"	d
SCB_CPUID_REVISION_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	367;"	d
SCB_CPUID_REVISION_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	407;"	d
SCB_CPUID_REVISION_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	340;"	d
SCB_CPUID_REVISION_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	358;"	d
SCB_CPUID_REVISION_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	331;"	d
SCB_CPUID_REVISION_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	346;"	d
SCB_CPUID_REVISION_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	366;"	d
SCB_CPUID_REVISION_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	406;"	d
SCB_CPUID_REVISION_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	339;"	d
SCB_CPUID_REVISION_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	357;"	d
SCB_CPUID_REVISION_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4642;"	d
SCB_CPUID_REVISION_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4847;"	d
SCB_CPUID_REVISION_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5157;"	d
SCB_CPUID_REVISION_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6634;"	d
SCB_CPUID_VARIANT	.\Sources\Chip_start\Header\MKL24Z4.h	4649;"	d
SCB_CPUID_VARIANT	.\Sources\Chip_start\Header\MKL25Z4.h	4854;"	d
SCB_CPUID_VARIANT	.\Sources\Chip_start\Header\MKL26Z4.h	5164;"	d
SCB_CPUID_VARIANT	.\Sources\Chip_start\Header\MKL46Z4.h	6641;"	d
SCB_CPUID_VARIANT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4647;"	d
SCB_CPUID_VARIANT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4852;"	d
SCB_CPUID_VARIANT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5162;"	d
SCB_CPUID_VARIANT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6639;"	d
SCB_CPUID_VARIANT_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	323;"	d
SCB_CPUID_VARIANT_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	338;"	d
SCB_CPUID_VARIANT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	358;"	d
SCB_CPUID_VARIANT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	398;"	d
SCB_CPUID_VARIANT_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	331;"	d
SCB_CPUID_VARIANT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	349;"	d
SCB_CPUID_VARIANT_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	322;"	d
SCB_CPUID_VARIANT_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	337;"	d
SCB_CPUID_VARIANT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	357;"	d
SCB_CPUID_VARIANT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	397;"	d
SCB_CPUID_VARIANT_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	330;"	d
SCB_CPUID_VARIANT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	348;"	d
SCB_CPUID_VARIANT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4648;"	d
SCB_CPUID_VARIANT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4853;"	d
SCB_CPUID_VARIANT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5163;"	d
SCB_CPUID_VARIANT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6640;"	d
SCB_DFSR	.\Sources\Chip_start\Header\MKL24Z4.h	4757;"	d
SCB_DFSR	.\Sources\Chip_start\Header\MKL25Z4.h	4962;"	d
SCB_DFSR	.\Sources\Chip_start\Header\MKL26Z4.h	5272;"	d
SCB_DFSR	.\Sources\Chip_start\Header\MKL46Z4.h	6749;"	d
SCB_DFSR_BKPT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4715;"	d
SCB_DFSR_BKPT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4920;"	d
SCB_DFSR_BKPT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5230;"	d
SCB_DFSR_BKPT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6707;"	d
SCB_DFSR_BKPT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	537;"	d
SCB_DFSR_BKPT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	569;"	d
SCB_DFSR_BKPT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	523;"	d
SCB_DFSR_BKPT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	536;"	d
SCB_DFSR_BKPT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	568;"	d
SCB_DFSR_BKPT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	522;"	d
SCB_DFSR_BKPT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4716;"	d
SCB_DFSR_BKPT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4921;"	d
SCB_DFSR_BKPT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5231;"	d
SCB_DFSR_BKPT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6708;"	d
SCB_DFSR_DWTTRAP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4717;"	d
SCB_DFSR_DWTTRAP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4922;"	d
SCB_DFSR_DWTTRAP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5232;"	d
SCB_DFSR_DWTTRAP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6709;"	d
SCB_DFSR_DWTTRAP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	534;"	d
SCB_DFSR_DWTTRAP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	566;"	d
SCB_DFSR_DWTTRAP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	520;"	d
SCB_DFSR_DWTTRAP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	533;"	d
SCB_DFSR_DWTTRAP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	565;"	d
SCB_DFSR_DWTTRAP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	519;"	d
SCB_DFSR_DWTTRAP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4718;"	d
SCB_DFSR_DWTTRAP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4923;"	d
SCB_DFSR_DWTTRAP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5233;"	d
SCB_DFSR_DWTTRAP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6710;"	d
SCB_DFSR_EXTERNAL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4721;"	d
SCB_DFSR_EXTERNAL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4926;"	d
SCB_DFSR_EXTERNAL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5236;"	d
SCB_DFSR_EXTERNAL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6713;"	d
SCB_DFSR_EXTERNAL_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	528;"	d
SCB_DFSR_EXTERNAL_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	560;"	d
SCB_DFSR_EXTERNAL_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	514;"	d
SCB_DFSR_EXTERNAL_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	527;"	d
SCB_DFSR_EXTERNAL_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	559;"	d
SCB_DFSR_EXTERNAL_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	513;"	d
SCB_DFSR_EXTERNAL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4722;"	d
SCB_DFSR_EXTERNAL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4927;"	d
SCB_DFSR_EXTERNAL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5237;"	d
SCB_DFSR_EXTERNAL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6714;"	d
SCB_DFSR_HALTED_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4713;"	d
SCB_DFSR_HALTED_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4918;"	d
SCB_DFSR_HALTED_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5228;"	d
SCB_DFSR_HALTED_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6705;"	d
SCB_DFSR_HALTED_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	540;"	d
SCB_DFSR_HALTED_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	572;"	d
SCB_DFSR_HALTED_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	526;"	d
SCB_DFSR_HALTED_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	539;"	d
SCB_DFSR_HALTED_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	571;"	d
SCB_DFSR_HALTED_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	525;"	d
SCB_DFSR_HALTED_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4714;"	d
SCB_DFSR_HALTED_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4919;"	d
SCB_DFSR_HALTED_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5229;"	d
SCB_DFSR_HALTED_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6706;"	d
SCB_DFSR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4624;"	d
SCB_DFSR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4829;"	d
SCB_DFSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5139;"	d
SCB_DFSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6616;"	d
SCB_DFSR_VCATCH_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4719;"	d
SCB_DFSR_VCATCH_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4924;"	d
SCB_DFSR_VCATCH_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5234;"	d
SCB_DFSR_VCATCH_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6711;"	d
SCB_DFSR_VCATCH_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	531;"	d
SCB_DFSR_VCATCH_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	563;"	d
SCB_DFSR_VCATCH_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	517;"	d
SCB_DFSR_VCATCH_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	530;"	d
SCB_DFSR_VCATCH_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	562;"	d
SCB_DFSR_VCATCH_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	516;"	d
SCB_DFSR_VCATCH_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4720;"	d
SCB_DFSR_VCATCH_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4925;"	d
SCB_DFSR_VCATCH_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5235;"	d
SCB_DFSR_VCATCH_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6712;"	d
SCB_HFSR_DEBUGEVT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	518;"	d
SCB_HFSR_DEBUGEVT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	550;"	d
SCB_HFSR_DEBUGEVT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	504;"	d
SCB_HFSR_DEBUGEVT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	517;"	d
SCB_HFSR_DEBUGEVT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	549;"	d
SCB_HFSR_DEBUGEVT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	503;"	d
SCB_HFSR_FORCED_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	521;"	d
SCB_HFSR_FORCED_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	553;"	d
SCB_HFSR_FORCED_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	507;"	d
SCB_HFSR_FORCED_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	520;"	d
SCB_HFSR_FORCED_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	552;"	d
SCB_HFSR_FORCED_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	506;"	d
SCB_HFSR_VECTTBL_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	524;"	d
SCB_HFSR_VECTTBL_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	556;"	d
SCB_HFSR_VECTTBL_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	510;"	d
SCB_HFSR_VECTTBL_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	523;"	d
SCB_HFSR_VECTTBL_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	555;"	d
SCB_HFSR_VECTTBL_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	509;"	d
SCB_ICSR	.\Sources\Chip_start\Header\MKL24Z4.h	4749;"	d
SCB_ICSR	.\Sources\Chip_start\Header\MKL25Z4.h	4954;"	d
SCB_ICSR	.\Sources\Chip_start\Header\MKL26Z4.h	5264;"	d
SCB_ICSR	.\Sources\Chip_start\Header\MKL46Z4.h	6741;"	d
SCB_ICSR_ISRPENDING_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4660;"	d
SCB_ICSR_ISRPENDING_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4865;"	d
SCB_ICSR_ISRPENDING_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5175;"	d
SCB_ICSR_ISRPENDING_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6652;"	d
SCB_ICSR_ISRPENDING_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	354;"	d
SCB_ICSR_ISRPENDING_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	369;"	d
SCB_ICSR_ISRPENDING_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	389;"	d
SCB_ICSR_ISRPENDING_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	429;"	d
SCB_ICSR_ISRPENDING_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	362;"	d
SCB_ICSR_ISRPENDING_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	380;"	d
SCB_ICSR_ISRPENDING_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	353;"	d
SCB_ICSR_ISRPENDING_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	368;"	d
SCB_ICSR_ISRPENDING_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	388;"	d
SCB_ICSR_ISRPENDING_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	428;"	d
SCB_ICSR_ISRPENDING_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	361;"	d
SCB_ICSR_ISRPENDING_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	379;"	d
SCB_ICSR_ISRPENDING_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4661;"	d
SCB_ICSR_ISRPENDING_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4866;"	d
SCB_ICSR_ISRPENDING_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5176;"	d
SCB_ICSR_ISRPENDING_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6653;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	351;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	366;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	386;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	426;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	359;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	377;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	350;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	365;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	385;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	425;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	358;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	376;"	d
SCB_ICSR_NMIPENDSET_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4670;"	d
SCB_ICSR_NMIPENDSET_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4875;"	d
SCB_ICSR_NMIPENDSET_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5185;"	d
SCB_ICSR_NMIPENDSET_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6662;"	d
SCB_ICSR_NMIPENDSET_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	336;"	d
SCB_ICSR_NMIPENDSET_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	351;"	d
SCB_ICSR_NMIPENDSET_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	371;"	d
SCB_ICSR_NMIPENDSET_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	411;"	d
SCB_ICSR_NMIPENDSET_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	344;"	d
SCB_ICSR_NMIPENDSET_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	362;"	d
SCB_ICSR_NMIPENDSET_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	335;"	d
SCB_ICSR_NMIPENDSET_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	350;"	d
SCB_ICSR_NMIPENDSET_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	370;"	d
SCB_ICSR_NMIPENDSET_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	410;"	d
SCB_ICSR_NMIPENDSET_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	343;"	d
SCB_ICSR_NMIPENDSET_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	361;"	d
SCB_ICSR_NMIPENDSET_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4671;"	d
SCB_ICSR_NMIPENDSET_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4876;"	d
SCB_ICSR_NMIPENDSET_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5186;"	d
SCB_ICSR_NMIPENDSET_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6663;"	d
SCB_ICSR_PENDSTCLR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4662;"	d
SCB_ICSR_PENDSTCLR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4867;"	d
SCB_ICSR_PENDSTCLR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5177;"	d
SCB_ICSR_PENDSTCLR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6654;"	d
SCB_ICSR_PENDSTCLR_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	348;"	d
SCB_ICSR_PENDSTCLR_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	363;"	d
SCB_ICSR_PENDSTCLR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	383;"	d
SCB_ICSR_PENDSTCLR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	423;"	d
SCB_ICSR_PENDSTCLR_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	356;"	d
SCB_ICSR_PENDSTCLR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	374;"	d
SCB_ICSR_PENDSTCLR_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	347;"	d
SCB_ICSR_PENDSTCLR_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	362;"	d
SCB_ICSR_PENDSTCLR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	382;"	d
SCB_ICSR_PENDSTCLR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	422;"	d
SCB_ICSR_PENDSTCLR_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	355;"	d
SCB_ICSR_PENDSTCLR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	373;"	d
SCB_ICSR_PENDSTCLR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4663;"	d
SCB_ICSR_PENDSTCLR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4868;"	d
SCB_ICSR_PENDSTCLR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5178;"	d
SCB_ICSR_PENDSTCLR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6655;"	d
SCB_ICSR_PENDSTSET_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4664;"	d
SCB_ICSR_PENDSTSET_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4869;"	d
SCB_ICSR_PENDSTSET_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5179;"	d
SCB_ICSR_PENDSTSET_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6656;"	d
SCB_ICSR_PENDSTSET_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	345;"	d
SCB_ICSR_PENDSTSET_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	360;"	d
SCB_ICSR_PENDSTSET_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	380;"	d
SCB_ICSR_PENDSTSET_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	420;"	d
SCB_ICSR_PENDSTSET_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	353;"	d
SCB_ICSR_PENDSTSET_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	371;"	d
SCB_ICSR_PENDSTSET_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	344;"	d
SCB_ICSR_PENDSTSET_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	359;"	d
SCB_ICSR_PENDSTSET_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	379;"	d
SCB_ICSR_PENDSTSET_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	419;"	d
SCB_ICSR_PENDSTSET_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	352;"	d
SCB_ICSR_PENDSTSET_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	370;"	d
SCB_ICSR_PENDSTSET_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4665;"	d
SCB_ICSR_PENDSTSET_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4870;"	d
SCB_ICSR_PENDSTSET_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5180;"	d
SCB_ICSR_PENDSTSET_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6657;"	d
SCB_ICSR_PENDSVCLR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4666;"	d
SCB_ICSR_PENDSVCLR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4871;"	d
SCB_ICSR_PENDSVCLR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5181;"	d
SCB_ICSR_PENDSVCLR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6658;"	d
SCB_ICSR_PENDSVCLR_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	342;"	d
SCB_ICSR_PENDSVCLR_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	357;"	d
SCB_ICSR_PENDSVCLR_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	377;"	d
SCB_ICSR_PENDSVCLR_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	417;"	d
SCB_ICSR_PENDSVCLR_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	350;"	d
SCB_ICSR_PENDSVCLR_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	368;"	d
SCB_ICSR_PENDSVCLR_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	341;"	d
SCB_ICSR_PENDSVCLR_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	356;"	d
SCB_ICSR_PENDSVCLR_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	376;"	d
SCB_ICSR_PENDSVCLR_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	416;"	d
SCB_ICSR_PENDSVCLR_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	349;"	d
SCB_ICSR_PENDSVCLR_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	367;"	d
SCB_ICSR_PENDSVCLR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4667;"	d
SCB_ICSR_PENDSVCLR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4872;"	d
SCB_ICSR_PENDSVCLR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5182;"	d
SCB_ICSR_PENDSVCLR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6659;"	d
SCB_ICSR_PENDSVSET_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4668;"	d
SCB_ICSR_PENDSVSET_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4873;"	d
SCB_ICSR_PENDSVSET_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5183;"	d
SCB_ICSR_PENDSVSET_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6660;"	d
SCB_ICSR_PENDSVSET_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	339;"	d
SCB_ICSR_PENDSVSET_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	354;"	d
SCB_ICSR_PENDSVSET_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	374;"	d
SCB_ICSR_PENDSVSET_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	414;"	d
SCB_ICSR_PENDSVSET_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	347;"	d
SCB_ICSR_PENDSVSET_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	365;"	d
SCB_ICSR_PENDSVSET_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	338;"	d
SCB_ICSR_PENDSVSET_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	353;"	d
SCB_ICSR_PENDSVSET_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	373;"	d
SCB_ICSR_PENDSVSET_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	413;"	d
SCB_ICSR_PENDSVSET_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	346;"	d
SCB_ICSR_PENDSVSET_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	364;"	d
SCB_ICSR_PENDSVSET_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4669;"	d
SCB_ICSR_PENDSVSET_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4874;"	d
SCB_ICSR_PENDSVSET_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5184;"	d
SCB_ICSR_PENDSVSET_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6661;"	d
SCB_ICSR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4616;"	d
SCB_ICSR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4821;"	d
SCB_ICSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5131;"	d
SCB_ICSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6608;"	d
SCB_ICSR_RETTOBASE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	395;"	d
SCB_ICSR_RETTOBASE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	435;"	d
SCB_ICSR_RETTOBASE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	386;"	d
SCB_ICSR_RETTOBASE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	394;"	d
SCB_ICSR_RETTOBASE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	434;"	d
SCB_ICSR_RETTOBASE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	385;"	d
SCB_ICSR_VECTACTIVE	.\Sources\Chip_start\Header\MKL24Z4.h	4656;"	d
SCB_ICSR_VECTACTIVE	.\Sources\Chip_start\Header\MKL25Z4.h	4861;"	d
SCB_ICSR_VECTACTIVE	.\Sources\Chip_start\Header\MKL26Z4.h	5171;"	d
SCB_ICSR_VECTACTIVE	.\Sources\Chip_start\Header\MKL46Z4.h	6648;"	d
SCB_ICSR_VECTACTIVE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4654;"	d
SCB_ICSR_VECTACTIVE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4859;"	d
SCB_ICSR_VECTACTIVE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5169;"	d
SCB_ICSR_VECTACTIVE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6646;"	d
SCB_ICSR_VECTACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	360;"	d
SCB_ICSR_VECTACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	375;"	d
SCB_ICSR_VECTACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	398;"	d
SCB_ICSR_VECTACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	438;"	d
SCB_ICSR_VECTACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	368;"	d
SCB_ICSR_VECTACTIVE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	389;"	d
SCB_ICSR_VECTACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	359;"	d
SCB_ICSR_VECTACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	374;"	d
SCB_ICSR_VECTACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	397;"	d
SCB_ICSR_VECTACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	437;"	d
SCB_ICSR_VECTACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	367;"	d
SCB_ICSR_VECTACTIVE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	388;"	d
SCB_ICSR_VECTACTIVE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4655;"	d
SCB_ICSR_VECTACTIVE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4860;"	d
SCB_ICSR_VECTACTIVE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5170;"	d
SCB_ICSR_VECTACTIVE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6647;"	d
SCB_ICSR_VECTPENDING	.\Sources\Chip_start\Header\MKL24Z4.h	4659;"	d
SCB_ICSR_VECTPENDING	.\Sources\Chip_start\Header\MKL25Z4.h	4864;"	d
SCB_ICSR_VECTPENDING	.\Sources\Chip_start\Header\MKL26Z4.h	5174;"	d
SCB_ICSR_VECTPENDING	.\Sources\Chip_start\Header\MKL46Z4.h	6651;"	d
SCB_ICSR_VECTPENDING_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4657;"	d
SCB_ICSR_VECTPENDING_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4862;"	d
SCB_ICSR_VECTPENDING_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5172;"	d
SCB_ICSR_VECTPENDING_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6649;"	d
SCB_ICSR_VECTPENDING_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	357;"	d
SCB_ICSR_VECTPENDING_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	372;"	d
SCB_ICSR_VECTPENDING_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	392;"	d
SCB_ICSR_VECTPENDING_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	432;"	d
SCB_ICSR_VECTPENDING_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	365;"	d
SCB_ICSR_VECTPENDING_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	383;"	d
SCB_ICSR_VECTPENDING_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	356;"	d
SCB_ICSR_VECTPENDING_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	371;"	d
SCB_ICSR_VECTPENDING_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	391;"	d
SCB_ICSR_VECTPENDING_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	431;"	d
SCB_ICSR_VECTPENDING_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	364;"	d
SCB_ICSR_VECTPENDING_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	382;"	d
SCB_ICSR_VECTPENDING_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4658;"	d
SCB_ICSR_VECTPENDING_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4863;"	d
SCB_ICSR_VECTPENDING_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5173;"	d
SCB_ICSR_VECTPENDING_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6650;"	d
SCB_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct SCB_MemMap$/;"	s
SCB_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct SCB_MemMap$/;"	s
SCB_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct SCB_MemMap$/;"	s
SCB_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct SCB_MemMap$/;"	s
SCB_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *SCB_MemMapPtr;$/;"	t
SCB_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *SCB_MemMapPtr;$/;"	t
SCB_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *SCB_MemMapPtr;$/;"	t
SCB_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *SCB_MemMapPtr;$/;"	t
SCB_SCR	.\Sources\Chip_start\Header\MKL24Z4.h	4752;"	d
SCB_SCR	.\Sources\Chip_start\Header\MKL25Z4.h	4957;"	d
SCB_SCR	.\Sources\Chip_start\Header\MKL26Z4.h	5267;"	d
SCB_SCR	.\Sources\Chip_start\Header\MKL46Z4.h	6744;"	d
SCB_SCR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4619;"	d
SCB_SCR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4824;"	d
SCB_SCR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5134;"	d
SCB_SCR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6611;"	d
SCB_SCR_SEVONPEND_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4691;"	d
SCB_SCR_SEVONPEND_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4896;"	d
SCB_SCR_SEVONPEND_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5206;"	d
SCB_SCR_SEVONPEND_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6683;"	d
SCB_SCR_SEVONPEND_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	380;"	d
SCB_SCR_SEVONPEND_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	401;"	d
SCB_SCR_SEVONPEND_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	436;"	d
SCB_SCR_SEVONPEND_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	468;"	d
SCB_SCR_SEVONPEND_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	392;"	d
SCB_SCR_SEVONPEND_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	422;"	d
SCB_SCR_SEVONPEND_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	379;"	d
SCB_SCR_SEVONPEND_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	400;"	d
SCB_SCR_SEVONPEND_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	435;"	d
SCB_SCR_SEVONPEND_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	467;"	d
SCB_SCR_SEVONPEND_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	391;"	d
SCB_SCR_SEVONPEND_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	421;"	d
SCB_SCR_SEVONPEND_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4692;"	d
SCB_SCR_SEVONPEND_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4897;"	d
SCB_SCR_SEVONPEND_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5207;"	d
SCB_SCR_SEVONPEND_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6684;"	d
SCB_SCR_SLEEPDEEP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4689;"	d
SCB_SCR_SLEEPDEEP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4894;"	d
SCB_SCR_SLEEPDEEP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5204;"	d
SCB_SCR_SLEEPDEEP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6681;"	d
SCB_SCR_SLEEPDEEP_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	383;"	d
SCB_SCR_SLEEPDEEP_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	404;"	d
SCB_SCR_SLEEPDEEP_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	439;"	d
SCB_SCR_SLEEPDEEP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	471;"	d
SCB_SCR_SLEEPDEEP_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	395;"	d
SCB_SCR_SLEEPDEEP_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	425;"	d
SCB_SCR_SLEEPDEEP_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	382;"	d
SCB_SCR_SLEEPDEEP_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	403;"	d
SCB_SCR_SLEEPDEEP_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	438;"	d
SCB_SCR_SLEEPDEEP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	470;"	d
SCB_SCR_SLEEPDEEP_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	394;"	d
SCB_SCR_SLEEPDEEP_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	424;"	d
SCB_SCR_SLEEPDEEP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4690;"	d
SCB_SCR_SLEEPDEEP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4895;"	d
SCB_SCR_SLEEPDEEP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5205;"	d
SCB_SCR_SLEEPDEEP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6682;"	d
SCB_SCR_SLEEPONEXIT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4687;"	d
SCB_SCR_SLEEPONEXIT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4892;"	d
SCB_SCR_SLEEPONEXIT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5202;"	d
SCB_SCR_SLEEPONEXIT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6679;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	386;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	407;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	442;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	474;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	398;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	428;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	385;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	406;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	441;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	473;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	397;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	427;"	d
SCB_SCR_SLEEPONEXIT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4688;"	d
SCB_SCR_SLEEPONEXIT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4893;"	d
SCB_SCR_SLEEPONEXIT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5203;"	d
SCB_SCR_SLEEPONEXIT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6680;"	d
SCB_SFCR_SECKEY_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	416;"	d
SCB_SFCR_SECKEY_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	415;"	d
SCB_SFCR_UNIBRTIMING_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	413;"	d
SCB_SFCR_UNIBRTIMING_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	412;"	d
SCB_SHCSR	.\Sources\Chip_start\Header\MKL24Z4.h	4756;"	d
SCB_SHCSR	.\Sources\Chip_start\Header\MKL25Z4.h	4961;"	d
SCB_SHCSR	.\Sources\Chip_start\Header\MKL26Z4.h	5271;"	d
SCB_SHCSR	.\Sources\Chip_start\Header\MKL46Z4.h	6748;"	d
SCB_SHCSR_BUSFAULTACT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	501;"	d
SCB_SHCSR_BUSFAULTACT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	533;"	d
SCB_SHCSR_BUSFAULTACT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	487;"	d
SCB_SHCSR_BUSFAULTACT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	500;"	d
SCB_SHCSR_BUSFAULTACT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	532;"	d
SCB_SHCSR_BUSFAULTACT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	486;"	d
SCB_SHCSR_BUSFAULTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	468;"	d
SCB_SHCSR_BUSFAULTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	500;"	d
SCB_SHCSR_BUSFAULTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	454;"	d
SCB_SHCSR_BUSFAULTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	467;"	d
SCB_SHCSR_BUSFAULTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	499;"	d
SCB_SHCSR_BUSFAULTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	453;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	477;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	509;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	463;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	476;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	508;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	462;"	d
SCB_SHCSR_MEMFAULTACT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	504;"	d
SCB_SHCSR_MEMFAULTACT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	536;"	d
SCB_SHCSR_MEMFAULTACT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	490;"	d
SCB_SHCSR_MEMFAULTACT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	503;"	d
SCB_SHCSR_MEMFAULTACT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	535;"	d
SCB_SHCSR_MEMFAULTACT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	489;"	d
SCB_SHCSR_MEMFAULTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	471;"	d
SCB_SHCSR_MEMFAULTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	503;"	d
SCB_SHCSR_MEMFAULTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	457;"	d
SCB_SHCSR_MEMFAULTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	470;"	d
SCB_SHCSR_MEMFAULTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	502;"	d
SCB_SHCSR_MEMFAULTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	456;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	480;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	512;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	466;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	479;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	511;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	465;"	d
SCB_SHCSR_MONITORACT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	492;"	d
SCB_SHCSR_MONITORACT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	524;"	d
SCB_SHCSR_MONITORACT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	478;"	d
SCB_SHCSR_MONITORACT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	491;"	d
SCB_SHCSR_MONITORACT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	523;"	d
SCB_SHCSR_MONITORACT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	477;"	d
SCB_SHCSR_PENDSVACT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	489;"	d
SCB_SHCSR_PENDSVACT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	521;"	d
SCB_SHCSR_PENDSVACT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	475;"	d
SCB_SHCSR_PENDSVACT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	488;"	d
SCB_SHCSR_PENDSVACT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	520;"	d
SCB_SHCSR_PENDSVACT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	474;"	d
SCB_SHCSR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4623;"	d
SCB_SHCSR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4828;"	d
SCB_SHCSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5138;"	d
SCB_SHCSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6615;"	d
SCB_SHCSR_SVCALLACT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	495;"	d
SCB_SHCSR_SVCALLACT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	527;"	d
SCB_SHCSR_SVCALLACT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	481;"	d
SCB_SHCSR_SVCALLACT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	494;"	d
SCB_SHCSR_SVCALLACT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	526;"	d
SCB_SHCSR_SVCALLACT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	480;"	d
SCB_SHCSR_SVCALLPENDED_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4710;"	d
SCB_SHCSR_SVCALLPENDED_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4915;"	d
SCB_SHCSR_SVCALLPENDED_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5225;"	d
SCB_SHCSR_SVCALLPENDED_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6702;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	397;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	418;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	474;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	506;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	409;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	460;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	396;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	417;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	473;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	505;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	408;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	459;"	d
SCB_SHCSR_SVCALLPENDED_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4711;"	d
SCB_SHCSR_SVCALLPENDED_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4916;"	d
SCB_SHCSR_SVCALLPENDED_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5226;"	d
SCB_SHCSR_SVCALLPENDED_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6703;"	d
SCB_SHCSR_SYSTICKACT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	486;"	d
SCB_SHCSR_SYSTICKACT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	518;"	d
SCB_SHCSR_SYSTICKACT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	472;"	d
SCB_SHCSR_SYSTICKACT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	485;"	d
SCB_SHCSR_SYSTICKACT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	517;"	d
SCB_SHCSR_SYSTICKACT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	471;"	d
SCB_SHCSR_USGFAULTACT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	498;"	d
SCB_SHCSR_USGFAULTACT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	530;"	d
SCB_SHCSR_USGFAULTACT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	484;"	d
SCB_SHCSR_USGFAULTACT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	497;"	d
SCB_SHCSR_USGFAULTACT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	529;"	d
SCB_SHCSR_USGFAULTACT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	483;"	d
SCB_SHCSR_USGFAULTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	465;"	d
SCB_SHCSR_USGFAULTENA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	497;"	d
SCB_SHCSR_USGFAULTENA_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	451;"	d
SCB_SHCSR_USGFAULTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	464;"	d
SCB_SHCSR_USGFAULTENA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	496;"	d
SCB_SHCSR_USGFAULTENA_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	450;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	483;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	515;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	469;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	482;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	514;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	468;"	d
SCB_SHPR2	.\Sources\Chip_start\Header\MKL24Z4.h	4754;"	d
SCB_SHPR2	.\Sources\Chip_start\Header\MKL25Z4.h	4959;"	d
SCB_SHPR2	.\Sources\Chip_start\Header\MKL26Z4.h	5269;"	d
SCB_SHPR2	.\Sources\Chip_start\Header\MKL46Z4.h	6746;"	d
SCB_SHPR2_PRI_11	.\Sources\Chip_start\Header\MKL24Z4.h	4701;"	d
SCB_SHPR2_PRI_11	.\Sources\Chip_start\Header\MKL25Z4.h	4906;"	d
SCB_SHPR2_PRI_11	.\Sources\Chip_start\Header\MKL26Z4.h	5216;"	d
SCB_SHPR2_PRI_11	.\Sources\Chip_start\Header\MKL46Z4.h	6693;"	d
SCB_SHPR2_PRI_11_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4699;"	d
SCB_SHPR2_PRI_11_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4904;"	d
SCB_SHPR2_PRI_11_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5214;"	d
SCB_SHPR2_PRI_11_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6691;"	d
SCB_SHPR2_PRI_11_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4700;"	d
SCB_SHPR2_PRI_11_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4905;"	d
SCB_SHPR2_PRI_11_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5215;"	d
SCB_SHPR2_PRI_11_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6692;"	d
SCB_SHPR2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4621;"	d
SCB_SHPR2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4826;"	d
SCB_SHPR2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5136;"	d
SCB_SHPR2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6613;"	d
SCB_SHPR3	.\Sources\Chip_start\Header\MKL24Z4.h	4755;"	d
SCB_SHPR3	.\Sources\Chip_start\Header\MKL25Z4.h	4960;"	d
SCB_SHPR3	.\Sources\Chip_start\Header\MKL26Z4.h	5270;"	d
SCB_SHPR3	.\Sources\Chip_start\Header\MKL46Z4.h	6747;"	d
SCB_SHPR3_PRI_14	.\Sources\Chip_start\Header\MKL24Z4.h	4705;"	d
SCB_SHPR3_PRI_14	.\Sources\Chip_start\Header\MKL25Z4.h	4910;"	d
SCB_SHPR3_PRI_14	.\Sources\Chip_start\Header\MKL26Z4.h	5220;"	d
SCB_SHPR3_PRI_14	.\Sources\Chip_start\Header\MKL46Z4.h	6697;"	d
SCB_SHPR3_PRI_14_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4703;"	d
SCB_SHPR3_PRI_14_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4908;"	d
SCB_SHPR3_PRI_14_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5218;"	d
SCB_SHPR3_PRI_14_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6695;"	d
SCB_SHPR3_PRI_14_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4704;"	d
SCB_SHPR3_PRI_14_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4909;"	d
SCB_SHPR3_PRI_14_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5219;"	d
SCB_SHPR3_PRI_14_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6696;"	d
SCB_SHPR3_PRI_15	.\Sources\Chip_start\Header\MKL24Z4.h	4708;"	d
SCB_SHPR3_PRI_15	.\Sources\Chip_start\Header\MKL25Z4.h	4913;"	d
SCB_SHPR3_PRI_15	.\Sources\Chip_start\Header\MKL26Z4.h	5223;"	d
SCB_SHPR3_PRI_15	.\Sources\Chip_start\Header\MKL46Z4.h	6700;"	d
SCB_SHPR3_PRI_15_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4706;"	d
SCB_SHPR3_PRI_15_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4911;"	d
SCB_SHPR3_PRI_15_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5221;"	d
SCB_SHPR3_PRI_15_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6698;"	d
SCB_SHPR3_PRI_15_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4707;"	d
SCB_SHPR3_PRI_15_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4912;"	d
SCB_SHPR3_PRI_15_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5222;"	d
SCB_SHPR3_PRI_15_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6699;"	d
SCB_SHPR3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4622;"	d
SCB_SHPR3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4827;"	d
SCB_SHPR3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5137;"	d
SCB_SHPR3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6614;"	d
SCB_Type	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    } SCB_Type;$/;"	t	typeref:struct:__anon79
SCB_Type	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    } SCB_Type;$/;"	t	typeref:struct:__anon90
SCB_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } SCB_Type;$/;"	t	typeref:struct:__anon102
SCB_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } SCB_Type;$/;"	t	typeref:struct:__anon120
SCB_Type	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    } SCB_Type;$/;"	t	typeref:struct:__anon139
SCB_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } SCB_Type;$/;"	t	typeref:struct:__anon152
SCB_VTOR	.\Sources\Chip_start\Header\MKL24Z4.h	4750;"	d
SCB_VTOR	.\Sources\Chip_start\Header\MKL25Z4.h	4955;"	d
SCB_VTOR	.\Sources\Chip_start\Header\MKL26Z4.h	5265;"	d
SCB_VTOR	.\Sources\Chip_start\Header\MKL46Z4.h	6742;"	d
SCB_VTOR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4617;"	d
SCB_VTOR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	4822;"	d
SCB_VTOR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5132;"	d
SCB_VTOR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6609;"	d
SCB_VTOR_TBLBASE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	403;"	d
SCB_VTOR_TBLBASE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	393;"	d
SCB_VTOR_TBLBASE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	402;"	d
SCB_VTOR_TBLBASE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	392;"	d
SCB_VTOR_TBLOFF	.\Sources\Chip_start\Header\MKL24Z4.h	4675;"	d
SCB_VTOR_TBLOFF	.\Sources\Chip_start\Header\MKL25Z4.h	4880;"	d
SCB_VTOR_TBLOFF	.\Sources\Chip_start\Header\MKL26Z4.h	5190;"	d
SCB_VTOR_TBLOFF	.\Sources\Chip_start\Header\MKL46Z4.h	6667;"	d
SCB_VTOR_TBLOFF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4673;"	d
SCB_VTOR_TBLOFF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	4878;"	d
SCB_VTOR_TBLOFF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5188;"	d
SCB_VTOR_TBLOFF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6665;"	d
SCB_VTOR_TBLOFF_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	380;"	d
SCB_VTOR_TBLOFF_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	406;"	d
SCB_VTOR_TBLOFF_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	409;"	d
SCB_VTOR_TBLOFF_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	442;"	d
SCB_VTOR_TBLOFF_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	372;"	d
SCB_VTOR_TBLOFF_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	396;"	d
SCB_VTOR_TBLOFF_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	379;"	d
SCB_VTOR_TBLOFF_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	405;"	d
SCB_VTOR_TBLOFF_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	408;"	d
SCB_VTOR_TBLOFF_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	441;"	d
SCB_VTOR_TBLOFF_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	371;"	d
SCB_VTOR_TBLOFF_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	395;"	d
SCB_VTOR_TBLOFF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4674;"	d
SCB_VTOR_TBLOFF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	4879;"	d
SCB_VTOR_TBLOFF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5189;"	d
SCB_VTOR_TBLOFF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6666;"	d
SCGC4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SCGC4;                                  \/**< System Clock Gating Control Register 4, offset: 0x1034 *\/$/;"	m	struct:SIM_MemMap
SCGC4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SCGC4;                                  \/**< System Clock Gating Control Register 4, offset: 0x1034 *\/$/;"	m	struct:SIM_MemMap
SCGC4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SCGC4;                                  \/**< System Clock Gating Control Register 4, offset: 0x1034 *\/$/;"	m	struct:SIM_MemMap
SCGC4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SCGC4;                                  \/**< System Clock Gating Control Register 4, offset: 0x1034 *\/$/;"	m	struct:SIM_MemMap
SCGC5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SCGC5;                                  \/**< System Clock Gating Control Register 5, offset: 0x1038 *\/$/;"	m	struct:SIM_MemMap
SCGC5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SCGC5;                                  \/**< System Clock Gating Control Register 5, offset: 0x1038 *\/$/;"	m	struct:SIM_MemMap
SCGC5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SCGC5;                                  \/**< System Clock Gating Control Register 5, offset: 0x1038 *\/$/;"	m	struct:SIM_MemMap
SCGC5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SCGC5;                                  \/**< System Clock Gating Control Register 5, offset: 0x1038 *\/$/;"	m	struct:SIM_MemMap
SCGC6	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SCGC6;                                  \/**< System Clock Gating Control Register 6, offset: 0x103C *\/$/;"	m	struct:SIM_MemMap
SCGC6	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SCGC6;                                  \/**< System Clock Gating Control Register 6, offset: 0x103C *\/$/;"	m	struct:SIM_MemMap
SCGC6	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SCGC6;                                  \/**< System Clock Gating Control Register 6, offset: 0x103C *\/$/;"	m	struct:SIM_MemMap
SCGC6	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SCGC6;                                  \/**< System Clock Gating Control Register 6, offset: 0x103C *\/$/;"	m	struct:SIM_MemMap
SCGC7	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SCGC7;                                  \/**< System Clock Gating Control Register 7, offset: 0x1040 *\/$/;"	m	struct:SIM_MemMap
SCGC7	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SCGC7;                                  \/**< System Clock Gating Control Register 7, offset: 0x1040 *\/$/;"	m	struct:SIM_MemMap
SCGC7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SCGC7;                                  \/**< System Clock Gating Control Register 7, offset: 0x1040 *\/$/;"	m	struct:SIM_MemMap
SCGC7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SCGC7;                                  \/**< System Clock Gating Control Register 7, offset: 0x1040 *\/$/;"	m	struct:SIM_MemMap
SCR	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon79
SCR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon90
SCR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon102
SCR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon120
SCR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon139
SCR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon152
SCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SCR;                                    \/**< System Control Register, offset: 0xD10 *\/$/;"	m	struct:SCB_MemMap
SCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t SCR;                                     \/**< CMP Status and Control Register, offset: 0x3 *\/$/;"	m	struct:CMP_MemMap
SCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SCR;                                    \/**< System Control Register, offset: 0xD10 *\/$/;"	m	struct:SCB_MemMap
SCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t SCR;                                     \/**< CMP Status and Control Register, offset: 0x3 *\/$/;"	m	struct:CMP_MemMap
SCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SCR;                                    \/**< System Control Register, offset: 0xD10 *\/$/;"	m	struct:SCB_MemMap
SCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t SCR;                                     \/**< CMP Status and Control Register, offset: 0x3 *\/$/;"	m	struct:CMP_MemMap
SCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SCR;                                    \/**< System Control Register, offset: 0xD10 *\/$/;"	m	struct:SCB_MemMap
SCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t SCR;                                     \/**< CMP Status and Control Register, offset: 0x3 *\/$/;"	m	struct:CMP_MemMap
SCS_BASE	.\Sources\Chip_start\CMSIS\core_cm0.h	469;"	d
SCS_BASE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	576;"	d
SCS_BASE	.\Sources\Chip_start\CMSIS\core_cm3.h	1234;"	d
SCS_BASE	.\Sources\Chip_start\CMSIS\core_cm4.h	1373;"	d
SCS_BASE	.\Sources\Chip_start\CMSIS\core_sc000.h	595;"	d
SCS_BASE	.\Sources\Chip_start\CMSIS\core_sc300.h	1205;"	d
SCnSCB	.\Sources\Chip_start\CMSIS\core_cm3.h	1243;"	d
SCnSCB	.\Sources\Chip_start\CMSIS\core_cm4.h	1382;"	d
SCnSCB	.\Sources\Chip_start\CMSIS\core_sc000.h	600;"	d
SCnSCB	.\Sources\Chip_start\CMSIS\core_sc300.h	1214;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	574;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	607;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	573;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	606;"	d
SCnSCB_ACTLR_DISFOLD_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	571;"	d
SCnSCB_ACTLR_DISFOLD_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	604;"	d
SCnSCB_ACTLR_DISFOLD_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	570;"	d
SCnSCB_ACTLR_DISFOLD_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	603;"	d
SCnSCB_ACTLR_DISFPCA_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	601;"	d
SCnSCB_ACTLR_DISFPCA_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	600;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	577;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	610;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	437;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	576;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	609;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	436;"	d
SCnSCB_ACTLR_DISOOFP_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	598;"	d
SCnSCB_ACTLR_DISOOFP_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	597;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	566;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	594;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	548;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	565;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	593;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	547;"	d
SCnSCB_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } SCnSCB_Type;$/;"	t	typeref:struct:__anon103
SCnSCB_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } SCnSCB_Type;$/;"	t	typeref:struct:__anon121
SCnSCB_Type	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    } SCnSCB_Type;$/;"	t	typeref:struct:__anon140
SCnSCB_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } SCnSCB_Type;$/;"	t	typeref:struct:__anon153
SDID	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SDID;                                   \/**< System Device Identification Register, offset: 0x1024 *\/$/;"	m	struct:SIM_MemMap
SDID	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SDID;                                   \/**< System Device Identification Register, offset: 0x1024 *\/$/;"	m	struct:SIM_MemMap
SDID	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SDID;                                   \/**< System Device Identification Register, offset: 0x1024 *\/$/;"	m	struct:SIM_MemMap
SDID	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SDID;                                   \/**< System Device Identification Register, offset: 0x1024 *\/$/;"	m	struct:SIM_MemMap
SFCR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t SFCR;                    \/*!< Offset: 0x290 (R\/W)  Security Features Register                            *\/$/;"	m	struct:__anon139
SHCSR	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon79
SHCSR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon90
SHCSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon102
SHCSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon120
SHCSR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon139
SHCSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon152
SHCSR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SHCSR;                                  \/**< System Handler Control and State Register, offset: 0xD24 *\/$/;"	m	struct:SCB_MemMap
SHCSR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SHCSR;                                  \/**< System Handler Control and State Register, offset: 0xD24 *\/$/;"	m	struct:SCB_MemMap
SHCSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SHCSR;                                  \/**< System Handler Control and State Register, offset: 0xD24 *\/$/;"	m	struct:SCB_MemMap
SHCSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SHCSR;                                  \/**< System Handler Control and State Register, offset: 0xD24 *\/$/;"	m	struct:SCB_MemMap
SHP	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon79
SHP	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon90
SHP	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon102
SHP	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon120
SHP	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon139
SHP	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon152
SHPR2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SHPR2;                                  \/**< System Handler Priority Register 2, offset: 0xD1C *\/$/;"	m	struct:SCB_MemMap
SHPR2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SHPR2;                                  \/**< System Handler Priority Register 2, offset: 0xD1C *\/$/;"	m	struct:SCB_MemMap
SHPR2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SHPR2;                                  \/**< System Handler Priority Register 2, offset: 0xD1C *\/$/;"	m	struct:SCB_MemMap
SHPR2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SHPR2;                                  \/**< System Handler Priority Register 2, offset: 0xD1C *\/$/;"	m	struct:SCB_MemMap
SHPR3	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SHPR3;                                  \/**< System Handler Priority Register 3, offset: 0xD20 *\/$/;"	m	struct:SCB_MemMap
SHPR3	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SHPR3;                                  \/**< System Handler Priority Register 3, offset: 0xD20 *\/$/;"	m	struct:SCB_MemMap
SHPR3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SHPR3;                                  \/**< System Handler Priority Register 3, offset: 0xD20 *\/$/;"	m	struct:SCB_MemMap
SHPR3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SHPR3;                                  \/**< System Handler Priority Register 3, offset: 0xD20 *\/$/;"	m	struct:SCB_MemMap
SIM_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	5049;"	d
SIM_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	5258;"	d
SIM_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	5574;"	d
SIM_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	7053;"	d
SIM_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	5051;"	d
SIM_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	5260;"	d
SIM_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	5576;"	d
SIM_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	7055;"	d
SIM_CLKDIV1	.\Sources\Chip_start\Header\MKL24Z4.h	5076;"	d
SIM_CLKDIV1	.\Sources\Chip_start\Header\MKL25Z4.h	5285;"	d
SIM_CLKDIV1	.\Sources\Chip_start\Header\MKL26Z4.h	5601;"	d
SIM_CLKDIV1	.\Sources\Chip_start\Header\MKL46Z4.h	7080;"	d
SIM_CLKDIV1_OUTDIV1	.\Sources\Chip_start\Header\MKL24Z4.h	5004;"	d
SIM_CLKDIV1_OUTDIV1	.\Sources\Chip_start\Header\MKL25Z4.h	5213;"	d
SIM_CLKDIV1_OUTDIV1	.\Sources\Chip_start\Header\MKL26Z4.h	5526;"	d
SIM_CLKDIV1_OUTDIV1	.\Sources\Chip_start\Header\MKL46Z4.h	7005;"	d
SIM_CLKDIV1_OUTDIV1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5002;"	d
SIM_CLKDIV1_OUTDIV1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5211;"	d
SIM_CLKDIV1_OUTDIV1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5524;"	d
SIM_CLKDIV1_OUTDIV1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7003;"	d
SIM_CLKDIV1_OUTDIV1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5003;"	d
SIM_CLKDIV1_OUTDIV1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5212;"	d
SIM_CLKDIV1_OUTDIV1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5525;"	d
SIM_CLKDIV1_OUTDIV1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7004;"	d
SIM_CLKDIV1_OUTDIV4	.\Sources\Chip_start\Header\MKL24Z4.h	5001;"	d
SIM_CLKDIV1_OUTDIV4	.\Sources\Chip_start\Header\MKL25Z4.h	5210;"	d
SIM_CLKDIV1_OUTDIV4	.\Sources\Chip_start\Header\MKL26Z4.h	5523;"	d
SIM_CLKDIV1_OUTDIV4	.\Sources\Chip_start\Header\MKL46Z4.h	7002;"	d
SIM_CLKDIV1_OUTDIV4_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4999;"	d
SIM_CLKDIV1_OUTDIV4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5208;"	d
SIM_CLKDIV1_OUTDIV4_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5521;"	d
SIM_CLKDIV1_OUTDIV4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7000;"	d
SIM_CLKDIV1_OUTDIV4_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5000;"	d
SIM_CLKDIV1_OUTDIV4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5209;"	d
SIM_CLKDIV1_OUTDIV4_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5522;"	d
SIM_CLKDIV1_OUTDIV4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7001;"	d
SIM_CLKDIV1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4832;"	d
SIM_CLKDIV1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5037;"	d
SIM_CLKDIV1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5347;"	d
SIM_CLKDIV1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6824;"	d
SIM_COPC	.\Sources\Chip_start\Header\MKL24Z4.h	5082;"	d
SIM_COPC	.\Sources\Chip_start\Header\MKL25Z4.h	5291;"	d
SIM_COPC	.\Sources\Chip_start\Header\MKL26Z4.h	5607;"	d
SIM_COPC	.\Sources\Chip_start\Header\MKL46Z4.h	7086;"	d
SIM_COPC_COPCLKS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5032;"	d
SIM_COPC_COPCLKS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5241;"	d
SIM_COPC_COPCLKS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5557;"	d
SIM_COPC_COPCLKS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7036;"	d
SIM_COPC_COPCLKS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5033;"	d
SIM_COPC_COPCLKS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5242;"	d
SIM_COPC_COPCLKS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5558;"	d
SIM_COPC_COPCLKS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7037;"	d
SIM_COPC_COPT	.\Sources\Chip_start\Header\MKL24Z4.h	5036;"	d
SIM_COPC_COPT	.\Sources\Chip_start\Header\MKL25Z4.h	5245;"	d
SIM_COPC_COPT	.\Sources\Chip_start\Header\MKL26Z4.h	5561;"	d
SIM_COPC_COPT	.\Sources\Chip_start\Header\MKL46Z4.h	7040;"	d
SIM_COPC_COPT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5034;"	d
SIM_COPC_COPT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5243;"	d
SIM_COPC_COPT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5559;"	d
SIM_COPC_COPT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7038;"	d
SIM_COPC_COPT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5035;"	d
SIM_COPC_COPT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5244;"	d
SIM_COPC_COPT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5560;"	d
SIM_COPC_COPT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7039;"	d
SIM_COPC_COPW_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5030;"	d
SIM_COPC_COPW_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5239;"	d
SIM_COPC_COPW_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5555;"	d
SIM_COPC_COPW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7034;"	d
SIM_COPC_COPW_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5031;"	d
SIM_COPC_COPW_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5240;"	d
SIM_COPC_COPW_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5556;"	d
SIM_COPC_COPW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7035;"	d
SIM_COPC_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4838;"	d
SIM_COPC_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5043;"	d
SIM_COPC_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5353;"	d
SIM_COPC_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6830;"	d
SIM_FCFG1	.\Sources\Chip_start\Header\MKL24Z4.h	5077;"	d
SIM_FCFG1	.\Sources\Chip_start\Header\MKL25Z4.h	5286;"	d
SIM_FCFG1	.\Sources\Chip_start\Header\MKL26Z4.h	5602;"	d
SIM_FCFG1	.\Sources\Chip_start\Header\MKL46Z4.h	7081;"	d
SIM_FCFG1_FLASHDIS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5006;"	d
SIM_FCFG1_FLASHDIS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5215;"	d
SIM_FCFG1_FLASHDIS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5528;"	d
SIM_FCFG1_FLASHDIS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7007;"	d
SIM_FCFG1_FLASHDIS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5007;"	d
SIM_FCFG1_FLASHDIS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5216;"	d
SIM_FCFG1_FLASHDIS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5529;"	d
SIM_FCFG1_FLASHDIS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7008;"	d
SIM_FCFG1_FLASHDOZE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5008;"	d
SIM_FCFG1_FLASHDOZE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5217;"	d
SIM_FCFG1_FLASHDOZE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5530;"	d
SIM_FCFG1_FLASHDOZE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7009;"	d
SIM_FCFG1_FLASHDOZE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5009;"	d
SIM_FCFG1_FLASHDOZE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5218;"	d
SIM_FCFG1_FLASHDOZE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5531;"	d
SIM_FCFG1_FLASHDOZE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7010;"	d
SIM_FCFG1_PFSIZE	.\Sources\Chip_start\Header\MKL24Z4.h	5012;"	d
SIM_FCFG1_PFSIZE	.\Sources\Chip_start\Header\MKL25Z4.h	5221;"	d
SIM_FCFG1_PFSIZE	.\Sources\Chip_start\Header\MKL26Z4.h	5534;"	d
SIM_FCFG1_PFSIZE	.\Sources\Chip_start\Header\MKL46Z4.h	7013;"	d
SIM_FCFG1_PFSIZE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5010;"	d
SIM_FCFG1_PFSIZE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5219;"	d
SIM_FCFG1_PFSIZE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5532;"	d
SIM_FCFG1_PFSIZE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7011;"	d
SIM_FCFG1_PFSIZE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5011;"	d
SIM_FCFG1_PFSIZE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5220;"	d
SIM_FCFG1_PFSIZE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5533;"	d
SIM_FCFG1_PFSIZE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7012;"	d
SIM_FCFG1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4833;"	d
SIM_FCFG1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5038;"	d
SIM_FCFG1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5348;"	d
SIM_FCFG1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6825;"	d
SIM_FCFG2	.\Sources\Chip_start\Header\MKL24Z4.h	5078;"	d
SIM_FCFG2	.\Sources\Chip_start\Header\MKL25Z4.h	5287;"	d
SIM_FCFG2	.\Sources\Chip_start\Header\MKL26Z4.h	5603;"	d
SIM_FCFG2	.\Sources\Chip_start\Header\MKL46Z4.h	7082;"	d
SIM_FCFG2_MAXADDR	.\Sources\Chip_start\Header\MKL24Z4.h	6674;"	d
SIM_FCFG2_MAXADDR	.\Sources\Chip_start\Header\MKL25Z4.h	7022;"	d
SIM_FCFG2_MAXADDR0	.\Sources\Chip_start\Header\MKL24Z4.h	5016;"	d
SIM_FCFG2_MAXADDR0	.\Sources\Chip_start\Header\MKL25Z4.h	5225;"	d
SIM_FCFG2_MAXADDR0	.\Sources\Chip_start\Header\MKL26Z4.h	5541;"	d
SIM_FCFG2_MAXADDR0	.\Sources\Chip_start\Header\MKL46Z4.h	7020;"	d
SIM_FCFG2_MAXADDR0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5014;"	d
SIM_FCFG2_MAXADDR0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5223;"	d
SIM_FCFG2_MAXADDR0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5539;"	d
SIM_FCFG2_MAXADDR0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7018;"	d
SIM_FCFG2_MAXADDR0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5015;"	d
SIM_FCFG2_MAXADDR0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5224;"	d
SIM_FCFG2_MAXADDR0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5540;"	d
SIM_FCFG2_MAXADDR0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7019;"	d
SIM_FCFG2_MAXADDR1	.\Sources\Chip_start\Header\MKL26Z4.h	5538;"	d
SIM_FCFG2_MAXADDR1	.\Sources\Chip_start\Header\MKL46Z4.h	7017;"	d
SIM_FCFG2_MAXADDR1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5536;"	d
SIM_FCFG2_MAXADDR1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7015;"	d
SIM_FCFG2_MAXADDR1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5537;"	d
SIM_FCFG2_MAXADDR1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7016;"	d
SIM_FCFG2_MAXADDR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6672;"	d
SIM_FCFG2_MAXADDR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7020;"	d
SIM_FCFG2_MAXADDR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6673;"	d
SIM_FCFG2_MAXADDR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7021;"	d
SIM_FCFG2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4834;"	d
SIM_FCFG2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5039;"	d
SIM_FCFG2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5349;"	d
SIM_FCFG2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6826;"	d
SIM_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct SIM_MemMap$/;"	s
SIM_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct SIM_MemMap$/;"	s
SIM_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct SIM_MemMap$/;"	s
SIM_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct SIM_MemMap$/;"	s
SIM_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *SIM_MemMapPtr;$/;"	t
SIM_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *SIM_MemMapPtr;$/;"	t
SIM_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *SIM_MemMapPtr;$/;"	t
SIM_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *SIM_MemMapPtr;$/;"	t
SIM_SCGC4	.\Sources\Chip_start\Header\MKL24Z4.h	5072;"	d
SIM_SCGC4	.\Sources\Chip_start\Header\MKL25Z4.h	5281;"	d
SIM_SCGC4	.\Sources\Chip_start\Header\MKL26Z4.h	5597;"	d
SIM_SCGC4	.\Sources\Chip_start\Header\MKL46Z4.h	7076;"	d
SIM_SCGC4_CMP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4959;"	d
SIM_SCGC4_CMP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5164;"	d
SIM_SCGC4_CMP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5475;"	d
SIM_SCGC4_CMP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6952;"	d
SIM_SCGC4_CMP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4960;"	d
SIM_SCGC4_CMP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5165;"	d
SIM_SCGC4_CMP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5476;"	d
SIM_SCGC4_CMP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6953;"	d
SIM_SCGC4_I2C0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4947;"	d
SIM_SCGC4_I2C0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5152;"	d
SIM_SCGC4_I2C0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5463;"	d
SIM_SCGC4_I2C0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6940;"	d
SIM_SCGC4_I2C0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4948;"	d
SIM_SCGC4_I2C0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5153;"	d
SIM_SCGC4_I2C0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5464;"	d
SIM_SCGC4_I2C0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6941;"	d
SIM_SCGC4_I2C1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4949;"	d
SIM_SCGC4_I2C1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5154;"	d
SIM_SCGC4_I2C1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5465;"	d
SIM_SCGC4_I2C1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6942;"	d
SIM_SCGC4_I2C1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4950;"	d
SIM_SCGC4_I2C1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5155;"	d
SIM_SCGC4_I2C1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5466;"	d
SIM_SCGC4_I2C1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6943;"	d
SIM_SCGC4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4828;"	d
SIM_SCGC4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5033;"	d
SIM_SCGC4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5343;"	d
SIM_SCGC4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6820;"	d
SIM_SCGC4_SPI0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4961;"	d
SIM_SCGC4_SPI0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5166;"	d
SIM_SCGC4_SPI0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5477;"	d
SIM_SCGC4_SPI0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6954;"	d
SIM_SCGC4_SPI0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4962;"	d
SIM_SCGC4_SPI0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5167;"	d
SIM_SCGC4_SPI0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5478;"	d
SIM_SCGC4_SPI0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6955;"	d
SIM_SCGC4_SPI1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4963;"	d
SIM_SCGC4_SPI1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5168;"	d
SIM_SCGC4_SPI1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5479;"	d
SIM_SCGC4_SPI1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6956;"	d
SIM_SCGC4_SPI1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4964;"	d
SIM_SCGC4_SPI1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5169;"	d
SIM_SCGC4_SPI1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5480;"	d
SIM_SCGC4_SPI1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6957;"	d
SIM_SCGC4_UART0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4951;"	d
SIM_SCGC4_UART0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5156;"	d
SIM_SCGC4_UART0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5467;"	d
SIM_SCGC4_UART0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6944;"	d
SIM_SCGC4_UART0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4952;"	d
SIM_SCGC4_UART0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5157;"	d
SIM_SCGC4_UART0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5468;"	d
SIM_SCGC4_UART0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6945;"	d
SIM_SCGC4_UART1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4953;"	d
SIM_SCGC4_UART1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5158;"	d
SIM_SCGC4_UART1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5469;"	d
SIM_SCGC4_UART1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6946;"	d
SIM_SCGC4_UART1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4954;"	d
SIM_SCGC4_UART1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5159;"	d
SIM_SCGC4_UART1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5470;"	d
SIM_SCGC4_UART1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6947;"	d
SIM_SCGC4_UART2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4955;"	d
SIM_SCGC4_UART2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5160;"	d
SIM_SCGC4_UART2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5471;"	d
SIM_SCGC4_UART2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6948;"	d
SIM_SCGC4_UART2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4956;"	d
SIM_SCGC4_UART2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5161;"	d
SIM_SCGC4_UART2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5472;"	d
SIM_SCGC4_UART2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6949;"	d
SIM_SCGC4_USBOTG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4957;"	d
SIM_SCGC4_USBOTG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5162;"	d
SIM_SCGC4_USBOTG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5473;"	d
SIM_SCGC4_USBOTG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6950;"	d
SIM_SCGC4_USBOTG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4958;"	d
SIM_SCGC4_USBOTG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5163;"	d
SIM_SCGC4_USBOTG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5474;"	d
SIM_SCGC4_USBOTG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6951;"	d
SIM_SCGC5	.\Sources\Chip_start\Header\MKL24Z4.h	5073;"	d
SIM_SCGC5	.\Sources\Chip_start\Header\MKL25Z4.h	5282;"	d
SIM_SCGC5	.\Sources\Chip_start\Header\MKL26Z4.h	5598;"	d
SIM_SCGC5	.\Sources\Chip_start\Header\MKL46Z4.h	7077;"	d
SIM_SCGC5_LPTMR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4966;"	d
SIM_SCGC5_LPTMR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5171;"	d
SIM_SCGC5_LPTMR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5482;"	d
SIM_SCGC5_LPTMR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6959;"	d
SIM_SCGC5_LPTMR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4967;"	d
SIM_SCGC5_LPTMR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5172;"	d
SIM_SCGC5_LPTMR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5483;"	d
SIM_SCGC5_LPTMR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6960;"	d
SIM_SCGC5_PORTA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4968;"	d
SIM_SCGC5_PORTA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5175;"	d
SIM_SCGC5_PORTA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5486;"	d
SIM_SCGC5_PORTA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6963;"	d
SIM_SCGC5_PORTA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4969;"	d
SIM_SCGC5_PORTA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5176;"	d
SIM_SCGC5_PORTA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5487;"	d
SIM_SCGC5_PORTA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6964;"	d
SIM_SCGC5_PORTB_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4970;"	d
SIM_SCGC5_PORTB_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5177;"	d
SIM_SCGC5_PORTB_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5488;"	d
SIM_SCGC5_PORTB_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6965;"	d
SIM_SCGC5_PORTB_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4971;"	d
SIM_SCGC5_PORTB_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5178;"	d
SIM_SCGC5_PORTB_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5489;"	d
SIM_SCGC5_PORTB_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6966;"	d
SIM_SCGC5_PORTC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4972;"	d
SIM_SCGC5_PORTC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5179;"	d
SIM_SCGC5_PORTC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5490;"	d
SIM_SCGC5_PORTC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6967;"	d
SIM_SCGC5_PORTC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4973;"	d
SIM_SCGC5_PORTC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5180;"	d
SIM_SCGC5_PORTC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5491;"	d
SIM_SCGC5_PORTC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6968;"	d
SIM_SCGC5_PORTD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4974;"	d
SIM_SCGC5_PORTD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5181;"	d
SIM_SCGC5_PORTD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5492;"	d
SIM_SCGC5_PORTD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6969;"	d
SIM_SCGC5_PORTD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4975;"	d
SIM_SCGC5_PORTD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5182;"	d
SIM_SCGC5_PORTD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5493;"	d
SIM_SCGC5_PORTD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6970;"	d
SIM_SCGC5_PORTE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4976;"	d
SIM_SCGC5_PORTE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5183;"	d
SIM_SCGC5_PORTE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5494;"	d
SIM_SCGC5_PORTE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6971;"	d
SIM_SCGC5_PORTE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4977;"	d
SIM_SCGC5_PORTE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5184;"	d
SIM_SCGC5_PORTE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5495;"	d
SIM_SCGC5_PORTE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6972;"	d
SIM_SCGC5_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4829;"	d
SIM_SCGC5_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5034;"	d
SIM_SCGC5_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5344;"	d
SIM_SCGC5_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6821;"	d
SIM_SCGC5_SLCD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6973;"	d
SIM_SCGC5_SLCD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6974;"	d
SIM_SCGC5_TSI_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5173;"	d
SIM_SCGC5_TSI_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5484;"	d
SIM_SCGC5_TSI_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6961;"	d
SIM_SCGC5_TSI_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5174;"	d
SIM_SCGC5_TSI_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5485;"	d
SIM_SCGC5_TSI_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6962;"	d
SIM_SCGC6	.\Sources\Chip_start\Header\MKL24Z4.h	5074;"	d
SIM_SCGC6	.\Sources\Chip_start\Header\MKL25Z4.h	5283;"	d
SIM_SCGC6	.\Sources\Chip_start\Header\MKL26Z4.h	5599;"	d
SIM_SCGC6	.\Sources\Chip_start\Header\MKL46Z4.h	7078;"	d
SIM_SCGC6_ADC0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4991;"	d
SIM_SCGC6_ADC0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5198;"	d
SIM_SCGC6_ADC0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5511;"	d
SIM_SCGC6_ADC0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6990;"	d
SIM_SCGC6_ADC0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4992;"	d
SIM_SCGC6_ADC0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5199;"	d
SIM_SCGC6_ADC0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5512;"	d
SIM_SCGC6_ADC0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6991;"	d
SIM_SCGC6_DAC0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5202;"	d
SIM_SCGC6_DAC0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5515;"	d
SIM_SCGC6_DAC0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6994;"	d
SIM_SCGC6_DAC0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5203;"	d
SIM_SCGC6_DAC0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5516;"	d
SIM_SCGC6_DAC0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6995;"	d
SIM_SCGC6_DMAMUX_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4981;"	d
SIM_SCGC6_DMAMUX_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5188;"	d
SIM_SCGC6_DMAMUX_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5499;"	d
SIM_SCGC6_DMAMUX_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6978;"	d
SIM_SCGC6_DMAMUX_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4982;"	d
SIM_SCGC6_DMAMUX_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5189;"	d
SIM_SCGC6_DMAMUX_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5500;"	d
SIM_SCGC6_DMAMUX_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6979;"	d
SIM_SCGC6_FTF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4979;"	d
SIM_SCGC6_FTF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5186;"	d
SIM_SCGC6_FTF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5497;"	d
SIM_SCGC6_FTF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6976;"	d
SIM_SCGC6_FTF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4980;"	d
SIM_SCGC6_FTF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5187;"	d
SIM_SCGC6_FTF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5498;"	d
SIM_SCGC6_FTF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6977;"	d
SIM_SCGC6_I2S_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5501;"	d
SIM_SCGC6_I2S_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6980;"	d
SIM_SCGC6_I2S_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5502;"	d
SIM_SCGC6_I2S_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6981;"	d
SIM_SCGC6_PIT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4983;"	d
SIM_SCGC6_PIT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5190;"	d
SIM_SCGC6_PIT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5503;"	d
SIM_SCGC6_PIT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6982;"	d
SIM_SCGC6_PIT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4984;"	d
SIM_SCGC6_PIT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5191;"	d
SIM_SCGC6_PIT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5504;"	d
SIM_SCGC6_PIT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6983;"	d
SIM_SCGC6_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4830;"	d
SIM_SCGC6_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5035;"	d
SIM_SCGC6_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5345;"	d
SIM_SCGC6_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6822;"	d
SIM_SCGC6_RTC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4993;"	d
SIM_SCGC6_RTC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5200;"	d
SIM_SCGC6_RTC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5513;"	d
SIM_SCGC6_RTC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6992;"	d
SIM_SCGC6_RTC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4994;"	d
SIM_SCGC6_RTC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5201;"	d
SIM_SCGC6_RTC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5514;"	d
SIM_SCGC6_RTC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6993;"	d
SIM_SCGC6_TPM0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4985;"	d
SIM_SCGC6_TPM0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5192;"	d
SIM_SCGC6_TPM0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5505;"	d
SIM_SCGC6_TPM0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6984;"	d
SIM_SCGC6_TPM0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4986;"	d
SIM_SCGC6_TPM0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5193;"	d
SIM_SCGC6_TPM0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5506;"	d
SIM_SCGC6_TPM0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6985;"	d
SIM_SCGC6_TPM1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4987;"	d
SIM_SCGC6_TPM1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5194;"	d
SIM_SCGC6_TPM1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5507;"	d
SIM_SCGC6_TPM1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6986;"	d
SIM_SCGC6_TPM1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4988;"	d
SIM_SCGC6_TPM1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5195;"	d
SIM_SCGC6_TPM1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5508;"	d
SIM_SCGC6_TPM1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6987;"	d
SIM_SCGC6_TPM2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4989;"	d
SIM_SCGC6_TPM2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5196;"	d
SIM_SCGC6_TPM2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5509;"	d
SIM_SCGC6_TPM2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6988;"	d
SIM_SCGC6_TPM2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4990;"	d
SIM_SCGC6_TPM2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5197;"	d
SIM_SCGC6_TPM2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5510;"	d
SIM_SCGC6_TPM2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6989;"	d
SIM_SCGC7	.\Sources\Chip_start\Header\MKL24Z4.h	5075;"	d
SIM_SCGC7	.\Sources\Chip_start\Header\MKL25Z4.h	5284;"	d
SIM_SCGC7	.\Sources\Chip_start\Header\MKL26Z4.h	5600;"	d
SIM_SCGC7	.\Sources\Chip_start\Header\MKL46Z4.h	7079;"	d
SIM_SCGC7_DMA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4996;"	d
SIM_SCGC7_DMA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5205;"	d
SIM_SCGC7_DMA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5518;"	d
SIM_SCGC7_DMA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6997;"	d
SIM_SCGC7_DMA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4997;"	d
SIM_SCGC7_DMA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5206;"	d
SIM_SCGC7_DMA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5519;"	d
SIM_SCGC7_DMA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6998;"	d
SIM_SCGC7_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4831;"	d
SIM_SCGC7_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5036;"	d
SIM_SCGC7_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5346;"	d
SIM_SCGC7_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6823;"	d
SIM_SDID	.\Sources\Chip_start\Header\MKL24Z4.h	5071;"	d
SIM_SDID	.\Sources\Chip_start\Header\MKL25Z4.h	5280;"	d
SIM_SDID	.\Sources\Chip_start\Header\MKL26Z4.h	5596;"	d
SIM_SDID	.\Sources\Chip_start\Header\MKL46Z4.h	7075;"	d
SIM_SDID_DIEID	.\Sources\Chip_start\Header\MKL24Z4.h	4930;"	d
SIM_SDID_DIEID	.\Sources\Chip_start\Header\MKL25Z4.h	5135;"	d
SIM_SDID_DIEID	.\Sources\Chip_start\Header\MKL26Z4.h	5446;"	d
SIM_SDID_DIEID	.\Sources\Chip_start\Header\MKL46Z4.h	6923;"	d
SIM_SDID_DIEID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4928;"	d
SIM_SDID_DIEID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5133;"	d
SIM_SDID_DIEID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5444;"	d
SIM_SDID_DIEID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6921;"	d
SIM_SDID_DIEID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4929;"	d
SIM_SDID_DIEID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5134;"	d
SIM_SDID_DIEID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5445;"	d
SIM_SDID_DIEID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6922;"	d
SIM_SDID_FAMID	.\Sources\Chip_start\Header\MKL24Z4.h	4945;"	d
SIM_SDID_FAMID	.\Sources\Chip_start\Header\MKL25Z4.h	5150;"	d
SIM_SDID_FAMID	.\Sources\Chip_start\Header\MKL26Z4.h	5461;"	d
SIM_SDID_FAMID	.\Sources\Chip_start\Header\MKL46Z4.h	6938;"	d
SIM_SDID_FAMID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4943;"	d
SIM_SDID_FAMID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5148;"	d
SIM_SDID_FAMID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5459;"	d
SIM_SDID_FAMID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6936;"	d
SIM_SDID_FAMID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4944;"	d
SIM_SDID_FAMID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5149;"	d
SIM_SDID_FAMID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5460;"	d
SIM_SDID_FAMID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6937;"	d
SIM_SDID_PINID	.\Sources\Chip_start\Header\MKL24Z4.h	4927;"	d
SIM_SDID_PINID	.\Sources\Chip_start\Header\MKL25Z4.h	5132;"	d
SIM_SDID_PINID	.\Sources\Chip_start\Header\MKL26Z4.h	5443;"	d
SIM_SDID_PINID	.\Sources\Chip_start\Header\MKL46Z4.h	6920;"	d
SIM_SDID_PINID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4925;"	d
SIM_SDID_PINID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5130;"	d
SIM_SDID_PINID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5441;"	d
SIM_SDID_PINID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6918;"	d
SIM_SDID_PINID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4926;"	d
SIM_SDID_PINID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5131;"	d
SIM_SDID_PINID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5442;"	d
SIM_SDID_PINID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6919;"	d
SIM_SDID_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4827;"	d
SIM_SDID_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5032;"	d
SIM_SDID_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5342;"	d
SIM_SDID_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6819;"	d
SIM_SDID_REVID	.\Sources\Chip_start\Header\MKL24Z4.h	4933;"	d
SIM_SDID_REVID	.\Sources\Chip_start\Header\MKL25Z4.h	5138;"	d
SIM_SDID_REVID	.\Sources\Chip_start\Header\MKL26Z4.h	5449;"	d
SIM_SDID_REVID	.\Sources\Chip_start\Header\MKL46Z4.h	6926;"	d
SIM_SDID_REVID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4931;"	d
SIM_SDID_REVID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5136;"	d
SIM_SDID_REVID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5447;"	d
SIM_SDID_REVID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6924;"	d
SIM_SDID_REVID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4932;"	d
SIM_SDID_REVID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5137;"	d
SIM_SDID_REVID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5448;"	d
SIM_SDID_REVID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6925;"	d
SIM_SDID_SERIESID	.\Sources\Chip_start\Header\MKL24Z4.h	4939;"	d
SIM_SDID_SERIESID	.\Sources\Chip_start\Header\MKL25Z4.h	5144;"	d
SIM_SDID_SERIESID	.\Sources\Chip_start\Header\MKL26Z4.h	5455;"	d
SIM_SDID_SERIESID	.\Sources\Chip_start\Header\MKL46Z4.h	6932;"	d
SIM_SDID_SERIESID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4937;"	d
SIM_SDID_SERIESID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5142;"	d
SIM_SDID_SERIESID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5453;"	d
SIM_SDID_SERIESID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6930;"	d
SIM_SDID_SERIESID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4938;"	d
SIM_SDID_SERIESID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5143;"	d
SIM_SDID_SERIESID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5454;"	d
SIM_SDID_SERIESID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6931;"	d
SIM_SDID_SRAMSIZE	.\Sources\Chip_start\Header\MKL24Z4.h	4936;"	d
SIM_SDID_SRAMSIZE	.\Sources\Chip_start\Header\MKL25Z4.h	5141;"	d
SIM_SDID_SRAMSIZE	.\Sources\Chip_start\Header\MKL26Z4.h	5452;"	d
SIM_SDID_SRAMSIZE	.\Sources\Chip_start\Header\MKL46Z4.h	6929;"	d
SIM_SDID_SRAMSIZE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4934;"	d
SIM_SDID_SRAMSIZE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5139;"	d
SIM_SDID_SRAMSIZE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5450;"	d
SIM_SDID_SRAMSIZE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6927;"	d
SIM_SDID_SRAMSIZE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4935;"	d
SIM_SDID_SRAMSIZE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5140;"	d
SIM_SDID_SRAMSIZE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5451;"	d
SIM_SDID_SRAMSIZE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6928;"	d
SIM_SDID_SUBFAMID	.\Sources\Chip_start\Header\MKL24Z4.h	4942;"	d
SIM_SDID_SUBFAMID	.\Sources\Chip_start\Header\MKL25Z4.h	5147;"	d
SIM_SDID_SUBFAMID	.\Sources\Chip_start\Header\MKL26Z4.h	5458;"	d
SIM_SDID_SUBFAMID	.\Sources\Chip_start\Header\MKL46Z4.h	6935;"	d
SIM_SDID_SUBFAMID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4940;"	d
SIM_SDID_SUBFAMID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5145;"	d
SIM_SDID_SUBFAMID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5456;"	d
SIM_SDID_SUBFAMID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6933;"	d
SIM_SDID_SUBFAMID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4941;"	d
SIM_SDID_SUBFAMID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5146;"	d
SIM_SDID_SUBFAMID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5457;"	d
SIM_SDID_SUBFAMID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6934;"	d
SIM_SOPT1	.\Sources\Chip_start\Header\MKL24Z4.h	5065;"	d
SIM_SOPT1	.\Sources\Chip_start\Header\MKL25Z4.h	5274;"	d
SIM_SOPT1	.\Sources\Chip_start\Header\MKL26Z4.h	5590;"	d
SIM_SOPT1	.\Sources\Chip_start\Header\MKL46Z4.h	7069;"	d
SIM_SOPT1CFG	.\Sources\Chip_start\Header\MKL24Z4.h	5066;"	d
SIM_SOPT1CFG	.\Sources\Chip_start\Header\MKL25Z4.h	5275;"	d
SIM_SOPT1CFG	.\Sources\Chip_start\Header\MKL26Z4.h	5591;"	d
SIM_SOPT1CFG	.\Sources\Chip_start\Header\MKL46Z4.h	7070;"	d
SIM_SOPT1CFG_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4822;"	d
SIM_SOPT1CFG_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5027;"	d
SIM_SOPT1CFG_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5337;"	d
SIM_SOPT1CFG_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6814;"	d
SIM_SOPT1CFG_URWE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4866;"	d
SIM_SOPT1CFG_URWE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5071;"	d
SIM_SOPT1CFG_URWE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5381;"	d
SIM_SOPT1CFG_URWE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6858;"	d
SIM_SOPT1CFG_URWE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4867;"	d
SIM_SOPT1CFG_URWE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5072;"	d
SIM_SOPT1CFG_URWE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5382;"	d
SIM_SOPT1CFG_URWE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6859;"	d
SIM_SOPT1CFG_USSWE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4870;"	d
SIM_SOPT1CFG_USSWE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5075;"	d
SIM_SOPT1CFG_USSWE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5385;"	d
SIM_SOPT1CFG_USSWE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6862;"	d
SIM_SOPT1CFG_USSWE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4871;"	d
SIM_SOPT1CFG_USSWE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5076;"	d
SIM_SOPT1CFG_USSWE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5386;"	d
SIM_SOPT1CFG_USSWE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6863;"	d
SIM_SOPT1CFG_UVSWE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4868;"	d
SIM_SOPT1CFG_UVSWE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5073;"	d
SIM_SOPT1CFG_UVSWE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5383;"	d
SIM_SOPT1CFG_UVSWE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6860;"	d
SIM_SOPT1CFG_UVSWE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4869;"	d
SIM_SOPT1CFG_UVSWE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5074;"	d
SIM_SOPT1CFG_UVSWE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5384;"	d
SIM_SOPT1CFG_UVSWE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6861;"	d
SIM_SOPT1_OSC32KSEL	.\Sources\Chip_start\Header\MKL24Z4.h	4858;"	d
SIM_SOPT1_OSC32KSEL	.\Sources\Chip_start\Header\MKL25Z4.h	5063;"	d
SIM_SOPT1_OSC32KSEL	.\Sources\Chip_start\Header\MKL26Z4.h	5373;"	d
SIM_SOPT1_OSC32KSEL	.\Sources\Chip_start\Header\MKL46Z4.h	6850;"	d
SIM_SOPT1_OSC32KSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4856;"	d
SIM_SOPT1_OSC32KSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5061;"	d
SIM_SOPT1_OSC32KSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5371;"	d
SIM_SOPT1_OSC32KSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6848;"	d
SIM_SOPT1_OSC32KSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4857;"	d
SIM_SOPT1_OSC32KSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5062;"	d
SIM_SOPT1_OSC32KSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5372;"	d
SIM_SOPT1_OSC32KSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6849;"	d
SIM_SOPT1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4821;"	d
SIM_SOPT1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5026;"	d
SIM_SOPT1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5336;"	d
SIM_SOPT1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6813;"	d
SIM_SOPT1_USBREGEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4863;"	d
SIM_SOPT1_USBREGEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5068;"	d
SIM_SOPT1_USBREGEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5378;"	d
SIM_SOPT1_USBREGEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6855;"	d
SIM_SOPT1_USBREGEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4864;"	d
SIM_SOPT1_USBREGEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5069;"	d
SIM_SOPT1_USBREGEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5379;"	d
SIM_SOPT1_USBREGEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6856;"	d
SIM_SOPT1_USBSSTBY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4861;"	d
SIM_SOPT1_USBSSTBY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5066;"	d
SIM_SOPT1_USBSSTBY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5376;"	d
SIM_SOPT1_USBSSTBY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6853;"	d
SIM_SOPT1_USBSSTBY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4862;"	d
SIM_SOPT1_USBSSTBY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5067;"	d
SIM_SOPT1_USBSSTBY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5377;"	d
SIM_SOPT1_USBSSTBY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6854;"	d
SIM_SOPT1_USBVSTBY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4859;"	d
SIM_SOPT1_USBVSTBY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5064;"	d
SIM_SOPT1_USBVSTBY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5374;"	d
SIM_SOPT1_USBVSTBY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6851;"	d
SIM_SOPT1_USBVSTBY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4860;"	d
SIM_SOPT1_USBVSTBY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5065;"	d
SIM_SOPT1_USBVSTBY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5375;"	d
SIM_SOPT1_USBVSTBY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6852;"	d
SIM_SOPT2	.\Sources\Chip_start\Header\MKL24Z4.h	5067;"	d
SIM_SOPT2	.\Sources\Chip_start\Header\MKL25Z4.h	5276;"	d
SIM_SOPT2	.\Sources\Chip_start\Header\MKL26Z4.h	5592;"	d
SIM_SOPT2	.\Sources\Chip_start\Header\MKL46Z4.h	7071;"	d
SIM_SOPT2_CLKOUTSEL	.\Sources\Chip_start\Header\MKL24Z4.h	4877;"	d
SIM_SOPT2_CLKOUTSEL	.\Sources\Chip_start\Header\MKL25Z4.h	5082;"	d
SIM_SOPT2_CLKOUTSEL	.\Sources\Chip_start\Header\MKL26Z4.h	5392;"	d
SIM_SOPT2_CLKOUTSEL	.\Sources\Chip_start\Header\MKL46Z4.h	6869;"	d
SIM_SOPT2_CLKOUTSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4875;"	d
SIM_SOPT2_CLKOUTSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5080;"	d
SIM_SOPT2_CLKOUTSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5390;"	d
SIM_SOPT2_CLKOUTSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6867;"	d
SIM_SOPT2_CLKOUTSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4876;"	d
SIM_SOPT2_CLKOUTSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5081;"	d
SIM_SOPT2_CLKOUTSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5391;"	d
SIM_SOPT2_CLKOUTSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6868;"	d
SIM_SOPT2_PLLFLLSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4878;"	d
SIM_SOPT2_PLLFLLSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5083;"	d
SIM_SOPT2_PLLFLLSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5393;"	d
SIM_SOPT2_PLLFLLSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6870;"	d
SIM_SOPT2_PLLFLLSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4879;"	d
SIM_SOPT2_PLLFLLSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5084;"	d
SIM_SOPT2_PLLFLLSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5394;"	d
SIM_SOPT2_PLLFLLSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6871;"	d
SIM_SOPT2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4823;"	d
SIM_SOPT2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5028;"	d
SIM_SOPT2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5338;"	d
SIM_SOPT2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6815;"	d
SIM_SOPT2_RTCCLKOUTSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4873;"	d
SIM_SOPT2_RTCCLKOUTSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5078;"	d
SIM_SOPT2_RTCCLKOUTSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5388;"	d
SIM_SOPT2_RTCCLKOUTSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6865;"	d
SIM_SOPT2_RTCCLKOUTSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4874;"	d
SIM_SOPT2_RTCCLKOUTSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5079;"	d
SIM_SOPT2_RTCCLKOUTSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5389;"	d
SIM_SOPT2_RTCCLKOUTSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6866;"	d
SIM_SOPT2_TPMSRC	.\Sources\Chip_start\Header\MKL24Z4.h	4884;"	d
SIM_SOPT2_TPMSRC	.\Sources\Chip_start\Header\MKL25Z4.h	5089;"	d
SIM_SOPT2_TPMSRC	.\Sources\Chip_start\Header\MKL26Z4.h	5399;"	d
SIM_SOPT2_TPMSRC	.\Sources\Chip_start\Header\MKL46Z4.h	6876;"	d
SIM_SOPT2_TPMSRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4882;"	d
SIM_SOPT2_TPMSRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5087;"	d
SIM_SOPT2_TPMSRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5397;"	d
SIM_SOPT2_TPMSRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6874;"	d
SIM_SOPT2_TPMSRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4883;"	d
SIM_SOPT2_TPMSRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5088;"	d
SIM_SOPT2_TPMSRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5398;"	d
SIM_SOPT2_TPMSRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6875;"	d
SIM_SOPT2_UART0SRC	.\Sources\Chip_start\Header\MKL24Z4.h	4887;"	d
SIM_SOPT2_UART0SRC	.\Sources\Chip_start\Header\MKL25Z4.h	5092;"	d
SIM_SOPT2_UART0SRC	.\Sources\Chip_start\Header\MKL26Z4.h	5402;"	d
SIM_SOPT2_UART0SRC	.\Sources\Chip_start\Header\MKL46Z4.h	6879;"	d
SIM_SOPT2_UART0SRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4885;"	d
SIM_SOPT2_UART0SRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5090;"	d
SIM_SOPT2_UART0SRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5400;"	d
SIM_SOPT2_UART0SRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6877;"	d
SIM_SOPT2_UART0SRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4886;"	d
SIM_SOPT2_UART0SRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5091;"	d
SIM_SOPT2_UART0SRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5401;"	d
SIM_SOPT2_UART0SRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6878;"	d
SIM_SOPT2_USBSRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4880;"	d
SIM_SOPT2_USBSRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5085;"	d
SIM_SOPT2_USBSRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5395;"	d
SIM_SOPT2_USBSRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6872;"	d
SIM_SOPT2_USBSRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4881;"	d
SIM_SOPT2_USBSRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5086;"	d
SIM_SOPT2_USBSRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5396;"	d
SIM_SOPT2_USBSRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6873;"	d
SIM_SOPT4	.\Sources\Chip_start\Header\MKL24Z4.h	5068;"	d
SIM_SOPT4	.\Sources\Chip_start\Header\MKL25Z4.h	5277;"	d
SIM_SOPT4	.\Sources\Chip_start\Header\MKL26Z4.h	5593;"	d
SIM_SOPT4	.\Sources\Chip_start\Header\MKL46Z4.h	7072;"	d
SIM_SOPT4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4824;"	d
SIM_SOPT4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5029;"	d
SIM_SOPT4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5339;"	d
SIM_SOPT4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6816;"	d
SIM_SOPT4_TPM0CLKSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4893;"	d
SIM_SOPT4_TPM0CLKSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5098;"	d
SIM_SOPT4_TPM0CLKSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5409;"	d
SIM_SOPT4_TPM0CLKSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6886;"	d
SIM_SOPT4_TPM0CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4894;"	d
SIM_SOPT4_TPM0CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5099;"	d
SIM_SOPT4_TPM0CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5410;"	d
SIM_SOPT4_TPM0CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6887;"	d
SIM_SOPT4_TPM1CH0SRC	.\Sources\Chip_start\Header\MKL26Z4.h	5406;"	d
SIM_SOPT4_TPM1CH0SRC	.\Sources\Chip_start\Header\MKL46Z4.h	6883;"	d
SIM_SOPT4_TPM1CH0SRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4889;"	d
SIM_SOPT4_TPM1CH0SRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5094;"	d
SIM_SOPT4_TPM1CH0SRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5404;"	d
SIM_SOPT4_TPM1CH0SRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6881;"	d
SIM_SOPT4_TPM1CH0SRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4890;"	d
SIM_SOPT4_TPM1CH0SRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5095;"	d
SIM_SOPT4_TPM1CH0SRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5405;"	d
SIM_SOPT4_TPM1CH0SRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6882;"	d
SIM_SOPT4_TPM1CLKSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4895;"	d
SIM_SOPT4_TPM1CLKSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5100;"	d
SIM_SOPT4_TPM1CLKSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5411;"	d
SIM_SOPT4_TPM1CLKSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6888;"	d
SIM_SOPT4_TPM1CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4896;"	d
SIM_SOPT4_TPM1CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5101;"	d
SIM_SOPT4_TPM1CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5412;"	d
SIM_SOPT4_TPM1CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6889;"	d
SIM_SOPT4_TPM2CH0SRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4891;"	d
SIM_SOPT4_TPM2CH0SRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5096;"	d
SIM_SOPT4_TPM2CH0SRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5407;"	d
SIM_SOPT4_TPM2CH0SRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6884;"	d
SIM_SOPT4_TPM2CH0SRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4892;"	d
SIM_SOPT4_TPM2CH0SRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5097;"	d
SIM_SOPT4_TPM2CH0SRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5408;"	d
SIM_SOPT4_TPM2CH0SRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6885;"	d
SIM_SOPT4_TPM2CLKSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4897;"	d
SIM_SOPT4_TPM2CLKSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5102;"	d
SIM_SOPT4_TPM2CLKSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5413;"	d
SIM_SOPT4_TPM2CLKSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6890;"	d
SIM_SOPT4_TPM2CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4898;"	d
SIM_SOPT4_TPM2CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5103;"	d
SIM_SOPT4_TPM2CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5414;"	d
SIM_SOPT4_TPM2CLKSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6891;"	d
SIM_SOPT5	.\Sources\Chip_start\Header\MKL24Z4.h	5069;"	d
SIM_SOPT5	.\Sources\Chip_start\Header\MKL25Z4.h	5278;"	d
SIM_SOPT5	.\Sources\Chip_start\Header\MKL26Z4.h	5594;"	d
SIM_SOPT5	.\Sources\Chip_start\Header\MKL46Z4.h	7073;"	d
SIM_SOPT5_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4825;"	d
SIM_SOPT5_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5030;"	d
SIM_SOPT5_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5340;"	d
SIM_SOPT5_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6817;"	d
SIM_SOPT5_UART0ODE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4910;"	d
SIM_SOPT5_UART0ODE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5115;"	d
SIM_SOPT5_UART0ODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5426;"	d
SIM_SOPT5_UART0ODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6903;"	d
SIM_SOPT5_UART0ODE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4911;"	d
SIM_SOPT5_UART0ODE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5116;"	d
SIM_SOPT5_UART0ODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5427;"	d
SIM_SOPT5_UART0ODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6904;"	d
SIM_SOPT5_UART0RXSRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4903;"	d
SIM_SOPT5_UART0RXSRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5108;"	d
SIM_SOPT5_UART0RXSRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5419;"	d
SIM_SOPT5_UART0RXSRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6896;"	d
SIM_SOPT5_UART0RXSRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4904;"	d
SIM_SOPT5_UART0RXSRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5109;"	d
SIM_SOPT5_UART0RXSRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5420;"	d
SIM_SOPT5_UART0RXSRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6897;"	d
SIM_SOPT5_UART0TXSRC	.\Sources\Chip_start\Header\MKL24Z4.h	4902;"	d
SIM_SOPT5_UART0TXSRC	.\Sources\Chip_start\Header\MKL25Z4.h	5107;"	d
SIM_SOPT5_UART0TXSRC	.\Sources\Chip_start\Header\MKL26Z4.h	5418;"	d
SIM_SOPT5_UART0TXSRC	.\Sources\Chip_start\Header\MKL46Z4.h	6895;"	d
SIM_SOPT5_UART0TXSRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4900;"	d
SIM_SOPT5_UART0TXSRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5105;"	d
SIM_SOPT5_UART0TXSRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5416;"	d
SIM_SOPT5_UART0TXSRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6893;"	d
SIM_SOPT5_UART0TXSRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4901;"	d
SIM_SOPT5_UART0TXSRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5106;"	d
SIM_SOPT5_UART0TXSRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5417;"	d
SIM_SOPT5_UART0TXSRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6894;"	d
SIM_SOPT5_UART1ODE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4912;"	d
SIM_SOPT5_UART1ODE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5117;"	d
SIM_SOPT5_UART1ODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5428;"	d
SIM_SOPT5_UART1ODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6905;"	d
SIM_SOPT5_UART1ODE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4913;"	d
SIM_SOPT5_UART1ODE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5118;"	d
SIM_SOPT5_UART1ODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5429;"	d
SIM_SOPT5_UART1ODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6906;"	d
SIM_SOPT5_UART1RXSRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4908;"	d
SIM_SOPT5_UART1RXSRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5113;"	d
SIM_SOPT5_UART1RXSRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5424;"	d
SIM_SOPT5_UART1RXSRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6901;"	d
SIM_SOPT5_UART1RXSRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4909;"	d
SIM_SOPT5_UART1RXSRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5114;"	d
SIM_SOPT5_UART1RXSRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5425;"	d
SIM_SOPT5_UART1RXSRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6902;"	d
SIM_SOPT5_UART1TXSRC	.\Sources\Chip_start\Header\MKL24Z4.h	4907;"	d
SIM_SOPT5_UART1TXSRC	.\Sources\Chip_start\Header\MKL25Z4.h	5112;"	d
SIM_SOPT5_UART1TXSRC	.\Sources\Chip_start\Header\MKL26Z4.h	5423;"	d
SIM_SOPT5_UART1TXSRC	.\Sources\Chip_start\Header\MKL46Z4.h	6900;"	d
SIM_SOPT5_UART1TXSRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4905;"	d
SIM_SOPT5_UART1TXSRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5110;"	d
SIM_SOPT5_UART1TXSRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5421;"	d
SIM_SOPT5_UART1TXSRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6898;"	d
SIM_SOPT5_UART1TXSRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4906;"	d
SIM_SOPT5_UART1TXSRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5111;"	d
SIM_SOPT5_UART1TXSRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5422;"	d
SIM_SOPT5_UART1TXSRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6899;"	d
SIM_SOPT5_UART2ODE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4914;"	d
SIM_SOPT5_UART2ODE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5119;"	d
SIM_SOPT5_UART2ODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5430;"	d
SIM_SOPT5_UART2ODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6907;"	d
SIM_SOPT5_UART2ODE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4915;"	d
SIM_SOPT5_UART2ODE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5120;"	d
SIM_SOPT5_UART2ODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5431;"	d
SIM_SOPT5_UART2ODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6908;"	d
SIM_SOPT7	.\Sources\Chip_start\Header\MKL24Z4.h	5070;"	d
SIM_SOPT7	.\Sources\Chip_start\Header\MKL25Z4.h	5279;"	d
SIM_SOPT7	.\Sources\Chip_start\Header\MKL26Z4.h	5595;"	d
SIM_SOPT7	.\Sources\Chip_start\Header\MKL46Z4.h	7074;"	d
SIM_SOPT7_ADC0ALTTRGEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4922;"	d
SIM_SOPT7_ADC0ALTTRGEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5127;"	d
SIM_SOPT7_ADC0ALTTRGEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5438;"	d
SIM_SOPT7_ADC0ALTTRGEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6915;"	d
SIM_SOPT7_ADC0ALTTRGEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4923;"	d
SIM_SOPT7_ADC0ALTTRGEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5128;"	d
SIM_SOPT7_ADC0ALTTRGEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5439;"	d
SIM_SOPT7_ADC0ALTTRGEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6916;"	d
SIM_SOPT7_ADC0PRETRGSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4920;"	d
SIM_SOPT7_ADC0PRETRGSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5125;"	d
SIM_SOPT7_ADC0PRETRGSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5436;"	d
SIM_SOPT7_ADC0PRETRGSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6913;"	d
SIM_SOPT7_ADC0PRETRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4921;"	d
SIM_SOPT7_ADC0PRETRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5126;"	d
SIM_SOPT7_ADC0PRETRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5437;"	d
SIM_SOPT7_ADC0PRETRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6914;"	d
SIM_SOPT7_ADC0TRGSEL	.\Sources\Chip_start\Header\MKL24Z4.h	4919;"	d
SIM_SOPT7_ADC0TRGSEL	.\Sources\Chip_start\Header\MKL25Z4.h	5124;"	d
SIM_SOPT7_ADC0TRGSEL	.\Sources\Chip_start\Header\MKL26Z4.h	5435;"	d
SIM_SOPT7_ADC0TRGSEL	.\Sources\Chip_start\Header\MKL46Z4.h	6912;"	d
SIM_SOPT7_ADC0TRGSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	4917;"	d
SIM_SOPT7_ADC0TRGSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5122;"	d
SIM_SOPT7_ADC0TRGSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5433;"	d
SIM_SOPT7_ADC0TRGSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	6910;"	d
SIM_SOPT7_ADC0TRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	4918;"	d
SIM_SOPT7_ADC0TRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5123;"	d
SIM_SOPT7_ADC0TRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5434;"	d
SIM_SOPT7_ADC0TRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	6911;"	d
SIM_SOPT7_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4826;"	d
SIM_SOPT7_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5031;"	d
SIM_SOPT7_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5341;"	d
SIM_SOPT7_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6818;"	d
SIM_SRVCOP	.\Sources\Chip_start\Header\MKL24Z4.h	5083;"	d
SIM_SRVCOP	.\Sources\Chip_start\Header\MKL25Z4.h	5292;"	d
SIM_SRVCOP	.\Sources\Chip_start\Header\MKL26Z4.h	5608;"	d
SIM_SRVCOP	.\Sources\Chip_start\Header\MKL46Z4.h	7087;"	d
SIM_SRVCOP_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4839;"	d
SIM_SRVCOP_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5044;"	d
SIM_SRVCOP_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5354;"	d
SIM_SRVCOP_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6831;"	d
SIM_SRVCOP_SRVCOP	.\Sources\Chip_start\Header\MKL24Z4.h	5040;"	d
SIM_SRVCOP_SRVCOP	.\Sources\Chip_start\Header\MKL25Z4.h	5249;"	d
SIM_SRVCOP_SRVCOP	.\Sources\Chip_start\Header\MKL26Z4.h	5565;"	d
SIM_SRVCOP_SRVCOP	.\Sources\Chip_start\Header\MKL46Z4.h	7044;"	d
SIM_SRVCOP_SRVCOP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5038;"	d
SIM_SRVCOP_SRVCOP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5247;"	d
SIM_SRVCOP_SRVCOP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5563;"	d
SIM_SRVCOP_SRVCOP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7042;"	d
SIM_SRVCOP_SRVCOP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5039;"	d
SIM_SRVCOP_SRVCOP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5248;"	d
SIM_SRVCOP_SRVCOP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5564;"	d
SIM_SRVCOP_SRVCOP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7043;"	d
SIM_UIDL	.\Sources\Chip_start\Header\MKL24Z4.h	5081;"	d
SIM_UIDL	.\Sources\Chip_start\Header\MKL25Z4.h	5290;"	d
SIM_UIDL	.\Sources\Chip_start\Header\MKL26Z4.h	5606;"	d
SIM_UIDL	.\Sources\Chip_start\Header\MKL46Z4.h	7085;"	d
SIM_UIDL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4837;"	d
SIM_UIDL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5042;"	d
SIM_UIDL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5352;"	d
SIM_UIDL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6829;"	d
SIM_UIDL_UID	.\Sources\Chip_start\Header\MKL24Z4.h	5028;"	d
SIM_UIDL_UID	.\Sources\Chip_start\Header\MKL25Z4.h	5237;"	d
SIM_UIDL_UID	.\Sources\Chip_start\Header\MKL26Z4.h	5553;"	d
SIM_UIDL_UID	.\Sources\Chip_start\Header\MKL46Z4.h	7032;"	d
SIM_UIDL_UID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5026;"	d
SIM_UIDL_UID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5235;"	d
SIM_UIDL_UID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5551;"	d
SIM_UIDL_UID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7030;"	d
SIM_UIDL_UID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5027;"	d
SIM_UIDL_UID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5236;"	d
SIM_UIDL_UID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5552;"	d
SIM_UIDL_UID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7031;"	d
SIM_UIDMH	.\Sources\Chip_start\Header\MKL24Z4.h	5079;"	d
SIM_UIDMH	.\Sources\Chip_start\Header\MKL25Z4.h	5288;"	d
SIM_UIDMH	.\Sources\Chip_start\Header\MKL26Z4.h	5604;"	d
SIM_UIDMH	.\Sources\Chip_start\Header\MKL46Z4.h	7083;"	d
SIM_UIDMH_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4835;"	d
SIM_UIDMH_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5040;"	d
SIM_UIDMH_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5350;"	d
SIM_UIDMH_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6827;"	d
SIM_UIDMH_UID	.\Sources\Chip_start\Header\MKL24Z4.h	5020;"	d
SIM_UIDMH_UID	.\Sources\Chip_start\Header\MKL25Z4.h	5229;"	d
SIM_UIDMH_UID	.\Sources\Chip_start\Header\MKL26Z4.h	5545;"	d
SIM_UIDMH_UID	.\Sources\Chip_start\Header\MKL46Z4.h	7024;"	d
SIM_UIDMH_UID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5018;"	d
SIM_UIDMH_UID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5227;"	d
SIM_UIDMH_UID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5543;"	d
SIM_UIDMH_UID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7022;"	d
SIM_UIDMH_UID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5019;"	d
SIM_UIDMH_UID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5228;"	d
SIM_UIDMH_UID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5544;"	d
SIM_UIDMH_UID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7023;"	d
SIM_UIDML	.\Sources\Chip_start\Header\MKL24Z4.h	5080;"	d
SIM_UIDML	.\Sources\Chip_start\Header\MKL25Z4.h	5289;"	d
SIM_UIDML	.\Sources\Chip_start\Header\MKL26Z4.h	5605;"	d
SIM_UIDML	.\Sources\Chip_start\Header\MKL46Z4.h	7084;"	d
SIM_UIDML_REG	.\Sources\Chip_start\Header\MKL24Z4.h	4836;"	d
SIM_UIDML_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5041;"	d
SIM_UIDML_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5351;"	d
SIM_UIDML_REG	.\Sources\Chip_start\Header\MKL46Z4.h	6828;"	d
SIM_UIDML_UID	.\Sources\Chip_start\Header\MKL24Z4.h	5024;"	d
SIM_UIDML_UID	.\Sources\Chip_start\Header\MKL25Z4.h	5233;"	d
SIM_UIDML_UID	.\Sources\Chip_start\Header\MKL26Z4.h	5549;"	d
SIM_UIDML_UID	.\Sources\Chip_start\Header\MKL46Z4.h	7028;"	d
SIM_UIDML_UID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5022;"	d
SIM_UIDML_UID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5231;"	d
SIM_UIDML_UID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5547;"	d
SIM_UIDML_UID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7026;"	d
SIM_UIDML_UID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5023;"	d
SIM_UIDML_UID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5232;"	d
SIM_UIDML_UID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5548;"	d
SIM_UIDML_UID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7027;"	d
SLEEPCNT	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon107
SLEEPCNT	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon125
SLEEPCNT	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon157
SLTH	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t SLTH;                                    \/**< I2C SCL Low Timeout Register High, offset: 0xA *\/$/;"	m	struct:I2C_MemMap
SLTH	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t SLTH;                                    \/**< I2C SCL Low Timeout Register High, offset: 0xA *\/$/;"	m	struct:I2C_MemMap
SLTH	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t SLTH;                                    \/**< I2C SCL Low Timeout Register High, offset: 0xA *\/$/;"	m	struct:I2C_MemMap
SLTH	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t SLTH;                                    \/**< I2C SCL Low Timeout Register High, offset: 0xA *\/$/;"	m	struct:I2C_MemMap
SLTL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t SLTL;                                    \/**< I2C SCL Low Timeout Register Low, offset: 0xB *\/$/;"	m	struct:I2C_MemMap
SLTL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t SLTL;                                    \/**< I2C SCL Low Timeout Register Low, offset: 0xB *\/$/;"	m	struct:I2C_MemMap
SLTL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t SLTL;                                    \/**< I2C SCL Low Timeout Register Low, offset: 0xB *\/$/;"	m	struct:I2C_MemMap
SLTL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t SLTL;                                    \/**< I2C SCL Low Timeout Register Low, offset: 0xB *\/$/;"	m	struct:I2C_MemMap
SMB	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t SMB;                                     \/**< I2C SMBus Control and Status register, offset: 0x8 *\/$/;"	m	struct:I2C_MemMap
SMB	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t SMB;                                     \/**< I2C SMBus Control and Status register, offset: 0x8 *\/$/;"	m	struct:I2C_MemMap
SMB	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t SMB;                                     \/**< I2C SMBus Control and Status register, offset: 0x8 *\/$/;"	m	struct:I2C_MemMap
SMB	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t SMB;                                     \/**< I2C SMBus Control and Status register, offset: 0x8 *\/$/;"	m	struct:I2C_MemMap
SMC_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	5180;"	d
SMC_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	5389;"	d
SMC_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	5705;"	d
SMC_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	7184;"	d
SMC_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	5182;"	d
SMC_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	5391;"	d
SMC_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	5707;"	d
SMC_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	7186;"	d
SMC_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct SMC_MemMap$/;"	s
SMC_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct SMC_MemMap$/;"	s
SMC_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct SMC_MemMap$/;"	s
SMC_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct SMC_MemMap$/;"	s
SMC_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *SMC_MemMapPtr;$/;"	t
SMC_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *SMC_MemMapPtr;$/;"	t
SMC_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *SMC_MemMapPtr;$/;"	t
SMC_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *SMC_MemMapPtr;$/;"	t
SMC_PMCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	5197;"	d
SMC_PMCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	5406;"	d
SMC_PMCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	5722;"	d
SMC_PMCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	7201;"	d
SMC_PMCTRL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5125;"	d
SMC_PMCTRL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5334;"	d
SMC_PMCTRL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5650;"	d
SMC_PMCTRL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7129;"	d
SMC_PMCTRL_RUNM	.\Sources\Chip_start\Header\MKL24Z4.h	5158;"	d
SMC_PMCTRL_RUNM	.\Sources\Chip_start\Header\MKL25Z4.h	5367;"	d
SMC_PMCTRL_RUNM	.\Sources\Chip_start\Header\MKL26Z4.h	5683;"	d
SMC_PMCTRL_RUNM	.\Sources\Chip_start\Header\MKL46Z4.h	7162;"	d
SMC_PMCTRL_RUNM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5156;"	d
SMC_PMCTRL_RUNM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5365;"	d
SMC_PMCTRL_RUNM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5681;"	d
SMC_PMCTRL_RUNM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7160;"	d
SMC_PMCTRL_RUNM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5157;"	d
SMC_PMCTRL_RUNM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5366;"	d
SMC_PMCTRL_RUNM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5682;"	d
SMC_PMCTRL_RUNM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7161;"	d
SMC_PMCTRL_STOPA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5154;"	d
SMC_PMCTRL_STOPA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5363;"	d
SMC_PMCTRL_STOPA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5679;"	d
SMC_PMCTRL_STOPA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7158;"	d
SMC_PMCTRL_STOPA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5155;"	d
SMC_PMCTRL_STOPA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5364;"	d
SMC_PMCTRL_STOPA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5680;"	d
SMC_PMCTRL_STOPA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7159;"	d
SMC_PMCTRL_STOPM	.\Sources\Chip_start\Header\MKL24Z4.h	5153;"	d
SMC_PMCTRL_STOPM	.\Sources\Chip_start\Header\MKL25Z4.h	5362;"	d
SMC_PMCTRL_STOPM	.\Sources\Chip_start\Header\MKL26Z4.h	5678;"	d
SMC_PMCTRL_STOPM	.\Sources\Chip_start\Header\MKL46Z4.h	7157;"	d
SMC_PMCTRL_STOPM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5151;"	d
SMC_PMCTRL_STOPM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5360;"	d
SMC_PMCTRL_STOPM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5676;"	d
SMC_PMCTRL_STOPM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7155;"	d
SMC_PMCTRL_STOPM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5152;"	d
SMC_PMCTRL_STOPM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5361;"	d
SMC_PMCTRL_STOPM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5677;"	d
SMC_PMCTRL_STOPM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7156;"	d
SMC_PMPROT	.\Sources\Chip_start\Header\MKL24Z4.h	5196;"	d
SMC_PMPROT	.\Sources\Chip_start\Header\MKL25Z4.h	5405;"	d
SMC_PMPROT	.\Sources\Chip_start\Header\MKL26Z4.h	5721;"	d
SMC_PMPROT	.\Sources\Chip_start\Header\MKL46Z4.h	7200;"	d
SMC_PMPROT_ALLS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5146;"	d
SMC_PMPROT_ALLS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5355;"	d
SMC_PMPROT_ALLS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5671;"	d
SMC_PMPROT_ALLS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7150;"	d
SMC_PMPROT_ALLS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5147;"	d
SMC_PMPROT_ALLS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5356;"	d
SMC_PMPROT_ALLS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5672;"	d
SMC_PMPROT_ALLS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7151;"	d
SMC_PMPROT_AVLLS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5144;"	d
SMC_PMPROT_AVLLS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5353;"	d
SMC_PMPROT_AVLLS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5669;"	d
SMC_PMPROT_AVLLS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7148;"	d
SMC_PMPROT_AVLLS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5145;"	d
SMC_PMPROT_AVLLS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5354;"	d
SMC_PMPROT_AVLLS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5670;"	d
SMC_PMPROT_AVLLS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7149;"	d
SMC_PMPROT_AVLP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5148;"	d
SMC_PMPROT_AVLP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5357;"	d
SMC_PMPROT_AVLP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5673;"	d
SMC_PMPROT_AVLP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7152;"	d
SMC_PMPROT_AVLP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5149;"	d
SMC_PMPROT_AVLP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5358;"	d
SMC_PMPROT_AVLP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5674;"	d
SMC_PMPROT_AVLP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7153;"	d
SMC_PMPROT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5124;"	d
SMC_PMPROT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5333;"	d
SMC_PMPROT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5649;"	d
SMC_PMPROT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7128;"	d
SMC_PMSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	5199;"	d
SMC_PMSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	5408;"	d
SMC_PMSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	5724;"	d
SMC_PMSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	7203;"	d
SMC_PMSTAT_PMSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	5171;"	d
SMC_PMSTAT_PMSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	5380;"	d
SMC_PMSTAT_PMSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	5696;"	d
SMC_PMSTAT_PMSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	7175;"	d
SMC_PMSTAT_PMSTAT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5169;"	d
SMC_PMSTAT_PMSTAT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5378;"	d
SMC_PMSTAT_PMSTAT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5694;"	d
SMC_PMSTAT_PMSTAT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7173;"	d
SMC_PMSTAT_PMSTAT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5170;"	d
SMC_PMSTAT_PMSTAT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5379;"	d
SMC_PMSTAT_PMSTAT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5695;"	d
SMC_PMSTAT_PMSTAT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7174;"	d
SMC_PMSTAT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5127;"	d
SMC_PMSTAT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5336;"	d
SMC_PMSTAT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5652;"	d
SMC_PMSTAT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7131;"	d
SMC_STOPCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	5198;"	d
SMC_STOPCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	5407;"	d
SMC_STOPCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	5723;"	d
SMC_STOPCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	7202;"	d
SMC_STOPCTRL_PORPO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5163;"	d
SMC_STOPCTRL_PORPO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5372;"	d
SMC_STOPCTRL_PORPO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5688;"	d
SMC_STOPCTRL_PORPO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7167;"	d
SMC_STOPCTRL_PORPO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5164;"	d
SMC_STOPCTRL_PORPO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5373;"	d
SMC_STOPCTRL_PORPO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5689;"	d
SMC_STOPCTRL_PORPO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7168;"	d
SMC_STOPCTRL_PSTOPO	.\Sources\Chip_start\Header\MKL24Z4.h	5167;"	d
SMC_STOPCTRL_PSTOPO	.\Sources\Chip_start\Header\MKL25Z4.h	5376;"	d
SMC_STOPCTRL_PSTOPO	.\Sources\Chip_start\Header\MKL26Z4.h	5692;"	d
SMC_STOPCTRL_PSTOPO	.\Sources\Chip_start\Header\MKL46Z4.h	7171;"	d
SMC_STOPCTRL_PSTOPO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5165;"	d
SMC_STOPCTRL_PSTOPO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5374;"	d
SMC_STOPCTRL_PSTOPO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5690;"	d
SMC_STOPCTRL_PSTOPO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7169;"	d
SMC_STOPCTRL_PSTOPO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5166;"	d
SMC_STOPCTRL_PSTOPO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5375;"	d
SMC_STOPCTRL_PSTOPO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5691;"	d
SMC_STOPCTRL_PSTOPO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7170;"	d
SMC_STOPCTRL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5126;"	d
SMC_STOPCTRL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5335;"	d
SMC_STOPCTRL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5651;"	d
SMC_STOPCTRL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7130;"	d
SMC_STOPCTRL_VLLSM	.\Sources\Chip_start\Header\MKL24Z4.h	5162;"	d
SMC_STOPCTRL_VLLSM	.\Sources\Chip_start\Header\MKL25Z4.h	5371;"	d
SMC_STOPCTRL_VLLSM	.\Sources\Chip_start\Header\MKL26Z4.h	5687;"	d
SMC_STOPCTRL_VLLSM	.\Sources\Chip_start\Header\MKL46Z4.h	7166;"	d
SMC_STOPCTRL_VLLSM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5160;"	d
SMC_STOPCTRL_VLLSM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5369;"	d
SMC_STOPCTRL_VLLSM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5685;"	d
SMC_STOPCTRL_VLLSM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7164;"	d
SMC_STOPCTRL_VLLSM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5161;"	d
SMC_STOPCTRL_VLLSM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5370;"	d
SMC_STOPCTRL_VLLSM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5686;"	d
SMC_STOPCTRL_VLLSM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7165;"	d
SOFTHLD	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t SOFTHLD;                                 \/**< SOF Threshold Register, offset: 0xAC *\/$/;"	m	struct:USB_MemMap
SOFTHLD	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t SOFTHLD;                                 \/**< SOF Threshold Register, offset: 0xAC *\/$/;"	m	struct:USB_MemMap
SOFTHLD	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t SOFTHLD;                                 \/**< SOF Threshold Register, offset: 0xAC *\/$/;"	m	struct:USB_MemMap
SOFTHLD	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t SOFTHLD;                                 \/**< SOF Threshold Register, offset: 0xAC *\/$/;"	m	struct:USB_MemMap
SOPT1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SOPT1;                                  \/**< System Options Register 1, offset: 0x0 *\/$/;"	m	struct:SIM_MemMap
SOPT1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SOPT1;                                  \/**< System Options Register 1, offset: 0x0 *\/$/;"	m	struct:SIM_MemMap
SOPT1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SOPT1;                                  \/**< System Options Register 1, offset: 0x0 *\/$/;"	m	struct:SIM_MemMap
SOPT1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SOPT1;                                  \/**< System Options Register 1, offset: 0x0 *\/$/;"	m	struct:SIM_MemMap
SOPT1CFG	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SOPT1CFG;                               \/**< SOPT1 Configuration Register, offset: 0x4 *\/$/;"	m	struct:SIM_MemMap
SOPT1CFG	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SOPT1CFG;                               \/**< SOPT1 Configuration Register, offset: 0x4 *\/$/;"	m	struct:SIM_MemMap
SOPT1CFG	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SOPT1CFG;                               \/**< SOPT1 Configuration Register, offset: 0x4 *\/$/;"	m	struct:SIM_MemMap
SOPT1CFG	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SOPT1CFG;                               \/**< SOPT1 Configuration Register, offset: 0x4 *\/$/;"	m	struct:SIM_MemMap
SOPT2	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SOPT2;                                  \/**< System Options Register 2, offset: 0x1004 *\/$/;"	m	struct:SIM_MemMap
SOPT2	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SOPT2;                                  \/**< System Options Register 2, offset: 0x1004 *\/$/;"	m	struct:SIM_MemMap
SOPT2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SOPT2;                                  \/**< System Options Register 2, offset: 0x1004 *\/$/;"	m	struct:SIM_MemMap
SOPT2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SOPT2;                                  \/**< System Options Register 2, offset: 0x1004 *\/$/;"	m	struct:SIM_MemMap
SOPT4	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SOPT4;                                  \/**< System Options Register 4, offset: 0x100C *\/$/;"	m	struct:SIM_MemMap
SOPT4	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SOPT4;                                  \/**< System Options Register 4, offset: 0x100C *\/$/;"	m	struct:SIM_MemMap
SOPT4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SOPT4;                                  \/**< System Options Register 4, offset: 0x100C *\/$/;"	m	struct:SIM_MemMap
SOPT4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SOPT4;                                  \/**< System Options Register 4, offset: 0x100C *\/$/;"	m	struct:SIM_MemMap
SOPT5	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SOPT5;                                  \/**< System Options Register 5, offset: 0x1010 *\/$/;"	m	struct:SIM_MemMap
SOPT5	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SOPT5;                                  \/**< System Options Register 5, offset: 0x1010 *\/$/;"	m	struct:SIM_MemMap
SOPT5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SOPT5;                                  \/**< System Options Register 5, offset: 0x1010 *\/$/;"	m	struct:SIM_MemMap
SOPT5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SOPT5;                                  \/**< System Options Register 5, offset: 0x1010 *\/$/;"	m	struct:SIM_MemMap
SOPT7	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SOPT7;                                  \/**< System Options Register 7, offset: 0x1018 *\/$/;"	m	struct:SIM_MemMap
SOPT7	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SOPT7;                                  \/**< System Options Register 7, offset: 0x1018 *\/$/;"	m	struct:SIM_MemMap
SOPT7	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SOPT7;                                  \/**< System Options Register 7, offset: 0x1018 *\/$/;"	m	struct:SIM_MemMap
SOPT7	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SOPT7;                                  \/**< System Options Register 7, offset: 0x1018 *\/$/;"	m	struct:SIM_MemMap
SPEED_CONTROL_COUNT	.\Sources\Application\parameter.h	26;"	d
SPEED_CONTROL_PERIOD	.\Sources\Application\parameter.h	/^static const unsigned long SPEED_CONTROL_PERIOD = SPEED_CONTROL_COUNT * INTERRUPT_TIME;$/;"	v
SPI0	.\Sources\Chip_driver\SPI\spi.h	/^    SPI0 = 0,$/;"	e	enum:_SPI_x_
SPI0_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	5329;"	d
SPI0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	5538;"	d
SPI0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	5909;"	d
SPI0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	7388;"	d
SPI0_BR	.\Sources\Chip_start\Header\MKL24Z4.h	5349;"	d
SPI0_BR	.\Sources\Chip_start\Header\MKL25Z4.h	5558;"	d
SPI0_BR	.\Sources\Chip_start\Header\MKL26Z4.h	5928;"	d
SPI0_BR	.\Sources\Chip_start\Header\MKL46Z4.h	7407;"	d
SPI0_C1	.\Sources\Chip_start\Header\MKL24Z4.h	5347;"	d
SPI0_C1	.\Sources\Chip_start\Header\MKL25Z4.h	5556;"	d
SPI0_C1	.\Sources\Chip_start\Header\MKL26Z4.h	5930;"	d
SPI0_C1	.\Sources\Chip_start\Header\MKL46Z4.h	7409;"	d
SPI0_C2	.\Sources\Chip_start\Header\MKL24Z4.h	5348;"	d
SPI0_C2	.\Sources\Chip_start\Header\MKL25Z4.h	5557;"	d
SPI0_C2	.\Sources\Chip_start\Header\MKL26Z4.h	5929;"	d
SPI0_C2	.\Sources\Chip_start\Header\MKL46Z4.h	7408;"	d
SPI0_D	.\Sources\Chip_start\Header\MKL24Z4.h	5351;"	d
SPI0_D	.\Sources\Chip_start\Header\MKL25Z4.h	5560;"	d
SPI0_DH	.\Sources\Chip_start\Header\MKL26Z4.h	5934;"	d
SPI0_DH	.\Sources\Chip_start\Header\MKL46Z4.h	7413;"	d
SPI0_DL	.\Sources\Chip_start\Header\MKL26Z4.h	5933;"	d
SPI0_DL	.\Sources\Chip_start\Header\MKL46Z4.h	7412;"	d
SPI0_IRQn	.\Sources\Chip_start\vectors.h	/^    SPI0_IRQn                    = 10,               \/**< SPI0 interrupt *\/$/;"	e	enum:IRQn
SPI0_M	.\Sources\Chip_start\Header\MKL24Z4.h	5352;"	d
SPI0_M	.\Sources\Chip_start\Header\MKL25Z4.h	5561;"	d
SPI0_MH	.\Sources\Chip_start\Header\MKL26Z4.h	5932;"	d
SPI0_MH	.\Sources\Chip_start\Header\MKL46Z4.h	7411;"	d
SPI0_ML	.\Sources\Chip_start\Header\MKL26Z4.h	5931;"	d
SPI0_ML	.\Sources\Chip_start\Header\MKL46Z4.h	7410;"	d
SPI0_PTA15_PTA16_PTA17	.\Sources\Chip_driver\SPI\spi.h	/^    SPI0_PTA15_PTA16_PTA17 = ( SPI_x_RE(SPI0) | SPI_MOSI_RE(PTA16) | SPI_MISO_RE(PTA17) ),$/;"	e	enum:_SPIx_PT_
SPI0_PTA15_PTA17_PTA16	.\Sources\Chip_driver\SPI\spi.h	/^    SPI0_PTA15_PTA17_PTA16 = ( SPI_x_RE(SPI0) | SPI_MOSI_RE(PTA17) | SPI_MISO_RE(PTA16) ),$/;"	e	enum:_SPIx_PT_
SPI0_PTC5_PTC6_PTC7	.\Sources\Chip_driver\SPI\spi.h	/^    SPI0_PTC5_PTC6_PTC7    = ( SPI_x_RE(SPI0) | SPI_MOSI_RE(PTC6)  | SPI_MISO_RE(PTC7)  ),$/;"	e	enum:_SPIx_PT_
SPI0_PTC5_PTC7_PTC6	.\Sources\Chip_driver\SPI\spi.h	/^    SPI0_PTC5_PTC7_PTC6    = ( SPI_x_RE(SPI0) | SPI_MOSI_RE(PTC7)  | SPI_MISO_RE(PTC6)  ),$/;"	e	enum:_SPIx_PT_
SPI0_PTD1_PTD2_PTD3	.\Sources\Chip_driver\SPI\spi.h	/^    SPI0_PTD1_PTD2_PTD3    = ( SPI_x_RE(SPI0) | SPI_MOSI_RE(PTD2)  | SPI_MISO_RE(PTD3)  ),$/;"	e	enum:_SPIx_PT_
SPI0_PTD1_PTD3_PTD2	.\Sources\Chip_driver\SPI\spi.h	/^    SPI0_PTD1_PTD3_PTD2    = ( SPI_x_RE(SPI0) | SPI_MOSI_RE(PTD3)  | SPI_MISO_RE(PTD2)  ),$/;"	e	enum:_SPIx_PT_
SPI0_PTE17_PTE18_PTE19	.\Sources\Chip_driver\SPI\spi.h	/^    SPI0_PTE17_PTE18_PTE19 = ( SPI_x_RE(SPI0) | SPI_MOSI_RE(PTE18) | SPI_MISO_RE(PTE19) ),$/;"	e	enum:_SPIx_PT_
SPI0_PTE17_PTE19_PTE18	.\Sources\Chip_driver\SPI\spi.h	/^    SPI0_PTE17_PTE19_PTE18 = ( SPI_x_RE(SPI0) | SPI_MOSI_RE(PTE19) | SPI_MISO_RE(PTE18) ),$/;"	e	enum:_SPIx_PT_
SPI0_S	.\Sources\Chip_start\Header\MKL24Z4.h	5350;"	d
SPI0_S	.\Sources\Chip_start\Header\MKL25Z4.h	5559;"	d
SPI0_S	.\Sources\Chip_start\Header\MKL26Z4.h	5927;"	d
SPI0_S	.\Sources\Chip_start\Header\MKL46Z4.h	7406;"	d
SPI0_SCK_MOSI_MISO	.\Sources\Chip_driver\SPI\spi.h	/^    SPI0_SCK_MOSI_MISO     = SPI0_PTD1_PTD2_PTD3,$/;"	e	enum:_SPIx_PT_
SPI1	.\Sources\Chip_driver\SPI\spi.h	/^    SPI1 = 1,$/;"	e	enum:_SPI_x_
SPI1_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	5331;"	d
SPI1_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	5540;"	d
SPI1_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	5911;"	d
SPI1_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	7390;"	d
SPI1_BR	.\Sources\Chip_start\Header\MKL24Z4.h	5356;"	d
SPI1_BR	.\Sources\Chip_start\Header\MKL25Z4.h	5565;"	d
SPI1_BR	.\Sources\Chip_start\Header\MKL26Z4.h	5937;"	d
SPI1_BR	.\Sources\Chip_start\Header\MKL46Z4.h	7416;"	d
SPI1_C1	.\Sources\Chip_start\Header\MKL24Z4.h	5354;"	d
SPI1_C1	.\Sources\Chip_start\Header\MKL25Z4.h	5563;"	d
SPI1_C1	.\Sources\Chip_start\Header\MKL26Z4.h	5939;"	d
SPI1_C1	.\Sources\Chip_start\Header\MKL46Z4.h	7418;"	d
SPI1_C2	.\Sources\Chip_start\Header\MKL24Z4.h	5355;"	d
SPI1_C2	.\Sources\Chip_start\Header\MKL25Z4.h	5564;"	d
SPI1_C2	.\Sources\Chip_start\Header\MKL26Z4.h	5938;"	d
SPI1_C2	.\Sources\Chip_start\Header\MKL46Z4.h	7417;"	d
SPI1_C3	.\Sources\Chip_start\Header\MKL26Z4.h	5945;"	d
SPI1_C3	.\Sources\Chip_start\Header\MKL46Z4.h	7424;"	d
SPI1_CI	.\Sources\Chip_start\Header\MKL26Z4.h	5944;"	d
SPI1_CI	.\Sources\Chip_start\Header\MKL46Z4.h	7423;"	d
SPI1_D	.\Sources\Chip_start\Header\MKL24Z4.h	5358;"	d
SPI1_D	.\Sources\Chip_start\Header\MKL25Z4.h	5567;"	d
SPI1_DH	.\Sources\Chip_start\Header\MKL26Z4.h	5943;"	d
SPI1_DH	.\Sources\Chip_start\Header\MKL46Z4.h	7422;"	d
SPI1_DL	.\Sources\Chip_start\Header\MKL26Z4.h	5942;"	d
SPI1_DL	.\Sources\Chip_start\Header\MKL46Z4.h	7421;"	d
SPI1_IRQn	.\Sources\Chip_start\vectors.h	/^    SPI1_IRQn                    = 11,               \/**< SPI1 interrupt *\/$/;"	e	enum:IRQn
SPI1_M	.\Sources\Chip_start\Header\MKL24Z4.h	5359;"	d
SPI1_M	.\Sources\Chip_start\Header\MKL25Z4.h	5568;"	d
SPI1_MH	.\Sources\Chip_start\Header\MKL26Z4.h	5941;"	d
SPI1_MH	.\Sources\Chip_start\Header\MKL46Z4.h	7420;"	d
SPI1_ML	.\Sources\Chip_start\Header\MKL26Z4.h	5940;"	d
SPI1_ML	.\Sources\Chip_start\Header\MKL46Z4.h	7419;"	d
SPI1_PTB11_PTB16_PTB17	.\Sources\Chip_driver\SPI\spi.h	/^    SPI1_PTB11_PTB16_PTB17 = ( SPI_x_RE(SPI1) | SPI_MOSI_RE(PTB16) | SPI_MISO_RE(PTB17) ),$/;"	e	enum:_SPIx_PT_
SPI1_PTB11_PTB17_PTB16	.\Sources\Chip_driver\SPI\spi.h	/^    SPI1_PTB11_PTB17_PTB16 = ( SPI_x_RE(SPI1) | SPI_MOSI_RE(PTB17) | SPI_MISO_RE(PTB16) ),$/;"	e	enum:_SPIx_PT_
SPI1_PTD5_PTD6_PTD7	.\Sources\Chip_driver\SPI\spi.h	/^    SPI1_PTD5_PTD6_PTD7    = ( SPI_x_RE(SPI1) | SPI_MOSI_RE(PTD6)  | SPI_MISO_RE(PTD7)  ),$/;"	e	enum:_SPIx_PT_
SPI1_PTD5_PTD7_PTD6	.\Sources\Chip_driver\SPI\spi.h	/^    SPI1_PTD5_PTD7_PTD6    = ( SPI_x_RE(SPI1) | SPI_MOSI_RE(PTD7)  | SPI_MISO_RE(PTD6)  ),$/;"	e	enum:_SPIx_PT_
SPI1_PTE2_PTE1_PTE3	.\Sources\Chip_driver\SPI\spi.h	/^    SPI1_PTE2_PTE1_PTE3    = ( SPI_x_RE(SPI1) | SPI_MOSI_RE(PTE1)  | SPI_MISO_RE(PTE3)  ),$/;"	e	enum:_SPIx_PT_
SPI1_PTE2_PTE3_PTE1	.\Sources\Chip_driver\SPI\spi.h	/^    SPI1_PTE2_PTE3_PTE1    = ( SPI_x_RE(SPI1) | SPI_MOSI_RE(PTE3)  | SPI_MISO_RE(PTE1)  ),$/;"	e	enum:_SPIx_PT_
SPI1_S	.\Sources\Chip_start\Header\MKL24Z4.h	5357;"	d
SPI1_S	.\Sources\Chip_start\Header\MKL25Z4.h	5566;"	d
SPI1_S	.\Sources\Chip_start\Header\MKL26Z4.h	5936;"	d
SPI1_S	.\Sources\Chip_start\Header\MKL46Z4.h	7415;"	d
SPI1_SCK_MOSI_MISO	.\Sources\Chip_driver\SPI\spi.h	/^    SPI1_SCK_MOSI_MISO     = SPI1_PTE2_PTE1_PTE3,$/;"	e	enum:_SPIx_PT_
SPI_16bit	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_16bit = 1,$/;"	e	enum:_SPI_MODE_
SPI_8bit	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_8bit = 0,$/;"	e	enum:_SPI_MODE_
SPI_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	5333;"	d
SPI_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	5542;"	d
SPI_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	5913;"	d
SPI_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	7392;"	d
SPI_BR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5246;"	d
SPI_BR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5455;"	d
SPI_BR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5773;"	d
SPI_BR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7252;"	d
SPI_BR_SPPR	.\Sources\Chip_start\Header\MKL24Z4.h	5303;"	d
SPI_BR_SPPR	.\Sources\Chip_start\Header\MKL25Z4.h	5512;"	d
SPI_BR_SPPR	.\Sources\Chip_start\Header\MKL26Z4.h	5820;"	d
SPI_BR_SPPR	.\Sources\Chip_start\Header\MKL46Z4.h	7299;"	d
SPI_BR_SPPR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5301;"	d
SPI_BR_SPPR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5510;"	d
SPI_BR_SPPR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5818;"	d
SPI_BR_SPPR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7297;"	d
SPI_BR_SPPR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5302;"	d
SPI_BR_SPPR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5511;"	d
SPI_BR_SPPR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5819;"	d
SPI_BR_SPPR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7298;"	d
SPI_BR_SPR	.\Sources\Chip_start\Header\MKL24Z4.h	5300;"	d
SPI_BR_SPR	.\Sources\Chip_start\Header\MKL25Z4.h	5509;"	d
SPI_BR_SPR	.\Sources\Chip_start\Header\MKL26Z4.h	5817;"	d
SPI_BR_SPR	.\Sources\Chip_start\Header\MKL46Z4.h	7296;"	d
SPI_BR_SPR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5298;"	d
SPI_BR_SPR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5507;"	d
SPI_BR_SPR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5815;"	d
SPI_BR_SPR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7294;"	d
SPI_BR_SPR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5299;"	d
SPI_BR_SPR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5508;"	d
SPI_BR_SPR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5816;"	d
SPI_BR_SPR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7295;"	d
SPI_Baud	.\Sources\Chip_driver\SPI\spi.h	/^    unsigned long       SPI_Baud;$/;"	m	struct:_SPI_Struct_
SPI_C1_CPHA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5270;"	d
SPI_C1_CPHA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5479;"	d
SPI_C1_CPHA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5843;"	d
SPI_C1_CPHA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7322;"	d
SPI_C1_CPHA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5271;"	d
SPI_C1_CPHA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5480;"	d
SPI_C1_CPHA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5844;"	d
SPI_C1_CPHA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7323;"	d
SPI_C1_CPOL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5272;"	d
SPI_C1_CPOL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5481;"	d
SPI_C1_CPOL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5845;"	d
SPI_C1_CPOL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7324;"	d
SPI_C1_CPOL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5273;"	d
SPI_C1_CPOL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5482;"	d
SPI_C1_CPOL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5846;"	d
SPI_C1_CPOL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7325;"	d
SPI_C1_LSBFE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5266;"	d
SPI_C1_LSBFE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5475;"	d
SPI_C1_LSBFE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5839;"	d
SPI_C1_LSBFE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7318;"	d
SPI_C1_LSBFE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5267;"	d
SPI_C1_LSBFE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5476;"	d
SPI_C1_LSBFE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5840;"	d
SPI_C1_LSBFE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7319;"	d
SPI_C1_MSTR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5274;"	d
SPI_C1_MSTR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5483;"	d
SPI_C1_MSTR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5847;"	d
SPI_C1_MSTR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7326;"	d
SPI_C1_MSTR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5275;"	d
SPI_C1_MSTR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5484;"	d
SPI_C1_MSTR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5848;"	d
SPI_C1_MSTR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7327;"	d
SPI_C1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5244;"	d
SPI_C1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5453;"	d
SPI_C1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5775;"	d
SPI_C1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7254;"	d
SPI_C1_SPE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5278;"	d
SPI_C1_SPE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5487;"	d
SPI_C1_SPE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5851;"	d
SPI_C1_SPE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7330;"	d
SPI_C1_SPE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5279;"	d
SPI_C1_SPE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5488;"	d
SPI_C1_SPE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5852;"	d
SPI_C1_SPE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7331;"	d
SPI_C1_SPIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5280;"	d
SPI_C1_SPIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5489;"	d
SPI_C1_SPIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5853;"	d
SPI_C1_SPIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7332;"	d
SPI_C1_SPIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5281;"	d
SPI_C1_SPIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5490;"	d
SPI_C1_SPIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5854;"	d
SPI_C1_SPIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7333;"	d
SPI_C1_SPTIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5276;"	d
SPI_C1_SPTIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5485;"	d
SPI_C1_SPTIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5849;"	d
SPI_C1_SPTIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7328;"	d
SPI_C1_SPTIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5277;"	d
SPI_C1_SPTIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5486;"	d
SPI_C1_SPTIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5850;"	d
SPI_C1_SPTIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7329;"	d
SPI_C1_SSOE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5268;"	d
SPI_C1_SSOE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5477;"	d
SPI_C1_SSOE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5841;"	d
SPI_C1_SSOE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7320;"	d
SPI_C1_SSOE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5269;"	d
SPI_C1_SSOE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5478;"	d
SPI_C1_SSOE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5842;"	d
SPI_C1_SSOE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7321;"	d
SPI_C2_BIDIROE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5289;"	d
SPI_C2_BIDIROE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5498;"	d
SPI_C2_BIDIROE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5828;"	d
SPI_C2_BIDIROE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7307;"	d
SPI_C2_BIDIROE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5290;"	d
SPI_C2_BIDIROE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5499;"	d
SPI_C2_BIDIROE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5829;"	d
SPI_C2_BIDIROE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7308;"	d
SPI_C2_MODFEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5291;"	d
SPI_C2_MODFEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5500;"	d
SPI_C2_MODFEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5830;"	d
SPI_C2_MODFEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7309;"	d
SPI_C2_MODFEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5292;"	d
SPI_C2_MODFEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5501;"	d
SPI_C2_MODFEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5831;"	d
SPI_C2_MODFEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7310;"	d
SPI_C2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5245;"	d
SPI_C2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5454;"	d
SPI_C2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5774;"	d
SPI_C2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7253;"	d
SPI_C2_RXDMAE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5287;"	d
SPI_C2_RXDMAE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5496;"	d
SPI_C2_RXDMAE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5826;"	d
SPI_C2_RXDMAE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7305;"	d
SPI_C2_RXDMAE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5288;"	d
SPI_C2_RXDMAE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5497;"	d
SPI_C2_RXDMAE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5827;"	d
SPI_C2_RXDMAE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7306;"	d
SPI_C2_SPC0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5283;"	d
SPI_C2_SPC0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5492;"	d
SPI_C2_SPC0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5822;"	d
SPI_C2_SPC0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7301;"	d
SPI_C2_SPC0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5284;"	d
SPI_C2_SPC0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5493;"	d
SPI_C2_SPC0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5823;"	d
SPI_C2_SPC0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7302;"	d
SPI_C2_SPIMODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5834;"	d
SPI_C2_SPIMODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7313;"	d
SPI_C2_SPIMODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5835;"	d
SPI_C2_SPIMODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7314;"	d
SPI_C2_SPISWAI_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5285;"	d
SPI_C2_SPISWAI_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5494;"	d
SPI_C2_SPISWAI_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5824;"	d
SPI_C2_SPISWAI_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7303;"	d
SPI_C2_SPISWAI_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5286;"	d
SPI_C2_SPISWAI_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5495;"	d
SPI_C2_SPISWAI_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5825;"	d
SPI_C2_SPISWAI_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7304;"	d
SPI_C2_SPLPIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6675;"	d
SPI_C2_SPLPIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7023;"	d
SPI_C2_SPLPIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6676;"	d
SPI_C2_SPLPIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7024;"	d
SPI_C2_SPMIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5295;"	d
SPI_C2_SPMIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5504;"	d
SPI_C2_SPMIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5836;"	d
SPI_C2_SPMIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7315;"	d
SPI_C2_SPMIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5296;"	d
SPI_C2_SPMIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5505;"	d
SPI_C2_SPMIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5837;"	d
SPI_C2_SPMIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7316;"	d
SPI_C2_TXDMAE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5293;"	d
SPI_C2_TXDMAE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5502;"	d
SPI_C2_TXDMAE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5832;"	d
SPI_C2_TXDMAE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7311;"	d
SPI_C2_TXDMAE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5294;"	d
SPI_C2_TXDMAE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5503;"	d
SPI_C2_TXDMAE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5833;"	d
SPI_C2_TXDMAE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7312;"	d
SPI_C3_FIFOMODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5889;"	d
SPI_C3_FIFOMODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7368;"	d
SPI_C3_FIFOMODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5890;"	d
SPI_C3_FIFOMODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7369;"	d
SPI_C3_INTCLR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5895;"	d
SPI_C3_INTCLR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7374;"	d
SPI_C3_INTCLR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5896;"	d
SPI_C3_INTCLR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7375;"	d
SPI_C3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5781;"	d
SPI_C3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7260;"	d
SPI_C3_RNFULLF_MARK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5897;"	d
SPI_C3_RNFULLF_MARK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7376;"	d
SPI_C3_RNFULLF_MARK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5898;"	d
SPI_C3_RNFULLF_MARK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7377;"	d
SPI_C3_RNFULLIEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5891;"	d
SPI_C3_RNFULLIEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7370;"	d
SPI_C3_RNFULLIEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5892;"	d
SPI_C3_RNFULLIEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7371;"	d
SPI_C3_TNEAREF_MARK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5899;"	d
SPI_C3_TNEAREF_MARK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7378;"	d
SPI_C3_TNEAREF_MARK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5900;"	d
SPI_C3_TNEAREF_MARK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7379;"	d
SPI_C3_TNEARIEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5893;"	d
SPI_C3_TNEARIEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7372;"	d
SPI_C3_TNEARIEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5894;"	d
SPI_C3_TNEARIEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7373;"	d
SPI_CI_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5780;"	d
SPI_CI_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7259;"	d
SPI_CI_RNFULLFCI_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5876;"	d
SPI_CI_RNFULLFCI_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7355;"	d
SPI_CI_RNFULLFCI_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5877;"	d
SPI_CI_RNFULLFCI_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7356;"	d
SPI_CI_RXFERR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5884;"	d
SPI_CI_RXFERR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7363;"	d
SPI_CI_RXFERR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5885;"	d
SPI_CI_RXFERR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7364;"	d
SPI_CI_RXFOF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5880;"	d
SPI_CI_RXFOF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7359;"	d
SPI_CI_RXFOF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5881;"	d
SPI_CI_RXFOF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7360;"	d
SPI_CI_SPRFCI_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5872;"	d
SPI_CI_SPRFCI_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7351;"	d
SPI_CI_SPRFCI_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5873;"	d
SPI_CI_SPRFCI_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7352;"	d
SPI_CI_SPTEFCI_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5874;"	d
SPI_CI_SPTEFCI_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7353;"	d
SPI_CI_SPTEFCI_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5875;"	d
SPI_CI_SPTEFCI_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7354;"	d
SPI_CI_TNEAREFCI_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5878;"	d
SPI_CI_TNEAREFCI_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7357;"	d
SPI_CI_TNEAREFCI_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5879;"	d
SPI_CI_TNEAREFCI_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7358;"	d
SPI_CI_TXFERR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5886;"	d
SPI_CI_TXFERR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7365;"	d
SPI_CI_TXFERR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5887;"	d
SPI_CI_TXFERR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7366;"	d
SPI_CI_TXFOF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5882;"	d
SPI_CI_TXFOF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7361;"	d
SPI_CI_TXFOF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5883;"	d
SPI_CI_TXFOF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7362;"	d
SPI_CPHA	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_CPHA_TypeDef    SPI_CPHA;$/;"	m	struct:_SPI_Struct_
SPI_CPHA_TypeDef	.\Sources\Chip_driver\SPI\spi.h	/^} SPI_CPHA_TypeDef;$/;"	t	typeref:enum:_SPI_CPHA_
SPI_CPOL	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_CPOL_TypeDef    SPI_CPOL;$/;"	m	struct:_SPI_Struct_
SPI_CPOL_TypeDef	.\Sources\Chip_driver\SPI\spi.h	/^} SPI_CPOL_TypeDef;$/;"	t	typeref:enum:_SPI_CPOL_
SPI_DEV_NUM	.\Sources\Chip_driver\SPI\spi.c	11;"	d	file:
SPI_DH_Bits	.\Sources\Chip_start\Header\MKL26Z4.h	5870;"	d
SPI_DH_Bits	.\Sources\Chip_start\Header\MKL46Z4.h	7349;"	d
SPI_DH_Bits_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5868;"	d
SPI_DH_Bits_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7347;"	d
SPI_DH_Bits_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5869;"	d
SPI_DH_Bits_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7348;"	d
SPI_DH_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5779;"	d
SPI_DH_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7258;"	d
SPI_DL_Bits	.\Sources\Chip_start\Header\MKL26Z4.h	5866;"	d
SPI_DL_Bits	.\Sources\Chip_start\Header\MKL46Z4.h	7345;"	d
SPI_DL_Bits_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5864;"	d
SPI_DL_Bits_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7343;"	d
SPI_DL_Bits_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5865;"	d
SPI_DL_Bits_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7344;"	d
SPI_DL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5778;"	d
SPI_DL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7257;"	d
SPI_D_Bits	.\Sources\Chip_start\Header\MKL24Z4.h	5316;"	d
SPI_D_Bits	.\Sources\Chip_start\Header\MKL25Z4.h	5525;"	d
SPI_D_Bits_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5314;"	d
SPI_D_Bits_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5523;"	d
SPI_D_Bits_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5315;"	d
SPI_D_Bits_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5524;"	d
SPI_D_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5248;"	d
SPI_D_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5457;"	d
SPI_Dbit	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_Dbit = SPI_8bit, _$/;"	e	enum:_SPI_MODE_
SPI_Dbit	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_Dbit_TypeDef    SPI_Dbit;$/;"	m	struct:_SPI_Struct_
SPI_Dbit_TypeDef	.\Sources\Chip_driver\SPI\spi.h	/^} SPI_Dbit_TypeDef;$/;"	t	typeref:enum:_SPI_MODE_
SPI_Disable	.\Sources\Chip_driver\SPI\spi.c	/^int SPI_Disable(SPI_Struct_TypeDef *SPI_Struct)$/;"	f
SPI_IRQHandler	.\Sources\Chip_driver\SPI\spi.c	/^void SPI_IRQHandler(void)$/;"	f
SPI_ISR	.\Sources\Chip_driver\SPI\spi.c	/^volatile static ISR_CALLBACK SPI_ISR[SPI_DEV_NUM];$/;"	v	file:
SPI_Init	.\Sources\Chip_driver\SPI\spi.c	/^int SPI_Init(SPI_Struct_TypeDef *SPI_Struct)$/;"	f
SPI_LSB	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_LSB = 1,$/;"	e	enum:_SPI_LSBFE_
SPI_LSBFE	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_LSBFE_TypeDef   SPI_LSBFE;$/;"	m	struct:_SPI_Struct_
SPI_LSBFE_TypeDef	.\Sources\Chip_driver\SPI\spi.h	/^} SPI_LSBFE_TypeDef;$/;"	t	typeref:enum:_SPI_LSBFE_
SPI_MH_Bits	.\Sources\Chip_start\Header\MKL26Z4.h	5862;"	d
SPI_MH_Bits	.\Sources\Chip_start\Header\MKL46Z4.h	7341;"	d
SPI_MH_Bits_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5860;"	d
SPI_MH_Bits_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7339;"	d
SPI_MH_Bits_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5861;"	d
SPI_MH_Bits_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7340;"	d
SPI_MH_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5777;"	d
SPI_MH_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7256;"	d
SPI_MISO_GET	.\Sources\Chip_driver\SPI\spi.h	31;"	d
SPI_MISO_MASK	.\Sources\Chip_driver\SPI\spi.h	28;"	d
SPI_MISO_RE	.\Sources\Chip_driver\SPI\spi.h	30;"	d
SPI_MISO_SHIFT	.\Sources\Chip_driver\SPI\spi.h	29;"	d
SPI_ML_Bits	.\Sources\Chip_start\Header\MKL26Z4.h	5858;"	d
SPI_ML_Bits	.\Sources\Chip_start\Header\MKL46Z4.h	7337;"	d
SPI_ML_Bits_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5856;"	d
SPI_ML_Bits_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7335;"	d
SPI_ML_Bits_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5857;"	d
SPI_ML_Bits_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7336;"	d
SPI_ML_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5776;"	d
SPI_ML_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7255;"	d
SPI_MODFEN	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_MODFEN_TypeDef  SPI_MODFEN;$/;"	m	struct:_SPI_Struct_
SPI_MODFEN_TypeDef	.\Sources\Chip_driver\SPI\spi.h	/^} SPI_MODFEN_TypeDef;$/;"	t	typeref:enum:_SPI_MODFEN_
SPI_MOSI_GET	.\Sources\Chip_driver\SPI\spi.h	26;"	d
SPI_MOSI_MASK	.\Sources\Chip_driver\SPI\spi.h	23;"	d
SPI_MOSI_RE	.\Sources\Chip_driver\SPI\spi.h	25;"	d
SPI_MOSI_SHIFT	.\Sources\Chip_driver\SPI\spi.h	24;"	d
SPI_MSB	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_MSB = 0,$/;"	e	enum:_SPI_LSBFE_
SPI_MSTR	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_MSTR_TypeDef    SPI_MSTR;$/;"	m	struct:_SPI_Struct_
SPI_MSTR_TypeDef	.\Sources\Chip_driver\SPI\spi.h	/^} SPI_MSTR_TypeDef;$/;"	t	typeref:enum:_SPI_MSTR_
SPI_M_Bits	.\Sources\Chip_start\Header\MKL24Z4.h	5320;"	d
SPI_M_Bits	.\Sources\Chip_start\Header\MKL25Z4.h	5529;"	d
SPI_M_Bits_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5318;"	d
SPI_M_Bits_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5527;"	d
SPI_M_Bits_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5319;"	d
SPI_M_Bits_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5528;"	d
SPI_M_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5249;"	d
SPI_M_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5458;"	d
SPI_Master	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_Master = 1,$/;"	e	enum:_SPI_MSTR_
SPI_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct SPI_MemMap$/;"	s
SPI_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct SPI_MemMap$/;"	s
SPI_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct SPI_MemMap$/;"	s
SPI_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct SPI_MemMap$/;"	s
SPI_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *SPI_MemMapPtr;$/;"	t
SPI_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *SPI_MemMapPtr;$/;"	t
SPI_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *SPI_MemMapPtr;$/;"	t
SPI_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *SPI_MemMapPtr;$/;"	t
SPI_Mode_Default	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_Mode_Default = SPI_Master,$/;"	e	enum:_SPI_MSTR_
SPI_NOUSE_SPC	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_NOUSE_SPC = 0,$/;"	e	enum:_SPI_MODFEN_
SPI_RIE_Disable	.\Sources\Chip_driver\SPI\spi.c	/^int SPI_RIE_Disable(SPI_Struct_TypeDef *SPI_Struct)$/;"	f
SPI_RIE_Enable	.\Sources\Chip_driver\SPI\spi.c	/^int SPI_RIE_Enable(SPI_Struct_TypeDef *SPI_Struct, ISR_CALLBACK spi_isr)$/;"	f
SPI_RX_DMA_Disable	.\Sources\Chip_driver\SPI\spi.c	/^void SPI_RX_DMA_Disable(SPI_Struct_TypeDef *SPI_Struct)$/;"	f
SPI_RX_DMA_Enable	.\Sources\Chip_driver\SPI\spi.c	/^void SPI_RX_DMA_Enable(SPI_Struct_TypeDef *SPI_Struct)$/;"	f
SPI_ReadWriteByte	.\Sources\Chip_driver\SPI\spi.c	/^inline short SPI_ReadWriteByte(SPI_Struct_TypeDef *SPI_Struct, short Tdat)$/;"	f
SPI_S_MODF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5305;"	d
SPI_S_MODF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5514;"	d
SPI_S_MODF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5806;"	d
SPI_S_MODF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7285;"	d
SPI_S_MODF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5306;"	d
SPI_S_MODF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5515;"	d
SPI_S_MODF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5807;"	d
SPI_S_MODF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7286;"	d
SPI_S_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5247;"	d
SPI_S_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5456;"	d
SPI_S_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5772;"	d
SPI_S_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7251;"	d
SPI_S_RFIFOEF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5798;"	d
SPI_S_RFIFOEF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7277;"	d
SPI_S_RFIFOEF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5799;"	d
SPI_S_RFIFOEF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7278;"	d
SPI_S_RNFULLF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5804;"	d
SPI_S_RNFULLF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7283;"	d
SPI_S_RNFULLF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5805;"	d
SPI_S_RNFULLF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7284;"	d
SPI_S_SPMF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5309;"	d
SPI_S_SPMF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5518;"	d
SPI_S_SPMF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5810;"	d
SPI_S_SPMF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7289;"	d
SPI_S_SPMF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5310;"	d
SPI_S_SPMF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5519;"	d
SPI_S_SPMF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5811;"	d
SPI_S_SPMF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7290;"	d
SPI_S_SPRF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5311;"	d
SPI_S_SPRF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5520;"	d
SPI_S_SPRF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5812;"	d
SPI_S_SPRF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7291;"	d
SPI_S_SPRF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5312;"	d
SPI_S_SPRF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5521;"	d
SPI_S_SPRF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5813;"	d
SPI_S_SPRF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7292;"	d
SPI_S_SPTEF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5307;"	d
SPI_S_SPTEF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5516;"	d
SPI_S_SPTEF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5808;"	d
SPI_S_SPTEF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7287;"	d
SPI_S_SPTEF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5308;"	d
SPI_S_SPTEF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5517;"	d
SPI_S_SPTEF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5809;"	d
SPI_S_SPTEF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7288;"	d
SPI_S_TNEAREF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5802;"	d
SPI_S_TNEAREF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7281;"	d
SPI_S_TNEAREF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5803;"	d
SPI_S_TNEAREF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7282;"	d
SPI_S_TXFULLF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	5800;"	d
SPI_S_TXFULLF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7279;"	d
SPI_S_TXFULLF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	5801;"	d
SPI_S_TXFULLF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7280;"	d
SPI_Slave	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_Slave  = 0,$/;"	e	enum:_SPI_MSTR_
SPI_Struct_TypeDef	.\Sources\Chip_driver\SPI\spi.h	/^} SPI_Struct_TypeDef;$/;"	t	typeref:struct:_SPI_Struct_
SPI_SwapOnce	.\Sources\Chip_driver\SPI\spi.c	/^inline int SPI_SwapOnce(SPI_Struct_TypeDef *SPI_Struct, short Tdat, short *Rdat)$/;"	f
SPI_TX_DMA_Disable	.\Sources\Chip_driver\SPI\spi.c	/^void SPI_TX_DMA_Disable(SPI_Struct_TypeDef *SPI_Struct)$/;"	f
SPI_TX_DMA_Enable	.\Sources\Chip_driver\SPI\spi.c	/^void SPI_TX_DMA_Enable(SPI_Struct_TypeDef *SPI_Struct)$/;"	f
SPI_USE_SPC	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_USE_SPC   = 1,$/;"	e	enum:_SPI_MODFEN_
SPI_xSB	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_xSB = SPI_MSB,$/;"	e	enum:_SPI_LSBFE_
SPI_x_GET	.\Sources\Chip_driver\SPI\spi.h	21;"	d
SPI_x_MASK	.\Sources\Chip_driver\SPI\spi.h	18;"	d
SPI_x_RE	.\Sources\Chip_driver\SPI\spi.h	20;"	d
SPI_x_SHIFT	.\Sources\Chip_driver\SPI\spi.h	19;"	d
SPI_x_TypeDef	.\Sources\Chip_driver\SPI\spi.h	/^} SPI_x_TypeDef;$/;"	t	typeref:enum:_SPI_x_
SPIx	.\Sources\Chip_driver\SPI\spi.c	/^volatile struct SPI_MemMap *SPIx[] = SPI_BASE_PTRS;$/;"	v	typeref:struct:SPI_MemMap
SPIx_PT	.\Sources\Chip_driver\SPI\spi.h	/^    SPIx_PT_TypeDef     SPIx_PT;$/;"	m	struct:_SPI_Struct_
SPIx_PT_TypeDef	.\Sources\Chip_driver\SPI\spi.h	/^} SPIx_PT_TypeDef;$/;"	t	typeref:enum:_SPIx_PT_
SPPR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon108
SPPR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon126
SPPR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon158
SPSEL	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t SPSEL: 1;                   \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon76::__anon77
SPSEL	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t SPSEL: 1;                   \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon87::__anon88
SPSEL	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t SPSEL: 1;                   \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon99::__anon100
SPSEL	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t SPSEL: 1;                   \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon117::__anon118
SPSEL	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t SPSEL: 1;                   \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon136::__anon137
SPSEL	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t SPSEL: 1;                   \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon149::__anon150
SR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SR;                                     \/**< RTC Status Register, offset: 0x14 *\/$/;"	m	struct:RTC_MemMap
SR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SR;                                     \/**< RTC Status Register, offset: 0x14 *\/$/;"	m	struct:RTC_MemMap
SR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t SR;                                      \/**< DAC Status Register, offset: 0x20 *\/$/;"	m	struct:DAC_MemMap
SR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SR;                                     \/**< RTC Status Register, offset: 0x14 *\/$/;"	m	struct:RTC_MemMap
SR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t SR;                                      \/**< DAC Status Register, offset: 0x20 *\/$/;"	m	struct:DAC_MemMap
SR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SR;                                     \/**< RTC Status Register, offset: 0x14 *\/$/;"	m	struct:RTC_MemMap
SR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t SR;                                      \/**< DAC Status Register, offset: 0x20 *\/$/;"	m	struct:DAC_MemMap
SRS0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t SRS0;                                    \/**< System Reset Status Register 0, offset: 0x0 *\/$/;"	m	struct:RCM_MemMap
SRS0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t SRS0;                                    \/**< System Reset Status Register 0, offset: 0x0 *\/$/;"	m	struct:RCM_MemMap
SRS0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t SRS0;                                    \/**< System Reset Status Register 0, offset: 0x0 *\/$/;"	m	struct:RCM_MemMap
SRS0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t SRS0;                                    \/**< System Reset Status Register 0, offset: 0x0 *\/$/;"	m	struct:RCM_MemMap
SRS1	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t SRS1;                                    \/**< System Reset Status Register 1, offset: 0x1 *\/$/;"	m	struct:RCM_MemMap
SRS1	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t SRS1;                                    \/**< System Reset Status Register 1, offset: 0x1 *\/$/;"	m	struct:RCM_MemMap
SRS1	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t SRS1;                                    \/**< System Reset Status Register 1, offset: 0x1 *\/$/;"	m	struct:RCM_MemMap
SRS1	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t SRS1;                                    \/**< System Reset Status Register 1, offset: 0x1 *\/$/;"	m	struct:RCM_MemMap
SRVCOP	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SRVCOP;                                 \/**< Service COP Register, offset: 0x1104 *\/$/;"	m	struct:SIM_MemMap
SRVCOP	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SRVCOP;                                 \/**< Service COP Register, offset: 0x1104 *\/$/;"	m	struct:SIM_MemMap
SRVCOP	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SRVCOP;                                 \/**< Service COP Register, offset: 0x1104 *\/$/;"	m	struct:SIM_MemMap
SRVCOP	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SRVCOP;                                 \/**< Service COP Register, offset: 0x1104 *\/$/;"	m	struct:SIM_MemMap
SSD130x_CLS	.\Sources\Board_driver\SSD130x\SSD130x.c	/^inline void SSD130x_CLS(void)$/;"	f
SSD130x_COLUMN_NUM	.\Sources\Board_driver\SSD130x\SSD130x.h	16;"	d
SSD130x_CS	.\Sources\Board_driver\interface.h	125;"	d
SSD130x_CurrentColumn	.\Sources\Board_driver\SSD130x\SSD130x.c	/^unsigned int SSD130x_CurrentColumn = 0;$/;"	v
SSD130x_CurrentLine	.\Sources\Board_driver\SSD130x\SSD130x.c	/^unsigned int SSD130x_CurrentLine = 0;$/;"	v
SSD130x_D0	.\Sources\Board_driver\interface.h	121;"	d
SSD130x_D1	.\Sources\Board_driver\interface.h	122;"	d
SSD130x_DC	.\Sources\Board_driver\interface.h	124;"	d
SSD130x_DPstr6x8	.\Sources\Board_driver\SSD130x\SSD130x.c	/^inline int SSD130x_DPstr6x8(char *str)$/;"	f
SSD130x_DStr8x16	.\Sources\Board_driver\SSD130x\SSD130x.c	/^inline int SSD130x_DStr8x16(char *str)$/;"	f
SSD130x_FillPict	.\Sources\Board_driver\SSD130x\SSD130x.c	/^void SSD130x_FillPict(char *pict)$/;"	f
SSD130x_FillPixel	.\Sources\Board_driver\SSD130x\SSD130x.c	/^void SSD130x_FillPixel(char bmp_dat)$/;"	f
SSD130x_Init	.\Sources\Board_driver\SSD130x\SSD130x.c	/^void SSD130x_Init(void)$/;"	f
SSD130x_LINE_NUM	.\Sources\Board_driver\SSD130x\SSD130x.h	15;"	d
SSD130x_PLine1x8	.\Sources\Board_driver\SSD130x\SSD130x.c	/^int SSD130x_PLine1x8(unsigned int line, char *pot)$/;"	f
SSD130x_PLineClr	.\Sources\Board_driver\SSD130x\SSD130x.c	/^void SSD130x_PLineClr(unsigned int line)$/;"	f
SSD130x_PStr6x8	.\Sources\Board_driver\SSD130x\SSD130x.c	/^int SSD130x_PStr6x8(unsigned int line, unsigned int column, char *str)$/;"	f
SSD130x_PStr8x16	.\Sources\Board_driver\SSD130x\SSD130x.c	/^int SSD130x_PStr8x16(unsigned int line, unsigned int column, char *str)$/;"	f
SSD130x_Pin_Clr	.\Sources\Board_driver\interface.h	126;"	d
SSD130x_Pin_Set	.\Sources\Board_driver\interface.h	127;"	d
SSD130x_Pin_Struct	.\Sources\Board_driver\interface.h	/^static  GPIO_Struct_TypeDef     SSD130x_Pin_Struct =$/;"	v
SSD130x_RST	.\Sources\Board_driver\interface.h	123;"	d
SSD130x_SetPos	.\Sources\Board_driver\SSD130x\SSD130x.c	/^void SSD130x_SetPos(unsigned int line, unsigned int column)$/;"	f
SSD130x_WriteCmd	.\Sources\Board_driver\SSD130x\SSD130x.c	/^static void SSD130x_WriteCmd(char cmd)$/;"	f	file:
SSD130x_WriteDat	.\Sources\Board_driver\SSD130x\SSD130x.c	/^void SSD130x_WriteDat(char dat)$/;"	f
SSMP	.\Sources\Chip_driver\ADC\adc.h	/^    SSMP    = ADC_ADLSMP_RE(0),$/;"	e	enum:_ADC_LSMP_LSTS_
SSPSR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon108
SSPSR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon126
SSPSR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon158
STAT	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t STAT;                                    \/**< Status register, offset: 0x90 *\/$/;"	m	struct:USB_MemMap
STAT	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t STAT;                                    \/**< Status register, offset: 0x90 *\/$/;"	m	struct:USB_MemMap
STAT	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t STAT;                                    \/**< Status register, offset: 0x90 *\/$/;"	m	struct:USB_MemMap
STAT	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t STAT;                                    \/**< Status register, offset: 0x90 *\/$/;"	m	struct:USB_MemMap
STATUS	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t STATUS;                                 \/**< Capture and Compare Status, offset: 0x50 *\/$/;"	m	struct:TPM_MemMap
STATUS	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t STATUS;                                 \/**< Capture and Compare Status, offset: 0x50 *\/$/;"	m	struct:TPM_MemMap
STATUS	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t STATUS;                                 \/**< Capture and Compare Status, offset: 0x50 *\/$/;"	m	struct:TPM_MemMap
STATUS	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t STATUS;                                 \/**< Capture and Compare Status, offset: 0x50 *\/$/;"	m	struct:TPM_MemMap
STA_Cruve	.\Sources\Application\TSLCCD\tslccd.h	/^    STA_Cruve = 2,\/\/$/;"	e	enum:_Road_STA
STA_Obstacle	.\Sources\Application\TSLCCD\tslccd.h	/^    STA_Obstacle = 3,\/\/$/;"	e	enum:_Road_STA
STA_Stop	.\Sources\Application\TSLCCD\tslccd.h	/^    STA_Stop = 1, \/\/$/;"	e	enum:_Road_STA
STA_Straight	.\Sources\Application\TSLCCD\tslccd.h	/^    STA_Straight = 0,\/\/$/;"	e	enum:_Road_STA
STA_Unknow	.\Sources\Application\TSLCCD\tslccd.h	/^    STA_Unknow = 4,\/\/$/;"	e	enum:_Road_STA
STEER_MID_STA	.\Sources\Application\parameter.h	38;"	d
STEER_PWM_Change	.\Sources\Board_driver\interface.h	98;"	d
STEER_PWM_Out	.\Sources\Board_driver\interface.h	97;"	d
STEER_PWM_Struct	.\Sources\Board_driver\interface.h	/^static TPM_Struct_TypeDef       STEER_PWM_Struct =$/;"	v
STIR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon101
STIR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon119
STIR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon151
STOPCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t STOPCTRL;                                \/**< Stop Control Register, offset: 0x2 *\/$/;"	m	struct:SMC_MemMap
STOPCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t STOPCTRL;                                \/**< Stop Control Register, offset: 0x2 *\/$/;"	m	struct:SMC_MemMap
STOPCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t STOPCTRL;                                \/**< Stop Control Register, offset: 0x2 *\/$/;"	m	struct:SMC_MemMap
STOPCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t STOPCTRL;                                \/**< Stop Control Register, offset: 0x2 *\/$/;"	m	struct:SMC_MemMap
SVCall_IRQn	.\Sources\Chip_start\vectors.h	/^    SVCall_IRQn                  = -5,               \/**< Cortex-M0 SV Call Interrupt *\/$/;"	e	enum:IRQn
SWITCH_Pin_Struct	.\Sources\Board_driver\interface.h	/^static  GPIO_Struct_TypeDef     SWITCH_Pin_Struct =$/;"	v
SWITCH_Read	.\Sources\Board_driver\interface.h	30;"	d
SWITCH_SW0	.\Sources\Board_driver\interface.h	29;"	d
SWITCH_SW1	.\Sources\Board_driver\interface.h	28;"	d
SWITCH_SW2	.\Sources\Board_driver\interface.h	27;"	d
SWITCH_SW3	.\Sources\Board_driver\interface.h	26;"	d
SWITCH_SW4	.\Sources\Board_driver\interface.h	25;"	d
SWITCH_SW5	.\Sources\Board_driver\interface.h	24;"	d
SWITCH_SW6	.\Sources\Board_driver\interface.h	23;"	d
SWITCH_SW7	.\Sources\Board_driver\interface.h	22;"	d
SYSACCESS	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t SYSACCESS;                              \/**< System Access Register, offset: 0xFCC *\/$/;"	m	struct:ROM_MemMap
SYSACCESS	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t SYSACCESS;                              \/**< System Access Register, offset: 0xFCC *\/$/;"	m	struct:ROM_MemMap
SYSACCESS	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t SYSACCESS;                              \/**< System Access Register, offset: 0xFCC *\/$/;"	m	struct:ROM_MemMap
SYSACCESS	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t SYSACCESS;                              \/**< System Access Register, offset: 0xFCC *\/$/;"	m	struct:ROM_MemMap
SYST_CALIB	.\Sources\Chip_start\Header\MKL24Z4.h	5471;"	d
SYST_CALIB	.\Sources\Chip_start\Header\MKL25Z4.h	5680;"	d
SYST_CALIB	.\Sources\Chip_start\Header\MKL26Z4.h	6057;"	d
SYST_CALIB	.\Sources\Chip_start\Header\MKL46Z4.h	7536;"	d
SYST_CSR	.\Sources\Chip_start\Header\MKL24Z4.h	5468;"	d
SYST_CSR	.\Sources\Chip_start\Header\MKL25Z4.h	5677;"	d
SYST_CSR	.\Sources\Chip_start\Header\MKL26Z4.h	6054;"	d
SYST_CSR	.\Sources\Chip_start\Header\MKL46Z4.h	7533;"	d
SYST_CVR	.\Sources\Chip_start\Header\MKL24Z4.h	5470;"	d
SYST_CVR	.\Sources\Chip_start\Header\MKL25Z4.h	5679;"	d
SYST_CVR	.\Sources\Chip_start\Header\MKL26Z4.h	6056;"	d
SYST_CVR	.\Sources\Chip_start\Header\MKL46Z4.h	7535;"	d
SYST_RVR	.\Sources\Chip_start\Header\MKL24Z4.h	5469;"	d
SYST_RVR	.\Sources\Chip_start\Header\MKL25Z4.h	5678;"	d
SYST_RVR	.\Sources\Chip_start\Header\MKL26Z4.h	6055;"	d
SYST_RVR	.\Sources\Chip_start\Header\MKL46Z4.h	7534;"	d
S_bit10	.\Sources\Chip_driver\ADC\adc.h	/^    S_bit10 = ADC_diff_RE(0) | ADC_bit_RE(2),$/;"	e	enum:_ADC_Mbit_
S_bit12	.\Sources\Chip_driver\ADC\adc.h	/^    S_bit12 = ADC_diff_RE(0) | ADC_bit_RE(1),$/;"	e	enum:_ADC_Mbit_
S_bit16	.\Sources\Chip_driver\ADC\adc.h	/^    S_bit16 = ADC_diff_RE(0) | ADC_bit_RE(3),$/;"	e	enum:_ADC_Mbit_
S_bit8	.\Sources\Chip_driver\ADC\adc.h	/^    S_bit8  = ADC_diff_RE(0) | ADC_bit_RE(0),$/;"	e	enum:_ADC_Mbit_
S_fSpeed	.\Sources\Application\Control\control.h	/^    short S_fSpeed;\/\/$/;"	m	struct:_Speed_
SendHex	.\Sources\Application\TSLCCD\tslccd.c	/^void SendHex(unsigned char hex)$/;"	f
SendImageData	.\Sources\Application\TSLCCD\tslccd.c	/^void SendImageData(unsigned char *ImageData)$/;"	f
Sint	.\Sources\Chip_start\CMSIS\arm_math.h	/^    arm_cfft_instance_f32 Sint;      \/**< Internal CFFT structure. *\/$/;"	m	struct:__anon42
Speed	.\Sources\Application\Control\control.c	/^Speed_TypeDef   Speed = {0, 0, 0, 0, {0, 0, 0}, {0, 0, 0}, {0, 0, 0}};$/;"	v
Speed_Control	.\Sources\Application\Control\control.c	/^void Speed_Control(void)$/;"	f
Speed_Control_Out	.\Sources\Application\Control\control.c	/^void Speed_Control_Out(void)$/;"	f
Speed_STA_Get	.\Sources\Application\Control\control.c	/^void Speed_STA_Get(void)$/;"	f
Speed_TypeDef	.\Sources\Application\Control\control.h	/^} Speed_TypeDef;$/;"	t	typeref:struct:_Speed_
Start_Init	.\Sources\Application\Init\init.c	/^void Start_Init(void)$/;"	f
Steer_Control_Out	.\Sources\Application\Control\control.c	/^void Steer_Control_Out(void)$/;"	f
Steer_Error	.\Sources\Application\Control\control.h	/^    short Steer_Error; \/\/$/;"	m	struct:_Direct_
Steer_Out_PWM	.\Sources\Application\Control\control.c	/^unsigned int Steer_Out_PWM;$/;"	v
Straight_Speed	.\Sources\Application\parameter.h	/^    short Straight_Speed; \/\/$/;"	m	struct:_SWITCH_PARA
SysTick	.\Sources\Chip_start\CMSIS\core_cm0.h	475;"	d
SysTick	.\Sources\Chip_start\CMSIS\core_cm0plus.h	582;"	d
SysTick	.\Sources\Chip_start\CMSIS\core_cm3.h	1245;"	d
SysTick	.\Sources\Chip_start\CMSIS\core_cm4.h	1384;"	d
SysTick	.\Sources\Chip_start\CMSIS\core_sc000.h	602;"	d
SysTick	.\Sources\Chip_start\CMSIS\core_sc300.h	1216;"	d
SysTick_BASE	.\Sources\Chip_start\CMSIS\core_cm0.h	470;"	d
SysTick_BASE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	577;"	d
SysTick_BASE	.\Sources\Chip_start\CMSIS\core_cm3.h	1239;"	d
SysTick_BASE	.\Sources\Chip_start\CMSIS\core_cm4.h	1378;"	d
SysTick_BASE	.\Sources\Chip_start\CMSIS\core_sc000.h	596;"	d
SysTick_BASE	.\Sources\Chip_start\CMSIS\core_sc300.h	1210;"	d
SysTick_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	5452;"	d
SysTick_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	5661;"	d
SysTick_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	6038;"	d
SysTick_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	7517;"	d
SysTick_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	5454;"	d
SysTick_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	5663;"	d
SysTick_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	6040;"	d
SysTick_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	7519;"	d
SysTick_CALIB_NOREF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5442;"	d
SysTick_CALIB_NOREF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5651;"	d
SysTick_CALIB_NOREF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6028;"	d
SysTick_CALIB_NOREF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7507;"	d
SysTick_CALIB_NOREF_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	441;"	d
SysTick_CALIB_NOREF_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	462;"	d
SysTick_CALIB_NOREF_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	621;"	d
SysTick_CALIB_NOREF_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	654;"	d
SysTick_CALIB_NOREF_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	481;"	d
SysTick_CALIB_NOREF_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	592;"	d
SysTick_CALIB_NOREF_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	440;"	d
SysTick_CALIB_NOREF_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	461;"	d
SysTick_CALIB_NOREF_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	620;"	d
SysTick_CALIB_NOREF_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	653;"	d
SysTick_CALIB_NOREF_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	480;"	d
SysTick_CALIB_NOREF_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	591;"	d
SysTick_CALIB_NOREF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5443;"	d
SysTick_CALIB_NOREF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5652;"	d
SysTick_CALIB_NOREF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6029;"	d
SysTick_CALIB_NOREF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7508;"	d
SysTick_CALIB_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5403;"	d
SysTick_CALIB_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5612;"	d
SysTick_CALIB_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5989;"	d
SysTick_CALIB_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7468;"	d
SysTick_CALIB_SKEW_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5440;"	d
SysTick_CALIB_SKEW_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5649;"	d
SysTick_CALIB_SKEW_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6026;"	d
SysTick_CALIB_SKEW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7505;"	d
SysTick_CALIB_SKEW_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	444;"	d
SysTick_CALIB_SKEW_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	465;"	d
SysTick_CALIB_SKEW_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	624;"	d
SysTick_CALIB_SKEW_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	657;"	d
SysTick_CALIB_SKEW_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	484;"	d
SysTick_CALIB_SKEW_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	595;"	d
SysTick_CALIB_SKEW_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	443;"	d
SysTick_CALIB_SKEW_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	464;"	d
SysTick_CALIB_SKEW_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	623;"	d
SysTick_CALIB_SKEW_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	656;"	d
SysTick_CALIB_SKEW_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	483;"	d
SysTick_CALIB_SKEW_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	594;"	d
SysTick_CALIB_SKEW_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5441;"	d
SysTick_CALIB_SKEW_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5650;"	d
SysTick_CALIB_SKEW_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6027;"	d
SysTick_CALIB_SKEW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7506;"	d
SysTick_CALIB_TENMS	.\Sources\Chip_start\Header\MKL24Z4.h	5439;"	d
SysTick_CALIB_TENMS	.\Sources\Chip_start\Header\MKL25Z4.h	5648;"	d
SysTick_CALIB_TENMS	.\Sources\Chip_start\Header\MKL26Z4.h	6025;"	d
SysTick_CALIB_TENMS	.\Sources\Chip_start\Header\MKL46Z4.h	7504;"	d
SysTick_CALIB_TENMS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5437;"	d
SysTick_CALIB_TENMS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5646;"	d
SysTick_CALIB_TENMS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6023;"	d
SysTick_CALIB_TENMS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7502;"	d
SysTick_CALIB_TENMS_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	447;"	d
SysTick_CALIB_TENMS_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	468;"	d
SysTick_CALIB_TENMS_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	627;"	d
SysTick_CALIB_TENMS_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	660;"	d
SysTick_CALIB_TENMS_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	487;"	d
SysTick_CALIB_TENMS_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	598;"	d
SysTick_CALIB_TENMS_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	446;"	d
SysTick_CALIB_TENMS_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	467;"	d
SysTick_CALIB_TENMS_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	626;"	d
SysTick_CALIB_TENMS_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	659;"	d
SysTick_CALIB_TENMS_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	486;"	d
SysTick_CALIB_TENMS_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	597;"	d
SysTick_CALIB_TENMS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5438;"	d
SysTick_CALIB_TENMS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5647;"	d
SysTick_CALIB_TENMS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6024;"	d
SysTick_CALIB_TENMS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7503;"	d
SysTick_CSR_CLKSOURCE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5424;"	d
SysTick_CSR_CLKSOURCE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5633;"	d
SysTick_CSR_CLKSOURCE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6010;"	d
SysTick_CSR_CLKSOURCE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7489;"	d
SysTick_CSR_CLKSOURCE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5425;"	d
SysTick_CSR_CLKSOURCE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5634;"	d
SysTick_CSR_CLKSOURCE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6011;"	d
SysTick_CSR_CLKSOURCE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7490;"	d
SysTick_CSR_COUNTFLAG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5426;"	d
SysTick_CSR_COUNTFLAG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5635;"	d
SysTick_CSR_COUNTFLAG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6012;"	d
SysTick_CSR_COUNTFLAG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7491;"	d
SysTick_CSR_COUNTFLAG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5427;"	d
SysTick_CSR_COUNTFLAG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5636;"	d
SysTick_CSR_COUNTFLAG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6013;"	d
SysTick_CSR_COUNTFLAG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7492;"	d
SysTick_CSR_ENABLE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5420;"	d
SysTick_CSR_ENABLE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5629;"	d
SysTick_CSR_ENABLE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6006;"	d
SysTick_CSR_ENABLE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7485;"	d
SysTick_CSR_ENABLE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5421;"	d
SysTick_CSR_ENABLE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5630;"	d
SysTick_CSR_ENABLE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6007;"	d
SysTick_CSR_ENABLE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7486;"	d
SysTick_CSR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5400;"	d
SysTick_CSR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5609;"	d
SysTick_CSR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5986;"	d
SysTick_CSR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7465;"	d
SysTick_CSR_TICKINT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5422;"	d
SysTick_CSR_TICKINT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5631;"	d
SysTick_CSR_TICKINT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6008;"	d
SysTick_CSR_TICKINT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7487;"	d
SysTick_CSR_TICKINT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5423;"	d
SysTick_CSR_TICKINT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5632;"	d
SysTick_CSR_TICKINT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6009;"	d
SysTick_CSR_TICKINT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7488;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	423;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	444;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	603;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	636;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	463;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	574;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	422;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	443;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	602;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	635;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	462;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	573;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	420;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	441;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	600;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	633;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	460;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	571;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	419;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	440;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	599;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	632;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	459;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	570;"	d
SysTick_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	429;"	d
SysTick_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	450;"	d
SysTick_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	609;"	d
SysTick_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	642;"	d
SysTick_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	469;"	d
SysTick_CTRL_ENABLE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	580;"	d
SysTick_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	428;"	d
SysTick_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	449;"	d
SysTick_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	608;"	d
SysTick_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	641;"	d
SysTick_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	468;"	d
SysTick_CTRL_ENABLE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	579;"	d
SysTick_CTRL_TICKINT_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	426;"	d
SysTick_CTRL_TICKINT_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	447;"	d
SysTick_CTRL_TICKINT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	606;"	d
SysTick_CTRL_TICKINT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	639;"	d
SysTick_CTRL_TICKINT_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	466;"	d
SysTick_CTRL_TICKINT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	577;"	d
SysTick_CTRL_TICKINT_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	425;"	d
SysTick_CTRL_TICKINT_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	446;"	d
SysTick_CTRL_TICKINT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	605;"	d
SysTick_CTRL_TICKINT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	638;"	d
SysTick_CTRL_TICKINT_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	465;"	d
SysTick_CTRL_TICKINT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	576;"	d
SysTick_CVR_CURRENT	.\Sources\Chip_start\Header\MKL24Z4.h	5435;"	d
SysTick_CVR_CURRENT	.\Sources\Chip_start\Header\MKL25Z4.h	5644;"	d
SysTick_CVR_CURRENT	.\Sources\Chip_start\Header\MKL26Z4.h	6021;"	d
SysTick_CVR_CURRENT	.\Sources\Chip_start\Header\MKL46Z4.h	7500;"	d
SysTick_CVR_CURRENT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5433;"	d
SysTick_CVR_CURRENT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5642;"	d
SysTick_CVR_CURRENT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6019;"	d
SysTick_CVR_CURRENT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7498;"	d
SysTick_CVR_CURRENT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5434;"	d
SysTick_CVR_CURRENT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5643;"	d
SysTick_CVR_CURRENT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6020;"	d
SysTick_CVR_CURRENT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7499;"	d
SysTick_CVR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5402;"	d
SysTick_CVR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5611;"	d
SysTick_CVR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5988;"	d
SysTick_CVR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7467;"	d
SysTick_Config	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_IRQn	.\Sources\Chip_start\vectors.h	/^    SysTick_IRQn                 = -1,               \/**< Cortex-M0 System Tick Interrupt *\/$/;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	433;"	d
SysTick_LOAD_RELOAD_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	454;"	d
SysTick_LOAD_RELOAD_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	613;"	d
SysTick_LOAD_RELOAD_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	646;"	d
SysTick_LOAD_RELOAD_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	473;"	d
SysTick_LOAD_RELOAD_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	584;"	d
SysTick_LOAD_RELOAD_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	432;"	d
SysTick_LOAD_RELOAD_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	453;"	d
SysTick_LOAD_RELOAD_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	612;"	d
SysTick_LOAD_RELOAD_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	645;"	d
SysTick_LOAD_RELOAD_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	472;"	d
SysTick_LOAD_RELOAD_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	583;"	d
SysTick_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct SysTick_MemMap$/;"	s
SysTick_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct SysTick_MemMap$/;"	s
SysTick_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct SysTick_MemMap$/;"	s
SysTick_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct SysTick_MemMap$/;"	s
SysTick_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *SysTick_MemMapPtr;$/;"	t
SysTick_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *SysTick_MemMapPtr;$/;"	t
SysTick_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *SysTick_MemMapPtr;$/;"	t
SysTick_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *SysTick_MemMapPtr;$/;"	t
SysTick_RVR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5401;"	d
SysTick_RVR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5610;"	d
SysTick_RVR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	5987;"	d
SysTick_RVR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7466;"	d
SysTick_RVR_RELOAD	.\Sources\Chip_start\Header\MKL24Z4.h	5431;"	d
SysTick_RVR_RELOAD	.\Sources\Chip_start\Header\MKL25Z4.h	5640;"	d
SysTick_RVR_RELOAD	.\Sources\Chip_start\Header\MKL26Z4.h	6017;"	d
SysTick_RVR_RELOAD	.\Sources\Chip_start\Header\MKL46Z4.h	7496;"	d
SysTick_RVR_RELOAD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5429;"	d
SysTick_RVR_RELOAD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5638;"	d
SysTick_RVR_RELOAD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6015;"	d
SysTick_RVR_RELOAD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7494;"	d
SysTick_RVR_RELOAD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5430;"	d
SysTick_RVR_RELOAD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5639;"	d
SysTick_RVR_RELOAD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6016;"	d
SysTick_RVR_RELOAD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7495;"	d
SysTick_Type	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    } SysTick_Type;$/;"	t	typeref:struct:__anon80
SysTick_Type	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    } SysTick_Type;$/;"	t	typeref:struct:__anon91
SysTick_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } SysTick_Type;$/;"	t	typeref:struct:__anon104
SysTick_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } SysTick_Type;$/;"	t	typeref:struct:__anon122
SysTick_Type	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    } SysTick_Type;$/;"	t	typeref:struct:__anon141
SysTick_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } SysTick_Type;$/;"	t	typeref:struct:__anon154
SysTick_VAL_CURRENT_Msk	.\Sources\Chip_start\CMSIS\core_cm0.h	437;"	d
SysTick_VAL_CURRENT_Msk	.\Sources\Chip_start\CMSIS\core_cm0plus.h	458;"	d
SysTick_VAL_CURRENT_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	617;"	d
SysTick_VAL_CURRENT_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	650;"	d
SysTick_VAL_CURRENT_Msk	.\Sources\Chip_start\CMSIS\core_sc000.h	477;"	d
SysTick_VAL_CURRENT_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	588;"	d
SysTick_VAL_CURRENT_Pos	.\Sources\Chip_start\CMSIS\core_cm0.h	436;"	d
SysTick_VAL_CURRENT_Pos	.\Sources\Chip_start\CMSIS\core_cm0plus.h	457;"	d
SysTick_VAL_CURRENT_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	616;"	d
SysTick_VAL_CURRENT_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	649;"	d
SysTick_VAL_CURRENT_Pos	.\Sources\Chip_start\CMSIS\core_sc000.h	476;"	d
SysTick_VAL_CURRENT_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	587;"	d
SystemControl_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	4731;"	d
SystemControl_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	4936;"	d
SystemControl_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	5246;"	d
SystemControl_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	6723;"	d
T	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t T: 1;                       \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon74::__anon75
T	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t T: 1;                       \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon85::__anon86
T	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t T: 1;                       \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon97::__anon98
T	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t T: 1;                       \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon115::__anon116
T	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t T: 1;                       \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon134::__anon135
T	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t T: 1;                       \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon147::__anon148
TABLEMARK	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t TABLEMARK;                              \/**< End of Table Marker Register, offset: 0xC *\/$/;"	m	struct:ROM_MemMap
TABLEMARK	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t TABLEMARK;                              \/**< End of Table Marker Register, offset: 0xC *\/$/;"	m	struct:ROM_MemMap
TABLEMARK	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TABLEMARK;                              \/**< End of Table Marker Register, offset: 0xC *\/$/;"	m	struct:ROM_MemMap
TABLEMARK	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TABLEMARK;                              \/**< End of Table Marker Register, offset: 0xC *\/$/;"	m	struct:ROM_MemMap
TABLE_SIZE	.\Sources\Chip_start\CMSIS\arm_math.h	308;"	d
TABLE_SPACING_Q15	.\Sources\Chip_start\CMSIS\arm_math.h	310;"	d
TABLE_SPACING_Q31	.\Sources\Chip_start\CMSIS\arm_math.h	309;"	d
TAGCLEAR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t TAGCLEAR;                               \/**< Claim TAG Clear Register, offset: 0xFA4 *\/$/;"	m	struct:MTB_MemMap
TAGCLEAR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t TAGCLEAR;                               \/**< Claim TAG Clear Register, offset: 0xFA4 *\/$/;"	m	struct:MTB_MemMap
TAGCLEAR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TAGCLEAR;                               \/**< Claim TAG Clear Register, offset: 0xFA4 *\/$/;"	m	struct:MTB_MemMap
TAGCLEAR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TAGCLEAR;                               \/**< Claim TAG Clear Register, offset: 0xFA4 *\/$/;"	m	struct:MTB_MemMap
TAGSET	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t TAGSET;                                 \/**< Claim TAG Set Register, offset: 0xFA0 *\/$/;"	m	struct:MTB_MemMap
TAGSET	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t TAGSET;                                 \/**< Claim TAG Set Register, offset: 0xFA0 *\/$/;"	m	struct:MTB_MemMap
TAGSET	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TAGSET;                                 \/**< Claim TAG Set Register, offset: 0xFA0 *\/$/;"	m	struct:MTB_MemMap
TAGSET	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TAGSET;                                 \/**< Claim TAG Set Register, offset: 0xFA0 *\/$/;"	m	struct:MTB_MemMap
TAR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t TAR;                                    \/**< RTC Time Alarm Register, offset: 0x8 *\/$/;"	m	struct:RTC_MemMap
TAR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t TAR;                                    \/**< RTC Time Alarm Register, offset: 0x8 *\/$/;"	m	struct:RTC_MemMap
TAR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TAR;                                    \/**< RTC Time Alarm Register, offset: 0x8 *\/$/;"	m	struct:RTC_MemMap
TAR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TAR;                                    \/**< RTC Time Alarm Register, offset: 0x8 *\/$/;"	m	struct:RTC_MemMap
TBCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t TBCTRL;                                 \/**< MTB_DWT Trace Buffer Control Register, offset: 0x200 *\/$/;"	m	struct:MTBDWT_MemMap
TBCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t TBCTRL;                                 \/**< MTB_DWT Trace Buffer Control Register, offset: 0x200 *\/$/;"	m	struct:MTBDWT_MemMap
TBCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TBCTRL;                                 \/**< MTB_DWT Trace Buffer Control Register, offset: 0x200 *\/$/;"	m	struct:MTBDWT_MemMap
TBCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TBCTRL;                                 \/**< MTB_DWT Trace Buffer Control Register, offset: 0x200 *\/$/;"	m	struct:MTBDWT_MemMap
TCR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon105
TCR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon123
TCR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon155
TCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t TCR;                                    \/**< RTC Time Compensation Register, offset: 0xC *\/$/;"	m	struct:RTC_MemMap
TCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t TCR;                                    \/**< RTC Time Compensation Register, offset: 0xC *\/$/;"	m	struct:RTC_MemMap
TCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TCR;                                    \/**< RTC Time Compensation Register, offset: 0xC *\/$/;"	m	struct:RTC_MemMap
TCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TCR;                                    \/**< RTC Time Compensation Register, offset: 0xC *\/$/;"	m	struct:RTC_MemMap
TCR2	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TCR2;                                   \/**< SAI Transmit Configuration 2 Register, offset: 0x8 *\/$/;"	m	struct:I2S_MemMap
TCR2	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TCR2;                                   \/**< SAI Transmit Configuration 2 Register, offset: 0x8 *\/$/;"	m	struct:I2S_MemMap
TCR3	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TCR3;                                   \/**< SAI Transmit Configuration 3 Register, offset: 0xC *\/$/;"	m	struct:I2S_MemMap
TCR3	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TCR3;                                   \/**< SAI Transmit Configuration 3 Register, offset: 0xC *\/$/;"	m	struct:I2S_MemMap
TCR4	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TCR4;                                   \/**< SAI Transmit Configuration 4 Register, offset: 0x10 *\/$/;"	m	struct:I2S_MemMap
TCR4	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TCR4;                                   \/**< SAI Transmit Configuration 4 Register, offset: 0x10 *\/$/;"	m	struct:I2S_MemMap
TCR5	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TCR5;                                   \/**< SAI Transmit Configuration 5 Register, offset: 0x14 *\/$/;"	m	struct:I2S_MemMap
TCR5	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TCR5;                                   \/**< SAI Transmit Configuration 5 Register, offset: 0x14 *\/$/;"	m	struct:I2S_MemMap
TCRVal	.\Sources\Chip_driver\RTC\rtc.h	/^    unsigned char TCRVal;$/;"	m	struct:_RTC_Struct_
TCSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TCSR;                                   \/**< SAI Transmit Control Register, offset: 0x0 *\/$/;"	m	struct:I2S_MemMap
TCSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TCSR;                                   \/**< SAI Transmit Control Register, offset: 0x0 *\/$/;"	m	struct:I2S_MemMap
TCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t TCTRL;                                  \/**< Timer Control Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon168
TCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t TCTRL;                                  \/**< Timer Control Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon179
TCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t TCTRL;                                  \/**< Timer Control Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon190
TCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t TCTRL;                                  \/**< Timer Control Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon202
TDR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TDR[1];                                 \/**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 *\/$/;"	m	struct:I2S_MemMap
TDR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TDR[1];                                 \/**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 *\/$/;"	m	struct:I2S_MemMap
TER	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon105
TER	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon123
TER	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon155
TFLG	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t TFLG;                                   \/**< Timer Flag Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon168
TFLG	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t TFLG;                                   \/**< Timer Flag Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon179
TFLG	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t TFLG;                                   \/**< Timer Flag Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon190
TFLG	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t TFLG;                                   \/**< Timer Flag Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::__anon202
TMR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TMR;                                    \/**< SAI Transmit Mask Register, offset: 0x60 *\/$/;"	m	struct:I2S_MemMap
TMR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TMR;                                    \/**< SAI Transmit Mask Register, offset: 0x60 *\/$/;"	m	struct:I2S_MemMap
TOKEN	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t TOKEN;                                   \/**< Token register, offset: 0xA8 *\/$/;"	m	struct:USB_MemMap
TOKEN	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t TOKEN;                                   \/**< Token register, offset: 0xA8 *\/$/;"	m	struct:USB_MemMap
TOKEN	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t TOKEN;                                   \/**< Token register, offset: 0xA8 *\/$/;"	m	struct:USB_MemMap
TOKEN	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t TOKEN;                                   \/**< Token register, offset: 0xA8 *\/$/;"	m	struct:USB_MemMap
TPI	.\Sources\Chip_start\CMSIS\core_cm3.h	1249;"	d
TPI	.\Sources\Chip_start\CMSIS\core_cm4.h	1388;"	d
TPI	.\Sources\Chip_start\CMSIS\core_sc300.h	1220;"	d
TPI_ACPR_PRESCALER_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	916;"	d
TPI_ACPR_PRESCALER_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	949;"	d
TPI_ACPR_PRESCALER_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	887;"	d
TPI_ACPR_PRESCALER_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	915;"	d
TPI_ACPR_PRESCALER_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	948;"	d
TPI_ACPR_PRESCALER_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	886;"	d
TPI_BASE	.\Sources\Chip_start\CMSIS\core_cm3.h	1237;"	d
TPI_BASE	.\Sources\Chip_start\CMSIS\core_cm4.h	1376;"	d
TPI_BASE	.\Sources\Chip_start\CMSIS\core_sc300.h	1208;"	d
TPI_DEVID_AsynClkIn_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1016;"	d
TPI_DEVID_AsynClkIn_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1049;"	d
TPI_DEVID_AsynClkIn_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	987;"	d
TPI_DEVID_AsynClkIn_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1015;"	d
TPI_DEVID_AsynClkIn_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1048;"	d
TPI_DEVID_AsynClkIn_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	986;"	d
TPI_DEVID_MANCVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1007;"	d
TPI_DEVID_MANCVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1040;"	d
TPI_DEVID_MANCVALID_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	978;"	d
TPI_DEVID_MANCVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1006;"	d
TPI_DEVID_MANCVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1039;"	d
TPI_DEVID_MANCVALID_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	977;"	d
TPI_DEVID_MinBufSz_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1013;"	d
TPI_DEVID_MinBufSz_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1046;"	d
TPI_DEVID_MinBufSz_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	984;"	d
TPI_DEVID_MinBufSz_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1012;"	d
TPI_DEVID_MinBufSz_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1045;"	d
TPI_DEVID_MinBufSz_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	983;"	d
TPI_DEVID_NRZVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1004;"	d
TPI_DEVID_NRZVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1037;"	d
TPI_DEVID_NRZVALID_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	975;"	d
TPI_DEVID_NRZVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1003;"	d
TPI_DEVID_NRZVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1036;"	d
TPI_DEVID_NRZVALID_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	974;"	d
TPI_DEVID_NrTraceInput_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1019;"	d
TPI_DEVID_NrTraceInput_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1052;"	d
TPI_DEVID_NrTraceInput_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	990;"	d
TPI_DEVID_NrTraceInput_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1018;"	d
TPI_DEVID_NrTraceInput_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1051;"	d
TPI_DEVID_NrTraceInput_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	989;"	d
TPI_DEVID_PTINVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1010;"	d
TPI_DEVID_PTINVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1043;"	d
TPI_DEVID_PTINVALID_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	981;"	d
TPI_DEVID_PTINVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1009;"	d
TPI_DEVID_PTINVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1042;"	d
TPI_DEVID_PTINVALID_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	980;"	d
TPI_DEVTYPE_MajorType_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1026;"	d
TPI_DEVTYPE_MajorType_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1059;"	d
TPI_DEVTYPE_MajorType_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	997;"	d
TPI_DEVTYPE_MajorType_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1025;"	d
TPI_DEVTYPE_MajorType_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1058;"	d
TPI_DEVTYPE_MajorType_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	996;"	d
TPI_DEVTYPE_SubType_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1023;"	d
TPI_DEVTYPE_SubType_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1056;"	d
TPI_DEVTYPE_SubType_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	994;"	d
TPI_DEVTYPE_SubType_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	1022;"	d
TPI_DEVTYPE_SubType_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1055;"	d
TPI_DEVTYPE_SubType_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	993;"	d
TPI_FFCR_EnFCont_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	940;"	d
TPI_FFCR_EnFCont_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	973;"	d
TPI_FFCR_EnFCont_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	911;"	d
TPI_FFCR_EnFCont_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	939;"	d
TPI_FFCR_EnFCont_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	972;"	d
TPI_FFCR_EnFCont_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	910;"	d
TPI_FFCR_TrigIn_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	937;"	d
TPI_FFCR_TrigIn_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	970;"	d
TPI_FFCR_TrigIn_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	908;"	d
TPI_FFCR_TrigIn_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	936;"	d
TPI_FFCR_TrigIn_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	969;"	d
TPI_FFCR_TrigIn_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	907;"	d
TPI_FFSR_FlInProg_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	933;"	d
TPI_FFSR_FlInProg_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	966;"	d
TPI_FFSR_FlInProg_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	904;"	d
TPI_FFSR_FlInProg_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	932;"	d
TPI_FFSR_FlInProg_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	965;"	d
TPI_FFSR_FlInProg_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	903;"	d
TPI_FFSR_FtNonStop_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	924;"	d
TPI_FFSR_FtNonStop_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	957;"	d
TPI_FFSR_FtNonStop_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	895;"	d
TPI_FFSR_FtNonStop_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	923;"	d
TPI_FFSR_FtNonStop_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	956;"	d
TPI_FFSR_FtNonStop_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	894;"	d
TPI_FFSR_FtStopped_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	930;"	d
TPI_FFSR_FtStopped_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	963;"	d
TPI_FFSR_FtStopped_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	901;"	d
TPI_FFSR_FtStopped_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	929;"	d
TPI_FFSR_FtStopped_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	962;"	d
TPI_FFSR_FtStopped_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	900;"	d
TPI_FFSR_TCPresent_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	927;"	d
TPI_FFSR_TCPresent_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	960;"	d
TPI_FFSR_TCPresent_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	898;"	d
TPI_FFSR_TCPresent_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	926;"	d
TPI_FFSR_TCPresent_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	959;"	d
TPI_FFSR_TCPresent_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	897;"	d
TPI_FIFO0_ETM0_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	966;"	d
TPI_FIFO0_ETM0_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	999;"	d
TPI_FIFO0_ETM0_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	937;"	d
TPI_FIFO0_ETM0_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	965;"	d
TPI_FIFO0_ETM0_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	998;"	d
TPI_FIFO0_ETM0_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	936;"	d
TPI_FIFO0_ETM1_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	963;"	d
TPI_FIFO0_ETM1_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	996;"	d
TPI_FIFO0_ETM1_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	934;"	d
TPI_FIFO0_ETM1_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	962;"	d
TPI_FIFO0_ETM1_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	995;"	d
TPI_FIFO0_ETM1_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	933;"	d
TPI_FIFO0_ETM2_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	960;"	d
TPI_FIFO0_ETM2_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	993;"	d
TPI_FIFO0_ETM2_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	931;"	d
TPI_FIFO0_ETM2_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	959;"	d
TPI_FIFO0_ETM2_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	992;"	d
TPI_FIFO0_ETM2_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	930;"	d
TPI_FIFO0_ETM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	954;"	d
TPI_FIFO0_ETM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	987;"	d
TPI_FIFO0_ETM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	925;"	d
TPI_FIFO0_ETM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	953;"	d
TPI_FIFO0_ETM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	986;"	d
TPI_FIFO0_ETM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	924;"	d
TPI_FIFO0_ETM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	957;"	d
TPI_FIFO0_ETM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	990;"	d
TPI_FIFO0_ETM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	928;"	d
TPI_FIFO0_ETM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	956;"	d
TPI_FIFO0_ETM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	989;"	d
TPI_FIFO0_ETM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	927;"	d
TPI_FIFO0_ITM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	948;"	d
TPI_FIFO0_ITM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	981;"	d
TPI_FIFO0_ITM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	919;"	d
TPI_FIFO0_ITM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	947;"	d
TPI_FIFO0_ITM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	980;"	d
TPI_FIFO0_ITM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	918;"	d
TPI_FIFO0_ITM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	951;"	d
TPI_FIFO0_ITM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	984;"	d
TPI_FIFO0_ITM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	922;"	d
TPI_FIFO0_ITM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	950;"	d
TPI_FIFO0_ITM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	983;"	d
TPI_FIFO0_ITM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	921;"	d
TPI_FIFO1_ETM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	980;"	d
TPI_FIFO1_ETM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1013;"	d
TPI_FIFO1_ETM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	951;"	d
TPI_FIFO1_ETM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	979;"	d
TPI_FIFO1_ETM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1012;"	d
TPI_FIFO1_ETM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	950;"	d
TPI_FIFO1_ETM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	983;"	d
TPI_FIFO1_ETM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1016;"	d
TPI_FIFO1_ETM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	954;"	d
TPI_FIFO1_ETM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	982;"	d
TPI_FIFO1_ETM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1015;"	d
TPI_FIFO1_ETM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	953;"	d
TPI_FIFO1_ITM0_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	992;"	d
TPI_FIFO1_ITM0_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1025;"	d
TPI_FIFO1_ITM0_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	963;"	d
TPI_FIFO1_ITM0_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	991;"	d
TPI_FIFO1_ITM0_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1024;"	d
TPI_FIFO1_ITM0_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	962;"	d
TPI_FIFO1_ITM1_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	989;"	d
TPI_FIFO1_ITM1_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1022;"	d
TPI_FIFO1_ITM1_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	960;"	d
TPI_FIFO1_ITM1_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	988;"	d
TPI_FIFO1_ITM1_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1021;"	d
TPI_FIFO1_ITM1_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	959;"	d
TPI_FIFO1_ITM2_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	986;"	d
TPI_FIFO1_ITM2_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1019;"	d
TPI_FIFO1_ITM2_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	957;"	d
TPI_FIFO1_ITM2_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	985;"	d
TPI_FIFO1_ITM2_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1018;"	d
TPI_FIFO1_ITM2_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	956;"	d
TPI_FIFO1_ITM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	974;"	d
TPI_FIFO1_ITM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1007;"	d
TPI_FIFO1_ITM_ATVALID_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	945;"	d
TPI_FIFO1_ITM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	973;"	d
TPI_FIFO1_ITM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1006;"	d
TPI_FIFO1_ITM_ATVALID_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	944;"	d
TPI_FIFO1_ITM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	977;"	d
TPI_FIFO1_ITM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1010;"	d
TPI_FIFO1_ITM_bytecount_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	948;"	d
TPI_FIFO1_ITM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	976;"	d
TPI_FIFO1_ITM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1009;"	d
TPI_FIFO1_ITM_bytecount_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	947;"	d
TPI_ITATBCTR0_ATREADY_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	996;"	d
TPI_ITATBCTR0_ATREADY_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1029;"	d
TPI_ITATBCTR0_ATREADY_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	967;"	d
TPI_ITATBCTR0_ATREADY_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	995;"	d
TPI_ITATBCTR0_ATREADY_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1028;"	d
TPI_ITATBCTR0_ATREADY_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	966;"	d
TPI_ITATBCTR2_ATREADY_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	970;"	d
TPI_ITATBCTR2_ATREADY_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1003;"	d
TPI_ITATBCTR2_ATREADY_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	941;"	d
TPI_ITATBCTR2_ATREADY_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	969;"	d
TPI_ITATBCTR2_ATREADY_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1002;"	d
TPI_ITATBCTR2_ATREADY_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	940;"	d
TPI_ITCTRL_Mode_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	1000;"	d
TPI_ITCTRL_Mode_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	1033;"	d
TPI_ITCTRL_Mode_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	971;"	d
TPI_ITCTRL_Mode_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	999;"	d
TPI_ITCTRL_Mode_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	1032;"	d
TPI_ITCTRL_Mode_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	970;"	d
TPI_SPPR_TXMODE_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	920;"	d
TPI_SPPR_TXMODE_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	953;"	d
TPI_SPPR_TXMODE_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	891;"	d
TPI_SPPR_TXMODE_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	919;"	d
TPI_SPPR_TXMODE_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	952;"	d
TPI_SPPR_TXMODE_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	890;"	d
TPI_TRIGGER_TRIGGER_Msk	.\Sources\Chip_start\CMSIS\core_cm3.h	944;"	d
TPI_TRIGGER_TRIGGER_Msk	.\Sources\Chip_start\CMSIS\core_cm4.h	977;"	d
TPI_TRIGGER_TRIGGER_Msk	.\Sources\Chip_start\CMSIS\core_sc300.h	915;"	d
TPI_TRIGGER_TRIGGER_Pos	.\Sources\Chip_start\CMSIS\core_cm3.h	943;"	d
TPI_TRIGGER_TRIGGER_Pos	.\Sources\Chip_start\CMSIS\core_cm4.h	976;"	d
TPI_TRIGGER_TRIGGER_Pos	.\Sources\Chip_start\CMSIS\core_sc300.h	914;"	d
TPI_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } TPI_Type;$/;"	t	typeref:struct:__anon108
TPI_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } TPI_Type;$/;"	t	typeref:struct:__anon126
TPI_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } TPI_Type;$/;"	t	typeref:struct:__anon158
TPM0	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0,$/;"	e	enum:_TPM_x_
TPM0_0	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_0 = TPM0_0_PTD0,$/;"	e	enum:_TPMx_PT_
TPM0_0_PTA3	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_0_PTA3  = ( TPM_PORTxn_RE(PTA3) | TPM_x_RE(TPM0) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM0_0_PTC1	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_0_PTC1  = ( TPM_PORTxn_RE(PTC1) | TPM_x_RE(TPM0) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM0_0_PTD0	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_0_PTD0  = ( TPM_PORTxn_RE(PTD0) | TPM_x_RE(TPM0) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM0_0_PTE24	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_0_PTE24 = ( TPM_PORTxn_RE(PTE24) | TPM_x_RE(TPM0) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM0_1	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_1 = TPM0_1_PTD1,$/;"	e	enum:_TPMx_PT_
TPM0_1_PTA4	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_1_PTA4  = ( TPM_PORTxn_RE(PTA4) | TPM_x_RE(TPM0) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM0_1_PTC2	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_1_PTC2  = ( TPM_PORTxn_RE(PTC2) | TPM_x_RE(TPM0) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM0_1_PTD1	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_1_PTD1  = ( TPM_PORTxn_RE(PTD1) | TPM_x_RE(TPM0) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM0_1_PTE25	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_1_PTE25 = ( TPM_PORTxn_RE(PTE25) | TPM_x_RE(TPM0) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM0_2	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_2 = TPM0_2_PTD2,$/;"	e	enum:_TPMx_PT_
TPM0_2_PTA5	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_2_PTA5  = ( TPM_PORTxn_RE(PTA5) | TPM_x_RE(TPM0) | TPM_n_RE(2) ),$/;"	e	enum:_TPMx_PT_
TPM0_2_PTC3	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_2_PTC3  = ( TPM_PORTxn_RE(PTC3) | TPM_x_RE(TPM0) | TPM_n_RE(2) ),$/;"	e	enum:_TPMx_PT_
TPM0_2_PTD2	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_2_PTD2  = ( TPM_PORTxn_RE(PTD2) | TPM_x_RE(TPM0) | TPM_n_RE(2) ),$/;"	e	enum:_TPMx_PT_
TPM0_2_PTE29	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_2_PTE29 = ( TPM_PORTxn_RE(PTE29) | TPM_x_RE(TPM0) | TPM_n_RE(2) ),$/;"	e	enum:_TPMx_PT_
TPM0_3	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_3 = TPM0_3_PTD3,$/;"	e	enum:_TPMx_PT_
TPM0_3_PTA6	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_3_PTA6  = ( TPM_PORTxn_RE(PTA6) | TPM_x_RE(TPM0) | TPM_n_RE(3) ),$/;"	e	enum:_TPMx_PT_
TPM0_3_PTC4	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_3_PTC4  = ( TPM_PORTxn_RE(PTC4) | TPM_x_RE(TPM0) | TPM_n_RE(3) ),$/;"	e	enum:_TPMx_PT_
TPM0_3_PTD3	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_3_PTD3  = ( TPM_PORTxn_RE(PTD3) | TPM_x_RE(TPM0) | TPM_n_RE(3) ),$/;"	e	enum:_TPMx_PT_
TPM0_3_PTE30	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_3_PTE30 = ( TPM_PORTxn_RE(PTE30) | TPM_x_RE(TPM0) | TPM_n_RE(3) ),$/;"	e	enum:_TPMx_PT_
TPM0_4	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_4 = TPM0_4_PTD4,$/;"	e	enum:_TPMx_PT_
TPM0_4_PTA7	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_4_PTA7  = ( TPM_PORTxn_RE(PTA7) | TPM_x_RE(TPM0) | TPM_n_RE(4) ),$/;"	e	enum:_TPMx_PT_
TPM0_4_PTC8	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_4_PTC8  = ( TPM_PORTxn_RE(PTC8) | TPM_x_RE(TPM0) | TPM_n_RE(4) ),$/;"	e	enum:_TPMx_PT_
TPM0_4_PTD4	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_4_PTD4  = ( TPM_PORTxn_RE(PTD4) | TPM_x_RE(TPM0) | TPM_n_RE(4) ),$/;"	e	enum:_TPMx_PT_
TPM0_4_PTE31	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_4_PTE31 = ( TPM_PORTxn_RE(PTE31) | TPM_x_RE(TPM0) | TPM_n_RE(4) ),$/;"	e	enum:_TPMx_PT_
TPM0_5	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_5 = TPM0_5_PTD5,$/;"	e	enum:_TPMx_PT_
TPM0_5_PTA0	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_5_PTA0  = ( TPM_PORTxn_RE(PTA0) | TPM_x_RE(TPM0) | TPM_n_RE(5) ),$/;"	e	enum:_TPMx_PT_
TPM0_5_PTC9	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_5_PTC9  = ( TPM_PORTxn_RE(PTC9) | TPM_x_RE(TPM0) | TPM_n_RE(5) ),$/;"	e	enum:_TPMx_PT_
TPM0_5_PTD5	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_5_PTD5  = ( TPM_PORTxn_RE(PTD5) | TPM_x_RE(TPM0) | TPM_n_RE(5) ),$/;"	e	enum:_TPMx_PT_
TPM0_5_PTE26	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM0_5_PTE26 = ( TPM_PORTxn_RE(PTE26) | TPM_x_RE(TPM0) | TPM_n_RE(5) ),$/;"	e	enum:_TPMx_PT_
TPM0_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	5624;"	d
TPM0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	5833;"	d
TPM0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	6210;"	d
TPM0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	7689;"	d
TPM0_C0SC	.\Sources\Chip_start\Header\MKL24Z4.h	5647;"	d
TPM0_C0SC	.\Sources\Chip_start\Header\MKL25Z4.h	5856;"	d
TPM0_C0SC	.\Sources\Chip_start\Header\MKL26Z4.h	6233;"	d
TPM0_C0SC	.\Sources\Chip_start\Header\MKL46Z4.h	7712;"	d
TPM0_C0V	.\Sources\Chip_start\Header\MKL24Z4.h	5648;"	d
TPM0_C0V	.\Sources\Chip_start\Header\MKL25Z4.h	5857;"	d
TPM0_C0V	.\Sources\Chip_start\Header\MKL26Z4.h	6234;"	d
TPM0_C0V	.\Sources\Chip_start\Header\MKL46Z4.h	7713;"	d
TPM0_C1SC	.\Sources\Chip_start\Header\MKL24Z4.h	5649;"	d
TPM0_C1SC	.\Sources\Chip_start\Header\MKL25Z4.h	5858;"	d
TPM0_C1SC	.\Sources\Chip_start\Header\MKL26Z4.h	6235;"	d
TPM0_C1SC	.\Sources\Chip_start\Header\MKL46Z4.h	7714;"	d
TPM0_C1V	.\Sources\Chip_start\Header\MKL24Z4.h	5650;"	d
TPM0_C1V	.\Sources\Chip_start\Header\MKL25Z4.h	5859;"	d
TPM0_C1V	.\Sources\Chip_start\Header\MKL26Z4.h	6236;"	d
TPM0_C1V	.\Sources\Chip_start\Header\MKL46Z4.h	7715;"	d
TPM0_C2SC	.\Sources\Chip_start\Header\MKL24Z4.h	5651;"	d
TPM0_C2SC	.\Sources\Chip_start\Header\MKL25Z4.h	5860;"	d
TPM0_C2SC	.\Sources\Chip_start\Header\MKL26Z4.h	6237;"	d
TPM0_C2SC	.\Sources\Chip_start\Header\MKL46Z4.h	7716;"	d
TPM0_C2V	.\Sources\Chip_start\Header\MKL24Z4.h	5652;"	d
TPM0_C2V	.\Sources\Chip_start\Header\MKL25Z4.h	5861;"	d
TPM0_C2V	.\Sources\Chip_start\Header\MKL26Z4.h	6238;"	d
TPM0_C2V	.\Sources\Chip_start\Header\MKL46Z4.h	7717;"	d
TPM0_C3SC	.\Sources\Chip_start\Header\MKL24Z4.h	5653;"	d
TPM0_C3SC	.\Sources\Chip_start\Header\MKL25Z4.h	5862;"	d
TPM0_C3SC	.\Sources\Chip_start\Header\MKL26Z4.h	6239;"	d
TPM0_C3SC	.\Sources\Chip_start\Header\MKL46Z4.h	7718;"	d
TPM0_C3V	.\Sources\Chip_start\Header\MKL24Z4.h	5654;"	d
TPM0_C3V	.\Sources\Chip_start\Header\MKL25Z4.h	5863;"	d
TPM0_C3V	.\Sources\Chip_start\Header\MKL26Z4.h	6240;"	d
TPM0_C3V	.\Sources\Chip_start\Header\MKL46Z4.h	7719;"	d
TPM0_C4SC	.\Sources\Chip_start\Header\MKL24Z4.h	5655;"	d
TPM0_C4SC	.\Sources\Chip_start\Header\MKL25Z4.h	5864;"	d
TPM0_C4SC	.\Sources\Chip_start\Header\MKL26Z4.h	6241;"	d
TPM0_C4SC	.\Sources\Chip_start\Header\MKL46Z4.h	7720;"	d
TPM0_C4V	.\Sources\Chip_start\Header\MKL24Z4.h	5656;"	d
TPM0_C4V	.\Sources\Chip_start\Header\MKL25Z4.h	5865;"	d
TPM0_C4V	.\Sources\Chip_start\Header\MKL26Z4.h	6242;"	d
TPM0_C4V	.\Sources\Chip_start\Header\MKL46Z4.h	7721;"	d
TPM0_C5SC	.\Sources\Chip_start\Header\MKL24Z4.h	5657;"	d
TPM0_C5SC	.\Sources\Chip_start\Header\MKL25Z4.h	5866;"	d
TPM0_C5SC	.\Sources\Chip_start\Header\MKL26Z4.h	6243;"	d
TPM0_C5SC	.\Sources\Chip_start\Header\MKL46Z4.h	7722;"	d
TPM0_C5V	.\Sources\Chip_start\Header\MKL24Z4.h	5658;"	d
TPM0_C5V	.\Sources\Chip_start\Header\MKL25Z4.h	5867;"	d
TPM0_C5V	.\Sources\Chip_start\Header\MKL26Z4.h	6244;"	d
TPM0_C5V	.\Sources\Chip_start\Header\MKL46Z4.h	7723;"	d
TPM0_CNT	.\Sources\Chip_start\Header\MKL24Z4.h	5645;"	d
TPM0_CNT	.\Sources\Chip_start\Header\MKL25Z4.h	5854;"	d
TPM0_CNT	.\Sources\Chip_start\Header\MKL26Z4.h	6231;"	d
TPM0_CNT	.\Sources\Chip_start\Header\MKL46Z4.h	7710;"	d
TPM0_CONF	.\Sources\Chip_start\Header\MKL24Z4.h	5660;"	d
TPM0_CONF	.\Sources\Chip_start\Header\MKL25Z4.h	5869;"	d
TPM0_CONF	.\Sources\Chip_start\Header\MKL26Z4.h	6246;"	d
TPM0_CONF	.\Sources\Chip_start\Header\MKL46Z4.h	7725;"	d
TPM0_CnSC	.\Sources\Chip_start\Header\MKL24Z4.h	5683;"	d
TPM0_CnSC	.\Sources\Chip_start\Header\MKL25Z4.h	5892;"	d
TPM0_CnSC	.\Sources\Chip_start\Header\MKL26Z4.h	6269;"	d
TPM0_CnSC	.\Sources\Chip_start\Header\MKL46Z4.h	7748;"	d
TPM0_CnV	.\Sources\Chip_start\Header\MKL24Z4.h	5686;"	d
TPM0_CnV	.\Sources\Chip_start\Header\MKL25Z4.h	5895;"	d
TPM0_CnV	.\Sources\Chip_start\Header\MKL26Z4.h	6272;"	d
TPM0_CnV	.\Sources\Chip_start\Header\MKL46Z4.h	7751;"	d
TPM0_IRQn	.\Sources\Chip_start\vectors.h	/^    TPM0_IRQn                    = 17,               \/**< TPM0 fault, overflow and channels interrupt *\/$/;"	e	enum:IRQn
TPM0_MOD	.\Sources\Chip_start\Header\MKL24Z4.h	5646;"	d
TPM0_MOD	.\Sources\Chip_start\Header\MKL25Z4.h	5855;"	d
TPM0_MOD	.\Sources\Chip_start\Header\MKL26Z4.h	6232;"	d
TPM0_MOD	.\Sources\Chip_start\Header\MKL46Z4.h	7711;"	d
TPM0_SC	.\Sources\Chip_start\Header\MKL24Z4.h	5644;"	d
TPM0_SC	.\Sources\Chip_start\Header\MKL25Z4.h	5853;"	d
TPM0_SC	.\Sources\Chip_start\Header\MKL26Z4.h	6230;"	d
TPM0_SC	.\Sources\Chip_start\Header\MKL46Z4.h	7709;"	d
TPM0_STATUS	.\Sources\Chip_start\Header\MKL24Z4.h	5659;"	d
TPM0_STATUS	.\Sources\Chip_start\Header\MKL25Z4.h	5868;"	d
TPM0_STATUS	.\Sources\Chip_start\Header\MKL26Z4.h	6245;"	d
TPM0_STATUS	.\Sources\Chip_start\Header\MKL46Z4.h	7724;"	d
TPM1	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM1,$/;"	e	enum:_TPM_x_
TPM1_0	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM1_0 = TPM1_0_PTE20,$/;"	e	enum:_TPMx_PT_
TPM1_0_PTA12	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM1_0_PTA12 = ( TPM_PORTxn_RE(PTA12) | TPM_x_RE(TPM1) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM1_0_PTB0	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM1_0_PTB0  = ( TPM_PORTxn_RE(PTB0)  | TPM_x_RE(TPM1) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM1_0_PTE20	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM1_0_PTE20 = ( TPM_PORTxn_RE(PTE20) | TPM_x_RE(TPM1) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM1_1	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM1_1 = TPM1_1_PTE21,$/;"	e	enum:_TPMx_PT_
TPM1_1_PTA13	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM1_1_PTA13 = ( TPM_PORTxn_RE(PTA13) | TPM_x_RE(TPM1) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM1_1_PTB1	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM1_1_PTB1  = ( TPM_PORTxn_RE(PTB1)  | TPM_x_RE(TPM1) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM1_1_PTE21	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM1_1_PTE21 = ( TPM_PORTxn_RE(PTE21) | TPM_x_RE(TPM1) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM1_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	5626;"	d
TPM1_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	5835;"	d
TPM1_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	6212;"	d
TPM1_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	7691;"	d
TPM1_C0SC	.\Sources\Chip_start\Header\MKL24Z4.h	5665;"	d
TPM1_C0SC	.\Sources\Chip_start\Header\MKL25Z4.h	5874;"	d
TPM1_C0SC	.\Sources\Chip_start\Header\MKL26Z4.h	6251;"	d
TPM1_C0SC	.\Sources\Chip_start\Header\MKL46Z4.h	7730;"	d
TPM1_C0V	.\Sources\Chip_start\Header\MKL24Z4.h	5666;"	d
TPM1_C0V	.\Sources\Chip_start\Header\MKL25Z4.h	5875;"	d
TPM1_C0V	.\Sources\Chip_start\Header\MKL26Z4.h	6252;"	d
TPM1_C0V	.\Sources\Chip_start\Header\MKL46Z4.h	7731;"	d
TPM1_C1SC	.\Sources\Chip_start\Header\MKL24Z4.h	5667;"	d
TPM1_C1SC	.\Sources\Chip_start\Header\MKL25Z4.h	5876;"	d
TPM1_C1SC	.\Sources\Chip_start\Header\MKL26Z4.h	6253;"	d
TPM1_C1SC	.\Sources\Chip_start\Header\MKL46Z4.h	7732;"	d
TPM1_C1V	.\Sources\Chip_start\Header\MKL24Z4.h	5668;"	d
TPM1_C1V	.\Sources\Chip_start\Header\MKL25Z4.h	5877;"	d
TPM1_C1V	.\Sources\Chip_start\Header\MKL26Z4.h	6254;"	d
TPM1_C1V	.\Sources\Chip_start\Header\MKL46Z4.h	7733;"	d
TPM1_CNT	.\Sources\Chip_start\Header\MKL24Z4.h	5663;"	d
TPM1_CNT	.\Sources\Chip_start\Header\MKL25Z4.h	5872;"	d
TPM1_CNT	.\Sources\Chip_start\Header\MKL26Z4.h	6249;"	d
TPM1_CNT	.\Sources\Chip_start\Header\MKL46Z4.h	7728;"	d
TPM1_CONF	.\Sources\Chip_start\Header\MKL24Z4.h	5670;"	d
TPM1_CONF	.\Sources\Chip_start\Header\MKL25Z4.h	5879;"	d
TPM1_CONF	.\Sources\Chip_start\Header\MKL26Z4.h	6256;"	d
TPM1_CONF	.\Sources\Chip_start\Header\MKL46Z4.h	7735;"	d
TPM1_CnSC	.\Sources\Chip_start\Header\MKL24Z4.h	5684;"	d
TPM1_CnSC	.\Sources\Chip_start\Header\MKL25Z4.h	5893;"	d
TPM1_CnSC	.\Sources\Chip_start\Header\MKL26Z4.h	6270;"	d
TPM1_CnSC	.\Sources\Chip_start\Header\MKL46Z4.h	7749;"	d
TPM1_CnV	.\Sources\Chip_start\Header\MKL24Z4.h	5687;"	d
TPM1_CnV	.\Sources\Chip_start\Header\MKL25Z4.h	5896;"	d
TPM1_CnV	.\Sources\Chip_start\Header\MKL26Z4.h	6273;"	d
TPM1_CnV	.\Sources\Chip_start\Header\MKL46Z4.h	7752;"	d
TPM1_IRQn	.\Sources\Chip_start\vectors.h	/^    TPM1_IRQn                    = 18,               \/**< TPM1 fault, overflow and channels interrupt *\/$/;"	e	enum:IRQn
TPM1_MOD	.\Sources\Chip_start\Header\MKL24Z4.h	5664;"	d
TPM1_MOD	.\Sources\Chip_start\Header\MKL25Z4.h	5873;"	d
TPM1_MOD	.\Sources\Chip_start\Header\MKL26Z4.h	6250;"	d
TPM1_MOD	.\Sources\Chip_start\Header\MKL46Z4.h	7729;"	d
TPM1_SC	.\Sources\Chip_start\Header\MKL24Z4.h	5662;"	d
TPM1_SC	.\Sources\Chip_start\Header\MKL25Z4.h	5871;"	d
TPM1_SC	.\Sources\Chip_start\Header\MKL26Z4.h	6248;"	d
TPM1_SC	.\Sources\Chip_start\Header\MKL46Z4.h	7727;"	d
TPM1_STATUS	.\Sources\Chip_start\Header\MKL24Z4.h	5669;"	d
TPM1_STATUS	.\Sources\Chip_start\Header\MKL25Z4.h	5878;"	d
TPM1_STATUS	.\Sources\Chip_start\Header\MKL26Z4.h	6255;"	d
TPM1_STATUS	.\Sources\Chip_start\Header\MKL46Z4.h	7734;"	d
TPM2	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2,$/;"	e	enum:_TPM_x_
TPM2_0	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2_0 = TPM2_0_PTE22,$/;"	e	enum:_TPMx_PT_
TPM2_0_PTA1	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2_0_PTA1  = ( TPM_PORTxn_RE(PTA1)  | TPM_x_RE(TPM2) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM2_0_PTB18	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2_0_PTB18 = ( TPM_PORTxn_RE(PTB18) | TPM_x_RE(TPM2) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM2_0_PTB2	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2_0_PTB2  = ( TPM_PORTxn_RE(PTB2)  | TPM_x_RE(TPM2) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM2_0_PTE22	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2_0_PTE22 = ( TPM_PORTxn_RE(PTE22) | TPM_x_RE(TPM2) | TPM_n_RE(0) ),$/;"	e	enum:_TPMx_PT_
TPM2_1	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2_1 = TPM2_1_PTE23,$/;"	e	enum:_TPMx_PT_
TPM2_1_PTA2	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2_1_PTA2  = ( TPM_PORTxn_RE(PTA2)  | TPM_x_RE(TPM2) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM2_1_PTB19	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2_1_PTB19 = ( TPM_PORTxn_RE(PTB19) | TPM_x_RE(TPM2) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM2_1_PTB3	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2_1_PTB3  = ( TPM_PORTxn_RE(PTB3)  | TPM_x_RE(TPM2) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM2_1_PTE23	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM2_1_PTE23 = ( TPM_PORTxn_RE(PTE23) | TPM_x_RE(TPM2) | TPM_n_RE(1) ),$/;"	e	enum:_TPMx_PT_
TPM2_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	5628;"	d
TPM2_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	5837;"	d
TPM2_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	6214;"	d
TPM2_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	7693;"	d
TPM2_C0SC	.\Sources\Chip_start\Header\MKL24Z4.h	5675;"	d
TPM2_C0SC	.\Sources\Chip_start\Header\MKL25Z4.h	5884;"	d
TPM2_C0SC	.\Sources\Chip_start\Header\MKL26Z4.h	6261;"	d
TPM2_C0SC	.\Sources\Chip_start\Header\MKL46Z4.h	7740;"	d
TPM2_C0V	.\Sources\Chip_start\Header\MKL24Z4.h	5676;"	d
TPM2_C0V	.\Sources\Chip_start\Header\MKL25Z4.h	5885;"	d
TPM2_C0V	.\Sources\Chip_start\Header\MKL26Z4.h	6262;"	d
TPM2_C0V	.\Sources\Chip_start\Header\MKL46Z4.h	7741;"	d
TPM2_C1SC	.\Sources\Chip_start\Header\MKL24Z4.h	5677;"	d
TPM2_C1SC	.\Sources\Chip_start\Header\MKL25Z4.h	5886;"	d
TPM2_C1SC	.\Sources\Chip_start\Header\MKL26Z4.h	6263;"	d
TPM2_C1SC	.\Sources\Chip_start\Header\MKL46Z4.h	7742;"	d
TPM2_C1V	.\Sources\Chip_start\Header\MKL24Z4.h	5678;"	d
TPM2_C1V	.\Sources\Chip_start\Header\MKL25Z4.h	5887;"	d
TPM2_C1V	.\Sources\Chip_start\Header\MKL26Z4.h	6264;"	d
TPM2_C1V	.\Sources\Chip_start\Header\MKL46Z4.h	7743;"	d
TPM2_CNT	.\Sources\Chip_start\Header\MKL24Z4.h	5673;"	d
TPM2_CNT	.\Sources\Chip_start\Header\MKL25Z4.h	5882;"	d
TPM2_CNT	.\Sources\Chip_start\Header\MKL26Z4.h	6259;"	d
TPM2_CNT	.\Sources\Chip_start\Header\MKL46Z4.h	7738;"	d
TPM2_CONF	.\Sources\Chip_start\Header\MKL24Z4.h	5680;"	d
TPM2_CONF	.\Sources\Chip_start\Header\MKL25Z4.h	5889;"	d
TPM2_CONF	.\Sources\Chip_start\Header\MKL26Z4.h	6266;"	d
TPM2_CONF	.\Sources\Chip_start\Header\MKL46Z4.h	7745;"	d
TPM2_CnSC	.\Sources\Chip_start\Header\MKL24Z4.h	5685;"	d
TPM2_CnSC	.\Sources\Chip_start\Header\MKL25Z4.h	5894;"	d
TPM2_CnSC	.\Sources\Chip_start\Header\MKL26Z4.h	6271;"	d
TPM2_CnSC	.\Sources\Chip_start\Header\MKL46Z4.h	7750;"	d
TPM2_CnV	.\Sources\Chip_start\Header\MKL24Z4.h	5688;"	d
TPM2_CnV	.\Sources\Chip_start\Header\MKL25Z4.h	5897;"	d
TPM2_CnV	.\Sources\Chip_start\Header\MKL26Z4.h	6274;"	d
TPM2_CnV	.\Sources\Chip_start\Header\MKL46Z4.h	7753;"	d
TPM2_IRQn	.\Sources\Chip_start\vectors.h	/^    TPM2_IRQn                    = 19,               \/**< TPM2 fault, overflow and channels interrupt *\/$/;"	e	enum:IRQn
TPM2_MOD	.\Sources\Chip_start\Header\MKL24Z4.h	5674;"	d
TPM2_MOD	.\Sources\Chip_start\Header\MKL25Z4.h	5883;"	d
TPM2_MOD	.\Sources\Chip_start\Header\MKL26Z4.h	6260;"	d
TPM2_MOD	.\Sources\Chip_start\Header\MKL46Z4.h	7739;"	d
TPM2_SC	.\Sources\Chip_start\Header\MKL24Z4.h	5672;"	d
TPM2_SC	.\Sources\Chip_start\Header\MKL25Z4.h	5881;"	d
TPM2_SC	.\Sources\Chip_start\Header\MKL26Z4.h	6258;"	d
TPM2_SC	.\Sources\Chip_start\Header\MKL46Z4.h	7737;"	d
TPM2_STATUS	.\Sources\Chip_start\Header\MKL24Z4.h	5679;"	d
TPM2_STATUS	.\Sources\Chip_start\Header\MKL25Z4.h	5888;"	d
TPM2_STATUS	.\Sources\Chip_start\Header\MKL26Z4.h	6265;"	d
TPM2_STATUS	.\Sources\Chip_start\Header\MKL46Z4.h	7744;"	d
TPM_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	5630;"	d
TPM_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	5839;"	d
TPM_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	6216;"	d
TPM_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	7695;"	d
TPM_CH_Init	.\Sources\Chip_driver\TPM\tpm.c	/^int TPM_CH_Init(TPMx_PT_TypeDef TPMx_PT, TPM_Mode_TypeDef Mode, unsigned int Val)$/;"	f
TPM_CIE_Disable	.\Sources\Chip_driver\TPM\tpm.c	/^int TPM_CIE_Disable(TPMx_PT_TypeDef TPMx_PT)$/;"	f
TPM_CIE_Enable	.\Sources\Chip_driver\TPM\tpm.c	/^int TPM_CIE_Enable(TPMx_PT_TypeDef TPMx_PT, ISR_CALLBACK tpm_isr)$/;"	f
TPM_CNT_COUNT	.\Sources\Chip_start\Header\MKL24Z4.h	5560;"	d
TPM_CNT_COUNT	.\Sources\Chip_start\Header\MKL25Z4.h	5769;"	d
TPM_CNT_COUNT	.\Sources\Chip_start\Header\MKL26Z4.h	6146;"	d
TPM_CNT_COUNT	.\Sources\Chip_start\Header\MKL46Z4.h	7625;"	d
TPM_CNT_COUNT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5558;"	d
TPM_CNT_COUNT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5767;"	d
TPM_CNT_COUNT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6144;"	d
TPM_CNT_COUNT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7623;"	d
TPM_CNT_COUNT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5559;"	d
TPM_CNT_COUNT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5768;"	d
TPM_CNT_COUNT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6145;"	d
TPM_CNT_COUNT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7624;"	d
TPM_CNT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5521;"	d
TPM_CNT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5730;"	d
TPM_CNT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6107;"	d
TPM_CNT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7586;"	d
TPM_CONF_CROT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5611;"	d
TPM_CONF_CROT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5820;"	d
TPM_CONF_CROT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6197;"	d
TPM_CONF_CROT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7676;"	d
TPM_CONF_CROT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5612;"	d
TPM_CONF_CROT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5821;"	d
TPM_CONF_CROT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6198;"	d
TPM_CONF_CROT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7677;"	d
TPM_CONF_CSOO_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5609;"	d
TPM_CONF_CSOO_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5818;"	d
TPM_CONF_CSOO_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6195;"	d
TPM_CONF_CSOO_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7674;"	d
TPM_CONF_CSOO_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5610;"	d
TPM_CONF_CSOO_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5819;"	d
TPM_CONF_CSOO_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6196;"	d
TPM_CONF_CSOO_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7675;"	d
TPM_CONF_CSOT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5607;"	d
TPM_CONF_CSOT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5816;"	d
TPM_CONF_CSOT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6193;"	d
TPM_CONF_CSOT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7672;"	d
TPM_CONF_CSOT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5608;"	d
TPM_CONF_CSOT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5817;"	d
TPM_CONF_CSOT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6194;"	d
TPM_CONF_CSOT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7673;"	d
TPM_CONF_DBGMODE	.\Sources\Chip_start\Header\MKL24Z4.h	5604;"	d
TPM_CONF_DBGMODE	.\Sources\Chip_start\Header\MKL25Z4.h	5813;"	d
TPM_CONF_DBGMODE	.\Sources\Chip_start\Header\MKL26Z4.h	6190;"	d
TPM_CONF_DBGMODE	.\Sources\Chip_start\Header\MKL46Z4.h	7669;"	d
TPM_CONF_DBGMODE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5602;"	d
TPM_CONF_DBGMODE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5811;"	d
TPM_CONF_DBGMODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6188;"	d
TPM_CONF_DBGMODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7667;"	d
TPM_CONF_DBGMODE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5603;"	d
TPM_CONF_DBGMODE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5812;"	d
TPM_CONF_DBGMODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6189;"	d
TPM_CONF_DBGMODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7668;"	d
TPM_CONF_DOZEEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5600;"	d
TPM_CONF_DOZEEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5809;"	d
TPM_CONF_DOZEEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6186;"	d
TPM_CONF_DOZEEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7665;"	d
TPM_CONF_DOZEEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5601;"	d
TPM_CONF_DOZEEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5810;"	d
TPM_CONF_DOZEEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6187;"	d
TPM_CONF_DOZEEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7666;"	d
TPM_CONF_GTBEEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5605;"	d
TPM_CONF_GTBEEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5814;"	d
TPM_CONF_GTBEEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6191;"	d
TPM_CONF_GTBEEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7670;"	d
TPM_CONF_GTBEEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5606;"	d
TPM_CONF_GTBEEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5815;"	d
TPM_CONF_GTBEEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6192;"	d
TPM_CONF_GTBEEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7671;"	d
TPM_CONF_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5526;"	d
TPM_CONF_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5735;"	d
TPM_CONF_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6112;"	d
TPM_CONF_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7591;"	d
TPM_CONF_TRGSEL	.\Sources\Chip_start\Header\MKL24Z4.h	5615;"	d
TPM_CONF_TRGSEL	.\Sources\Chip_start\Header\MKL25Z4.h	5824;"	d
TPM_CONF_TRGSEL	.\Sources\Chip_start\Header\MKL26Z4.h	6201;"	d
TPM_CONF_TRGSEL	.\Sources\Chip_start\Header\MKL46Z4.h	7680;"	d
TPM_CONF_TRGSEL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5613;"	d
TPM_CONF_TRGSEL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5822;"	d
TPM_CONF_TRGSEL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6199;"	d
TPM_CONF_TRGSEL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7678;"	d
TPM_CONF_TRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5614;"	d
TPM_CONF_TRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5823;"	d
TPM_CONF_TRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6200;"	d
TPM_CONF_TRGSEL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7679;"	d
TPM_CPWM_Init	.\Sources\Chip_driver\TPM\tpm.c	/^int TPM_CPWM_Init(TPM_x_TypeDef TPM_x, unsigned long Freq)$/;"	f
TPM_CnSC_CHF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5578;"	d
TPM_CnSC_CHF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5787;"	d
TPM_CnSC_CHF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6164;"	d
TPM_CnSC_CHF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7643;"	d
TPM_CnSC_CHF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5579;"	d
TPM_CnSC_CHF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5788;"	d
TPM_CnSC_CHF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6165;"	d
TPM_CnSC_CHF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7644;"	d
TPM_CnSC_CHIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5576;"	d
TPM_CnSC_CHIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5785;"	d
TPM_CnSC_CHIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6162;"	d
TPM_CnSC_CHIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7641;"	d
TPM_CnSC_CHIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5577;"	d
TPM_CnSC_CHIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5786;"	d
TPM_CnSC_CHIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6163;"	d
TPM_CnSC_CHIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7642;"	d
TPM_CnSC_DMA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5566;"	d
TPM_CnSC_DMA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5775;"	d
TPM_CnSC_DMA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6152;"	d
TPM_CnSC_DMA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7631;"	d
TPM_CnSC_DMA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5567;"	d
TPM_CnSC_DMA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5776;"	d
TPM_CnSC_DMA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6153;"	d
TPM_CnSC_DMA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7632;"	d
TPM_CnSC_ELSA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5568;"	d
TPM_CnSC_ELSA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5777;"	d
TPM_CnSC_ELSA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6154;"	d
TPM_CnSC_ELSA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7633;"	d
TPM_CnSC_ELSA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5569;"	d
TPM_CnSC_ELSA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5778;"	d
TPM_CnSC_ELSA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6155;"	d
TPM_CnSC_ELSA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7634;"	d
TPM_CnSC_ELSB_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5570;"	d
TPM_CnSC_ELSB_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5779;"	d
TPM_CnSC_ELSB_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6156;"	d
TPM_CnSC_ELSB_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7635;"	d
TPM_CnSC_ELSB_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5571;"	d
TPM_CnSC_ELSB_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5780;"	d
TPM_CnSC_ELSB_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6157;"	d
TPM_CnSC_ELSB_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7636;"	d
TPM_CnSC_MSA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5572;"	d
TPM_CnSC_MSA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5781;"	d
TPM_CnSC_MSA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6158;"	d
TPM_CnSC_MSA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7637;"	d
TPM_CnSC_MSA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5573;"	d
TPM_CnSC_MSA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5782;"	d
TPM_CnSC_MSA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6159;"	d
TPM_CnSC_MSA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7638;"	d
TPM_CnSC_MSB_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5574;"	d
TPM_CnSC_MSB_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5783;"	d
TPM_CnSC_MSB_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6160;"	d
TPM_CnSC_MSB_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7639;"	d
TPM_CnSC_MSB_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5575;"	d
TPM_CnSC_MSB_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5784;"	d
TPM_CnSC_MSB_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6161;"	d
TPM_CnSC_MSB_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7640;"	d
TPM_CnSC_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5523;"	d
TPM_CnSC_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5732;"	d
TPM_CnSC_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6109;"	d
TPM_CnSC_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7588;"	d
TPM_CnV_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5524;"	d
TPM_CnV_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5733;"	d
TPM_CnV_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6110;"	d
TPM_CnV_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7589;"	d
TPM_CnV_VAL	.\Sources\Chip_start\Header\MKL24Z4.h	5583;"	d
TPM_CnV_VAL	.\Sources\Chip_start\Header\MKL25Z4.h	5792;"	d
TPM_CnV_VAL	.\Sources\Chip_start\Header\MKL26Z4.h	6169;"	d
TPM_CnV_VAL	.\Sources\Chip_start\Header\MKL46Z4.h	7648;"	d
TPM_CnV_VAL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5581;"	d
TPM_CnV_VAL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5790;"	d
TPM_CnV_VAL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6167;"	d
TPM_CnV_VAL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7646;"	d
TPM_CnV_VAL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5582;"	d
TPM_CnV_VAL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5791;"	d
TPM_CnV_VAL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6168;"	d
TPM_CnV_VAL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7647;"	d
TPM_DEV_NUM	.\Sources\Chip_driver\TPM\tpm.c	7;"	d	file:
TPM_DMA_Disable	.\Sources\Chip_driver\TPM\tpm.c	/^void TPM_DMA_Disable(TPMx_PT_TypeDef TPMx_PT)$/;"	f
TPM_DMA_Enable	.\Sources\Chip_driver\TPM\tpm.c	/^void TPM_DMA_Enable(TPMx_PT_TypeDef TPMx_PT)$/;"	f
TPM_Disable	.\Sources\Chip_driver\TPM\tpm.c	/^int TPM_Disable(TPM_x_TypeDef TPM_x)$/;"	f
TPM_Freq	.\Sources\Chip_driver\TPM\tpm.h	/^    unsigned long       TPM_Freq;                          \/\/TPM$/;"	m	struct:_TPM_Struct_
TPM_IC_Read	.\Sources\Chip_driver\TPM\tpm.c	/^inline unsigned short TPM_IC_Read(TPMx_PT_TypeDef TPMx_PT)$/;"	f
TPM_INIT_NUM	.\Sources\Chip_driver\TPM\tpm.h	11;"	d
TPM_IRQHandler	.\Sources\Chip_driver\TPM\tpm.c	/^void TPM_IRQHandler(void)$/;"	f
TPM_ISR	.\Sources\Chip_driver\TPM\tpm.c	/^static ISR_CALLBACK TPM_ISR[TPM_DEV_NUM][TPM_INIT_NUM + 1];$/;"	v	file:
TPM_Init	.\Sources\Chip_driver\TPM\tpm.c	/^int TPM_Init(TPM_x_TypeDef TPM_x, unsigned long Freq)$/;"	f
TPM_MOD_MOD	.\Sources\Chip_start\Header\MKL24Z4.h	5564;"	d
TPM_MOD_MOD	.\Sources\Chip_start\Header\MKL25Z4.h	5773;"	d
TPM_MOD_MOD	.\Sources\Chip_start\Header\MKL26Z4.h	6150;"	d
TPM_MOD_MOD	.\Sources\Chip_start\Header\MKL46Z4.h	7629;"	d
TPM_MOD_MOD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5562;"	d
TPM_MOD_MOD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5771;"	d
TPM_MOD_MOD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6148;"	d
TPM_MOD_MOD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7627;"	d
TPM_MOD_MOD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5563;"	d
TPM_MOD_MOD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5772;"	d
TPM_MOD_MOD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6149;"	d
TPM_MOD_MOD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7628;"	d
TPM_MOD_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5522;"	d
TPM_MOD_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5731;"	d
TPM_MOD_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6108;"	d
TPM_MOD_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7587;"	d
TPM_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct TPM_MemMap$/;"	s
TPM_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct TPM_MemMap$/;"	s
TPM_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct TPM_MemMap$/;"	s
TPM_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct TPM_MemMap$/;"	s
TPM_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *TPM_MemMapPtr;$/;"	t
TPM_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *TPM_MemMapPtr;$/;"	t
TPM_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *TPM_MemMapPtr;$/;"	t
TPM_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *TPM_MemMapPtr;$/;"	t
TPM_Mode	.\Sources\Chip_driver\TPM\tpm.h	/^    TPM_Mode_TypeDef    TPM_Mode[TPM_INIT_NUM];            \/\/$/;"	m	struct:_TPM_Struct_
TPM_Mode_TypeDef	.\Sources\Chip_driver\TPM\tpm.h	/^} TPM_Mode_TypeDef;$/;"	t	typeref:enum:_TPM_Mode_
TPM_OC_Change	.\Sources\Chip_driver\TPM\tpm.c	/^inline void TPM_OC_Change(TPMx_PT_TypeDef TPMx_PT, unsigned short val)$/;"	f
TPM_OF_Flag	.\Sources\Chip_driver\TPM\tpm.h	12;"	d
TPM_OIE_Disable	.\Sources\Chip_driver\TPM\tpm.c	/^int TPM_OIE_Disable(TPM_x_TypeDef TPM_x)$/;"	f
TPM_OIE_Enable	.\Sources\Chip_driver\TPM\tpm.c	/^int TPM_OIE_Enable(TPM_x_TypeDef TPM_x, ISR_CALLBACK tpm_isr)$/;"	f
TPM_PORTxn_GET	.\Sources\Chip_driver\TPM\tpm.h	34;"	d
TPM_PORTxn_MASK	.\Sources\Chip_driver\TPM\tpm.h	31;"	d
TPM_PORTxn_RE	.\Sources\Chip_driver\TPM\tpm.h	33;"	d
TPM_PORTxn_SHIFT	.\Sources\Chip_driver\TPM\tpm.h	32;"	d
TPM_PWM_Change	.\Sources\Chip_driver\TPM\tpm.c	/^inline int TPM_PWM_Change(TPMx_PT_TypeDef TPMx_PT, unsigned int duty)$/;"	f
TPM_SC_CMOD	.\Sources\Chip_start\Header\MKL24Z4.h	5548;"	d
TPM_SC_CMOD	.\Sources\Chip_start\Header\MKL25Z4.h	5757;"	d
TPM_SC_CMOD	.\Sources\Chip_start\Header\MKL26Z4.h	6134;"	d
TPM_SC_CMOD	.\Sources\Chip_start\Header\MKL46Z4.h	7613;"	d
TPM_SC_CMOD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5546;"	d
TPM_SC_CMOD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5755;"	d
TPM_SC_CMOD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6132;"	d
TPM_SC_CMOD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7611;"	d
TPM_SC_CMOD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5547;"	d
TPM_SC_CMOD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5756;"	d
TPM_SC_CMOD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6133;"	d
TPM_SC_CMOD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7612;"	d
TPM_SC_CPWMS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5549;"	d
TPM_SC_CPWMS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5758;"	d
TPM_SC_CPWMS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6135;"	d
TPM_SC_CPWMS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7614;"	d
TPM_SC_CPWMS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5550;"	d
TPM_SC_CPWMS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5759;"	d
TPM_SC_CPWMS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6136;"	d
TPM_SC_CPWMS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7615;"	d
TPM_SC_DMA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5555;"	d
TPM_SC_DMA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5764;"	d
TPM_SC_DMA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6141;"	d
TPM_SC_DMA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7620;"	d
TPM_SC_DMA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5556;"	d
TPM_SC_DMA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5765;"	d
TPM_SC_DMA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6142;"	d
TPM_SC_DMA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7621;"	d
TPM_SC_PS	.\Sources\Chip_start\Header\MKL24Z4.h	5545;"	d
TPM_SC_PS	.\Sources\Chip_start\Header\MKL25Z4.h	5754;"	d
TPM_SC_PS	.\Sources\Chip_start\Header\MKL26Z4.h	6131;"	d
TPM_SC_PS	.\Sources\Chip_start\Header\MKL46Z4.h	7610;"	d
TPM_SC_PS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5543;"	d
TPM_SC_PS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5752;"	d
TPM_SC_PS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6129;"	d
TPM_SC_PS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7608;"	d
TPM_SC_PS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5544;"	d
TPM_SC_PS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5753;"	d
TPM_SC_PS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6130;"	d
TPM_SC_PS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7609;"	d
TPM_SC_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5520;"	d
TPM_SC_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5729;"	d
TPM_SC_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6106;"	d
TPM_SC_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7585;"	d
TPM_SC_TOF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5553;"	d
TPM_SC_TOF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5762;"	d
TPM_SC_TOF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6139;"	d
TPM_SC_TOF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7618;"	d
TPM_SC_TOF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5554;"	d
TPM_SC_TOF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5763;"	d
TPM_SC_TOF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6140;"	d
TPM_SC_TOF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7619;"	d
TPM_SC_TOIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5551;"	d
TPM_SC_TOIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5760;"	d
TPM_SC_TOIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6137;"	d
TPM_SC_TOIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7616;"	d
TPM_SC_TOIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5552;"	d
TPM_SC_TOIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5761;"	d
TPM_SC_TOIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6138;"	d
TPM_SC_TOIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7617;"	d
TPM_STATUS_CH0F_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5585;"	d
TPM_STATUS_CH0F_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5794;"	d
TPM_STATUS_CH0F_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6171;"	d
TPM_STATUS_CH0F_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7650;"	d
TPM_STATUS_CH0F_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5586;"	d
TPM_STATUS_CH0F_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5795;"	d
TPM_STATUS_CH0F_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6172;"	d
TPM_STATUS_CH0F_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7651;"	d
TPM_STATUS_CH1F_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5587;"	d
TPM_STATUS_CH1F_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5796;"	d
TPM_STATUS_CH1F_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6173;"	d
TPM_STATUS_CH1F_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7652;"	d
TPM_STATUS_CH1F_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5588;"	d
TPM_STATUS_CH1F_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5797;"	d
TPM_STATUS_CH1F_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6174;"	d
TPM_STATUS_CH1F_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7653;"	d
TPM_STATUS_CH2F_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5589;"	d
TPM_STATUS_CH2F_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5798;"	d
TPM_STATUS_CH2F_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6175;"	d
TPM_STATUS_CH2F_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7654;"	d
TPM_STATUS_CH2F_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5590;"	d
TPM_STATUS_CH2F_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5799;"	d
TPM_STATUS_CH2F_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6176;"	d
TPM_STATUS_CH2F_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7655;"	d
TPM_STATUS_CH3F_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5591;"	d
TPM_STATUS_CH3F_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5800;"	d
TPM_STATUS_CH3F_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6177;"	d
TPM_STATUS_CH3F_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7656;"	d
TPM_STATUS_CH3F_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5592;"	d
TPM_STATUS_CH3F_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5801;"	d
TPM_STATUS_CH3F_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6178;"	d
TPM_STATUS_CH3F_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7657;"	d
TPM_STATUS_CH4F_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5593;"	d
TPM_STATUS_CH4F_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5802;"	d
TPM_STATUS_CH4F_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6179;"	d
TPM_STATUS_CH4F_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7658;"	d
TPM_STATUS_CH4F_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5594;"	d
TPM_STATUS_CH4F_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5803;"	d
TPM_STATUS_CH4F_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6180;"	d
TPM_STATUS_CH4F_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7659;"	d
TPM_STATUS_CH5F_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5595;"	d
TPM_STATUS_CH5F_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5804;"	d
TPM_STATUS_CH5F_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6181;"	d
TPM_STATUS_CH5F_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7660;"	d
TPM_STATUS_CH5F_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5596;"	d
TPM_STATUS_CH5F_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5805;"	d
TPM_STATUS_CH5F_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6182;"	d
TPM_STATUS_CH5F_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7661;"	d
TPM_STATUS_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5525;"	d
TPM_STATUS_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5734;"	d
TPM_STATUS_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6111;"	d
TPM_STATUS_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7590;"	d
TPM_STATUS_TOF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5597;"	d
TPM_STATUS_TOF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5806;"	d
TPM_STATUS_TOF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6183;"	d
TPM_STATUS_TOF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7662;"	d
TPM_STATUS_TOF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5598;"	d
TPM_STATUS_TOF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5807;"	d
TPM_STATUS_TOF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6184;"	d
TPM_STATUS_TOF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7663;"	d
TPM_Struct_Init	.\Sources\Chip_driver\TPM\tpm.c	/^int TPM_Struct_Init(TPM_Struct_TypeDef *TPM_Struct)$/;"	f
TPM_Struct_TypeDef	.\Sources\Chip_driver\TPM\tpm.h	/^} TPM_Struct_TypeDef;$/;"	t	typeref:struct:_TPM_Struct_
TPM_UsedFreq	.\Sources\Chip_driver\TPM\tpm.c	/^unsigned int TPM_UsedMod[TPM_DEV_NUM], TPM_UsedFreq[TPM_DEV_NUM];$/;"	v
TPM_UsedMod	.\Sources\Chip_driver\TPM\tpm.c	/^unsigned int TPM_UsedMod[TPM_DEV_NUM], TPM_UsedFreq[TPM_DEV_NUM];$/;"	v
TPM_Val	.\Sources\Chip_driver\TPM\tpm.h	/^    unsigned short      TPM_Val[TPM_INIT_NUM];             \/\/PWMICOC$/;"	m	struct:_TPM_Struct_
TPM_n_GET	.\Sources\Chip_driver\TPM\tpm.h	29;"	d
TPM_n_MASK	.\Sources\Chip_driver\TPM\tpm.h	26;"	d
TPM_n_RE	.\Sources\Chip_driver\TPM\tpm.h	28;"	d
TPM_n_SHIFT	.\Sources\Chip_driver\TPM\tpm.h	27;"	d
TPM_x_GET	.\Sources\Chip_driver\TPM\tpm.h	24;"	d
TPM_x_MASK	.\Sources\Chip_driver\TPM\tpm.h	21;"	d
TPM_x_RE	.\Sources\Chip_driver\TPM\tpm.h	23;"	d
TPM_x_SHIFT	.\Sources\Chip_driver\TPM\tpm.h	22;"	d
TPM_x_TypeDef	.\Sources\Chip_driver\TPM\tpm.h	/^} TPM_x_TypeDef;$/;"	t	typeref:enum:_TPM_x_
TPMx	.\Sources\Chip_driver\TPM\tpm.c	/^volatile struct TPM_MemMap *TPMx[] = TPM_BASE_PTRS;$/;"	v	typeref:struct:TPM_MemMap
TPMx_PT	.\Sources\Chip_driver\TPM\tpm.h	/^    TPMx_PT_TypeDef     TPMx_PT[TPM_INIT_NUM];             \/\/$/;"	m	struct:_TPM_Struct_
TPMx_PT_TypeDef	.\Sources\Chip_driver\TPM\tpm.h	/^} TPMx_PT_TypeDef;$/;"	t	typeref:enum:_TPMx_PT_
TPR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon105
TPR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon123
TPR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon155
TPR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t TPR;                                    \/**< RTC Time Prescaler Register, offset: 0x4 *\/$/;"	m	struct:RTC_MemMap
TPR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t TPR;                                    \/**< RTC Time Prescaler Register, offset: 0x4 *\/$/;"	m	struct:RTC_MemMap
TPR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TPR;                                    \/**< RTC Time Prescaler Register, offset: 0x4 *\/$/;"	m	struct:RTC_MemMap
TPR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TPR;                                    \/**< RTC Time Prescaler Register, offset: 0x4 *\/$/;"	m	struct:RTC_MemMap
TRIGGER	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon108
TRIGGER	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon126
TRIGGER	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon158
TSHD	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t TSHD;                                   \/**< TSI Threshold Register, offset: 0x8 *\/$/;"	m	struct:TSI_MemMap
TSHD	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TSHD;                                   \/**< TSI Threshold Register, offset: 0x8 *\/$/;"	m	struct:TSI_MemMap
TSHD	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TSHD;                                   \/**< TSI Threshold Register, offset: 0x8 *\/$/;"	m	struct:TSI_MemMap
TSI0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	6018;"	d
TSI0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	6395;"	d
TSI0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	7874;"	d
TSI0_DATA	.\Sources\Chip_start\Header\MKL25Z4.h	6035;"	d
TSI0_DATA	.\Sources\Chip_start\Header\MKL26Z4.h	6412;"	d
TSI0_DATA	.\Sources\Chip_start\Header\MKL46Z4.h	7891;"	d
TSI0_GENCS	.\Sources\Chip_start\Header\MKL25Z4.h	6034;"	d
TSI0_GENCS	.\Sources\Chip_start\Header\MKL26Z4.h	6411;"	d
TSI0_GENCS	.\Sources\Chip_start\Header\MKL46Z4.h	7890;"	d
TSI0_IRQn	.\Sources\Chip_start\vectors.h	/^    TSI0_IRQn                    = 26,               \/**< TSI0 interrupt *\/$/;"	e	enum:IRQn
TSI0_TSHD	.\Sources\Chip_start\Header\MKL25Z4.h	6036;"	d
TSI0_TSHD	.\Sources\Chip_start\Header\MKL26Z4.h	6413;"	d
TSI0_TSHD	.\Sources\Chip_start\Header\MKL46Z4.h	7892;"	d
TSI_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	6020;"	d
TSI_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	6397;"	d
TSI_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	7876;"	d
TSI_DATA_DMAEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5998;"	d
TSI_DATA_DMAEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6375;"	d
TSI_DATA_DMAEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7854;"	d
TSI_DATA_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5999;"	d
TSI_DATA_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6376;"	d
TSI_DATA_DMAEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7855;"	d
TSI_DATA_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5938;"	d
TSI_DATA_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6315;"	d
TSI_DATA_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7794;"	d
TSI_DATA_SWTS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5996;"	d
TSI_DATA_SWTS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6373;"	d
TSI_DATA_SWTS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7852;"	d
TSI_DATA_SWTS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5997;"	d
TSI_DATA_SWTS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6374;"	d
TSI_DATA_SWTS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7853;"	d
TSI_DATA_TSICH	.\Sources\Chip_start\Header\MKL25Z4.h	6002;"	d
TSI_DATA_TSICH	.\Sources\Chip_start\Header\MKL26Z4.h	6379;"	d
TSI_DATA_TSICH	.\Sources\Chip_start\Header\MKL46Z4.h	7858;"	d
TSI_DATA_TSICH_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6000;"	d
TSI_DATA_TSICH_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6377;"	d
TSI_DATA_TSICH_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7856;"	d
TSI_DATA_TSICH_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6001;"	d
TSI_DATA_TSICH_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6378;"	d
TSI_DATA_TSICH_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7857;"	d
TSI_DATA_TSICNT	.\Sources\Chip_start\Header\MKL25Z4.h	5995;"	d
TSI_DATA_TSICNT	.\Sources\Chip_start\Header\MKL26Z4.h	6372;"	d
TSI_DATA_TSICNT	.\Sources\Chip_start\Header\MKL46Z4.h	7851;"	d
TSI_DATA_TSICNT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5993;"	d
TSI_DATA_TSICNT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6370;"	d
TSI_DATA_TSICNT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7849;"	d
TSI_DATA_TSICNT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5994;"	d
TSI_DATA_TSICNT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6371;"	d
TSI_DATA_TSICNT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7850;"	d
TSI_GENCS_CURSW_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5956;"	d
TSI_GENCS_CURSW_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6333;"	d
TSI_GENCS_CURSW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7812;"	d
TSI_GENCS_CURSW_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5957;"	d
TSI_GENCS_CURSW_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6334;"	d
TSI_GENCS_CURSW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7813;"	d
TSI_GENCS_DVOLT	.\Sources\Chip_start\Header\MKL25Z4.h	5981;"	d
TSI_GENCS_DVOLT	.\Sources\Chip_start\Header\MKL26Z4.h	6358;"	d
TSI_GENCS_DVOLT	.\Sources\Chip_start\Header\MKL46Z4.h	7837;"	d
TSI_GENCS_DVOLT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5979;"	d
TSI_GENCS_DVOLT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6356;"	d
TSI_GENCS_DVOLT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7835;"	d
TSI_GENCS_DVOLT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5980;"	d
TSI_GENCS_DVOLT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6357;"	d
TSI_GENCS_DVOLT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7836;"	d
TSI_GENCS_EOSF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5958;"	d
TSI_GENCS_EOSF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6335;"	d
TSI_GENCS_EOSF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7814;"	d
TSI_GENCS_EOSF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5959;"	d
TSI_GENCS_EOSF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6336;"	d
TSI_GENCS_EOSF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7815;"	d
TSI_GENCS_ESOR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5988;"	d
TSI_GENCS_ESOR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6365;"	d
TSI_GENCS_ESOR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7844;"	d
TSI_GENCS_ESOR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5989;"	d
TSI_GENCS_ESOR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6366;"	d
TSI_GENCS_ESOR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7845;"	d
TSI_GENCS_EXTCHRG	.\Sources\Chip_start\Header\MKL25Z4.h	5978;"	d
TSI_GENCS_EXTCHRG	.\Sources\Chip_start\Header\MKL26Z4.h	6355;"	d
TSI_GENCS_EXTCHRG	.\Sources\Chip_start\Header\MKL46Z4.h	7834;"	d
TSI_GENCS_EXTCHRG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5976;"	d
TSI_GENCS_EXTCHRG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6353;"	d
TSI_GENCS_EXTCHRG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7832;"	d
TSI_GENCS_EXTCHRG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5977;"	d
TSI_GENCS_EXTCHRG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6354;"	d
TSI_GENCS_EXTCHRG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7833;"	d
TSI_GENCS_MODE	.\Sources\Chip_start\Header\MKL25Z4.h	5987;"	d
TSI_GENCS_MODE	.\Sources\Chip_start\Header\MKL26Z4.h	6364;"	d
TSI_GENCS_MODE	.\Sources\Chip_start\Header\MKL46Z4.h	7843;"	d
TSI_GENCS_MODE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5985;"	d
TSI_GENCS_MODE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6362;"	d
TSI_GENCS_MODE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7841;"	d
TSI_GENCS_MODE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5986;"	d
TSI_GENCS_MODE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6363;"	d
TSI_GENCS_MODE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7842;"	d
TSI_GENCS_NSCN	.\Sources\Chip_start\Header\MKL25Z4.h	5972;"	d
TSI_GENCS_NSCN	.\Sources\Chip_start\Header\MKL26Z4.h	6349;"	d
TSI_GENCS_NSCN	.\Sources\Chip_start\Header\MKL46Z4.h	7828;"	d
TSI_GENCS_NSCN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5970;"	d
TSI_GENCS_NSCN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6347;"	d
TSI_GENCS_NSCN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7826;"	d
TSI_GENCS_NSCN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5971;"	d
TSI_GENCS_NSCN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6348;"	d
TSI_GENCS_NSCN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7827;"	d
TSI_GENCS_OUTRGF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5990;"	d
TSI_GENCS_OUTRGF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6367;"	d
TSI_GENCS_OUTRGF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7846;"	d
TSI_GENCS_OUTRGF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5991;"	d
TSI_GENCS_OUTRGF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6368;"	d
TSI_GENCS_OUTRGF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7847;"	d
TSI_GENCS_PS	.\Sources\Chip_start\Header\MKL25Z4.h	5975;"	d
TSI_GENCS_PS	.\Sources\Chip_start\Header\MKL26Z4.h	6352;"	d
TSI_GENCS_PS	.\Sources\Chip_start\Header\MKL46Z4.h	7831;"	d
TSI_GENCS_PS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5973;"	d
TSI_GENCS_PS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6350;"	d
TSI_GENCS_PS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7829;"	d
TSI_GENCS_PS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5974;"	d
TSI_GENCS_PS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6351;"	d
TSI_GENCS_PS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7830;"	d
TSI_GENCS_REFCHRG	.\Sources\Chip_start\Header\MKL25Z4.h	5984;"	d
TSI_GENCS_REFCHRG	.\Sources\Chip_start\Header\MKL26Z4.h	6361;"	d
TSI_GENCS_REFCHRG	.\Sources\Chip_start\Header\MKL46Z4.h	7840;"	d
TSI_GENCS_REFCHRG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5982;"	d
TSI_GENCS_REFCHRG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6359;"	d
TSI_GENCS_REFCHRG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7838;"	d
TSI_GENCS_REFCHRG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5983;"	d
TSI_GENCS_REFCHRG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6360;"	d
TSI_GENCS_REFCHRG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7839;"	d
TSI_GENCS_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5937;"	d
TSI_GENCS_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6314;"	d
TSI_GENCS_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7793;"	d
TSI_GENCS_SCNIP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5960;"	d
TSI_GENCS_SCNIP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6337;"	d
TSI_GENCS_SCNIP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7816;"	d
TSI_GENCS_SCNIP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5961;"	d
TSI_GENCS_SCNIP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6338;"	d
TSI_GENCS_SCNIP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7817;"	d
TSI_GENCS_STM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5962;"	d
TSI_GENCS_STM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6339;"	d
TSI_GENCS_STM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7818;"	d
TSI_GENCS_STM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5963;"	d
TSI_GENCS_STM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6340;"	d
TSI_GENCS_STM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7819;"	d
TSI_GENCS_STPE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5964;"	d
TSI_GENCS_STPE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6341;"	d
TSI_GENCS_STPE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7820;"	d
TSI_GENCS_STPE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5965;"	d
TSI_GENCS_STPE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6342;"	d
TSI_GENCS_STPE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7821;"	d
TSI_GENCS_TSIEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5968;"	d
TSI_GENCS_TSIEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6345;"	d
TSI_GENCS_TSIEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7824;"	d
TSI_GENCS_TSIEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5969;"	d
TSI_GENCS_TSIEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6346;"	d
TSI_GENCS_TSIEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7825;"	d
TSI_GENCS_TSIIEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	5966;"	d
TSI_GENCS_TSIIEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6343;"	d
TSI_GENCS_TSIIEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7822;"	d
TSI_GENCS_TSIIEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	5967;"	d
TSI_GENCS_TSIIEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6344;"	d
TSI_GENCS_TSIIEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7823;"	d
TSI_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct TSI_MemMap$/;"	s
TSI_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct TSI_MemMap$/;"	s
TSI_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct TSI_MemMap$/;"	s
TSI_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *TSI_MemMapPtr;$/;"	t
TSI_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *TSI_MemMapPtr;$/;"	t
TSI_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *TSI_MemMapPtr;$/;"	t
TSI_TSHD_REG	.\Sources\Chip_start\Header\MKL25Z4.h	5939;"	d
TSI_TSHD_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6316;"	d
TSI_TSHD_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7795;"	d
TSI_TSHD_THRESH	.\Sources\Chip_start\Header\MKL25Z4.h	6009;"	d
TSI_TSHD_THRESH	.\Sources\Chip_start\Header\MKL26Z4.h	6386;"	d
TSI_TSHD_THRESH	.\Sources\Chip_start\Header\MKL46Z4.h	7865;"	d
TSI_TSHD_THRESH_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6007;"	d
TSI_TSHD_THRESH_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6384;"	d
TSI_TSHD_THRESH_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7863;"	d
TSI_TSHD_THRESH_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6008;"	d
TSI_TSHD_THRESH_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6385;"	d
TSI_TSHD_THRESH_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7864;"	d
TSI_TSHD_THRESL	.\Sources\Chip_start\Header\MKL25Z4.h	6006;"	d
TSI_TSHD_THRESL	.\Sources\Chip_start\Header\MKL26Z4.h	6383;"	d
TSI_TSHD_THRESL	.\Sources\Chip_start\Header\MKL46Z4.h	7862;"	d
TSI_TSHD_THRESL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6004;"	d
TSI_TSHD_THRESL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6381;"	d
TSI_TSHD_THRESL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7860;"	d
TSI_TSHD_THRESL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6005;"	d
TSI_TSHD_THRESL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6382;"	d
TSI_TSHD_THRESL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7861;"	d
TSLBack_AD_Pin	.\Sources\Board_driver\interface.h	51;"	d
TSLBack_ReadTo	.\Sources\Board_driver\interface.h	53;"	d
TSLCCD_H_	.\Sources\Application\TSLCCD\tslccd.h	9;"	d
TSLFore_AD_Pin	.\Sources\Board_driver\interface.h	50;"	d
TSLFore_ReadTo	.\Sources\Board_driver\interface.h	52;"	d
TSL_ADC_Struct	.\Sources\Board_driver\interface.h	/^static  ADC_Struct_TypeDef      TSL_ADC_Struct =$/;"	v
TSL_CLK	.\Sources\Board_driver\interface.h	55;"	d
TSL_Check	.\Sources\Application\TSLCCD\tslccd.c	/^void TSL_Check(void)$/;"	f
TSL_Control	.\Sources\Application\TSLCCD\tslccd.c	/^void TSL_Control(void)$/;"	f
TSL_Dly_clk	.\Sources\Application\TSLCCD\tslccd.c	/^static void TSL_Dly_clk(register unsigned long clk)$/;"	f	file:
TSL_EXPOSURE_TIME	.\Sources\Application\main.c	/^unsigned char TSL_EXPOSURE_TIME = 3;$/;"	v
TSL_Get	.\Sources\Application\TSLCCD\tslccd.c	/^void TSL_Get(void)$/;"	f
TSL_Judge	.\Sources\Application\TSLCCD\tslccd.c	/^void TSL_Judge(void)$/;"	f
TSL_LCD_Display	.\Sources\Application\Dataout\dataout.c	/^void TSL_LCD_Display(void)$/;"	f
TSL_Mid_Check	.\Sources\Application\TSLCCD\tslccd.c	/^void TSL_Mid_Check(void)$/;"	f
TSL_Pin_Struct	.\Sources\Board_driver\interface.h	/^static GPIO_Struct_TypeDef TSL_Pin_Struct =$/;"	v
TSL_SI	.\Sources\Board_driver\interface.h	54;"	d
TSL_Voltage_Filter	.\Sources\Application\TSLCCD\tslccd.c	/^void TSL_Voltage_Filter(void)$/;"	f
TSL_outData	.\Sources\Application\Dataout\dataout.c	/^void TSL_outData(void)$/;"	f
TSR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t TSR;                                    \/**< RTC Time Seconds Register, offset: 0x0 *\/$/;"	m	struct:RTC_MemMap
TSR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t TSR;                                    \/**< RTC Time Seconds Register, offset: 0x0 *\/$/;"	m	struct:RTC_MemMap
TSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t TSR;                                    \/**< RTC Time Seconds Register, offset: 0x0 *\/$/;"	m	struct:RTC_MemMap
TSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t TSR;                                    \/**< RTC Time Seconds Register, offset: 0x0 *\/$/;"	m	struct:RTC_MemMap
TSRVal	.\Sources\Chip_driver\RTC\rtc.h	/^    unsigned long TSRVal;$/;"	m	struct:_RTC_Struct_
TYPE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon92
TYPE	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon109
TYPE	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon127
TYPE	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon142
TYPE	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon159
Transter_Default	.\Sources\Chip_driver\SPI\spi.h	/^    Transter_Default = Transter_Middle,$/;"	e	enum:_SPI_CPHA_
Transter_Middle	.\Sources\Chip_driver\SPI\spi.h	/^    Transter_Middle = 0,$/;"	e	enum:_SPI_CPHA_
Transter_Start	.\Sources\Chip_driver\SPI\spi.h	/^    Transter_Start  = 1,$/;"	e	enum:_SPI_CPHA_
Trigger	.\Sources\Chip_driver\ADC\adc.h	/^    ADC_Trigger_TypeDef     Trigger;        \/\/$/;"	m	struct:_ADC_Struct_
Trigger	.\Sources\Chip_driver\DAC\dac.h	/^    DAC_TRIGGER_TypeDef     Trigger;$/;"	m	struct:_DAC_Struct_
UART0	.\Sources\Chip_driver\UART\uart.h	/^    UART0 = 0,$/;"	e	enum:_UART_x_
UART0_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	6148;"	d
UART0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	6496;"	d
UART0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	6873;"	d
UART0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	8352;"	d
UART0_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	6150;"	d
UART0_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	6498;"	d
UART0_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	6875;"	d
UART0_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	8354;"	d
UART0_BDH	.\Sources\Chip_start\Header\MKL24Z4.h	6164;"	d
UART0_BDH	.\Sources\Chip_start\Header\MKL25Z4.h	6512;"	d
UART0_BDH	.\Sources\Chip_start\Header\MKL26Z4.h	6889;"	d
UART0_BDH	.\Sources\Chip_start\Header\MKL46Z4.h	8368;"	d
UART0_BDH_LBKDIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6005;"	d
UART0_BDH_LBKDIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6353;"	d
UART0_BDH_LBKDIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6730;"	d
UART0_BDH_LBKDIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8209;"	d
UART0_BDH_LBKDIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6006;"	d
UART0_BDH_LBKDIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6354;"	d
UART0_BDH_LBKDIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6731;"	d
UART0_BDH_LBKDIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8210;"	d
UART0_BDH_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5970;"	d
UART0_BDH_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6318;"	d
UART0_BDH_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6695;"	d
UART0_BDH_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8174;"	d
UART0_BDH_RXEDGIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6003;"	d
UART0_BDH_RXEDGIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6351;"	d
UART0_BDH_RXEDGIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6728;"	d
UART0_BDH_RXEDGIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8207;"	d
UART0_BDH_RXEDGIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6004;"	d
UART0_BDH_RXEDGIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6352;"	d
UART0_BDH_RXEDGIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6729;"	d
UART0_BDH_RXEDGIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8208;"	d
UART0_BDH_SBNS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6001;"	d
UART0_BDH_SBNS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6349;"	d
UART0_BDH_SBNS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6726;"	d
UART0_BDH_SBNS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8205;"	d
UART0_BDH_SBNS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6002;"	d
UART0_BDH_SBNS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6350;"	d
UART0_BDH_SBNS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6727;"	d
UART0_BDH_SBNS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8206;"	d
UART0_BDH_SBR	.\Sources\Chip_start\Header\MKL24Z4.h	6000;"	d
UART0_BDH_SBR	.\Sources\Chip_start\Header\MKL25Z4.h	6348;"	d
UART0_BDH_SBR	.\Sources\Chip_start\Header\MKL26Z4.h	6725;"	d
UART0_BDH_SBR	.\Sources\Chip_start\Header\MKL46Z4.h	8204;"	d
UART0_BDH_SBR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5998;"	d
UART0_BDH_SBR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6346;"	d
UART0_BDH_SBR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6723;"	d
UART0_BDH_SBR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8202;"	d
UART0_BDH_SBR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5999;"	d
UART0_BDH_SBR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6347;"	d
UART0_BDH_SBR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6724;"	d
UART0_BDH_SBR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8203;"	d
UART0_BDL	.\Sources\Chip_start\Header\MKL24Z4.h	6165;"	d
UART0_BDL	.\Sources\Chip_start\Header\MKL25Z4.h	6513;"	d
UART0_BDL	.\Sources\Chip_start\Header\MKL26Z4.h	6890;"	d
UART0_BDL	.\Sources\Chip_start\Header\MKL46Z4.h	8369;"	d
UART0_BDL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5971;"	d
UART0_BDL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6319;"	d
UART0_BDL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6696;"	d
UART0_BDL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8175;"	d
UART0_BDL_SBR	.\Sources\Chip_start\Header\MKL24Z4.h	6010;"	d
UART0_BDL_SBR	.\Sources\Chip_start\Header\MKL25Z4.h	6358;"	d
UART0_BDL_SBR	.\Sources\Chip_start\Header\MKL26Z4.h	6735;"	d
UART0_BDL_SBR	.\Sources\Chip_start\Header\MKL46Z4.h	8214;"	d
UART0_BDL_SBR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6008;"	d
UART0_BDL_SBR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6356;"	d
UART0_BDL_SBR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6733;"	d
UART0_BDL_SBR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8212;"	d
UART0_BDL_SBR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6009;"	d
UART0_BDL_SBR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6357;"	d
UART0_BDL_SBR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6734;"	d
UART0_BDL_SBR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8213;"	d
UART0_C1	.\Sources\Chip_start\Header\MKL24Z4.h	6166;"	d
UART0_C1	.\Sources\Chip_start\Header\MKL25Z4.h	6514;"	d
UART0_C1	.\Sources\Chip_start\Header\MKL26Z4.h	6891;"	d
UART0_C1	.\Sources\Chip_start\Header\MKL46Z4.h	8370;"	d
UART0_C1_DOZEEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6024;"	d
UART0_C1_DOZEEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6372;"	d
UART0_C1_DOZEEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6749;"	d
UART0_C1_DOZEEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8228;"	d
UART0_C1_DOZEEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6025;"	d
UART0_C1_DOZEEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6373;"	d
UART0_C1_DOZEEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6750;"	d
UART0_C1_DOZEEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8229;"	d
UART0_C1_ILT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6016;"	d
UART0_C1_ILT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6364;"	d
UART0_C1_ILT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6741;"	d
UART0_C1_ILT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8220;"	d
UART0_C1_ILT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6017;"	d
UART0_C1_ILT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6365;"	d
UART0_C1_ILT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6742;"	d
UART0_C1_ILT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8221;"	d
UART0_C1_LOOPS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6026;"	d
UART0_C1_LOOPS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6374;"	d
UART0_C1_LOOPS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6751;"	d
UART0_C1_LOOPS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8230;"	d
UART0_C1_LOOPS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6027;"	d
UART0_C1_LOOPS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6375;"	d
UART0_C1_LOOPS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6752;"	d
UART0_C1_LOOPS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8231;"	d
UART0_C1_M_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6020;"	d
UART0_C1_M_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6368;"	d
UART0_C1_M_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6745;"	d
UART0_C1_M_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8224;"	d
UART0_C1_M_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6021;"	d
UART0_C1_M_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6369;"	d
UART0_C1_M_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6746;"	d
UART0_C1_M_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8225;"	d
UART0_C1_PE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6014;"	d
UART0_C1_PE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6362;"	d
UART0_C1_PE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6739;"	d
UART0_C1_PE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8218;"	d
UART0_C1_PE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6015;"	d
UART0_C1_PE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6363;"	d
UART0_C1_PE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6740;"	d
UART0_C1_PE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8219;"	d
UART0_C1_PT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6012;"	d
UART0_C1_PT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6360;"	d
UART0_C1_PT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6737;"	d
UART0_C1_PT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8216;"	d
UART0_C1_PT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6013;"	d
UART0_C1_PT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6361;"	d
UART0_C1_PT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6738;"	d
UART0_C1_PT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8217;"	d
UART0_C1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5972;"	d
UART0_C1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6320;"	d
UART0_C1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6697;"	d
UART0_C1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8176;"	d
UART0_C1_RSRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6022;"	d
UART0_C1_RSRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6370;"	d
UART0_C1_RSRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6747;"	d
UART0_C1_RSRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8226;"	d
UART0_C1_RSRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6023;"	d
UART0_C1_RSRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6371;"	d
UART0_C1_RSRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6748;"	d
UART0_C1_RSRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8227;"	d
UART0_C1_WAKE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6018;"	d
UART0_C1_WAKE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6366;"	d
UART0_C1_WAKE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6743;"	d
UART0_C1_WAKE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8222;"	d
UART0_C1_WAKE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6019;"	d
UART0_C1_WAKE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6367;"	d
UART0_C1_WAKE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6744;"	d
UART0_C1_WAKE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8223;"	d
UART0_C2	.\Sources\Chip_start\Header\MKL24Z4.h	6167;"	d
UART0_C2	.\Sources\Chip_start\Header\MKL25Z4.h	6515;"	d
UART0_C2	.\Sources\Chip_start\Header\MKL26Z4.h	6892;"	d
UART0_C2	.\Sources\Chip_start\Header\MKL46Z4.h	8371;"	d
UART0_C2_ILIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6037;"	d
UART0_C2_ILIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6385;"	d
UART0_C2_ILIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6762;"	d
UART0_C2_ILIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8241;"	d
UART0_C2_ILIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6038;"	d
UART0_C2_ILIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6386;"	d
UART0_C2_ILIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6763;"	d
UART0_C2_ILIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8242;"	d
UART0_C2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5973;"	d
UART0_C2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6321;"	d
UART0_C2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6698;"	d
UART0_C2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8177;"	d
UART0_C2_RE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6033;"	d
UART0_C2_RE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6381;"	d
UART0_C2_RE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6758;"	d
UART0_C2_RE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8237;"	d
UART0_C2_RE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6034;"	d
UART0_C2_RE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6382;"	d
UART0_C2_RE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6759;"	d
UART0_C2_RE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8238;"	d
UART0_C2_RIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6039;"	d
UART0_C2_RIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6387;"	d
UART0_C2_RIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6764;"	d
UART0_C2_RIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8243;"	d
UART0_C2_RIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6040;"	d
UART0_C2_RIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6388;"	d
UART0_C2_RIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6765;"	d
UART0_C2_RIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8244;"	d
UART0_C2_RWU_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6031;"	d
UART0_C2_RWU_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6379;"	d
UART0_C2_RWU_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6756;"	d
UART0_C2_RWU_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8235;"	d
UART0_C2_RWU_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6032;"	d
UART0_C2_RWU_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6380;"	d
UART0_C2_RWU_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6757;"	d
UART0_C2_RWU_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8236;"	d
UART0_C2_SBK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6029;"	d
UART0_C2_SBK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6377;"	d
UART0_C2_SBK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6754;"	d
UART0_C2_SBK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8233;"	d
UART0_C2_SBK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6030;"	d
UART0_C2_SBK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6378;"	d
UART0_C2_SBK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6755;"	d
UART0_C2_SBK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8234;"	d
UART0_C2_TCIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6041;"	d
UART0_C2_TCIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6389;"	d
UART0_C2_TCIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6766;"	d
UART0_C2_TCIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8245;"	d
UART0_C2_TCIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6042;"	d
UART0_C2_TCIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6390;"	d
UART0_C2_TCIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6767;"	d
UART0_C2_TCIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8246;"	d
UART0_C2_TE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6035;"	d
UART0_C2_TE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6383;"	d
UART0_C2_TE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6760;"	d
UART0_C2_TE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8239;"	d
UART0_C2_TE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6036;"	d
UART0_C2_TE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6384;"	d
UART0_C2_TE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6761;"	d
UART0_C2_TE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8240;"	d
UART0_C2_TIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6043;"	d
UART0_C2_TIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6391;"	d
UART0_C2_TIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6768;"	d
UART0_C2_TIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8247;"	d
UART0_C2_TIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6044;"	d
UART0_C2_TIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6392;"	d
UART0_C2_TIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6769;"	d
UART0_C2_TIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8248;"	d
UART0_C3	.\Sources\Chip_start\Header\MKL24Z4.h	6170;"	d
UART0_C3	.\Sources\Chip_start\Header\MKL25Z4.h	6518;"	d
UART0_C3	.\Sources\Chip_start\Header\MKL26Z4.h	6895;"	d
UART0_C3	.\Sources\Chip_start\Header\MKL46Z4.h	8374;"	d
UART0_C3_FEIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6082;"	d
UART0_C3_FEIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6430;"	d
UART0_C3_FEIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6807;"	d
UART0_C3_FEIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8286;"	d
UART0_C3_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6083;"	d
UART0_C3_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6431;"	d
UART0_C3_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6808;"	d
UART0_C3_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8287;"	d
UART0_C3_NEIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6084;"	d
UART0_C3_NEIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6432;"	d
UART0_C3_NEIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6809;"	d
UART0_C3_NEIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8288;"	d
UART0_C3_NEIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6085;"	d
UART0_C3_NEIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6433;"	d
UART0_C3_NEIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6810;"	d
UART0_C3_NEIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8289;"	d
UART0_C3_ORIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6086;"	d
UART0_C3_ORIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6434;"	d
UART0_C3_ORIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6811;"	d
UART0_C3_ORIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8290;"	d
UART0_C3_ORIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6087;"	d
UART0_C3_ORIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6435;"	d
UART0_C3_ORIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6812;"	d
UART0_C3_ORIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8291;"	d
UART0_C3_PEIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6080;"	d
UART0_C3_PEIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6428;"	d
UART0_C3_PEIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6805;"	d
UART0_C3_PEIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8284;"	d
UART0_C3_PEIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6081;"	d
UART0_C3_PEIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6429;"	d
UART0_C3_PEIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6806;"	d
UART0_C3_PEIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8285;"	d
UART0_C3_R8T9_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6094;"	d
UART0_C3_R8T9_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6442;"	d
UART0_C3_R8T9_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6819;"	d
UART0_C3_R8T9_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8298;"	d
UART0_C3_R8T9_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6095;"	d
UART0_C3_R8T9_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6443;"	d
UART0_C3_R8T9_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6820;"	d
UART0_C3_R8T9_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8299;"	d
UART0_C3_R9T8_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6092;"	d
UART0_C3_R9T8_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6440;"	d
UART0_C3_R9T8_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6817;"	d
UART0_C3_R9T8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8296;"	d
UART0_C3_R9T8_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6093;"	d
UART0_C3_R9T8_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6441;"	d
UART0_C3_R9T8_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6818;"	d
UART0_C3_R9T8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8297;"	d
UART0_C3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5976;"	d
UART0_C3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6324;"	d
UART0_C3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6701;"	d
UART0_C3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8180;"	d
UART0_C3_TXDIR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6090;"	d
UART0_C3_TXDIR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6438;"	d
UART0_C3_TXDIR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6815;"	d
UART0_C3_TXDIR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8294;"	d
UART0_C3_TXDIR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6091;"	d
UART0_C3_TXDIR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6439;"	d
UART0_C3_TXDIR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6816;"	d
UART0_C3_TXDIR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8295;"	d
UART0_C3_TXINV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6088;"	d
UART0_C3_TXINV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6436;"	d
UART0_C3_TXINV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6813;"	d
UART0_C3_TXINV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8292;"	d
UART0_C3_TXINV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6089;"	d
UART0_C3_TXINV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6437;"	d
UART0_C3_TXINV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6814;"	d
UART0_C3_TXINV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8293;"	d
UART0_C4	.\Sources\Chip_start\Header\MKL24Z4.h	6174;"	d
UART0_C4	.\Sources\Chip_start\Header\MKL25Z4.h	6522;"	d
UART0_C4	.\Sources\Chip_start\Header\MKL26Z4.h	6899;"	d
UART0_C4	.\Sources\Chip_start\Header\MKL46Z4.h	8378;"	d
UART0_C4_M10_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6125;"	d
UART0_C4_M10_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6473;"	d
UART0_C4_M10_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6850;"	d
UART0_C4_M10_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8329;"	d
UART0_C4_M10_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6126;"	d
UART0_C4_M10_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6474;"	d
UART0_C4_M10_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6851;"	d
UART0_C4_M10_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8330;"	d
UART0_C4_MAEN1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6129;"	d
UART0_C4_MAEN1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6477;"	d
UART0_C4_MAEN1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6854;"	d
UART0_C4_MAEN1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8333;"	d
UART0_C4_MAEN1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6130;"	d
UART0_C4_MAEN1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6478;"	d
UART0_C4_MAEN1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6855;"	d
UART0_C4_MAEN1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8334;"	d
UART0_C4_MAEN2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6127;"	d
UART0_C4_MAEN2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6475;"	d
UART0_C4_MAEN2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6852;"	d
UART0_C4_MAEN2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8331;"	d
UART0_C4_MAEN2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6128;"	d
UART0_C4_MAEN2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6476;"	d
UART0_C4_MAEN2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6853;"	d
UART0_C4_MAEN2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8332;"	d
UART0_C4_OSR	.\Sources\Chip_start\Header\MKL24Z4.h	6124;"	d
UART0_C4_OSR	.\Sources\Chip_start\Header\MKL25Z4.h	6472;"	d
UART0_C4_OSR	.\Sources\Chip_start\Header\MKL26Z4.h	6849;"	d
UART0_C4_OSR	.\Sources\Chip_start\Header\MKL46Z4.h	8328;"	d
UART0_C4_OSR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6122;"	d
UART0_C4_OSR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6470;"	d
UART0_C4_OSR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6847;"	d
UART0_C4_OSR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8326;"	d
UART0_C4_OSR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6123;"	d
UART0_C4_OSR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6471;"	d
UART0_C4_OSR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6848;"	d
UART0_C4_OSR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8327;"	d
UART0_C4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5980;"	d
UART0_C4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6328;"	d
UART0_C4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6705;"	d
UART0_C4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8184;"	d
UART0_C5	.\Sources\Chip_start\Header\MKL24Z4.h	6175;"	d
UART0_C5	.\Sources\Chip_start\Header\MKL25Z4.h	6523;"	d
UART0_C5	.\Sources\Chip_start\Header\MKL26Z4.h	6900;"	d
UART0_C5	.\Sources\Chip_start\Header\MKL46Z4.h	8379;"	d
UART0_C5_BOTHEDGE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6134;"	d
UART0_C5_BOTHEDGE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6482;"	d
UART0_C5_BOTHEDGE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6859;"	d
UART0_C5_BOTHEDGE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8338;"	d
UART0_C5_BOTHEDGE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6135;"	d
UART0_C5_BOTHEDGE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6483;"	d
UART0_C5_BOTHEDGE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6860;"	d
UART0_C5_BOTHEDGE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8339;"	d
UART0_C5_RDMAE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6136;"	d
UART0_C5_RDMAE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6484;"	d
UART0_C5_RDMAE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6861;"	d
UART0_C5_RDMAE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8340;"	d
UART0_C5_RDMAE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6137;"	d
UART0_C5_RDMAE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6485;"	d
UART0_C5_RDMAE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6862;"	d
UART0_C5_RDMAE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8341;"	d
UART0_C5_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5981;"	d
UART0_C5_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6329;"	d
UART0_C5_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6706;"	d
UART0_C5_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8185;"	d
UART0_C5_RESYNCDIS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6132;"	d
UART0_C5_RESYNCDIS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6480;"	d
UART0_C5_RESYNCDIS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6857;"	d
UART0_C5_RESYNCDIS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8336;"	d
UART0_C5_RESYNCDIS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6133;"	d
UART0_C5_RESYNCDIS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6481;"	d
UART0_C5_RESYNCDIS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6858;"	d
UART0_C5_RESYNCDIS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8337;"	d
UART0_C5_TDMAE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6138;"	d
UART0_C5_TDMAE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6486;"	d
UART0_C5_TDMAE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6863;"	d
UART0_C5_TDMAE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8342;"	d
UART0_C5_TDMAE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6139;"	d
UART0_C5_TDMAE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6487;"	d
UART0_C5_TDMAE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6864;"	d
UART0_C5_TDMAE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8343;"	d
UART0_D	.\Sources\Chip_start\Header\MKL24Z4.h	6171;"	d
UART0_D	.\Sources\Chip_start\Header\MKL25Z4.h	6519;"	d
UART0_D	.\Sources\Chip_start\Header\MKL26Z4.h	6896;"	d
UART0_D	.\Sources\Chip_start\Header\MKL46Z4.h	8375;"	d
UART0_D_R0T0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6097;"	d
UART0_D_R0T0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6445;"	d
UART0_D_R0T0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6822;"	d
UART0_D_R0T0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8301;"	d
UART0_D_R0T0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6098;"	d
UART0_D_R0T0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6446;"	d
UART0_D_R0T0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6823;"	d
UART0_D_R0T0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8302;"	d
UART0_D_R1T1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6099;"	d
UART0_D_R1T1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6447;"	d
UART0_D_R1T1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6824;"	d
UART0_D_R1T1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8303;"	d
UART0_D_R1T1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6100;"	d
UART0_D_R1T1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6448;"	d
UART0_D_R1T1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6825;"	d
UART0_D_R1T1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8304;"	d
UART0_D_R2T2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6101;"	d
UART0_D_R2T2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6449;"	d
UART0_D_R2T2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6826;"	d
UART0_D_R2T2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8305;"	d
UART0_D_R2T2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6102;"	d
UART0_D_R2T2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6450;"	d
UART0_D_R2T2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6827;"	d
UART0_D_R2T2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8306;"	d
UART0_D_R3T3_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6103;"	d
UART0_D_R3T3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6451;"	d
UART0_D_R3T3_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6828;"	d
UART0_D_R3T3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8307;"	d
UART0_D_R3T3_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6104;"	d
UART0_D_R3T3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6452;"	d
UART0_D_R3T3_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6829;"	d
UART0_D_R3T3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8308;"	d
UART0_D_R4T4_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6105;"	d
UART0_D_R4T4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6453;"	d
UART0_D_R4T4_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6830;"	d
UART0_D_R4T4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8309;"	d
UART0_D_R4T4_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6106;"	d
UART0_D_R4T4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6454;"	d
UART0_D_R4T4_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6831;"	d
UART0_D_R4T4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8310;"	d
UART0_D_R5T5_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6107;"	d
UART0_D_R5T5_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6455;"	d
UART0_D_R5T5_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6832;"	d
UART0_D_R5T5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8311;"	d
UART0_D_R5T5_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6108;"	d
UART0_D_R5T5_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6456;"	d
UART0_D_R5T5_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6833;"	d
UART0_D_R5T5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8312;"	d
UART0_D_R6T6_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6109;"	d
UART0_D_R6T6_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6457;"	d
UART0_D_R6T6_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6834;"	d
UART0_D_R6T6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8313;"	d
UART0_D_R6T6_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6110;"	d
UART0_D_R6T6_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6458;"	d
UART0_D_R6T6_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6835;"	d
UART0_D_R6T6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8314;"	d
UART0_D_R7T7_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6111;"	d
UART0_D_R7T7_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6459;"	d
UART0_D_R7T7_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6836;"	d
UART0_D_R7T7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8315;"	d
UART0_D_R7T7_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6112;"	d
UART0_D_R7T7_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6460;"	d
UART0_D_R7T7_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6837;"	d
UART0_D_R7T7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8316;"	d
UART0_D_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5977;"	d
UART0_D_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6325;"	d
UART0_D_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6702;"	d
UART0_D_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8181;"	d
UART0_IRQn	.\Sources\Chip_start\vectors.h	/^    UART0_IRQn                   = 12,               \/**< UART0 status\/error interrupt *\/$/;"	e	enum:IRQn
UART0_MA1	.\Sources\Chip_start\Header\MKL24Z4.h	6172;"	d
UART0_MA1	.\Sources\Chip_start\Header\MKL25Z4.h	6520;"	d
UART0_MA1	.\Sources\Chip_start\Header\MKL26Z4.h	6897;"	d
UART0_MA1	.\Sources\Chip_start\Header\MKL46Z4.h	8376;"	d
UART0_MA1_MA	.\Sources\Chip_start\Header\MKL24Z4.h	6116;"	d
UART0_MA1_MA	.\Sources\Chip_start\Header\MKL25Z4.h	6464;"	d
UART0_MA1_MA	.\Sources\Chip_start\Header\MKL26Z4.h	6841;"	d
UART0_MA1_MA	.\Sources\Chip_start\Header\MKL46Z4.h	8320;"	d
UART0_MA1_MA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6114;"	d
UART0_MA1_MA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6462;"	d
UART0_MA1_MA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6839;"	d
UART0_MA1_MA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8318;"	d
UART0_MA1_MA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6115;"	d
UART0_MA1_MA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6463;"	d
UART0_MA1_MA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6840;"	d
UART0_MA1_MA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8319;"	d
UART0_MA1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5978;"	d
UART0_MA1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6326;"	d
UART0_MA1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6703;"	d
UART0_MA1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8182;"	d
UART0_MA2	.\Sources\Chip_start\Header\MKL24Z4.h	6173;"	d
UART0_MA2	.\Sources\Chip_start\Header\MKL25Z4.h	6521;"	d
UART0_MA2	.\Sources\Chip_start\Header\MKL26Z4.h	6898;"	d
UART0_MA2	.\Sources\Chip_start\Header\MKL46Z4.h	8377;"	d
UART0_MA2_MA	.\Sources\Chip_start\Header\MKL24Z4.h	6120;"	d
UART0_MA2_MA	.\Sources\Chip_start\Header\MKL25Z4.h	6468;"	d
UART0_MA2_MA	.\Sources\Chip_start\Header\MKL26Z4.h	6845;"	d
UART0_MA2_MA	.\Sources\Chip_start\Header\MKL46Z4.h	8324;"	d
UART0_MA2_MA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6118;"	d
UART0_MA2_MA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6466;"	d
UART0_MA2_MA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6843;"	d
UART0_MA2_MA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8322;"	d
UART0_MA2_MA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6119;"	d
UART0_MA2_MA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6467;"	d
UART0_MA2_MA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6844;"	d
UART0_MA2_MA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8323;"	d
UART0_MA2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5979;"	d
UART0_MA2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6327;"	d
UART0_MA2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6704;"	d
UART0_MA2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8183;"	d
UART0_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct UART0_MemMap$/;"	s
UART0_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct UART0_MemMap$/;"	s
UART0_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct UART0_MemMap$/;"	s
UART0_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct UART0_MemMap$/;"	s
UART0_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *UART0_MemMapPtr;$/;"	t
UART0_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *UART0_MemMapPtr;$/;"	t
UART0_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *UART0_MemMapPtr;$/;"	t
UART0_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *UART0_MemMapPtr;$/;"	t
UART0_PTA15_PTA14	.\Sources\Chip_driver\UART\uart.h	/^    UART0_PTA15_PTA14 = ( UART_x_RE(UART0) | UART_RX_RE(PTA15) | UART_TX_RE(PTA14) ),$/;"	e	enum:_UARTx_PT_
UART0_PTA1_PTA2	.\Sources\Chip_driver\UART\uart.h	/^    UART0_PTA1_PTA2   = ( UART_x_RE(UART0) | UART_RX_RE(PTA1)  | UART_TX_RE(PTA2)  ),$/;"	e	enum:_UARTx_PT_
UART0_PTB16_PTB17	.\Sources\Chip_driver\UART\uart.h	/^    UART0_PTB16_PTB17 = ( UART_x_RE(UART0) | UART_RX_RE(PTB16) | UART_TX_RE(PTB17) ),$/;"	e	enum:_UARTx_PT_
UART0_PTD6_PTD7	.\Sources\Chip_driver\UART\uart.h	/^    UART0_PTD6_PTD7   = ( UART_x_RE(UART0) | UART_RX_RE(PTD6)  | UART_TX_RE(PTD7)  ),$/;"	e	enum:_UARTx_PT_
UART0_PTE21_PTE20	.\Sources\Chip_driver\UART\uart.h	/^    UART0_PTE21_PTE20 = ( UART_x_RE(UART0) | UART_RX_RE(PTE21) | UART_TX_RE(PTE20) ),$/;"	e	enum:_UARTx_PT_
UART0_RX_TX	.\Sources\Chip_driver\UART\uart.h	/^    UART0_RX_TX = UART0_PTA15_PTA14,$/;"	e	enum:_UARTx_PT_
UART0_S1	.\Sources\Chip_start\Header\MKL24Z4.h	6168;"	d
UART0_S1	.\Sources\Chip_start\Header\MKL25Z4.h	6516;"	d
UART0_S1	.\Sources\Chip_start\Header\MKL26Z4.h	6893;"	d
UART0_S1	.\Sources\Chip_start\Header\MKL46Z4.h	8372;"	d
UART0_S1_FE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6048;"	d
UART0_S1_FE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6396;"	d
UART0_S1_FE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6773;"	d
UART0_S1_FE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8252;"	d
UART0_S1_FE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6049;"	d
UART0_S1_FE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6397;"	d
UART0_S1_FE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6774;"	d
UART0_S1_FE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8253;"	d
UART0_S1_IDLE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6054;"	d
UART0_S1_IDLE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6402;"	d
UART0_S1_IDLE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6779;"	d
UART0_S1_IDLE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8258;"	d
UART0_S1_IDLE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6055;"	d
UART0_S1_IDLE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6403;"	d
UART0_S1_IDLE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6780;"	d
UART0_S1_IDLE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8259;"	d
UART0_S1_NF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6050;"	d
UART0_S1_NF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6398;"	d
UART0_S1_NF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6775;"	d
UART0_S1_NF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8254;"	d
UART0_S1_NF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6051;"	d
UART0_S1_NF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6399;"	d
UART0_S1_NF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6776;"	d
UART0_S1_NF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8255;"	d
UART0_S1_OR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6052;"	d
UART0_S1_OR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6400;"	d
UART0_S1_OR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6777;"	d
UART0_S1_OR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8256;"	d
UART0_S1_OR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6053;"	d
UART0_S1_OR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6401;"	d
UART0_S1_OR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6778;"	d
UART0_S1_OR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8257;"	d
UART0_S1_PF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6046;"	d
UART0_S1_PF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6394;"	d
UART0_S1_PF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6771;"	d
UART0_S1_PF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8250;"	d
UART0_S1_PF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6047;"	d
UART0_S1_PF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6395;"	d
UART0_S1_PF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6772;"	d
UART0_S1_PF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8251;"	d
UART0_S1_RDRF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6056;"	d
UART0_S1_RDRF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6404;"	d
UART0_S1_RDRF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6781;"	d
UART0_S1_RDRF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8260;"	d
UART0_S1_RDRF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6057;"	d
UART0_S1_RDRF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6405;"	d
UART0_S1_RDRF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6782;"	d
UART0_S1_RDRF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8261;"	d
UART0_S1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5974;"	d
UART0_S1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6322;"	d
UART0_S1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6699;"	d
UART0_S1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8178;"	d
UART0_S1_TC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6058;"	d
UART0_S1_TC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6406;"	d
UART0_S1_TC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6783;"	d
UART0_S1_TC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8262;"	d
UART0_S1_TC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6059;"	d
UART0_S1_TC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6407;"	d
UART0_S1_TC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6784;"	d
UART0_S1_TC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8263;"	d
UART0_S1_TDRE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6060;"	d
UART0_S1_TDRE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6408;"	d
UART0_S1_TDRE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6785;"	d
UART0_S1_TDRE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8264;"	d
UART0_S1_TDRE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6061;"	d
UART0_S1_TDRE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6409;"	d
UART0_S1_TDRE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6786;"	d
UART0_S1_TDRE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8265;"	d
UART0_S2	.\Sources\Chip_start\Header\MKL24Z4.h	6169;"	d
UART0_S2	.\Sources\Chip_start\Header\MKL25Z4.h	6517;"	d
UART0_S2	.\Sources\Chip_start\Header\MKL26Z4.h	6894;"	d
UART0_S2	.\Sources\Chip_start\Header\MKL46Z4.h	8373;"	d
UART0_S2_BRK13_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6067;"	d
UART0_S2_BRK13_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6415;"	d
UART0_S2_BRK13_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6792;"	d
UART0_S2_BRK13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8271;"	d
UART0_S2_BRK13_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6068;"	d
UART0_S2_BRK13_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6416;"	d
UART0_S2_BRK13_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6793;"	d
UART0_S2_BRK13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8272;"	d
UART0_S2_LBKDE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6065;"	d
UART0_S2_LBKDE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6413;"	d
UART0_S2_LBKDE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6790;"	d
UART0_S2_LBKDE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8269;"	d
UART0_S2_LBKDE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6066;"	d
UART0_S2_LBKDE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6414;"	d
UART0_S2_LBKDE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6791;"	d
UART0_S2_LBKDE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8270;"	d
UART0_S2_LBKDIF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6077;"	d
UART0_S2_LBKDIF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6425;"	d
UART0_S2_LBKDIF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6802;"	d
UART0_S2_LBKDIF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8281;"	d
UART0_S2_LBKDIF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6078;"	d
UART0_S2_LBKDIF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6426;"	d
UART0_S2_LBKDIF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6803;"	d
UART0_S2_LBKDIF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8282;"	d
UART0_S2_MSBF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6073;"	d
UART0_S2_MSBF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6421;"	d
UART0_S2_MSBF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6798;"	d
UART0_S2_MSBF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8277;"	d
UART0_S2_MSBF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6074;"	d
UART0_S2_MSBF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6422;"	d
UART0_S2_MSBF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6799;"	d
UART0_S2_MSBF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8278;"	d
UART0_S2_RAF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6063;"	d
UART0_S2_RAF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6411;"	d
UART0_S2_RAF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6788;"	d
UART0_S2_RAF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8267;"	d
UART0_S2_RAF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6064;"	d
UART0_S2_RAF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6412;"	d
UART0_S2_RAF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6789;"	d
UART0_S2_RAF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8268;"	d
UART0_S2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5975;"	d
UART0_S2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6323;"	d
UART0_S2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6700;"	d
UART0_S2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8179;"	d
UART0_S2_RWUID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6069;"	d
UART0_S2_RWUID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6417;"	d
UART0_S2_RWUID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6794;"	d
UART0_S2_RWUID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8273;"	d
UART0_S2_RWUID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6070;"	d
UART0_S2_RWUID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6418;"	d
UART0_S2_RWUID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6795;"	d
UART0_S2_RWUID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8274;"	d
UART0_S2_RXEDGIF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6075;"	d
UART0_S2_RXEDGIF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6423;"	d
UART0_S2_RXEDGIF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6800;"	d
UART0_S2_RXEDGIF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8279;"	d
UART0_S2_RXEDGIF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6076;"	d
UART0_S2_RXEDGIF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6424;"	d
UART0_S2_RXEDGIF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6801;"	d
UART0_S2_RXEDGIF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8280;"	d
UART0_S2_RXINV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6071;"	d
UART0_S2_RXINV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6419;"	d
UART0_S2_RXINV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6796;"	d
UART0_S2_RXINV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8275;"	d
UART0_S2_RXINV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6072;"	d
UART0_S2_RXINV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6420;"	d
UART0_S2_RXINV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6797;"	d
UART0_S2_RXINV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8276;"	d
UART1	.\Sources\Chip_driver\UART\uart.h	/^    UART1 = 1,$/;"	e	enum:_UART_x_
UART1_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	5885;"	d
UART1_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	6233;"	d
UART1_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	6610;"	d
UART1_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	8089;"	d
UART1_BDH	.\Sources\Chip_start\Header\MKL24Z4.h	5903;"	d
UART1_BDH	.\Sources\Chip_start\Header\MKL25Z4.h	6251;"	d
UART1_BDH	.\Sources\Chip_start\Header\MKL26Z4.h	6628;"	d
UART1_BDH	.\Sources\Chip_start\Header\MKL46Z4.h	8107;"	d
UART1_BDL	.\Sources\Chip_start\Header\MKL24Z4.h	5904;"	d
UART1_BDL	.\Sources\Chip_start\Header\MKL25Z4.h	6252;"	d
UART1_BDL	.\Sources\Chip_start\Header\MKL26Z4.h	6629;"	d
UART1_BDL	.\Sources\Chip_start\Header\MKL46Z4.h	8108;"	d
UART1_C1	.\Sources\Chip_start\Header\MKL24Z4.h	5905;"	d
UART1_C1	.\Sources\Chip_start\Header\MKL25Z4.h	6253;"	d
UART1_C1	.\Sources\Chip_start\Header\MKL26Z4.h	6630;"	d
UART1_C1	.\Sources\Chip_start\Header\MKL46Z4.h	8109;"	d
UART1_C2	.\Sources\Chip_start\Header\MKL24Z4.h	5906;"	d
UART1_C2	.\Sources\Chip_start\Header\MKL25Z4.h	6254;"	d
UART1_C2	.\Sources\Chip_start\Header\MKL26Z4.h	6631;"	d
UART1_C2	.\Sources\Chip_start\Header\MKL46Z4.h	8110;"	d
UART1_C3	.\Sources\Chip_start\Header\MKL24Z4.h	5909;"	d
UART1_C3	.\Sources\Chip_start\Header\MKL25Z4.h	6257;"	d
UART1_C3	.\Sources\Chip_start\Header\MKL26Z4.h	6634;"	d
UART1_C3	.\Sources\Chip_start\Header\MKL46Z4.h	8113;"	d
UART1_C4	.\Sources\Chip_start\Header\MKL24Z4.h	5911;"	d
UART1_C4	.\Sources\Chip_start\Header\MKL25Z4.h	6259;"	d
UART1_C4	.\Sources\Chip_start\Header\MKL26Z4.h	6636;"	d
UART1_C4	.\Sources\Chip_start\Header\MKL46Z4.h	8115;"	d
UART1_D	.\Sources\Chip_start\Header\MKL24Z4.h	5910;"	d
UART1_D	.\Sources\Chip_start\Header\MKL25Z4.h	6258;"	d
UART1_D	.\Sources\Chip_start\Header\MKL26Z4.h	6635;"	d
UART1_D	.\Sources\Chip_start\Header\MKL46Z4.h	8114;"	d
UART1_IRQn	.\Sources\Chip_start\vectors.h	/^    UART1_IRQn                   = 13,               \/**< UART1 status\/error interrupt *\/$/;"	e	enum:IRQn
UART1_PTA18_PTA19	.\Sources\Chip_driver\UART\uart.h	/^    UART1_PTA18_PTA19 = ( UART_x_RE(UART0) | UART_RX_RE(PTA18) | UART_TX_RE(PTA19) ),$/;"	e	enum:_UARTx_PT_
UART1_PTC3_PTC4	.\Sources\Chip_driver\UART\uart.h	/^    UART1_PTC3_PTC4   = ( UART_x_RE(UART1) | UART_RX_RE(PTC3)  | UART_TX_RE(PTC4)  ),$/;"	e	enum:_UARTx_PT_
UART1_PTE1_PTE0	.\Sources\Chip_driver\UART\uart.h	/^    UART1_PTE1_PTE0   = ( UART_x_RE(UART1) | UART_RX_RE(PTE1)  | UART_TX_RE(PTE0)  ),$/;"	e	enum:_UARTx_PT_
UART1_RX_TX	.\Sources\Chip_driver\UART\uart.h	/^    UART1_RX_TX = UART1_PTC3_PTC4,$/;"	e	enum:_UARTx_PT_
UART1_S1	.\Sources\Chip_start\Header\MKL24Z4.h	5907;"	d
UART1_S1	.\Sources\Chip_start\Header\MKL25Z4.h	6255;"	d
UART1_S1	.\Sources\Chip_start\Header\MKL26Z4.h	6632;"	d
UART1_S1	.\Sources\Chip_start\Header\MKL46Z4.h	8111;"	d
UART1_S2	.\Sources\Chip_start\Header\MKL24Z4.h	5908;"	d
UART1_S2	.\Sources\Chip_start\Header\MKL25Z4.h	6256;"	d
UART1_S2	.\Sources\Chip_start\Header\MKL26Z4.h	6633;"	d
UART1_S2	.\Sources\Chip_start\Header\MKL46Z4.h	8112;"	d
UART2	.\Sources\Chip_driver\UART\uart.h	/^    UART2 = 2,$/;"	e	enum:_UART_x_
UART2_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	5887;"	d
UART2_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	6235;"	d
UART2_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	6612;"	d
UART2_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	8091;"	d
UART2_BDH	.\Sources\Chip_start\Header\MKL24Z4.h	5913;"	d
UART2_BDH	.\Sources\Chip_start\Header\MKL25Z4.h	6261;"	d
UART2_BDH	.\Sources\Chip_start\Header\MKL26Z4.h	6638;"	d
UART2_BDH	.\Sources\Chip_start\Header\MKL46Z4.h	8117;"	d
UART2_BDL	.\Sources\Chip_start\Header\MKL24Z4.h	5914;"	d
UART2_BDL	.\Sources\Chip_start\Header\MKL25Z4.h	6262;"	d
UART2_BDL	.\Sources\Chip_start\Header\MKL26Z4.h	6639;"	d
UART2_BDL	.\Sources\Chip_start\Header\MKL46Z4.h	8118;"	d
UART2_C1	.\Sources\Chip_start\Header\MKL24Z4.h	5915;"	d
UART2_C1	.\Sources\Chip_start\Header\MKL25Z4.h	6263;"	d
UART2_C1	.\Sources\Chip_start\Header\MKL26Z4.h	6640;"	d
UART2_C1	.\Sources\Chip_start\Header\MKL46Z4.h	8119;"	d
UART2_C2	.\Sources\Chip_start\Header\MKL24Z4.h	5916;"	d
UART2_C2	.\Sources\Chip_start\Header\MKL25Z4.h	6264;"	d
UART2_C2	.\Sources\Chip_start\Header\MKL26Z4.h	6641;"	d
UART2_C2	.\Sources\Chip_start\Header\MKL46Z4.h	8120;"	d
UART2_C3	.\Sources\Chip_start\Header\MKL24Z4.h	5919;"	d
UART2_C3	.\Sources\Chip_start\Header\MKL25Z4.h	6267;"	d
UART2_C3	.\Sources\Chip_start\Header\MKL26Z4.h	6644;"	d
UART2_C3	.\Sources\Chip_start\Header\MKL46Z4.h	8123;"	d
UART2_C4	.\Sources\Chip_start\Header\MKL24Z4.h	5921;"	d
UART2_C4	.\Sources\Chip_start\Header\MKL25Z4.h	6269;"	d
UART2_C4	.\Sources\Chip_start\Header\MKL26Z4.h	6646;"	d
UART2_C4	.\Sources\Chip_start\Header\MKL46Z4.h	8125;"	d
UART2_D	.\Sources\Chip_start\Header\MKL24Z4.h	5920;"	d
UART2_D	.\Sources\Chip_start\Header\MKL25Z4.h	6268;"	d
UART2_D	.\Sources\Chip_start\Header\MKL26Z4.h	6645;"	d
UART2_D	.\Sources\Chip_start\Header\MKL46Z4.h	8124;"	d
UART2_IRQn	.\Sources\Chip_start\vectors.h	/^    UART2_IRQn                   = 14,               \/**< UART2 status\/error interrupt *\/$/;"	e	enum:IRQn
UART2_PTD2_PTD3	.\Sources\Chip_driver\UART\uart.h	/^    UART2_PTD2_PTD3   = ( UART_x_RE(UART2) | UART_RX_RE(PTD2)  | UART_TX_RE(PTD3)  ),$/;"	e	enum:_UARTx_PT_
UART2_PTD4_PTD5	.\Sources\Chip_driver\UART\uart.h	/^    UART2_PTD4_PTD5   = ( UART_x_RE(UART2) | UART_RX_RE(PTD4)  | UART_TX_RE(PTD5)  ),$/;"	e	enum:_UARTx_PT_
UART2_PTE17_PTE16	.\Sources\Chip_driver\UART\uart.h	/^    UART2_PTE17_PTE16 = ( UART_x_RE(UART2) | UART_RX_RE(PTE17) | UART_TX_RE(PTE16) ),$/;"	e	enum:_UARTx_PT_
UART2_PTE23_PTE22	.\Sources\Chip_driver\UART\uart.h	/^    UART2_PTE23_PTE22 = ( UART_x_RE(UART2) | UART_RX_RE(PTE23) | UART_TX_RE(PTE22) ),$/;"	e	enum:_UARTx_PT_
UART2_RX_TX	.\Sources\Chip_driver\UART\uart.h	/^    UART2_RX_TX = UART2_PTD2_PTD3,$/;"	e	enum:_UARTx_PT_
UART2_S1	.\Sources\Chip_start\Header\MKL24Z4.h	5917;"	d
UART2_S1	.\Sources\Chip_start\Header\MKL25Z4.h	6265;"	d
UART2_S1	.\Sources\Chip_start\Header\MKL26Z4.h	6642;"	d
UART2_S1	.\Sources\Chip_start\Header\MKL46Z4.h	8121;"	d
UART2_S2	.\Sources\Chip_start\Header\MKL24Z4.h	5918;"	d
UART2_S2	.\Sources\Chip_start\Header\MKL25Z4.h	6266;"	d
UART2_S2	.\Sources\Chip_start\Header\MKL26Z4.h	6643;"	d
UART2_S2	.\Sources\Chip_start\Header\MKL46Z4.h	8122;"	d
UARTLP_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	6828;"	d
UARTLP_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	7176;"	d
UARTLP_BDH_LBKDIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6704;"	d
UARTLP_BDH_LBKDIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7052;"	d
UARTLP_BDH_LBKDIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6705;"	d
UARTLP_BDH_LBKDIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7053;"	d
UARTLP_BDH_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6685;"	d
UARTLP_BDH_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7033;"	d
UARTLP_BDH_RXEDGIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6702;"	d
UARTLP_BDH_RXEDGIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7050;"	d
UARTLP_BDH_RXEDGIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6703;"	d
UARTLP_BDH_RXEDGIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7051;"	d
UARTLP_BDH_SBNS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6700;"	d
UARTLP_BDH_SBNS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7048;"	d
UARTLP_BDH_SBNS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6701;"	d
UARTLP_BDH_SBNS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7049;"	d
UARTLP_BDH_SBR	.\Sources\Chip_start\Header\MKL24Z4.h	6699;"	d
UARTLP_BDH_SBR	.\Sources\Chip_start\Header\MKL25Z4.h	7047;"	d
UARTLP_BDH_SBR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6697;"	d
UARTLP_BDH_SBR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7045;"	d
UARTLP_BDH_SBR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6698;"	d
UARTLP_BDH_SBR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7046;"	d
UARTLP_BDL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6686;"	d
UARTLP_BDL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7034;"	d
UARTLP_BDL_SBR	.\Sources\Chip_start\Header\MKL24Z4.h	6708;"	d
UARTLP_BDL_SBR	.\Sources\Chip_start\Header\MKL25Z4.h	7056;"	d
UARTLP_BDL_SBR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6706;"	d
UARTLP_BDL_SBR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7054;"	d
UARTLP_BDL_SBR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6707;"	d
UARTLP_BDL_SBR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7055;"	d
UARTLP_C1_DOZEEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6721;"	d
UARTLP_C1_DOZEEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7069;"	d
UARTLP_C1_DOZEEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6722;"	d
UARTLP_C1_DOZEEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7070;"	d
UARTLP_C1_ILT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6713;"	d
UARTLP_C1_ILT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7061;"	d
UARTLP_C1_ILT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6714;"	d
UARTLP_C1_ILT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7062;"	d
UARTLP_C1_LOOPS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6723;"	d
UARTLP_C1_LOOPS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7071;"	d
UARTLP_C1_LOOPS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6724;"	d
UARTLP_C1_LOOPS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7072;"	d
UARTLP_C1_M_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6717;"	d
UARTLP_C1_M_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7065;"	d
UARTLP_C1_M_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6718;"	d
UARTLP_C1_M_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7066;"	d
UARTLP_C1_PE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6711;"	d
UARTLP_C1_PE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7059;"	d
UARTLP_C1_PE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6712;"	d
UARTLP_C1_PE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7060;"	d
UARTLP_C1_PT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6709;"	d
UARTLP_C1_PT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7057;"	d
UARTLP_C1_PT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6710;"	d
UARTLP_C1_PT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7058;"	d
UARTLP_C1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6687;"	d
UARTLP_C1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7035;"	d
UARTLP_C1_RSRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6719;"	d
UARTLP_C1_RSRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7067;"	d
UARTLP_C1_RSRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6720;"	d
UARTLP_C1_RSRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7068;"	d
UARTLP_C1_WAKE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6715;"	d
UARTLP_C1_WAKE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7063;"	d
UARTLP_C1_WAKE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6716;"	d
UARTLP_C1_WAKE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7064;"	d
UARTLP_C2_ILIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6733;"	d
UARTLP_C2_ILIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7081;"	d
UARTLP_C2_ILIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6734;"	d
UARTLP_C2_ILIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7082;"	d
UARTLP_C2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6688;"	d
UARTLP_C2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7036;"	d
UARTLP_C2_RE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6729;"	d
UARTLP_C2_RE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7077;"	d
UARTLP_C2_RE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6730;"	d
UARTLP_C2_RE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7078;"	d
UARTLP_C2_RIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6735;"	d
UARTLP_C2_RIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7083;"	d
UARTLP_C2_RIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6736;"	d
UARTLP_C2_RIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7084;"	d
UARTLP_C2_RWU_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6727;"	d
UARTLP_C2_RWU_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7075;"	d
UARTLP_C2_RWU_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6728;"	d
UARTLP_C2_RWU_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7076;"	d
UARTLP_C2_SBK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6725;"	d
UARTLP_C2_SBK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7073;"	d
UARTLP_C2_SBK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6726;"	d
UARTLP_C2_SBK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7074;"	d
UARTLP_C2_TCIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6737;"	d
UARTLP_C2_TCIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7085;"	d
UARTLP_C2_TCIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6738;"	d
UARTLP_C2_TCIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7086;"	d
UARTLP_C2_TE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6731;"	d
UARTLP_C2_TE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7079;"	d
UARTLP_C2_TE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6732;"	d
UARTLP_C2_TE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7080;"	d
UARTLP_C2_TIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6739;"	d
UARTLP_C2_TIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7087;"	d
UARTLP_C2_TIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6740;"	d
UARTLP_C2_TIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7088;"	d
UARTLP_C3_FEIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6775;"	d
UARTLP_C3_FEIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7123;"	d
UARTLP_C3_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6776;"	d
UARTLP_C3_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7124;"	d
UARTLP_C3_NEIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6777;"	d
UARTLP_C3_NEIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7125;"	d
UARTLP_C3_NEIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6778;"	d
UARTLP_C3_NEIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7126;"	d
UARTLP_C3_ORIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6779;"	d
UARTLP_C3_ORIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7127;"	d
UARTLP_C3_ORIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6780;"	d
UARTLP_C3_ORIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7128;"	d
UARTLP_C3_PEIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6773;"	d
UARTLP_C3_PEIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7121;"	d
UARTLP_C3_PEIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6774;"	d
UARTLP_C3_PEIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7122;"	d
UARTLP_C3_R8T9_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6787;"	d
UARTLP_C3_R8T9_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7135;"	d
UARTLP_C3_R8T9_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6788;"	d
UARTLP_C3_R8T9_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7136;"	d
UARTLP_C3_R9T8_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6785;"	d
UARTLP_C3_R9T8_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7133;"	d
UARTLP_C3_R9T8_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6786;"	d
UARTLP_C3_R9T8_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7134;"	d
UARTLP_C3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6691;"	d
UARTLP_C3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7039;"	d
UARTLP_C3_TXDIR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6783;"	d
UARTLP_C3_TXDIR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7131;"	d
UARTLP_C3_TXDIR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6784;"	d
UARTLP_C3_TXDIR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7132;"	d
UARTLP_C3_TXINV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6781;"	d
UARTLP_C3_TXINV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7129;"	d
UARTLP_C3_TXINV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6782;"	d
UARTLP_C3_TXINV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7130;"	d
UARTLP_C4_M10_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6814;"	d
UARTLP_C4_M10_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7162;"	d
UARTLP_C4_M10_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6815;"	d
UARTLP_C4_M10_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7163;"	d
UARTLP_C4_MAEN1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6818;"	d
UARTLP_C4_MAEN1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7166;"	d
UARTLP_C4_MAEN1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6819;"	d
UARTLP_C4_MAEN1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7167;"	d
UARTLP_C4_MAEN2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6816;"	d
UARTLP_C4_MAEN2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7164;"	d
UARTLP_C4_MAEN2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6817;"	d
UARTLP_C4_MAEN2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7165;"	d
UARTLP_C4_OSR	.\Sources\Chip_start\Header\MKL24Z4.h	6813;"	d
UARTLP_C4_OSR	.\Sources\Chip_start\Header\MKL25Z4.h	7161;"	d
UARTLP_C4_OSR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6811;"	d
UARTLP_C4_OSR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7159;"	d
UARTLP_C4_OSR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6812;"	d
UARTLP_C4_OSR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7160;"	d
UARTLP_C4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6695;"	d
UARTLP_C4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7043;"	d
UARTLP_C5_BOTHEDGE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6822;"	d
UARTLP_C5_BOTHEDGE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7170;"	d
UARTLP_C5_BOTHEDGE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6823;"	d
UARTLP_C5_BOTHEDGE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7171;"	d
UARTLP_C5_RDMAE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6824;"	d
UARTLP_C5_RDMAE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7172;"	d
UARTLP_C5_RDMAE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6825;"	d
UARTLP_C5_RDMAE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7173;"	d
UARTLP_C5_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6696;"	d
UARTLP_C5_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7044;"	d
UARTLP_C5_RESYNCDIS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6820;"	d
UARTLP_C5_RESYNCDIS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7168;"	d
UARTLP_C5_RESYNCDIS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6821;"	d
UARTLP_C5_RESYNCDIS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7169;"	d
UARTLP_C5_TDMAE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6826;"	d
UARTLP_C5_TDMAE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7174;"	d
UARTLP_C5_TDMAE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6827;"	d
UARTLP_C5_TDMAE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7175;"	d
UARTLP_D_R0T0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6789;"	d
UARTLP_D_R0T0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7137;"	d
UARTLP_D_R0T0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6790;"	d
UARTLP_D_R0T0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7138;"	d
UARTLP_D_R1T1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6791;"	d
UARTLP_D_R1T1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7139;"	d
UARTLP_D_R1T1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6792;"	d
UARTLP_D_R1T1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7140;"	d
UARTLP_D_R2T2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6793;"	d
UARTLP_D_R2T2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7141;"	d
UARTLP_D_R2T2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6794;"	d
UARTLP_D_R2T2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7142;"	d
UARTLP_D_R3T3_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6795;"	d
UARTLP_D_R3T3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7143;"	d
UARTLP_D_R3T3_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6796;"	d
UARTLP_D_R3T3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7144;"	d
UARTLP_D_R4T4_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6797;"	d
UARTLP_D_R4T4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7145;"	d
UARTLP_D_R4T4_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6798;"	d
UARTLP_D_R4T4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7146;"	d
UARTLP_D_R5T5_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6799;"	d
UARTLP_D_R5T5_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7147;"	d
UARTLP_D_R5T5_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6800;"	d
UARTLP_D_R5T5_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7148;"	d
UARTLP_D_R6T6_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6801;"	d
UARTLP_D_R6T6_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7149;"	d
UARTLP_D_R6T6_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6802;"	d
UARTLP_D_R6T6_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7150;"	d
UARTLP_D_R7T7_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6803;"	d
UARTLP_D_R7T7_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7151;"	d
UARTLP_D_R7T7_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6804;"	d
UARTLP_D_R7T7_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7152;"	d
UARTLP_D_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6692;"	d
UARTLP_D_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7040;"	d
UARTLP_MA1_MA	.\Sources\Chip_start\Header\MKL24Z4.h	6807;"	d
UARTLP_MA1_MA	.\Sources\Chip_start\Header\MKL25Z4.h	7155;"	d
UARTLP_MA1_MA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6805;"	d
UARTLP_MA1_MA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7153;"	d
UARTLP_MA1_MA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6806;"	d
UARTLP_MA1_MA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7154;"	d
UARTLP_MA1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6693;"	d
UARTLP_MA1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7041;"	d
UARTLP_MA2_MA	.\Sources\Chip_start\Header\MKL24Z4.h	6810;"	d
UARTLP_MA2_MA	.\Sources\Chip_start\Header\MKL25Z4.h	7158;"	d
UARTLP_MA2_MA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6808;"	d
UARTLP_MA2_MA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7156;"	d
UARTLP_MA2_MA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6809;"	d
UARTLP_MA2_MA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7157;"	d
UARTLP_MA2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6694;"	d
UARTLP_MA2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7042;"	d
UARTLP_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	6683;"	d
UARTLP_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	7031;"	d
UARTLP_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	6684;"	d
UARTLP_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	7032;"	d
UARTLP_S1_FE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6743;"	d
UARTLP_S1_FE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7091;"	d
UARTLP_S1_FE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6744;"	d
UARTLP_S1_FE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7092;"	d
UARTLP_S1_IDLE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6749;"	d
UARTLP_S1_IDLE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7097;"	d
UARTLP_S1_IDLE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6750;"	d
UARTLP_S1_IDLE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7098;"	d
UARTLP_S1_NF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6745;"	d
UARTLP_S1_NF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7093;"	d
UARTLP_S1_NF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6746;"	d
UARTLP_S1_NF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7094;"	d
UARTLP_S1_OR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6747;"	d
UARTLP_S1_OR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7095;"	d
UARTLP_S1_OR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6748;"	d
UARTLP_S1_OR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7096;"	d
UARTLP_S1_PF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6741;"	d
UARTLP_S1_PF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7089;"	d
UARTLP_S1_PF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6742;"	d
UARTLP_S1_PF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7090;"	d
UARTLP_S1_RDRF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6751;"	d
UARTLP_S1_RDRF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7099;"	d
UARTLP_S1_RDRF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6752;"	d
UARTLP_S1_RDRF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7100;"	d
UARTLP_S1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6689;"	d
UARTLP_S1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7037;"	d
UARTLP_S1_TC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6753;"	d
UARTLP_S1_TC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7101;"	d
UARTLP_S1_TC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6754;"	d
UARTLP_S1_TC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7102;"	d
UARTLP_S1_TDRE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6755;"	d
UARTLP_S1_TDRE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7103;"	d
UARTLP_S1_TDRE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6756;"	d
UARTLP_S1_TDRE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7104;"	d
UARTLP_S2_BRK13_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6761;"	d
UARTLP_S2_BRK13_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7109;"	d
UARTLP_S2_BRK13_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6762;"	d
UARTLP_S2_BRK13_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7110;"	d
UARTLP_S2_LBKDE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6759;"	d
UARTLP_S2_LBKDE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7107;"	d
UARTLP_S2_LBKDE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6760;"	d
UARTLP_S2_LBKDE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7108;"	d
UARTLP_S2_LBKDIF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6771;"	d
UARTLP_S2_LBKDIF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7119;"	d
UARTLP_S2_LBKDIF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6772;"	d
UARTLP_S2_LBKDIF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7120;"	d
UARTLP_S2_MSBF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6767;"	d
UARTLP_S2_MSBF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7115;"	d
UARTLP_S2_MSBF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6768;"	d
UARTLP_S2_MSBF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7116;"	d
UARTLP_S2_RAF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6757;"	d
UARTLP_S2_RAF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7105;"	d
UARTLP_S2_RAF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6758;"	d
UARTLP_S2_RAF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7106;"	d
UARTLP_S2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6690;"	d
UARTLP_S2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	7038;"	d
UARTLP_S2_RWUID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6763;"	d
UARTLP_S2_RWUID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7111;"	d
UARTLP_S2_RWUID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6764;"	d
UARTLP_S2_RWUID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7112;"	d
UARTLP_S2_RXEDGIF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6769;"	d
UARTLP_S2_RXEDGIF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7117;"	d
UARTLP_S2_RXEDGIF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6770;"	d
UARTLP_S2_RXEDGIF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7118;"	d
UARTLP_S2_RXINV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6765;"	d
UARTLP_S2_RXINV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7113;"	d
UARTLP_S2_RXINV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6766;"	d
UARTLP_S2_RXINV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7114;"	d
UART_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	5889;"	d
UART_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	6237;"	d
UART_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	6614;"	d
UART_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	8093;"	d
UART_BDH_LBKDIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5766;"	d
UART_BDH_LBKDIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6114;"	d
UART_BDH_LBKDIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6491;"	d
UART_BDH_LBKDIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7970;"	d
UART_BDH_LBKDIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5767;"	d
UART_BDH_LBKDIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6115;"	d
UART_BDH_LBKDIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6492;"	d
UART_BDH_LBKDIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7971;"	d
UART_BDH_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5734;"	d
UART_BDH_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6082;"	d
UART_BDH_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6459;"	d
UART_BDH_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7938;"	d
UART_BDH_RXEDGIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5764;"	d
UART_BDH_RXEDGIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6112;"	d
UART_BDH_RXEDGIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6489;"	d
UART_BDH_RXEDGIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7968;"	d
UART_BDH_RXEDGIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5765;"	d
UART_BDH_RXEDGIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6113;"	d
UART_BDH_RXEDGIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6490;"	d
UART_BDH_RXEDGIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7969;"	d
UART_BDH_SBNS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5762;"	d
UART_BDH_SBNS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6110;"	d
UART_BDH_SBNS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6487;"	d
UART_BDH_SBNS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7966;"	d
UART_BDH_SBNS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5763;"	d
UART_BDH_SBNS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6111;"	d
UART_BDH_SBNS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6488;"	d
UART_BDH_SBNS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7967;"	d
UART_BDH_SBR	.\Sources\Chip_start\Header\MKL24Z4.h	5761;"	d
UART_BDH_SBR	.\Sources\Chip_start\Header\MKL25Z4.h	6109;"	d
UART_BDH_SBR	.\Sources\Chip_start\Header\MKL26Z4.h	6486;"	d
UART_BDH_SBR	.\Sources\Chip_start\Header\MKL46Z4.h	7965;"	d
UART_BDH_SBR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5759;"	d
UART_BDH_SBR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6107;"	d
UART_BDH_SBR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6484;"	d
UART_BDH_SBR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7963;"	d
UART_BDH_SBR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5760;"	d
UART_BDH_SBR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6108;"	d
UART_BDH_SBR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6485;"	d
UART_BDH_SBR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7964;"	d
UART_BDL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5735;"	d
UART_BDL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6083;"	d
UART_BDL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6460;"	d
UART_BDL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7939;"	d
UART_BDL_SBR	.\Sources\Chip_start\Header\MKL24Z4.h	5771;"	d
UART_BDL_SBR	.\Sources\Chip_start\Header\MKL25Z4.h	6119;"	d
UART_BDL_SBR	.\Sources\Chip_start\Header\MKL26Z4.h	6496;"	d
UART_BDL_SBR	.\Sources\Chip_start\Header\MKL46Z4.h	7975;"	d
UART_BDL_SBR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5769;"	d
UART_BDL_SBR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6117;"	d
UART_BDL_SBR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6494;"	d
UART_BDL_SBR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7973;"	d
UART_BDL_SBR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5770;"	d
UART_BDL_SBR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6118;"	d
UART_BDL_SBR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6495;"	d
UART_BDL_SBR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7974;"	d
UART_Baud	.\Sources\Chip_driver\UART\uart.h	/^    unsigned long       UART_Baud;$/;"	m	struct:_UART_Struct_
UART_C1_ILT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5777;"	d
UART_C1_ILT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6125;"	d
UART_C1_ILT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6502;"	d
UART_C1_ILT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7981;"	d
UART_C1_ILT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5778;"	d
UART_C1_ILT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6126;"	d
UART_C1_ILT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6503;"	d
UART_C1_ILT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7982;"	d
UART_C1_LOOPS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5787;"	d
UART_C1_LOOPS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6135;"	d
UART_C1_LOOPS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6512;"	d
UART_C1_LOOPS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7991;"	d
UART_C1_LOOPS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5788;"	d
UART_C1_LOOPS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6136;"	d
UART_C1_LOOPS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6513;"	d
UART_C1_LOOPS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7992;"	d
UART_C1_M_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5781;"	d
UART_C1_M_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6129;"	d
UART_C1_M_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6506;"	d
UART_C1_M_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7985;"	d
UART_C1_M_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5782;"	d
UART_C1_M_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6130;"	d
UART_C1_M_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6507;"	d
UART_C1_M_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7986;"	d
UART_C1_PE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5775;"	d
UART_C1_PE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6123;"	d
UART_C1_PE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6500;"	d
UART_C1_PE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7979;"	d
UART_C1_PE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5776;"	d
UART_C1_PE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6124;"	d
UART_C1_PE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6501;"	d
UART_C1_PE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7980;"	d
UART_C1_PT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5773;"	d
UART_C1_PT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6121;"	d
UART_C1_PT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6498;"	d
UART_C1_PT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7977;"	d
UART_C1_PT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5774;"	d
UART_C1_PT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6122;"	d
UART_C1_PT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6499;"	d
UART_C1_PT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7978;"	d
UART_C1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5736;"	d
UART_C1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6084;"	d
UART_C1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6461;"	d
UART_C1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7940;"	d
UART_C1_RSRC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5783;"	d
UART_C1_RSRC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6131;"	d
UART_C1_RSRC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6508;"	d
UART_C1_RSRC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7987;"	d
UART_C1_RSRC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5784;"	d
UART_C1_RSRC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6132;"	d
UART_C1_RSRC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6509;"	d
UART_C1_RSRC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7988;"	d
UART_C1_UARTSWAI_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5785;"	d
UART_C1_UARTSWAI_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6133;"	d
UART_C1_UARTSWAI_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6510;"	d
UART_C1_UARTSWAI_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7989;"	d
UART_C1_UARTSWAI_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5786;"	d
UART_C1_UARTSWAI_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6134;"	d
UART_C1_UARTSWAI_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6511;"	d
UART_C1_UARTSWAI_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7990;"	d
UART_C1_WAKE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5779;"	d
UART_C1_WAKE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6127;"	d
UART_C1_WAKE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6504;"	d
UART_C1_WAKE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7983;"	d
UART_C1_WAKE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5780;"	d
UART_C1_WAKE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6128;"	d
UART_C1_WAKE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6505;"	d
UART_C1_WAKE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7984;"	d
UART_C2_ILIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5798;"	d
UART_C2_ILIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6146;"	d
UART_C2_ILIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6523;"	d
UART_C2_ILIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8002;"	d
UART_C2_ILIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5799;"	d
UART_C2_ILIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6147;"	d
UART_C2_ILIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6524;"	d
UART_C2_ILIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8003;"	d
UART_C2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5737;"	d
UART_C2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6085;"	d
UART_C2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6462;"	d
UART_C2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7941;"	d
UART_C2_RE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5794;"	d
UART_C2_RE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6142;"	d
UART_C2_RE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6519;"	d
UART_C2_RE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7998;"	d
UART_C2_RE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5795;"	d
UART_C2_RE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6143;"	d
UART_C2_RE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6520;"	d
UART_C2_RE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7999;"	d
UART_C2_RIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5800;"	d
UART_C2_RIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6148;"	d
UART_C2_RIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6525;"	d
UART_C2_RIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8004;"	d
UART_C2_RIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5801;"	d
UART_C2_RIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6149;"	d
UART_C2_RIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6526;"	d
UART_C2_RIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8005;"	d
UART_C2_RWU_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5792;"	d
UART_C2_RWU_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6140;"	d
UART_C2_RWU_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6517;"	d
UART_C2_RWU_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7996;"	d
UART_C2_RWU_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5793;"	d
UART_C2_RWU_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6141;"	d
UART_C2_RWU_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6518;"	d
UART_C2_RWU_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7997;"	d
UART_C2_SBK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5790;"	d
UART_C2_SBK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6138;"	d
UART_C2_SBK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6515;"	d
UART_C2_SBK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	7994;"	d
UART_C2_SBK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5791;"	d
UART_C2_SBK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6139;"	d
UART_C2_SBK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6516;"	d
UART_C2_SBK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	7995;"	d
UART_C2_TCIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5802;"	d
UART_C2_TCIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6150;"	d
UART_C2_TCIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6527;"	d
UART_C2_TCIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8006;"	d
UART_C2_TCIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5803;"	d
UART_C2_TCIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6151;"	d
UART_C2_TCIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6528;"	d
UART_C2_TCIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8007;"	d
UART_C2_TE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5796;"	d
UART_C2_TE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6144;"	d
UART_C2_TE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6521;"	d
UART_C2_TE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8000;"	d
UART_C2_TE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5797;"	d
UART_C2_TE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6145;"	d
UART_C2_TE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6522;"	d
UART_C2_TE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8001;"	d
UART_C2_TIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5804;"	d
UART_C2_TIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6152;"	d
UART_C2_TIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6529;"	d
UART_C2_TIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8008;"	d
UART_C2_TIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5805;"	d
UART_C2_TIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6153;"	d
UART_C2_TIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6530;"	d
UART_C2_TIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8009;"	d
UART_C3_FEIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5841;"	d
UART_C3_FEIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6189;"	d
UART_C3_FEIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6566;"	d
UART_C3_FEIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8045;"	d
UART_C3_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5842;"	d
UART_C3_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6190;"	d
UART_C3_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6567;"	d
UART_C3_FEIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8046;"	d
UART_C3_NEIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5843;"	d
UART_C3_NEIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6191;"	d
UART_C3_NEIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6568;"	d
UART_C3_NEIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8047;"	d
UART_C3_NEIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5844;"	d
UART_C3_NEIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6192;"	d
UART_C3_NEIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6569;"	d
UART_C3_NEIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8048;"	d
UART_C3_ORIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5845;"	d
UART_C3_ORIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6193;"	d
UART_C3_ORIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6570;"	d
UART_C3_ORIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8049;"	d
UART_C3_ORIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5846;"	d
UART_C3_ORIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6194;"	d
UART_C3_ORIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6571;"	d
UART_C3_ORIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8050;"	d
UART_C3_PEIE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5839;"	d
UART_C3_PEIE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6187;"	d
UART_C3_PEIE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6564;"	d
UART_C3_PEIE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8043;"	d
UART_C3_PEIE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5840;"	d
UART_C3_PEIE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6188;"	d
UART_C3_PEIE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6565;"	d
UART_C3_PEIE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8044;"	d
UART_C3_R8_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5853;"	d
UART_C3_R8_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6201;"	d
UART_C3_R8_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6578;"	d
UART_C3_R8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8057;"	d
UART_C3_R8_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5854;"	d
UART_C3_R8_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6202;"	d
UART_C3_R8_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6579;"	d
UART_C3_R8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8058;"	d
UART_C3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5740;"	d
UART_C3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6088;"	d
UART_C3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6465;"	d
UART_C3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7944;"	d
UART_C3_T8_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5851;"	d
UART_C3_T8_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6199;"	d
UART_C3_T8_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6576;"	d
UART_C3_T8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8055;"	d
UART_C3_T8_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5852;"	d
UART_C3_T8_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6200;"	d
UART_C3_T8_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6577;"	d
UART_C3_T8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8056;"	d
UART_C3_TXDIR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5849;"	d
UART_C3_TXDIR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6197;"	d
UART_C3_TXDIR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6574;"	d
UART_C3_TXDIR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8053;"	d
UART_C3_TXDIR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5850;"	d
UART_C3_TXDIR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6198;"	d
UART_C3_TXDIR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6575;"	d
UART_C3_TXDIR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8054;"	d
UART_C3_TXINV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5847;"	d
UART_C3_TXINV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6195;"	d
UART_C3_TXINV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6572;"	d
UART_C3_TXINV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8051;"	d
UART_C3_TXINV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5848;"	d
UART_C3_TXINV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6196;"	d
UART_C3_TXINV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6573;"	d
UART_C3_TXINV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8052;"	d
UART_C4_ILDMAS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6679;"	d
UART_C4_ILDMAS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7027;"	d
UART_C4_ILDMAS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6680;"	d
UART_C4_ILDMAS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7028;"	d
UART_C4_LBKDDMAS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6677;"	d
UART_C4_LBKDDMAS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7025;"	d
UART_C4_LBKDDMAS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6678;"	d
UART_C4_LBKDDMAS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7026;"	d
UART_C4_RDMAS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5873;"	d
UART_C4_RDMAS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6221;"	d
UART_C4_RDMAS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6598;"	d
UART_C4_RDMAS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8077;"	d
UART_C4_RDMAS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5874;"	d
UART_C4_RDMAS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6222;"	d
UART_C4_RDMAS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6599;"	d
UART_C4_RDMAS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8078;"	d
UART_C4_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5742;"	d
UART_C4_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6090;"	d
UART_C4_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6467;"	d
UART_C4_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7946;"	d
UART_C4_TCDMAS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6681;"	d
UART_C4_TCDMAS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	7029;"	d
UART_C4_TCDMAS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6682;"	d
UART_C4_TCDMAS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	7030;"	d
UART_C4_TDMAS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5875;"	d
UART_C4_TDMAS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6223;"	d
UART_C4_TDMAS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6600;"	d
UART_C4_TDMAS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8079;"	d
UART_C4_TDMAS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5876;"	d
UART_C4_TDMAS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6224;"	d
UART_C4_TDMAS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6601;"	d
UART_C4_TDMAS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8080;"	d
UART_DEV_NUM	.\Sources\Chip_driver\UART\uart.c	11;"	d	file:
UART_D_R0T0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5856;"	d
UART_D_R0T0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6204;"	d
UART_D_R0T0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6581;"	d
UART_D_R0T0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8060;"	d
UART_D_R0T0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5857;"	d
UART_D_R0T0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6205;"	d
UART_D_R0T0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6582;"	d
UART_D_R0T0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8061;"	d
UART_D_R1T1_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5858;"	d
UART_D_R1T1_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6206;"	d
UART_D_R1T1_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6583;"	d
UART_D_R1T1_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8062;"	d
UART_D_R1T1_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5859;"	d
UART_D_R1T1_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6207;"	d
UART_D_R1T1_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6584;"	d
UART_D_R1T1_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8063;"	d
UART_D_R2T2_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5860;"	d
UART_D_R2T2_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6208;"	d
UART_D_R2T2_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6585;"	d
UART_D_R2T2_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8064;"	d
UART_D_R2T2_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5861;"	d
UART_D_R2T2_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6209;"	d
UART_D_R2T2_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6586;"	d
UART_D_R2T2_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8065;"	d
UART_D_R3T3_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5862;"	d
UART_D_R3T3_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6210;"	d
UART_D_R3T3_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6587;"	d
UART_D_R3T3_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8066;"	d
UART_D_R3T3_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5863;"	d
UART_D_R3T3_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6211;"	d
UART_D_R3T3_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6588;"	d
UART_D_R3T3_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8067;"	d
UART_D_R4T4_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5864;"	d
UART_D_R4T4_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6212;"	d
UART_D_R4T4_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6589;"	d
UART_D_R4T4_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8068;"	d
UART_D_R4T4_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5865;"	d
UART_D_R4T4_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6213;"	d
UART_D_R4T4_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6590;"	d
UART_D_R4T4_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8069;"	d
UART_D_R5T5_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5866;"	d
UART_D_R5T5_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6214;"	d
UART_D_R5T5_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6591;"	d
UART_D_R5T5_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8070;"	d
UART_D_R5T5_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5867;"	d
UART_D_R5T5_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6215;"	d
UART_D_R5T5_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6592;"	d
UART_D_R5T5_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8071;"	d
UART_D_R6T6_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5868;"	d
UART_D_R6T6_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6216;"	d
UART_D_R6T6_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6593;"	d
UART_D_R6T6_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8072;"	d
UART_D_R6T6_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5869;"	d
UART_D_R6T6_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6217;"	d
UART_D_R6T6_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6594;"	d
UART_D_R6T6_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8073;"	d
UART_D_R7T7_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5870;"	d
UART_D_R7T7_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6218;"	d
UART_D_R7T7_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6595;"	d
UART_D_R7T7_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8074;"	d
UART_D_R7T7_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5871;"	d
UART_D_R7T7_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6219;"	d
UART_D_R7T7_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6596;"	d
UART_D_R7T7_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8075;"	d
UART_D_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5741;"	d
UART_D_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6089;"	d
UART_D_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6466;"	d
UART_D_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7945;"	d
UART_Disable	.\Sources\Chip_driver\UART\uart.c	/^int UART_Disable(UART_Struct_TypeDef *UART_Struct)$/;"	f
UART_GetByte	.\Sources\Chip_driver\UART\uart.c	/^inline int UART_GetByte(UART_Struct_TypeDef *UART_Struct, char *Rbyt)$/;"	f
UART_IRQHandler	.\Sources\Chip_driver\UART\uart.c	/^void UART_IRQHandler(void)$/;"	f
UART_Init	.\Sources\Chip_driver\UART\uart.c	/^int UART_Init(UART_Struct_TypeDef *UART_Struct)$/;"	f
UART_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct UART_MemMap$/;"	s
UART_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct UART_MemMap$/;"	s
UART_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct UART_MemMap$/;"	s
UART_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct UART_MemMap$/;"	s
UART_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *UART_MemMapPtr;$/;"	t
UART_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *UART_MemMapPtr;$/;"	t
UART_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *UART_MemMapPtr;$/;"	t
UART_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *UART_MemMapPtr;$/;"	t
UART_RIE_Disable	.\Sources\Chip_driver\UART\uart.c	/^int UART_RIE_Disable(UART_Struct_TypeDef *UART_Struct)$/;"	f
UART_RIE_Enable	.\Sources\Chip_driver\UART\uart.c	/^int UART_RIE_Enable(UART_Struct_TypeDef *UART_Struct, ISR_CALLBACK uart_isr)$/;"	f
UART_RX_DMA_Disable	.\Sources\Chip_driver\UART\uart.c	/^void UART_RX_DMA_Disable(UART_Struct_TypeDef *UART_Struct)$/;"	f
UART_RX_DMA_Enable	.\Sources\Chip_driver\UART\uart.c	/^void UART_RX_DMA_Enable(UART_Struct_TypeDef *UART_Struct)$/;"	f
UART_RX_GET	.\Sources\Chip_driver\UART\uart.h	27;"	d
UART_RX_MASK	.\Sources\Chip_driver\UART\uart.h	24;"	d
UART_RX_RE	.\Sources\Chip_driver\UART\uart.h	26;"	d
UART_RX_SHIFT	.\Sources\Chip_driver\UART\uart.h	25;"	d
UART_R_ISR	.\Sources\Chip_driver\UART\uart.c	/^volatile static ISR_CALLBACK UART_R_ISR[UART_DEV_NUM];$/;"	v	file:
UART_RecvByte	.\Sources\Chip_driver\UART\uart.c	/^inline char UART_RecvByte(UART_Struct_TypeDef *UART_Struct)$/;"	f
UART_RecvStr	.\Sources\Chip_driver\UART\uart.c	/^int UART_RecvStr(UART_Struct_TypeDef *UART_Struct, char *Rstr)$/;"	f
UART_Request	.\Sources\Chip_driver\UART\uart.c	/^inline int UART_Request(UART_Struct_TypeDef *UART_Struct)$/;"	f
UART_S1_FE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5809;"	d
UART_S1_FE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6157;"	d
UART_S1_FE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6534;"	d
UART_S1_FE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8013;"	d
UART_S1_FE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5810;"	d
UART_S1_FE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6158;"	d
UART_S1_FE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6535;"	d
UART_S1_FE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8014;"	d
UART_S1_IDLE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5815;"	d
UART_S1_IDLE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6163;"	d
UART_S1_IDLE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6540;"	d
UART_S1_IDLE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8019;"	d
UART_S1_IDLE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5816;"	d
UART_S1_IDLE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6164;"	d
UART_S1_IDLE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6541;"	d
UART_S1_IDLE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8020;"	d
UART_S1_NF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5811;"	d
UART_S1_NF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6159;"	d
UART_S1_NF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6536;"	d
UART_S1_NF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8015;"	d
UART_S1_NF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5812;"	d
UART_S1_NF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6160;"	d
UART_S1_NF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6537;"	d
UART_S1_NF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8016;"	d
UART_S1_OR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5813;"	d
UART_S1_OR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6161;"	d
UART_S1_OR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6538;"	d
UART_S1_OR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8017;"	d
UART_S1_OR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5814;"	d
UART_S1_OR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6162;"	d
UART_S1_OR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6539;"	d
UART_S1_OR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8018;"	d
UART_S1_PF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5807;"	d
UART_S1_PF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6155;"	d
UART_S1_PF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6532;"	d
UART_S1_PF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8011;"	d
UART_S1_PF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5808;"	d
UART_S1_PF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6156;"	d
UART_S1_PF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6533;"	d
UART_S1_PF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8012;"	d
UART_S1_RDRF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5817;"	d
UART_S1_RDRF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6165;"	d
UART_S1_RDRF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6542;"	d
UART_S1_RDRF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8021;"	d
UART_S1_RDRF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5818;"	d
UART_S1_RDRF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6166;"	d
UART_S1_RDRF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6543;"	d
UART_S1_RDRF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8022;"	d
UART_S1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5738;"	d
UART_S1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6086;"	d
UART_S1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6463;"	d
UART_S1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7942;"	d
UART_S1_TC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5819;"	d
UART_S1_TC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6167;"	d
UART_S1_TC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6544;"	d
UART_S1_TC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8023;"	d
UART_S1_TC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5820;"	d
UART_S1_TC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6168;"	d
UART_S1_TC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6545;"	d
UART_S1_TC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8024;"	d
UART_S1_TDRE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5821;"	d
UART_S1_TDRE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6169;"	d
UART_S1_TDRE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6546;"	d
UART_S1_TDRE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8025;"	d
UART_S1_TDRE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5822;"	d
UART_S1_TDRE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6170;"	d
UART_S1_TDRE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6547;"	d
UART_S1_TDRE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8026;"	d
UART_S2_BRK13_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5828;"	d
UART_S2_BRK13_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6176;"	d
UART_S2_BRK13_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6553;"	d
UART_S2_BRK13_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8032;"	d
UART_S2_BRK13_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5829;"	d
UART_S2_BRK13_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6177;"	d
UART_S2_BRK13_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6554;"	d
UART_S2_BRK13_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8033;"	d
UART_S2_LBKDE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5826;"	d
UART_S2_LBKDE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6174;"	d
UART_S2_LBKDE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6551;"	d
UART_S2_LBKDE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8030;"	d
UART_S2_LBKDE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5827;"	d
UART_S2_LBKDE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6175;"	d
UART_S2_LBKDE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6552;"	d
UART_S2_LBKDE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8031;"	d
UART_S2_LBKDIF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5836;"	d
UART_S2_LBKDIF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6184;"	d
UART_S2_LBKDIF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6561;"	d
UART_S2_LBKDIF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8040;"	d
UART_S2_LBKDIF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5837;"	d
UART_S2_LBKDIF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6185;"	d
UART_S2_LBKDIF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6562;"	d
UART_S2_LBKDIF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8041;"	d
UART_S2_RAF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5824;"	d
UART_S2_RAF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6172;"	d
UART_S2_RAF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6549;"	d
UART_S2_RAF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8028;"	d
UART_S2_RAF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5825;"	d
UART_S2_RAF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6173;"	d
UART_S2_RAF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6550;"	d
UART_S2_RAF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8029;"	d
UART_S2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	5739;"	d
UART_S2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6087;"	d
UART_S2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6464;"	d
UART_S2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	7943;"	d
UART_S2_RWUID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5830;"	d
UART_S2_RWUID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6178;"	d
UART_S2_RWUID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6555;"	d
UART_S2_RWUID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8034;"	d
UART_S2_RWUID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5831;"	d
UART_S2_RWUID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6179;"	d
UART_S2_RWUID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6556;"	d
UART_S2_RWUID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8035;"	d
UART_S2_RXEDGIF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5834;"	d
UART_S2_RXEDGIF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6182;"	d
UART_S2_RXEDGIF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6559;"	d
UART_S2_RXEDGIF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8038;"	d
UART_S2_RXEDGIF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5835;"	d
UART_S2_RXEDGIF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6183;"	d
UART_S2_RXEDGIF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6560;"	d
UART_S2_RXEDGIF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8039;"	d
UART_S2_RXINV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	5832;"	d
UART_S2_RXINV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6180;"	d
UART_S2_RXINV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	6557;"	d
UART_S2_RXINV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8036;"	d
UART_S2_RXINV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	5833;"	d
UART_S2_RXINV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6181;"	d
UART_S2_RXINV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	6558;"	d
UART_S2_RXINV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8037;"	d
UART_SendByte	.\Sources\Chip_driver\UART\uart.c	/^inline int UART_SendByte(UART_Struct_TypeDef *UART_Struct, char Tbyt)$/;"	f
UART_SendNBytes	.\Sources\Chip_driver\UART\uart.c	/^int UART_SendNBytes(UART_Struct_TypeDef *UART_Struct,$/;"	f
UART_SendStr	.\Sources\Chip_driver\UART\uart.c	/^int UART_SendStr(UART_Struct_TypeDef *UART_Struct, char *Tstr)$/;"	f
UART_Struct_TypeDef	.\Sources\Chip_driver\UART\uart.h	/^} UART_Struct_TypeDef;$/;"	t	typeref:struct:_UART_Struct_
UART_TX_DMA_Disable	.\Sources\Chip_driver\UART\uart.c	/^void UART_TX_DMA_Disable(UART_Struct_TypeDef *UART_Struct)$/;"	f
UART_TX_DMA_Enable	.\Sources\Chip_driver\UART\uart.c	/^void UART_TX_DMA_Enable(UART_Struct_TypeDef *UART_Struct)$/;"	f
UART_TX_GET	.\Sources\Chip_driver\UART\uart.h	32;"	d
UART_TX_MASK	.\Sources\Chip_driver\UART\uart.h	29;"	d
UART_TX_RE	.\Sources\Chip_driver\UART\uart.h	31;"	d
UART_TX_SHIFT	.\Sources\Chip_driver\UART\uart.h	30;"	d
UART_printf	.\Sources\Application\printf\printf.c	/^inline int UART_printf(const char *fmt, ...)$/;"	f
UART_printf	.\Sources\Application\printf\printf.c	/^int UART_printf(const char *fmt, ...)$/;"	f
UART_scanf	.\Sources\Application\printf\printf.c	/^inline int UART_scanf(const char *fmt, ...)$/;"	f
UART_scanf	.\Sources\Application\printf\printf.c	/^int UART_scanf(const char *fmt, ...)$/;"	f
UART_x_GET	.\Sources\Chip_driver\UART\uart.h	22;"	d
UART_x_MASK	.\Sources\Chip_driver\UART\uart.h	19;"	d
UART_x_RE	.\Sources\Chip_driver\UART\uart.h	21;"	d
UART_x_SHIFT	.\Sources\Chip_driver\UART\uart.h	20;"	d
UART_x_TypeDef	.\Sources\Chip_driver\UART\uart.h	/^} UART_x_TypeDef;$/;"	t	typeref:enum:_UART_x_
UARTx	.\Sources\Chip_driver\UART\uart.c	/^volatile struct UART_MemMap *UARTx[] =$/;"	v	typeref:struct:UART_MemMap
UARTx_PT	.\Sources\Chip_driver\UART\uart.h	/^    UARTx_PT_TypeDef    UARTx_PT;$/;"	m	struct:_UART_Struct_
UARTx_PT_TypeDef	.\Sources\Chip_driver\UART\uart.h	/^} UARTx_PT_TypeDef;$/;"	t	typeref:enum:_UARTx_PT_
UIDL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t UIDL;                                   \/**< Unique Identification Register Low, offset: 0x1060 *\/$/;"	m	struct:SIM_MemMap
UIDL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t UIDL;                                   \/**< Unique Identification Register Low, offset: 0x1060 *\/$/;"	m	struct:SIM_MemMap
UIDL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t UIDL;                                   \/**< Unique Identification Register Low, offset: 0x1060 *\/$/;"	m	struct:SIM_MemMap
UIDL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t UIDL;                                   \/**< Unique Identification Register Low, offset: 0x1060 *\/$/;"	m	struct:SIM_MemMap
UIDMH	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t UIDMH;                                  \/**< Unique Identification Register Mid-High, offset: 0x1058 *\/$/;"	m	struct:SIM_MemMap
UIDMH	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t UIDMH;                                  \/**< Unique Identification Register Mid-High, offset: 0x1058 *\/$/;"	m	struct:SIM_MemMap
UIDMH	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t UIDMH;                                  \/**< Unique Identification Register Mid-High, offset: 0x1058 *\/$/;"	m	struct:SIM_MemMap
UIDMH	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t UIDMH;                                  \/**< Unique Identification Register Mid-High, offset: 0x1058 *\/$/;"	m	struct:SIM_MemMap
UIDML	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t UIDML;                                  \/**< Unique Identification Register Mid Low, offset: 0x105C *\/$/;"	m	struct:SIM_MemMap
UIDML	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t UIDML;                                  \/**< Unique Identification Register Mid Low, offset: 0x105C *\/$/;"	m	struct:SIM_MemMap
UIDML	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t UIDML;                                  \/**< Unique Identification Register Mid Low, offset: 0x105C *\/$/;"	m	struct:SIM_MemMap
UIDML	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t UIDML;                                  \/**< Unique Identification Register Mid Low, offset: 0x105C *\/$/;"	m	struct:SIM_MemMap
USB0_ADDINFO	.\Sources\Chip_start\Header\MKL24Z4.h	6575;"	d
USB0_ADDINFO	.\Sources\Chip_start\Header\MKL25Z4.h	6923;"	d
USB0_ADDINFO	.\Sources\Chip_start\Header\MKL26Z4.h	7300;"	d
USB0_ADDINFO	.\Sources\Chip_start\Header\MKL46Z4.h	8779;"	d
USB0_ADDR	.\Sources\Chip_start\Header\MKL24Z4.h	6586;"	d
USB0_ADDR	.\Sources\Chip_start\Header\MKL25Z4.h	6934;"	d
USB0_ADDR	.\Sources\Chip_start\Header\MKL26Z4.h	7311;"	d
USB0_ADDR	.\Sources\Chip_start\Header\MKL46Z4.h	8790;"	d
USB0_BASE_PTR	.\Sources\Chip_start\Header\MKL24Z4.h	6556;"	d
USB0_BASE_PTR	.\Sources\Chip_start\Header\MKL25Z4.h	6904;"	d
USB0_BASE_PTR	.\Sources\Chip_start\Header\MKL26Z4.h	7281;"	d
USB0_BASE_PTR	.\Sources\Chip_start\Header\MKL46Z4.h	8760;"	d
USB0_BDTPAGE1	.\Sources\Chip_start\Header\MKL24Z4.h	6587;"	d
USB0_BDTPAGE1	.\Sources\Chip_start\Header\MKL25Z4.h	6935;"	d
USB0_BDTPAGE1	.\Sources\Chip_start\Header\MKL26Z4.h	7312;"	d
USB0_BDTPAGE1	.\Sources\Chip_start\Header\MKL46Z4.h	8791;"	d
USB0_BDTPAGE2	.\Sources\Chip_start\Header\MKL24Z4.h	6592;"	d
USB0_BDTPAGE2	.\Sources\Chip_start\Header\MKL25Z4.h	6940;"	d
USB0_BDTPAGE2	.\Sources\Chip_start\Header\MKL26Z4.h	7317;"	d
USB0_BDTPAGE2	.\Sources\Chip_start\Header\MKL46Z4.h	8796;"	d
USB0_BDTPAGE3	.\Sources\Chip_start\Header\MKL24Z4.h	6593;"	d
USB0_BDTPAGE3	.\Sources\Chip_start\Header\MKL25Z4.h	6941;"	d
USB0_BDTPAGE3	.\Sources\Chip_start\Header\MKL26Z4.h	7318;"	d
USB0_BDTPAGE3	.\Sources\Chip_start\Header\MKL46Z4.h	8797;"	d
USB0_CONTROL	.\Sources\Chip_start\Header\MKL24Z4.h	6612;"	d
USB0_CONTROL	.\Sources\Chip_start\Header\MKL25Z4.h	6960;"	d
USB0_CONTROL	.\Sources\Chip_start\Header\MKL26Z4.h	7337;"	d
USB0_CONTROL	.\Sources\Chip_start\Header\MKL46Z4.h	8816;"	d
USB0_CTL	.\Sources\Chip_start\Header\MKL24Z4.h	6585;"	d
USB0_CTL	.\Sources\Chip_start\Header\MKL25Z4.h	6933;"	d
USB0_CTL	.\Sources\Chip_start\Header\MKL26Z4.h	7310;"	d
USB0_CTL	.\Sources\Chip_start\Header\MKL46Z4.h	8789;"	d
USB0_ENDPT	.\Sources\Chip_start\Header\MKL24Z4.h	6617;"	d
USB0_ENDPT	.\Sources\Chip_start\Header\MKL25Z4.h	6965;"	d
USB0_ENDPT	.\Sources\Chip_start\Header\MKL26Z4.h	7342;"	d
USB0_ENDPT	.\Sources\Chip_start\Header\MKL46Z4.h	8821;"	d
USB0_ENDPT0	.\Sources\Chip_start\Header\MKL24Z4.h	6594;"	d
USB0_ENDPT0	.\Sources\Chip_start\Header\MKL25Z4.h	6942;"	d
USB0_ENDPT0	.\Sources\Chip_start\Header\MKL26Z4.h	7319;"	d
USB0_ENDPT0	.\Sources\Chip_start\Header\MKL46Z4.h	8798;"	d
USB0_ENDPT1	.\Sources\Chip_start\Header\MKL24Z4.h	6595;"	d
USB0_ENDPT1	.\Sources\Chip_start\Header\MKL25Z4.h	6943;"	d
USB0_ENDPT1	.\Sources\Chip_start\Header\MKL26Z4.h	7320;"	d
USB0_ENDPT1	.\Sources\Chip_start\Header\MKL46Z4.h	8799;"	d
USB0_ENDPT10	.\Sources\Chip_start\Header\MKL24Z4.h	6604;"	d
USB0_ENDPT10	.\Sources\Chip_start\Header\MKL25Z4.h	6952;"	d
USB0_ENDPT10	.\Sources\Chip_start\Header\MKL26Z4.h	7329;"	d
USB0_ENDPT10	.\Sources\Chip_start\Header\MKL46Z4.h	8808;"	d
USB0_ENDPT11	.\Sources\Chip_start\Header\MKL24Z4.h	6605;"	d
USB0_ENDPT11	.\Sources\Chip_start\Header\MKL25Z4.h	6953;"	d
USB0_ENDPT11	.\Sources\Chip_start\Header\MKL26Z4.h	7330;"	d
USB0_ENDPT11	.\Sources\Chip_start\Header\MKL46Z4.h	8809;"	d
USB0_ENDPT12	.\Sources\Chip_start\Header\MKL24Z4.h	6606;"	d
USB0_ENDPT12	.\Sources\Chip_start\Header\MKL25Z4.h	6954;"	d
USB0_ENDPT12	.\Sources\Chip_start\Header\MKL26Z4.h	7331;"	d
USB0_ENDPT12	.\Sources\Chip_start\Header\MKL46Z4.h	8810;"	d
USB0_ENDPT13	.\Sources\Chip_start\Header\MKL24Z4.h	6607;"	d
USB0_ENDPT13	.\Sources\Chip_start\Header\MKL25Z4.h	6955;"	d
USB0_ENDPT13	.\Sources\Chip_start\Header\MKL26Z4.h	7332;"	d
USB0_ENDPT13	.\Sources\Chip_start\Header\MKL46Z4.h	8811;"	d
USB0_ENDPT14	.\Sources\Chip_start\Header\MKL24Z4.h	6608;"	d
USB0_ENDPT14	.\Sources\Chip_start\Header\MKL25Z4.h	6956;"	d
USB0_ENDPT14	.\Sources\Chip_start\Header\MKL26Z4.h	7333;"	d
USB0_ENDPT14	.\Sources\Chip_start\Header\MKL46Z4.h	8812;"	d
USB0_ENDPT15	.\Sources\Chip_start\Header\MKL24Z4.h	6609;"	d
USB0_ENDPT15	.\Sources\Chip_start\Header\MKL25Z4.h	6957;"	d
USB0_ENDPT15	.\Sources\Chip_start\Header\MKL26Z4.h	7334;"	d
USB0_ENDPT15	.\Sources\Chip_start\Header\MKL46Z4.h	8813;"	d
USB0_ENDPT2	.\Sources\Chip_start\Header\MKL24Z4.h	6596;"	d
USB0_ENDPT2	.\Sources\Chip_start\Header\MKL25Z4.h	6944;"	d
USB0_ENDPT2	.\Sources\Chip_start\Header\MKL26Z4.h	7321;"	d
USB0_ENDPT2	.\Sources\Chip_start\Header\MKL46Z4.h	8800;"	d
USB0_ENDPT3	.\Sources\Chip_start\Header\MKL24Z4.h	6597;"	d
USB0_ENDPT3	.\Sources\Chip_start\Header\MKL25Z4.h	6945;"	d
USB0_ENDPT3	.\Sources\Chip_start\Header\MKL26Z4.h	7322;"	d
USB0_ENDPT3	.\Sources\Chip_start\Header\MKL46Z4.h	8801;"	d
USB0_ENDPT4	.\Sources\Chip_start\Header\MKL24Z4.h	6598;"	d
USB0_ENDPT4	.\Sources\Chip_start\Header\MKL25Z4.h	6946;"	d
USB0_ENDPT4	.\Sources\Chip_start\Header\MKL26Z4.h	7323;"	d
USB0_ENDPT4	.\Sources\Chip_start\Header\MKL46Z4.h	8802;"	d
USB0_ENDPT5	.\Sources\Chip_start\Header\MKL24Z4.h	6599;"	d
USB0_ENDPT5	.\Sources\Chip_start\Header\MKL25Z4.h	6947;"	d
USB0_ENDPT5	.\Sources\Chip_start\Header\MKL26Z4.h	7324;"	d
USB0_ENDPT5	.\Sources\Chip_start\Header\MKL46Z4.h	8803;"	d
USB0_ENDPT6	.\Sources\Chip_start\Header\MKL24Z4.h	6600;"	d
USB0_ENDPT6	.\Sources\Chip_start\Header\MKL25Z4.h	6948;"	d
USB0_ENDPT6	.\Sources\Chip_start\Header\MKL26Z4.h	7325;"	d
USB0_ENDPT6	.\Sources\Chip_start\Header\MKL46Z4.h	8804;"	d
USB0_ENDPT7	.\Sources\Chip_start\Header\MKL24Z4.h	6601;"	d
USB0_ENDPT7	.\Sources\Chip_start\Header\MKL25Z4.h	6949;"	d
USB0_ENDPT7	.\Sources\Chip_start\Header\MKL26Z4.h	7326;"	d
USB0_ENDPT7	.\Sources\Chip_start\Header\MKL46Z4.h	8805;"	d
USB0_ENDPT8	.\Sources\Chip_start\Header\MKL24Z4.h	6602;"	d
USB0_ENDPT8	.\Sources\Chip_start\Header\MKL25Z4.h	6950;"	d
USB0_ENDPT8	.\Sources\Chip_start\Header\MKL26Z4.h	7327;"	d
USB0_ENDPT8	.\Sources\Chip_start\Header\MKL46Z4.h	8806;"	d
USB0_ENDPT9	.\Sources\Chip_start\Header\MKL24Z4.h	6603;"	d
USB0_ENDPT9	.\Sources\Chip_start\Header\MKL25Z4.h	6951;"	d
USB0_ENDPT9	.\Sources\Chip_start\Header\MKL26Z4.h	7328;"	d
USB0_ENDPT9	.\Sources\Chip_start\Header\MKL46Z4.h	8807;"	d
USB0_ERREN	.\Sources\Chip_start\Header\MKL24Z4.h	6583;"	d
USB0_ERREN	.\Sources\Chip_start\Header\MKL25Z4.h	6931;"	d
USB0_ERREN	.\Sources\Chip_start\Header\MKL26Z4.h	7308;"	d
USB0_ERREN	.\Sources\Chip_start\Header\MKL46Z4.h	8787;"	d
USB0_ERRSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	6582;"	d
USB0_ERRSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	6930;"	d
USB0_ERRSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	7307;"	d
USB0_ERRSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	8786;"	d
USB0_FRMNUMH	.\Sources\Chip_start\Header\MKL24Z4.h	6589;"	d
USB0_FRMNUMH	.\Sources\Chip_start\Header\MKL25Z4.h	6937;"	d
USB0_FRMNUMH	.\Sources\Chip_start\Header\MKL26Z4.h	7314;"	d
USB0_FRMNUMH	.\Sources\Chip_start\Header\MKL46Z4.h	8793;"	d
USB0_FRMNUML	.\Sources\Chip_start\Header\MKL24Z4.h	6588;"	d
USB0_FRMNUML	.\Sources\Chip_start\Header\MKL25Z4.h	6936;"	d
USB0_FRMNUML	.\Sources\Chip_start\Header\MKL26Z4.h	7313;"	d
USB0_FRMNUML	.\Sources\Chip_start\Header\MKL46Z4.h	8792;"	d
USB0_IDCOMP	.\Sources\Chip_start\Header\MKL24Z4.h	6573;"	d
USB0_IDCOMP	.\Sources\Chip_start\Header\MKL25Z4.h	6921;"	d
USB0_IDCOMP	.\Sources\Chip_start\Header\MKL26Z4.h	7298;"	d
USB0_IDCOMP	.\Sources\Chip_start\Header\MKL46Z4.h	8777;"	d
USB0_INTEN	.\Sources\Chip_start\Header\MKL24Z4.h	6581;"	d
USB0_INTEN	.\Sources\Chip_start\Header\MKL25Z4.h	6929;"	d
USB0_INTEN	.\Sources\Chip_start\Header\MKL26Z4.h	7306;"	d
USB0_INTEN	.\Sources\Chip_start\Header\MKL46Z4.h	8785;"	d
USB0_IRQn	.\Sources\Chip_start\vectors.h	/^    USB0_IRQn                    = 24,               \/**< USB0 interrupt *\/$/;"	e	enum:IRQn
USB0_ISTAT	.\Sources\Chip_start\Header\MKL24Z4.h	6580;"	d
USB0_ISTAT	.\Sources\Chip_start\Header\MKL25Z4.h	6928;"	d
USB0_ISTAT	.\Sources\Chip_start\Header\MKL26Z4.h	7305;"	d
USB0_ISTAT	.\Sources\Chip_start\Header\MKL46Z4.h	8784;"	d
USB0_OBSERVE	.\Sources\Chip_start\Header\MKL24Z4.h	6611;"	d
USB0_OBSERVE	.\Sources\Chip_start\Header\MKL25Z4.h	6959;"	d
USB0_OBSERVE	.\Sources\Chip_start\Header\MKL26Z4.h	7336;"	d
USB0_OBSERVE	.\Sources\Chip_start\Header\MKL46Z4.h	8815;"	d
USB0_OTGCTL	.\Sources\Chip_start\Header\MKL24Z4.h	6579;"	d
USB0_OTGCTL	.\Sources\Chip_start\Header\MKL25Z4.h	6927;"	d
USB0_OTGCTL	.\Sources\Chip_start\Header\MKL26Z4.h	7304;"	d
USB0_OTGCTL	.\Sources\Chip_start\Header\MKL46Z4.h	8783;"	d
USB0_OTGICR	.\Sources\Chip_start\Header\MKL24Z4.h	6577;"	d
USB0_OTGICR	.\Sources\Chip_start\Header\MKL25Z4.h	6925;"	d
USB0_OTGICR	.\Sources\Chip_start\Header\MKL26Z4.h	7302;"	d
USB0_OTGICR	.\Sources\Chip_start\Header\MKL46Z4.h	8781;"	d
USB0_OTGISTAT	.\Sources\Chip_start\Header\MKL24Z4.h	6576;"	d
USB0_OTGISTAT	.\Sources\Chip_start\Header\MKL25Z4.h	6924;"	d
USB0_OTGISTAT	.\Sources\Chip_start\Header\MKL26Z4.h	7301;"	d
USB0_OTGISTAT	.\Sources\Chip_start\Header\MKL46Z4.h	8780;"	d
USB0_OTGSTAT	.\Sources\Chip_start\Header\MKL24Z4.h	6578;"	d
USB0_OTGSTAT	.\Sources\Chip_start\Header\MKL25Z4.h	6926;"	d
USB0_OTGSTAT	.\Sources\Chip_start\Header\MKL26Z4.h	7303;"	d
USB0_OTGSTAT	.\Sources\Chip_start\Header\MKL46Z4.h	8782;"	d
USB0_PERID	.\Sources\Chip_start\Header\MKL24Z4.h	6572;"	d
USB0_PERID	.\Sources\Chip_start\Header\MKL25Z4.h	6920;"	d
USB0_PERID	.\Sources\Chip_start\Header\MKL26Z4.h	7297;"	d
USB0_PERID	.\Sources\Chip_start\Header\MKL46Z4.h	8776;"	d
USB0_REV	.\Sources\Chip_start\Header\MKL24Z4.h	6574;"	d
USB0_REV	.\Sources\Chip_start\Header\MKL25Z4.h	6922;"	d
USB0_REV	.\Sources\Chip_start\Header\MKL26Z4.h	7299;"	d
USB0_REV	.\Sources\Chip_start\Header\MKL46Z4.h	8778;"	d
USB0_SOFTHLD	.\Sources\Chip_start\Header\MKL24Z4.h	6591;"	d
USB0_SOFTHLD	.\Sources\Chip_start\Header\MKL25Z4.h	6939;"	d
USB0_SOFTHLD	.\Sources\Chip_start\Header\MKL26Z4.h	7316;"	d
USB0_SOFTHLD	.\Sources\Chip_start\Header\MKL46Z4.h	8795;"	d
USB0_STAT	.\Sources\Chip_start\Header\MKL24Z4.h	6584;"	d
USB0_STAT	.\Sources\Chip_start\Header\MKL25Z4.h	6932;"	d
USB0_STAT	.\Sources\Chip_start\Header\MKL26Z4.h	7309;"	d
USB0_STAT	.\Sources\Chip_start\Header\MKL46Z4.h	8788;"	d
USB0_TOKEN	.\Sources\Chip_start\Header\MKL24Z4.h	6590;"	d
USB0_TOKEN	.\Sources\Chip_start\Header\MKL25Z4.h	6938;"	d
USB0_TOKEN	.\Sources\Chip_start\Header\MKL26Z4.h	7315;"	d
USB0_TOKEN	.\Sources\Chip_start\Header\MKL46Z4.h	8794;"	d
USB0_USBCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	6610;"	d
USB0_USBCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	6958;"	d
USB0_USBCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	7335;"	d
USB0_USBCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	8814;"	d
USB0_USBFRMADJUST	.\Sources\Chip_start\Header\MKL24Z4.h	6614;"	d
USB0_USBFRMADJUST	.\Sources\Chip_start\Header\MKL25Z4.h	6962;"	d
USB0_USBFRMADJUST	.\Sources\Chip_start\Header\MKL26Z4.h	7339;"	d
USB0_USBFRMADJUST	.\Sources\Chip_start\Header\MKL46Z4.h	8818;"	d
USB0_USBTRC0	.\Sources\Chip_start\Header\MKL24Z4.h	6613;"	d
USB0_USBTRC0	.\Sources\Chip_start\Header\MKL25Z4.h	6961;"	d
USB0_USBTRC0	.\Sources\Chip_start\Header\MKL26Z4.h	7338;"	d
USB0_USBTRC0	.\Sources\Chip_start\Header\MKL46Z4.h	8817;"	d
USBCTRL	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t USBCTRL;                                 \/**< USB Control register, offset: 0x100 *\/$/;"	m	struct:USB_MemMap
USBCTRL	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t USBCTRL;                                 \/**< USB Control register, offset: 0x100 *\/$/;"	m	struct:USB_MemMap
USBCTRL	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t USBCTRL;                                 \/**< USB Control register, offset: 0x100 *\/$/;"	m	struct:USB_MemMap
USBCTRL	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t USBCTRL;                                 \/**< USB Control register, offset: 0x100 *\/$/;"	m	struct:USB_MemMap
USBFRMADJUST	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t USBFRMADJUST;                            \/**< Frame Adjust Register, offset: 0x114 *\/$/;"	m	struct:USB_MemMap
USBFRMADJUST	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t USBFRMADJUST;                            \/**< Frame Adjust Register, offset: 0x114 *\/$/;"	m	struct:USB_MemMap
USBFRMADJUST	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t USBFRMADJUST;                            \/**< Frame Adjust Register, offset: 0x114 *\/$/;"	m	struct:USB_MemMap
USBFRMADJUST	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t USBFRMADJUST;                            \/**< Frame Adjust Register, offset: 0x114 *\/$/;"	m	struct:USB_MemMap
USBTRC0	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint8_t USBTRC0;                                 \/**< USB Transceiver Control Register 0, offset: 0x10C *\/$/;"	m	struct:USB_MemMap
USBTRC0	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint8_t USBTRC0;                                 \/**< USB Transceiver Control Register 0, offset: 0x10C *\/$/;"	m	struct:USB_MemMap
USBTRC0	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint8_t USBTRC0;                                 \/**< USB Transceiver Control Register 0, offset: 0x10C *\/$/;"	m	struct:USB_MemMap
USBTRC0	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint8_t USBTRC0;                                 \/**< USB Transceiver Control Register 0, offset: 0x10C *\/$/;"	m	struct:USB_MemMap
USB_ADDINFO_IEHOST_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6326;"	d
USB_ADDINFO_IEHOST_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6674;"	d
USB_ADDINFO_IEHOST_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7051;"	d
USB_ADDINFO_IEHOST_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8530;"	d
USB_ADDINFO_IEHOST_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6327;"	d
USB_ADDINFO_IEHOST_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6675;"	d
USB_ADDINFO_IEHOST_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7052;"	d
USB_ADDINFO_IEHOST_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8531;"	d
USB_ADDINFO_IRQNUM	.\Sources\Chip_start\Header\MKL24Z4.h	6330;"	d
USB_ADDINFO_IRQNUM	.\Sources\Chip_start\Header\MKL25Z4.h	6678;"	d
USB_ADDINFO_IRQNUM	.\Sources\Chip_start\Header\MKL26Z4.h	7055;"	d
USB_ADDINFO_IRQNUM	.\Sources\Chip_start\Header\MKL46Z4.h	8534;"	d
USB_ADDINFO_IRQNUM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6328;"	d
USB_ADDINFO_IRQNUM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6676;"	d
USB_ADDINFO_IRQNUM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7053;"	d
USB_ADDINFO_IRQNUM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8532;"	d
USB_ADDINFO_IRQNUM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6329;"	d
USB_ADDINFO_IRQNUM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6677;"	d
USB_ADDINFO_IRQNUM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7054;"	d
USB_ADDINFO_IRQNUM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8533;"	d
USB_ADDINFO_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6273;"	d
USB_ADDINFO_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6621;"	d
USB_ADDINFO_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6998;"	d
USB_ADDINFO_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8477;"	d
USB_ADDR_ADDR	.\Sources\Chip_start\Header\MKL24Z4.h	6471;"	d
USB_ADDR_ADDR	.\Sources\Chip_start\Header\MKL25Z4.h	6819;"	d
USB_ADDR_ADDR	.\Sources\Chip_start\Header\MKL26Z4.h	7196;"	d
USB_ADDR_ADDR	.\Sources\Chip_start\Header\MKL46Z4.h	8675;"	d
USB_ADDR_ADDR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6469;"	d
USB_ADDR_ADDR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6817;"	d
USB_ADDR_ADDR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7194;"	d
USB_ADDR_ADDR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8673;"	d
USB_ADDR_ADDR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6470;"	d
USB_ADDR_ADDR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6818;"	d
USB_ADDR_ADDR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7195;"	d
USB_ADDR_ADDR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8674;"	d
USB_ADDR_LSEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6472;"	d
USB_ADDR_LSEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6820;"	d
USB_ADDR_LSEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7197;"	d
USB_ADDR_LSEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8676;"	d
USB_ADDR_LSEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6473;"	d
USB_ADDR_LSEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6821;"	d
USB_ADDR_LSEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7198;"	d
USB_ADDR_LSEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8677;"	d
USB_ADDR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6284;"	d
USB_ADDR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6632;"	d
USB_ADDR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7009;"	d
USB_ADDR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8488;"	d
USB_BASE_PTRS	.\Sources\Chip_start\Header\MKL24Z4.h	6558;"	d
USB_BASE_PTRS	.\Sources\Chip_start\Header\MKL25Z4.h	6906;"	d
USB_BASE_PTRS	.\Sources\Chip_start\Header\MKL26Z4.h	7283;"	d
USB_BASE_PTRS	.\Sources\Chip_start\Header\MKL46Z4.h	8762;"	d
USB_BDTPAGE1_BDTBA	.\Sources\Chip_start\Header\MKL24Z4.h	6477;"	d
USB_BDTPAGE1_BDTBA	.\Sources\Chip_start\Header\MKL25Z4.h	6825;"	d
USB_BDTPAGE1_BDTBA	.\Sources\Chip_start\Header\MKL26Z4.h	7202;"	d
USB_BDTPAGE1_BDTBA	.\Sources\Chip_start\Header\MKL46Z4.h	8681;"	d
USB_BDTPAGE1_BDTBA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6475;"	d
USB_BDTPAGE1_BDTBA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6823;"	d
USB_BDTPAGE1_BDTBA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7200;"	d
USB_BDTPAGE1_BDTBA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8679;"	d
USB_BDTPAGE1_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6476;"	d
USB_BDTPAGE1_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6824;"	d
USB_BDTPAGE1_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7201;"	d
USB_BDTPAGE1_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8680;"	d
USB_BDTPAGE1_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6285;"	d
USB_BDTPAGE1_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6633;"	d
USB_BDTPAGE1_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7010;"	d
USB_BDTPAGE1_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8489;"	d
USB_BDTPAGE2_BDTBA	.\Sources\Chip_start\Header\MKL24Z4.h	6500;"	d
USB_BDTPAGE2_BDTBA	.\Sources\Chip_start\Header\MKL25Z4.h	6848;"	d
USB_BDTPAGE2_BDTBA	.\Sources\Chip_start\Header\MKL26Z4.h	7225;"	d
USB_BDTPAGE2_BDTBA	.\Sources\Chip_start\Header\MKL46Z4.h	8704;"	d
USB_BDTPAGE2_BDTBA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6498;"	d
USB_BDTPAGE2_BDTBA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6846;"	d
USB_BDTPAGE2_BDTBA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7223;"	d
USB_BDTPAGE2_BDTBA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8702;"	d
USB_BDTPAGE2_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6499;"	d
USB_BDTPAGE2_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6847;"	d
USB_BDTPAGE2_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7224;"	d
USB_BDTPAGE2_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8703;"	d
USB_BDTPAGE2_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6290;"	d
USB_BDTPAGE2_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6638;"	d
USB_BDTPAGE2_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7015;"	d
USB_BDTPAGE2_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8494;"	d
USB_BDTPAGE3_BDTBA	.\Sources\Chip_start\Header\MKL24Z4.h	6504;"	d
USB_BDTPAGE3_BDTBA	.\Sources\Chip_start\Header\MKL25Z4.h	6852;"	d
USB_BDTPAGE3_BDTBA	.\Sources\Chip_start\Header\MKL26Z4.h	7229;"	d
USB_BDTPAGE3_BDTBA	.\Sources\Chip_start\Header\MKL46Z4.h	8708;"	d
USB_BDTPAGE3_BDTBA_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6502;"	d
USB_BDTPAGE3_BDTBA_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6850;"	d
USB_BDTPAGE3_BDTBA_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7227;"	d
USB_BDTPAGE3_BDTBA_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8706;"	d
USB_BDTPAGE3_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6503;"	d
USB_BDTPAGE3_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6851;"	d
USB_BDTPAGE3_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7228;"	d
USB_BDTPAGE3_BDTBA_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8707;"	d
USB_BDTPAGE3_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6291;"	d
USB_BDTPAGE3_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6639;"	d
USB_BDTPAGE3_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7016;"	d
USB_BDTPAGE3_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8495;"	d
USB_CONTROL_DPPULLUPNONOTG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6533;"	d
USB_CONTROL_DPPULLUPNONOTG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6881;"	d
USB_CONTROL_DPPULLUPNONOTG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7258;"	d
USB_CONTROL_DPPULLUPNONOTG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8737;"	d
USB_CONTROL_DPPULLUPNONOTG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6534;"	d
USB_CONTROL_DPPULLUPNONOTG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6882;"	d
USB_CONTROL_DPPULLUPNONOTG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7259;"	d
USB_CONTROL_DPPULLUPNONOTG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8738;"	d
USB_CONTROL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6295;"	d
USB_CONTROL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6643;"	d
USB_CONTROL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7020;"	d
USB_CONTROL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8499;"	d
USB_CTL_HOSTMODEEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6458;"	d
USB_CTL_HOSTMODEEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6806;"	d
USB_CTL_HOSTMODEEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7183;"	d
USB_CTL_HOSTMODEEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8662;"	d
USB_CTL_HOSTMODEEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6459;"	d
USB_CTL_HOSTMODEEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6807;"	d
USB_CTL_HOSTMODEEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7184;"	d
USB_CTL_HOSTMODEEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8663;"	d
USB_CTL_JSTATE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6466;"	d
USB_CTL_JSTATE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6814;"	d
USB_CTL_JSTATE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7191;"	d
USB_CTL_JSTATE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8670;"	d
USB_CTL_JSTATE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6467;"	d
USB_CTL_JSTATE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6815;"	d
USB_CTL_JSTATE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7192;"	d
USB_CTL_JSTATE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8671;"	d
USB_CTL_ODDRST_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6454;"	d
USB_CTL_ODDRST_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6802;"	d
USB_CTL_ODDRST_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7179;"	d
USB_CTL_ODDRST_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8658;"	d
USB_CTL_ODDRST_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6455;"	d
USB_CTL_ODDRST_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6803;"	d
USB_CTL_ODDRST_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7180;"	d
USB_CTL_ODDRST_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8659;"	d
USB_CTL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6283;"	d
USB_CTL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6631;"	d
USB_CTL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7008;"	d
USB_CTL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8487;"	d
USB_CTL_RESET_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6460;"	d
USB_CTL_RESET_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6808;"	d
USB_CTL_RESET_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7185;"	d
USB_CTL_RESET_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8664;"	d
USB_CTL_RESET_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6461;"	d
USB_CTL_RESET_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6809;"	d
USB_CTL_RESET_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7186;"	d
USB_CTL_RESET_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8665;"	d
USB_CTL_RESUME_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6456;"	d
USB_CTL_RESUME_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6804;"	d
USB_CTL_RESUME_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7181;"	d
USB_CTL_RESUME_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8660;"	d
USB_CTL_RESUME_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6457;"	d
USB_CTL_RESUME_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6805;"	d
USB_CTL_RESUME_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7182;"	d
USB_CTL_RESUME_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8661;"	d
USB_CTL_SE0_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6464;"	d
USB_CTL_SE0_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6812;"	d
USB_CTL_SE0_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7189;"	d
USB_CTL_SE0_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8668;"	d
USB_CTL_SE0_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6465;"	d
USB_CTL_SE0_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6813;"	d
USB_CTL_SE0_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7190;"	d
USB_CTL_SE0_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8669;"	d
USB_CTL_TXSUSPENDTOKENBUSY_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6462;"	d
USB_CTL_TXSUSPENDTOKENBUSY_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6810;"	d
USB_CTL_TXSUSPENDTOKENBUSY_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7187;"	d
USB_CTL_TXSUSPENDTOKENBUSY_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8666;"	d
USB_CTL_TXSUSPENDTOKENBUSY_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6463;"	d
USB_CTL_TXSUSPENDTOKENBUSY_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6811;"	d
USB_CTL_TXSUSPENDTOKENBUSY_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7188;"	d
USB_CTL_TXSUSPENDTOKENBUSY_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8667;"	d
USB_CTL_USBENSOFEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6452;"	d
USB_CTL_USBENSOFEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6800;"	d
USB_CTL_USBENSOFEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7177;"	d
USB_CTL_USBENSOFEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8656;"	d
USB_CTL_USBENSOFEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6453;"	d
USB_CTL_USBENSOFEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6801;"	d
USB_CTL_USBENSOFEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7178;"	d
USB_CTL_USBENSOFEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8657;"	d
USB_ENDPT_EPCTLDIS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6514;"	d
USB_ENDPT_EPCTLDIS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6862;"	d
USB_ENDPT_EPCTLDIS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7239;"	d
USB_ENDPT_EPCTLDIS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8718;"	d
USB_ENDPT_EPCTLDIS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6515;"	d
USB_ENDPT_EPCTLDIS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6863;"	d
USB_ENDPT_EPCTLDIS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7240;"	d
USB_ENDPT_EPCTLDIS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8719;"	d
USB_ENDPT_EPHSHK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6506;"	d
USB_ENDPT_EPHSHK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6854;"	d
USB_ENDPT_EPHSHK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7231;"	d
USB_ENDPT_EPHSHK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8710;"	d
USB_ENDPT_EPHSHK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6507;"	d
USB_ENDPT_EPHSHK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6855;"	d
USB_ENDPT_EPHSHK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7232;"	d
USB_ENDPT_EPHSHK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8711;"	d
USB_ENDPT_EPRXEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6512;"	d
USB_ENDPT_EPRXEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6860;"	d
USB_ENDPT_EPRXEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7237;"	d
USB_ENDPT_EPRXEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8716;"	d
USB_ENDPT_EPRXEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6513;"	d
USB_ENDPT_EPRXEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6861;"	d
USB_ENDPT_EPRXEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7238;"	d
USB_ENDPT_EPRXEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8717;"	d
USB_ENDPT_EPSTALL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6508;"	d
USB_ENDPT_EPSTALL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6856;"	d
USB_ENDPT_EPSTALL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7233;"	d
USB_ENDPT_EPSTALL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8712;"	d
USB_ENDPT_EPSTALL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6509;"	d
USB_ENDPT_EPSTALL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6857;"	d
USB_ENDPT_EPSTALL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7234;"	d
USB_ENDPT_EPSTALL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8713;"	d
USB_ENDPT_EPTXEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6510;"	d
USB_ENDPT_EPTXEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6858;"	d
USB_ENDPT_EPTXEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7235;"	d
USB_ENDPT_EPTXEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8714;"	d
USB_ENDPT_EPTXEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6511;"	d
USB_ENDPT_EPTXEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6859;"	d
USB_ENDPT_EPTXEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7236;"	d
USB_ENDPT_EPTXEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8715;"	d
USB_ENDPT_HOSTWOHUB_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6518;"	d
USB_ENDPT_HOSTWOHUB_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6866;"	d
USB_ENDPT_HOSTWOHUB_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7243;"	d
USB_ENDPT_HOSTWOHUB_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8722;"	d
USB_ENDPT_HOSTWOHUB_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6519;"	d
USB_ENDPT_HOSTWOHUB_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6867;"	d
USB_ENDPT_HOSTWOHUB_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7244;"	d
USB_ENDPT_HOSTWOHUB_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8723;"	d
USB_ENDPT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6292;"	d
USB_ENDPT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6640;"	d
USB_ENDPT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7017;"	d
USB_ENDPT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8496;"	d
USB_ENDPT_RETRYDIS_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6516;"	d
USB_ENDPT_RETRYDIS_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6864;"	d
USB_ENDPT_RETRYDIS_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7241;"	d
USB_ENDPT_RETRYDIS_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8720;"	d
USB_ENDPT_RETRYDIS_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6517;"	d
USB_ENDPT_RETRYDIS_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6865;"	d
USB_ENDPT_RETRYDIS_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7242;"	d
USB_ENDPT_RETRYDIS_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8721;"	d
USB_ERREN_BTOERREN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6437;"	d
USB_ERREN_BTOERREN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6785;"	d
USB_ERREN_BTOERREN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7162;"	d
USB_ERREN_BTOERREN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8641;"	d
USB_ERREN_BTOERREN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6438;"	d
USB_ERREN_BTOERREN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6786;"	d
USB_ERREN_BTOERREN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7163;"	d
USB_ERREN_BTOERREN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8642;"	d
USB_ERREN_BTSERREN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6441;"	d
USB_ERREN_BTSERREN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6789;"	d
USB_ERREN_BTSERREN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7166;"	d
USB_ERREN_BTSERREN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8645;"	d
USB_ERREN_BTSERREN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6442;"	d
USB_ERREN_BTSERREN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6790;"	d
USB_ERREN_BTSERREN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7167;"	d
USB_ERREN_BTSERREN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8646;"	d
USB_ERREN_CRC16EN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6433;"	d
USB_ERREN_CRC16EN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6781;"	d
USB_ERREN_CRC16EN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7158;"	d
USB_ERREN_CRC16EN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8637;"	d
USB_ERREN_CRC16EN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6434;"	d
USB_ERREN_CRC16EN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6782;"	d
USB_ERREN_CRC16EN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7159;"	d
USB_ERREN_CRC16EN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8638;"	d
USB_ERREN_CRC5EOFEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6431;"	d
USB_ERREN_CRC5EOFEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6779;"	d
USB_ERREN_CRC5EOFEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7156;"	d
USB_ERREN_CRC5EOFEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8635;"	d
USB_ERREN_CRC5EOFEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6432;"	d
USB_ERREN_CRC5EOFEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6780;"	d
USB_ERREN_CRC5EOFEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7157;"	d
USB_ERREN_CRC5EOFEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8636;"	d
USB_ERREN_DFN8EN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6435;"	d
USB_ERREN_DFN8EN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6783;"	d
USB_ERREN_DFN8EN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7160;"	d
USB_ERREN_DFN8EN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8639;"	d
USB_ERREN_DFN8EN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6436;"	d
USB_ERREN_DFN8EN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6784;"	d
USB_ERREN_DFN8EN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7161;"	d
USB_ERREN_DFN8EN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8640;"	d
USB_ERREN_DMAERREN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6439;"	d
USB_ERREN_DMAERREN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6787;"	d
USB_ERREN_DMAERREN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7164;"	d
USB_ERREN_DMAERREN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8643;"	d
USB_ERREN_DMAERREN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6440;"	d
USB_ERREN_DMAERREN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6788;"	d
USB_ERREN_DMAERREN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7165;"	d
USB_ERREN_DMAERREN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8644;"	d
USB_ERREN_PIDERREN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6429;"	d
USB_ERREN_PIDERREN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6777;"	d
USB_ERREN_PIDERREN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7154;"	d
USB_ERREN_PIDERREN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8633;"	d
USB_ERREN_PIDERREN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6430;"	d
USB_ERREN_PIDERREN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6778;"	d
USB_ERREN_PIDERREN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7155;"	d
USB_ERREN_PIDERREN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8634;"	d
USB_ERREN_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6281;"	d
USB_ERREN_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6629;"	d
USB_ERREN_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7006;"	d
USB_ERREN_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8485;"	d
USB_ERRSTAT_BTOERR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6422;"	d
USB_ERRSTAT_BTOERR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6770;"	d
USB_ERRSTAT_BTOERR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7147;"	d
USB_ERRSTAT_BTOERR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8626;"	d
USB_ERRSTAT_BTOERR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6423;"	d
USB_ERRSTAT_BTOERR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6771;"	d
USB_ERRSTAT_BTOERR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7148;"	d
USB_ERRSTAT_BTOERR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8627;"	d
USB_ERRSTAT_BTSERR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6426;"	d
USB_ERRSTAT_BTSERR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6774;"	d
USB_ERRSTAT_BTSERR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7151;"	d
USB_ERRSTAT_BTSERR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8630;"	d
USB_ERRSTAT_BTSERR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6427;"	d
USB_ERRSTAT_BTSERR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6775;"	d
USB_ERRSTAT_BTSERR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7152;"	d
USB_ERRSTAT_BTSERR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8631;"	d
USB_ERRSTAT_CRC16_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6418;"	d
USB_ERRSTAT_CRC16_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6766;"	d
USB_ERRSTAT_CRC16_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7143;"	d
USB_ERRSTAT_CRC16_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8622;"	d
USB_ERRSTAT_CRC16_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6419;"	d
USB_ERRSTAT_CRC16_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6767;"	d
USB_ERRSTAT_CRC16_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7144;"	d
USB_ERRSTAT_CRC16_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8623;"	d
USB_ERRSTAT_CRC5EOF_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6416;"	d
USB_ERRSTAT_CRC5EOF_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6764;"	d
USB_ERRSTAT_CRC5EOF_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7141;"	d
USB_ERRSTAT_CRC5EOF_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8620;"	d
USB_ERRSTAT_CRC5EOF_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6417;"	d
USB_ERRSTAT_CRC5EOF_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6765;"	d
USB_ERRSTAT_CRC5EOF_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7142;"	d
USB_ERRSTAT_CRC5EOF_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8621;"	d
USB_ERRSTAT_DFN8_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6420;"	d
USB_ERRSTAT_DFN8_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6768;"	d
USB_ERRSTAT_DFN8_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7145;"	d
USB_ERRSTAT_DFN8_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8624;"	d
USB_ERRSTAT_DFN8_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6421;"	d
USB_ERRSTAT_DFN8_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6769;"	d
USB_ERRSTAT_DFN8_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7146;"	d
USB_ERRSTAT_DFN8_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8625;"	d
USB_ERRSTAT_DMAERR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6424;"	d
USB_ERRSTAT_DMAERR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6772;"	d
USB_ERRSTAT_DMAERR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7149;"	d
USB_ERRSTAT_DMAERR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8628;"	d
USB_ERRSTAT_DMAERR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6425;"	d
USB_ERRSTAT_DMAERR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6773;"	d
USB_ERRSTAT_DMAERR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7150;"	d
USB_ERRSTAT_DMAERR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8629;"	d
USB_ERRSTAT_PIDERR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6414;"	d
USB_ERRSTAT_PIDERR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6762;"	d
USB_ERRSTAT_PIDERR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7139;"	d
USB_ERRSTAT_PIDERR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8618;"	d
USB_ERRSTAT_PIDERR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6415;"	d
USB_ERRSTAT_PIDERR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6763;"	d
USB_ERRSTAT_PIDERR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7140;"	d
USB_ERRSTAT_PIDERR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8619;"	d
USB_ERRSTAT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6280;"	d
USB_ERRSTAT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6628;"	d
USB_ERRSTAT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7005;"	d
USB_ERRSTAT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8484;"	d
USB_FRMNUMH_FRM	.\Sources\Chip_start\Header\MKL24Z4.h	6485;"	d
USB_FRMNUMH_FRM	.\Sources\Chip_start\Header\MKL25Z4.h	6833;"	d
USB_FRMNUMH_FRM	.\Sources\Chip_start\Header\MKL26Z4.h	7210;"	d
USB_FRMNUMH_FRM	.\Sources\Chip_start\Header\MKL46Z4.h	8689;"	d
USB_FRMNUMH_FRM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6483;"	d
USB_FRMNUMH_FRM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6831;"	d
USB_FRMNUMH_FRM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7208;"	d
USB_FRMNUMH_FRM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8687;"	d
USB_FRMNUMH_FRM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6484;"	d
USB_FRMNUMH_FRM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6832;"	d
USB_FRMNUMH_FRM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7209;"	d
USB_FRMNUMH_FRM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8688;"	d
USB_FRMNUMH_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6287;"	d
USB_FRMNUMH_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6635;"	d
USB_FRMNUMH_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7012;"	d
USB_FRMNUMH_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8491;"	d
USB_FRMNUML_FRM	.\Sources\Chip_start\Header\MKL24Z4.h	6481;"	d
USB_FRMNUML_FRM	.\Sources\Chip_start\Header\MKL25Z4.h	6829;"	d
USB_FRMNUML_FRM	.\Sources\Chip_start\Header\MKL26Z4.h	7206;"	d
USB_FRMNUML_FRM	.\Sources\Chip_start\Header\MKL46Z4.h	8685;"	d
USB_FRMNUML_FRM_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6479;"	d
USB_FRMNUML_FRM_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6827;"	d
USB_FRMNUML_FRM_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7204;"	d
USB_FRMNUML_FRM_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8683;"	d
USB_FRMNUML_FRM_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6480;"	d
USB_FRMNUML_FRM_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6828;"	d
USB_FRMNUML_FRM_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7205;"	d
USB_FRMNUML_FRM_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8684;"	d
USB_FRMNUML_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6286;"	d
USB_FRMNUML_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6634;"	d
USB_FRMNUML_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7011;"	d
USB_FRMNUML_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8490;"	d
USB_IDCOMP_NID	.\Sources\Chip_start\Header\MKL24Z4.h	6320;"	d
USB_IDCOMP_NID	.\Sources\Chip_start\Header\MKL25Z4.h	6668;"	d
USB_IDCOMP_NID	.\Sources\Chip_start\Header\MKL26Z4.h	7045;"	d
USB_IDCOMP_NID	.\Sources\Chip_start\Header\MKL46Z4.h	8524;"	d
USB_IDCOMP_NID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6318;"	d
USB_IDCOMP_NID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6666;"	d
USB_IDCOMP_NID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7043;"	d
USB_IDCOMP_NID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8522;"	d
USB_IDCOMP_NID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6319;"	d
USB_IDCOMP_NID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6667;"	d
USB_IDCOMP_NID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7044;"	d
USB_IDCOMP_NID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8523;"	d
USB_IDCOMP_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6271;"	d
USB_IDCOMP_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6619;"	d
USB_IDCOMP_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6996;"	d
USB_IDCOMP_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8475;"	d
USB_INTEN_ATTACHEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6409;"	d
USB_INTEN_ATTACHEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6757;"	d
USB_INTEN_ATTACHEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7134;"	d
USB_INTEN_ATTACHEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8613;"	d
USB_INTEN_ATTACHEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6410;"	d
USB_INTEN_ATTACHEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6758;"	d
USB_INTEN_ATTACHEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7135;"	d
USB_INTEN_ATTACHEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8614;"	d
USB_INTEN_ERROREN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6399;"	d
USB_INTEN_ERROREN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6747;"	d
USB_INTEN_ERROREN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7124;"	d
USB_INTEN_ERROREN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8603;"	d
USB_INTEN_ERROREN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6400;"	d
USB_INTEN_ERROREN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6748;"	d
USB_INTEN_ERROREN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7125;"	d
USB_INTEN_ERROREN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8604;"	d
USB_INTEN_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6279;"	d
USB_INTEN_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6627;"	d
USB_INTEN_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7004;"	d
USB_INTEN_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8483;"	d
USB_INTEN_RESUMEEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6407;"	d
USB_INTEN_RESUMEEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6755;"	d
USB_INTEN_RESUMEEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7132;"	d
USB_INTEN_RESUMEEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8611;"	d
USB_INTEN_RESUMEEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6408;"	d
USB_INTEN_RESUMEEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6756;"	d
USB_INTEN_RESUMEEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7133;"	d
USB_INTEN_RESUMEEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8612;"	d
USB_INTEN_SLEEPEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6405;"	d
USB_INTEN_SLEEPEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6753;"	d
USB_INTEN_SLEEPEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7130;"	d
USB_INTEN_SLEEPEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8609;"	d
USB_INTEN_SLEEPEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6406;"	d
USB_INTEN_SLEEPEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6754;"	d
USB_INTEN_SLEEPEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7131;"	d
USB_INTEN_SLEEPEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8610;"	d
USB_INTEN_SOFTOKEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6401;"	d
USB_INTEN_SOFTOKEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6749;"	d
USB_INTEN_SOFTOKEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7126;"	d
USB_INTEN_SOFTOKEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8605;"	d
USB_INTEN_SOFTOKEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6402;"	d
USB_INTEN_SOFTOKEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6750;"	d
USB_INTEN_SOFTOKEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7127;"	d
USB_INTEN_SOFTOKEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8606;"	d
USB_INTEN_STALLEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6411;"	d
USB_INTEN_STALLEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6759;"	d
USB_INTEN_STALLEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7136;"	d
USB_INTEN_STALLEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8615;"	d
USB_INTEN_STALLEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6412;"	d
USB_INTEN_STALLEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6760;"	d
USB_INTEN_STALLEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7137;"	d
USB_INTEN_STALLEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8616;"	d
USB_INTEN_TOKDNEEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6403;"	d
USB_INTEN_TOKDNEEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6751;"	d
USB_INTEN_TOKDNEEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7128;"	d
USB_INTEN_TOKDNEEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8607;"	d
USB_INTEN_TOKDNEEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6404;"	d
USB_INTEN_TOKDNEEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6752;"	d
USB_INTEN_TOKDNEEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7129;"	d
USB_INTEN_TOKDNEEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8608;"	d
USB_INTEN_USBRSTEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6397;"	d
USB_INTEN_USBRSTEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6745;"	d
USB_INTEN_USBRSTEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7122;"	d
USB_INTEN_USBRSTEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8601;"	d
USB_INTEN_USBRSTEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6398;"	d
USB_INTEN_USBRSTEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6746;"	d
USB_INTEN_USBRSTEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7123;"	d
USB_INTEN_USBRSTEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8602;"	d
USB_ISTAT_ATTACH_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6392;"	d
USB_ISTAT_ATTACH_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6740;"	d
USB_ISTAT_ATTACH_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7117;"	d
USB_ISTAT_ATTACH_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8596;"	d
USB_ISTAT_ATTACH_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6393;"	d
USB_ISTAT_ATTACH_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6741;"	d
USB_ISTAT_ATTACH_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7118;"	d
USB_ISTAT_ATTACH_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8597;"	d
USB_ISTAT_ERROR_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6382;"	d
USB_ISTAT_ERROR_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6730;"	d
USB_ISTAT_ERROR_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7107;"	d
USB_ISTAT_ERROR_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8586;"	d
USB_ISTAT_ERROR_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6383;"	d
USB_ISTAT_ERROR_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6731;"	d
USB_ISTAT_ERROR_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7108;"	d
USB_ISTAT_ERROR_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8587;"	d
USB_ISTAT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6278;"	d
USB_ISTAT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6626;"	d
USB_ISTAT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7003;"	d
USB_ISTAT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8482;"	d
USB_ISTAT_RESUME_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6390;"	d
USB_ISTAT_RESUME_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6738;"	d
USB_ISTAT_RESUME_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7115;"	d
USB_ISTAT_RESUME_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8594;"	d
USB_ISTAT_RESUME_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6391;"	d
USB_ISTAT_RESUME_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6739;"	d
USB_ISTAT_RESUME_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7116;"	d
USB_ISTAT_RESUME_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8595;"	d
USB_ISTAT_SLEEP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6388;"	d
USB_ISTAT_SLEEP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6736;"	d
USB_ISTAT_SLEEP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7113;"	d
USB_ISTAT_SLEEP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8592;"	d
USB_ISTAT_SLEEP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6389;"	d
USB_ISTAT_SLEEP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6737;"	d
USB_ISTAT_SLEEP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7114;"	d
USB_ISTAT_SLEEP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8593;"	d
USB_ISTAT_SOFTOK_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6384;"	d
USB_ISTAT_SOFTOK_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6732;"	d
USB_ISTAT_SOFTOK_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7109;"	d
USB_ISTAT_SOFTOK_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8588;"	d
USB_ISTAT_SOFTOK_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6385;"	d
USB_ISTAT_SOFTOK_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6733;"	d
USB_ISTAT_SOFTOK_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7110;"	d
USB_ISTAT_SOFTOK_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8589;"	d
USB_ISTAT_STALL_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6394;"	d
USB_ISTAT_STALL_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6742;"	d
USB_ISTAT_STALL_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7119;"	d
USB_ISTAT_STALL_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8598;"	d
USB_ISTAT_STALL_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6395;"	d
USB_ISTAT_STALL_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6743;"	d
USB_ISTAT_STALL_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7120;"	d
USB_ISTAT_STALL_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8599;"	d
USB_ISTAT_TOKDNE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6386;"	d
USB_ISTAT_TOKDNE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6734;"	d
USB_ISTAT_TOKDNE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7111;"	d
USB_ISTAT_TOKDNE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8590;"	d
USB_ISTAT_TOKDNE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6387;"	d
USB_ISTAT_TOKDNE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6735;"	d
USB_ISTAT_TOKDNE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7112;"	d
USB_ISTAT_TOKDNE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8591;"	d
USB_ISTAT_USBRST_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6380;"	d
USB_ISTAT_USBRST_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6728;"	d
USB_ISTAT_USBRST_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7105;"	d
USB_ISTAT_USBRST_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8584;"	d
USB_ISTAT_USBRST_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6381;"	d
USB_ISTAT_USBRST_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6729;"	d
USB_ISTAT_USBRST_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7106;"	d
USB_ISTAT_USBRST_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8585;"	d
USB_MemMap	.\Sources\Chip_start\Header\MKL24Z4.h	/^typedef struct USB_MemMap$/;"	s
USB_MemMap	.\Sources\Chip_start\Header\MKL25Z4.h	/^typedef struct USB_MemMap$/;"	s
USB_MemMap	.\Sources\Chip_start\Header\MKL26Z4.h	/^typedef struct USB_MemMap$/;"	s
USB_MemMap	.\Sources\Chip_start\Header\MKL46Z4.h	/^typedef struct USB_MemMap$/;"	s
USB_MemMapPtr	.\Sources\Chip_start\Header\MKL24Z4.h	/^} volatile *USB_MemMapPtr;$/;"	t
USB_MemMapPtr	.\Sources\Chip_start\Header\MKL25Z4.h	/^} volatile *USB_MemMapPtr;$/;"	t
USB_MemMapPtr	.\Sources\Chip_start\Header\MKL26Z4.h	/^} volatile *USB_MemMapPtr;$/;"	t
USB_MemMapPtr	.\Sources\Chip_start\Header\MKL46Z4.h	/^} volatile *USB_MemMapPtr;$/;"	t
USB_OBSERVE_DMPD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6526;"	d
USB_OBSERVE_DMPD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6874;"	d
USB_OBSERVE_DMPD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7251;"	d
USB_OBSERVE_DMPD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8730;"	d
USB_OBSERVE_DMPD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6527;"	d
USB_OBSERVE_DMPD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6875;"	d
USB_OBSERVE_DMPD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7252;"	d
USB_OBSERVE_DMPD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8731;"	d
USB_OBSERVE_DPPD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6528;"	d
USB_OBSERVE_DPPD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6876;"	d
USB_OBSERVE_DPPD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7253;"	d
USB_OBSERVE_DPPD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8732;"	d
USB_OBSERVE_DPPD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6529;"	d
USB_OBSERVE_DPPD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6877;"	d
USB_OBSERVE_DPPD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7254;"	d
USB_OBSERVE_DPPD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8733;"	d
USB_OBSERVE_DPPU_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6530;"	d
USB_OBSERVE_DPPU_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6878;"	d
USB_OBSERVE_DPPU_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7255;"	d
USB_OBSERVE_DPPU_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8734;"	d
USB_OBSERVE_DPPU_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6531;"	d
USB_OBSERVE_DPPU_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6879;"	d
USB_OBSERVE_DPPU_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7256;"	d
USB_OBSERVE_DPPU_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8735;"	d
USB_OBSERVE_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6294;"	d
USB_OBSERVE_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6642;"	d
USB_OBSERVE_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7019;"	d
USB_OBSERVE_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8498;"	d
USB_OTGCTL_DMLOW_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6373;"	d
USB_OTGCTL_DMLOW_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6721;"	d
USB_OTGCTL_DMLOW_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7098;"	d
USB_OTGCTL_DMLOW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8577;"	d
USB_OTGCTL_DMLOW_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6374;"	d
USB_OTGCTL_DMLOW_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6722;"	d
USB_OTGCTL_DMLOW_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7099;"	d
USB_OTGCTL_DMLOW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8578;"	d
USB_OTGCTL_DPHIGH_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6377;"	d
USB_OTGCTL_DPHIGH_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6725;"	d
USB_OTGCTL_DPHIGH_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7102;"	d
USB_OTGCTL_DPHIGH_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8581;"	d
USB_OTGCTL_DPHIGH_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6378;"	d
USB_OTGCTL_DPHIGH_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6726;"	d
USB_OTGCTL_DPHIGH_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7103;"	d
USB_OTGCTL_DPHIGH_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8582;"	d
USB_OTGCTL_DPLOW_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6375;"	d
USB_OTGCTL_DPLOW_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6723;"	d
USB_OTGCTL_DPLOW_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7100;"	d
USB_OTGCTL_DPLOW_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8579;"	d
USB_OTGCTL_DPLOW_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6376;"	d
USB_OTGCTL_DPLOW_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6724;"	d
USB_OTGCTL_DPLOW_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7101;"	d
USB_OTGCTL_DPLOW_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8580;"	d
USB_OTGCTL_OTGEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6371;"	d
USB_OTGCTL_OTGEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6719;"	d
USB_OTGCTL_OTGEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7096;"	d
USB_OTGCTL_OTGEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8575;"	d
USB_OTGCTL_OTGEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6372;"	d
USB_OTGCTL_OTGEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6720;"	d
USB_OTGCTL_OTGEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7097;"	d
USB_OTGCTL_OTGEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8576;"	d
USB_OTGCTL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6277;"	d
USB_OTGCTL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6625;"	d
USB_OTGCTL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7002;"	d
USB_OTGCTL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8481;"	d
USB_OTGICR_AVBUSEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6345;"	d
USB_OTGICR_AVBUSEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6693;"	d
USB_OTGICR_AVBUSEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7070;"	d
USB_OTGICR_AVBUSEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8549;"	d
USB_OTGICR_AVBUSEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6346;"	d
USB_OTGICR_AVBUSEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6694;"	d
USB_OTGICR_AVBUSEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7071;"	d
USB_OTGICR_AVBUSEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8550;"	d
USB_OTGICR_BSESSEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6347;"	d
USB_OTGICR_BSESSEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6695;"	d
USB_OTGICR_BSESSEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7072;"	d
USB_OTGICR_BSESSEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8551;"	d
USB_OTGICR_BSESSEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6348;"	d
USB_OTGICR_BSESSEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6696;"	d
USB_OTGICR_BSESSEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7073;"	d
USB_OTGICR_BSESSEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8552;"	d
USB_OTGICR_IDEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6355;"	d
USB_OTGICR_IDEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6703;"	d
USB_OTGICR_IDEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7080;"	d
USB_OTGICR_IDEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8559;"	d
USB_OTGICR_IDEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6356;"	d
USB_OTGICR_IDEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6704;"	d
USB_OTGICR_IDEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7081;"	d
USB_OTGICR_IDEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8560;"	d
USB_OTGICR_LINESTATEEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6351;"	d
USB_OTGICR_LINESTATEEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6699;"	d
USB_OTGICR_LINESTATEEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7076;"	d
USB_OTGICR_LINESTATEEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8555;"	d
USB_OTGICR_LINESTATEEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6352;"	d
USB_OTGICR_LINESTATEEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6700;"	d
USB_OTGICR_LINESTATEEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7077;"	d
USB_OTGICR_LINESTATEEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8556;"	d
USB_OTGICR_ONEMSECEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6353;"	d
USB_OTGICR_ONEMSECEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6701;"	d
USB_OTGICR_ONEMSECEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7078;"	d
USB_OTGICR_ONEMSECEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8557;"	d
USB_OTGICR_ONEMSECEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6354;"	d
USB_OTGICR_ONEMSECEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6702;"	d
USB_OTGICR_ONEMSECEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7079;"	d
USB_OTGICR_ONEMSECEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8558;"	d
USB_OTGICR_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6275;"	d
USB_OTGICR_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6623;"	d
USB_OTGICR_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7000;"	d
USB_OTGICR_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8479;"	d
USB_OTGICR_SESSVLDEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6349;"	d
USB_OTGICR_SESSVLDEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6697;"	d
USB_OTGICR_SESSVLDEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7074;"	d
USB_OTGICR_SESSVLDEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8553;"	d
USB_OTGICR_SESSVLDEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6350;"	d
USB_OTGICR_SESSVLDEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6698;"	d
USB_OTGICR_SESSVLDEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7075;"	d
USB_OTGICR_SESSVLDEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8554;"	d
USB_OTGISTAT_AVBUSCHG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6332;"	d
USB_OTGISTAT_AVBUSCHG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6680;"	d
USB_OTGISTAT_AVBUSCHG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7057;"	d
USB_OTGISTAT_AVBUSCHG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8536;"	d
USB_OTGISTAT_AVBUSCHG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6333;"	d
USB_OTGISTAT_AVBUSCHG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6681;"	d
USB_OTGISTAT_AVBUSCHG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7058;"	d
USB_OTGISTAT_AVBUSCHG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8537;"	d
USB_OTGISTAT_B_SESS_CHG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6334;"	d
USB_OTGISTAT_B_SESS_CHG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6682;"	d
USB_OTGISTAT_B_SESS_CHG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7059;"	d
USB_OTGISTAT_B_SESS_CHG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8538;"	d
USB_OTGISTAT_B_SESS_CHG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6335;"	d
USB_OTGISTAT_B_SESS_CHG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6683;"	d
USB_OTGISTAT_B_SESS_CHG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7060;"	d
USB_OTGISTAT_B_SESS_CHG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8539;"	d
USB_OTGISTAT_IDCHG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6342;"	d
USB_OTGISTAT_IDCHG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6690;"	d
USB_OTGISTAT_IDCHG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7067;"	d
USB_OTGISTAT_IDCHG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8546;"	d
USB_OTGISTAT_IDCHG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6343;"	d
USB_OTGISTAT_IDCHG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6691;"	d
USB_OTGISTAT_IDCHG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7068;"	d
USB_OTGISTAT_IDCHG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8547;"	d
USB_OTGISTAT_LINE_STATE_CHG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6338;"	d
USB_OTGISTAT_LINE_STATE_CHG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6686;"	d
USB_OTGISTAT_LINE_STATE_CHG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7063;"	d
USB_OTGISTAT_LINE_STATE_CHG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8542;"	d
USB_OTGISTAT_LINE_STATE_CHG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6339;"	d
USB_OTGISTAT_LINE_STATE_CHG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6687;"	d
USB_OTGISTAT_LINE_STATE_CHG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7064;"	d
USB_OTGISTAT_LINE_STATE_CHG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8543;"	d
USB_OTGISTAT_ONEMSEC_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6340;"	d
USB_OTGISTAT_ONEMSEC_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6688;"	d
USB_OTGISTAT_ONEMSEC_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7065;"	d
USB_OTGISTAT_ONEMSEC_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8544;"	d
USB_OTGISTAT_ONEMSEC_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6341;"	d
USB_OTGISTAT_ONEMSEC_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6689;"	d
USB_OTGISTAT_ONEMSEC_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7066;"	d
USB_OTGISTAT_ONEMSEC_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8545;"	d
USB_OTGISTAT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6274;"	d
USB_OTGISTAT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6622;"	d
USB_OTGISTAT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6999;"	d
USB_OTGISTAT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8478;"	d
USB_OTGISTAT_SESSVLDCHG_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6336;"	d
USB_OTGISTAT_SESSVLDCHG_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6684;"	d
USB_OTGISTAT_SESSVLDCHG_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7061;"	d
USB_OTGISTAT_SESSVLDCHG_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8540;"	d
USB_OTGISTAT_SESSVLDCHG_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6337;"	d
USB_OTGISTAT_SESSVLDCHG_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6685;"	d
USB_OTGISTAT_SESSVLDCHG_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7062;"	d
USB_OTGISTAT_SESSVLDCHG_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8541;"	d
USB_OTGSTAT_AVBUSVLD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6358;"	d
USB_OTGSTAT_AVBUSVLD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6706;"	d
USB_OTGSTAT_AVBUSVLD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7083;"	d
USB_OTGSTAT_AVBUSVLD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8562;"	d
USB_OTGSTAT_AVBUSVLD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6359;"	d
USB_OTGSTAT_AVBUSVLD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6707;"	d
USB_OTGSTAT_AVBUSVLD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7084;"	d
USB_OTGSTAT_AVBUSVLD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8563;"	d
USB_OTGSTAT_BSESSEND_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6360;"	d
USB_OTGSTAT_BSESSEND_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6708;"	d
USB_OTGSTAT_BSESSEND_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7085;"	d
USB_OTGSTAT_BSESSEND_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8564;"	d
USB_OTGSTAT_BSESSEND_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6361;"	d
USB_OTGSTAT_BSESSEND_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6709;"	d
USB_OTGSTAT_BSESSEND_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7086;"	d
USB_OTGSTAT_BSESSEND_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8565;"	d
USB_OTGSTAT_ID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6368;"	d
USB_OTGSTAT_ID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6716;"	d
USB_OTGSTAT_ID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7093;"	d
USB_OTGSTAT_ID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8572;"	d
USB_OTGSTAT_ID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6369;"	d
USB_OTGSTAT_ID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6717;"	d
USB_OTGSTAT_ID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7094;"	d
USB_OTGSTAT_ID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8573;"	d
USB_OTGSTAT_LINESTATESTABLE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6364;"	d
USB_OTGSTAT_LINESTATESTABLE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6712;"	d
USB_OTGSTAT_LINESTATESTABLE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7089;"	d
USB_OTGSTAT_LINESTATESTABLE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8568;"	d
USB_OTGSTAT_LINESTATESTABLE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6365;"	d
USB_OTGSTAT_LINESTATESTABLE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6713;"	d
USB_OTGSTAT_LINESTATESTABLE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7090;"	d
USB_OTGSTAT_LINESTATESTABLE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8569;"	d
USB_OTGSTAT_ONEMSECEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6366;"	d
USB_OTGSTAT_ONEMSECEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6714;"	d
USB_OTGSTAT_ONEMSECEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7091;"	d
USB_OTGSTAT_ONEMSECEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8570;"	d
USB_OTGSTAT_ONEMSECEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6367;"	d
USB_OTGSTAT_ONEMSECEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6715;"	d
USB_OTGSTAT_ONEMSECEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7092;"	d
USB_OTGSTAT_ONEMSECEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8571;"	d
USB_OTGSTAT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6276;"	d
USB_OTGSTAT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6624;"	d
USB_OTGSTAT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7001;"	d
USB_OTGSTAT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8480;"	d
USB_OTGSTAT_SESS_VLD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6362;"	d
USB_OTGSTAT_SESS_VLD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6710;"	d
USB_OTGSTAT_SESS_VLD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7087;"	d
USB_OTGSTAT_SESS_VLD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8566;"	d
USB_OTGSTAT_SESS_VLD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6363;"	d
USB_OTGSTAT_SESS_VLD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6711;"	d
USB_OTGSTAT_SESS_VLD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7088;"	d
USB_OTGSTAT_SESS_VLD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8567;"	d
USB_PERID_ID	.\Sources\Chip_start\Header\MKL24Z4.h	6316;"	d
USB_PERID_ID	.\Sources\Chip_start\Header\MKL25Z4.h	6664;"	d
USB_PERID_ID	.\Sources\Chip_start\Header\MKL26Z4.h	7041;"	d
USB_PERID_ID	.\Sources\Chip_start\Header\MKL46Z4.h	8520;"	d
USB_PERID_ID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6314;"	d
USB_PERID_ID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6662;"	d
USB_PERID_ID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7039;"	d
USB_PERID_ID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8518;"	d
USB_PERID_ID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6315;"	d
USB_PERID_ID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6663;"	d
USB_PERID_ID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7040;"	d
USB_PERID_ID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8519;"	d
USB_PERID_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6270;"	d
USB_PERID_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6618;"	d
USB_PERID_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6995;"	d
USB_PERID_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8474;"	d
USB_REV_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6272;"	d
USB_REV_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6620;"	d
USB_REV_REG	.\Sources\Chip_start\Header\MKL26Z4.h	6997;"	d
USB_REV_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8476;"	d
USB_REV_REV	.\Sources\Chip_start\Header\MKL24Z4.h	6324;"	d
USB_REV_REV	.\Sources\Chip_start\Header\MKL25Z4.h	6672;"	d
USB_REV_REV	.\Sources\Chip_start\Header\MKL26Z4.h	7049;"	d
USB_REV_REV	.\Sources\Chip_start\Header\MKL46Z4.h	8528;"	d
USB_REV_REV_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6322;"	d
USB_REV_REV_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6670;"	d
USB_REV_REV_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7047;"	d
USB_REV_REV_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8526;"	d
USB_REV_REV_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6323;"	d
USB_REV_REV_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6671;"	d
USB_REV_REV_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7048;"	d
USB_REV_REV_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8527;"	d
USB_SOFTHLD_CNT	.\Sources\Chip_start\Header\MKL24Z4.h	6496;"	d
USB_SOFTHLD_CNT	.\Sources\Chip_start\Header\MKL25Z4.h	6844;"	d
USB_SOFTHLD_CNT	.\Sources\Chip_start\Header\MKL26Z4.h	7221;"	d
USB_SOFTHLD_CNT	.\Sources\Chip_start\Header\MKL46Z4.h	8700;"	d
USB_SOFTHLD_CNT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6494;"	d
USB_SOFTHLD_CNT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6842;"	d
USB_SOFTHLD_CNT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7219;"	d
USB_SOFTHLD_CNT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8698;"	d
USB_SOFTHLD_CNT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6495;"	d
USB_SOFTHLD_CNT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6843;"	d
USB_SOFTHLD_CNT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7220;"	d
USB_SOFTHLD_CNT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8699;"	d
USB_SOFTHLD_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6289;"	d
USB_SOFTHLD_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6637;"	d
USB_SOFTHLD_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7014;"	d
USB_SOFTHLD_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8493;"	d
USB_STAT_ENDP	.\Sources\Chip_start\Header\MKL24Z4.h	6450;"	d
USB_STAT_ENDP	.\Sources\Chip_start\Header\MKL25Z4.h	6798;"	d
USB_STAT_ENDP	.\Sources\Chip_start\Header\MKL26Z4.h	7175;"	d
USB_STAT_ENDP	.\Sources\Chip_start\Header\MKL46Z4.h	8654;"	d
USB_STAT_ENDP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6448;"	d
USB_STAT_ENDP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6796;"	d
USB_STAT_ENDP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7173;"	d
USB_STAT_ENDP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8652;"	d
USB_STAT_ENDP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6449;"	d
USB_STAT_ENDP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6797;"	d
USB_STAT_ENDP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7174;"	d
USB_STAT_ENDP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8653;"	d
USB_STAT_ODD_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6444;"	d
USB_STAT_ODD_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6792;"	d
USB_STAT_ODD_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7169;"	d
USB_STAT_ODD_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8648;"	d
USB_STAT_ODD_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6445;"	d
USB_STAT_ODD_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6793;"	d
USB_STAT_ODD_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7170;"	d
USB_STAT_ODD_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8649;"	d
USB_STAT_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6282;"	d
USB_STAT_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6630;"	d
USB_STAT_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7007;"	d
USB_STAT_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8486;"	d
USB_STAT_TX_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6446;"	d
USB_STAT_TX_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6794;"	d
USB_STAT_TX_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7171;"	d
USB_STAT_TX_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8650;"	d
USB_STAT_TX_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6447;"	d
USB_STAT_TX_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6795;"	d
USB_STAT_TX_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7172;"	d
USB_STAT_TX_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8651;"	d
USB_TOKEN_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6288;"	d
USB_TOKEN_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6636;"	d
USB_TOKEN_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7013;"	d
USB_TOKEN_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8492;"	d
USB_TOKEN_TOKENENDPT	.\Sources\Chip_start\Header\MKL24Z4.h	6489;"	d
USB_TOKEN_TOKENENDPT	.\Sources\Chip_start\Header\MKL25Z4.h	6837;"	d
USB_TOKEN_TOKENENDPT	.\Sources\Chip_start\Header\MKL26Z4.h	7214;"	d
USB_TOKEN_TOKENENDPT	.\Sources\Chip_start\Header\MKL46Z4.h	8693;"	d
USB_TOKEN_TOKENENDPT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6487;"	d
USB_TOKEN_TOKENENDPT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6835;"	d
USB_TOKEN_TOKENENDPT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7212;"	d
USB_TOKEN_TOKENENDPT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8691;"	d
USB_TOKEN_TOKENENDPT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6488;"	d
USB_TOKEN_TOKENENDPT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6836;"	d
USB_TOKEN_TOKENENDPT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7213;"	d
USB_TOKEN_TOKENENDPT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8692;"	d
USB_TOKEN_TOKENPID	.\Sources\Chip_start\Header\MKL24Z4.h	6492;"	d
USB_TOKEN_TOKENPID	.\Sources\Chip_start\Header\MKL25Z4.h	6840;"	d
USB_TOKEN_TOKENPID	.\Sources\Chip_start\Header\MKL26Z4.h	7217;"	d
USB_TOKEN_TOKENPID	.\Sources\Chip_start\Header\MKL46Z4.h	8696;"	d
USB_TOKEN_TOKENPID_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6490;"	d
USB_TOKEN_TOKENPID_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6838;"	d
USB_TOKEN_TOKENPID_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7215;"	d
USB_TOKEN_TOKENPID_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8694;"	d
USB_TOKEN_TOKENPID_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6491;"	d
USB_TOKEN_TOKENPID_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6839;"	d
USB_TOKEN_TOKENPID_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7216;"	d
USB_TOKEN_TOKENPID_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8695;"	d
USB_USBCTRL_PDE_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6521;"	d
USB_USBCTRL_PDE_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6869;"	d
USB_USBCTRL_PDE_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7246;"	d
USB_USBCTRL_PDE_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8725;"	d
USB_USBCTRL_PDE_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6522;"	d
USB_USBCTRL_PDE_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6870;"	d
USB_USBCTRL_PDE_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7247;"	d
USB_USBCTRL_PDE_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8726;"	d
USB_USBCTRL_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6293;"	d
USB_USBCTRL_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6641;"	d
USB_USBCTRL_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7018;"	d
USB_USBCTRL_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8497;"	d
USB_USBCTRL_SUSP_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6523;"	d
USB_USBCTRL_SUSP_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6871;"	d
USB_USBCTRL_SUSP_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7248;"	d
USB_USBCTRL_SUSP_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8727;"	d
USB_USBCTRL_SUSP_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6524;"	d
USB_USBCTRL_SUSP_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6872;"	d
USB_USBCTRL_SUSP_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7249;"	d
USB_USBCTRL_SUSP_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8728;"	d
USB_USBFRMADJUST_ADJ	.\Sources\Chip_start\Header\MKL24Z4.h	6547;"	d
USB_USBFRMADJUST_ADJ	.\Sources\Chip_start\Header\MKL25Z4.h	6895;"	d
USB_USBFRMADJUST_ADJ	.\Sources\Chip_start\Header\MKL26Z4.h	7272;"	d
USB_USBFRMADJUST_ADJ	.\Sources\Chip_start\Header\MKL46Z4.h	8751;"	d
USB_USBFRMADJUST_ADJ_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6545;"	d
USB_USBFRMADJUST_ADJ_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6893;"	d
USB_USBFRMADJUST_ADJ_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7270;"	d
USB_USBFRMADJUST_ADJ_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8749;"	d
USB_USBFRMADJUST_ADJ_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6546;"	d
USB_USBFRMADJUST_ADJ_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6894;"	d
USB_USBFRMADJUST_ADJ_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7271;"	d
USB_USBFRMADJUST_ADJ_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8750;"	d
USB_USBFRMADJUST_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6297;"	d
USB_USBFRMADJUST_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6645;"	d
USB_USBFRMADJUST_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7022;"	d
USB_USBFRMADJUST_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8501;"	d
USB_USBTRC0_REG	.\Sources\Chip_start\Header\MKL24Z4.h	6296;"	d
USB_USBTRC0_REG	.\Sources\Chip_start\Header\MKL25Z4.h	6644;"	d
USB_USBTRC0_REG	.\Sources\Chip_start\Header\MKL26Z4.h	7021;"	d
USB_USBTRC0_REG	.\Sources\Chip_start\Header\MKL46Z4.h	8500;"	d
USB_USBTRC0_SYNC_DET_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6538;"	d
USB_USBTRC0_SYNC_DET_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6886;"	d
USB_USBTRC0_SYNC_DET_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7263;"	d
USB_USBTRC0_SYNC_DET_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8742;"	d
USB_USBTRC0_SYNC_DET_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6539;"	d
USB_USBTRC0_SYNC_DET_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6887;"	d
USB_USBTRC0_SYNC_DET_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7264;"	d
USB_USBTRC0_SYNC_DET_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8743;"	d
USB_USBTRC0_USBRESET_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6542;"	d
USB_USBTRC0_USBRESET_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6890;"	d
USB_USBTRC0_USBRESET_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7267;"	d
USB_USBTRC0_USBRESET_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8746;"	d
USB_USBTRC0_USBRESET_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6543;"	d
USB_USBTRC0_USBRESET_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6891;"	d
USB_USBTRC0_USBRESET_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7268;"	d
USB_USBTRC0_USBRESET_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8747;"	d
USB_USBTRC0_USBRESMEN_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6540;"	d
USB_USBTRC0_USBRESMEN_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6888;"	d
USB_USBTRC0_USBRESMEN_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7265;"	d
USB_USBTRC0_USBRESMEN_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8744;"	d
USB_USBTRC0_USBRESMEN_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6541;"	d
USB_USBTRC0_USBRESMEN_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6889;"	d
USB_USBTRC0_USBRESMEN_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7266;"	d
USB_USBTRC0_USBRESMEN_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8745;"	d
USB_USBTRC0_USB_RESUME_INT_MASK	.\Sources\Chip_start\Header\MKL24Z4.h	6536;"	d
USB_USBTRC0_USB_RESUME_INT_MASK	.\Sources\Chip_start\Header\MKL25Z4.h	6884;"	d
USB_USBTRC0_USB_RESUME_INT_MASK	.\Sources\Chip_start\Header\MKL26Z4.h	7261;"	d
USB_USBTRC0_USB_RESUME_INT_MASK	.\Sources\Chip_start\Header\MKL46Z4.h	8740;"	d
USB_USBTRC0_USB_RESUME_INT_SHIFT	.\Sources\Chip_start\Header\MKL24Z4.h	6537;"	d
USB_USBTRC0_USB_RESUME_INT_SHIFT	.\Sources\Chip_start\Header\MKL25Z4.h	6885;"	d
USB_USBTRC0_USB_RESUME_INT_SHIFT	.\Sources\Chip_start\Header\MKL26Z4.h	7262;"	d
USB_USBTRC0_USB_RESUME_INT_SHIFT	.\Sources\Chip_start\Header\MKL46Z4.h	8741;"	d
U_GPIO_MemMap	.\Sources\Chip_driver\GPIO\gpio.h	/^typedef struct U_GPIO_MemMap$/;"	s
U_GPIO_MemMapPtr	.\Sources\Chip_driver\GPIO\gpio.h	/^} volatile *U_GPIO_MemMapPtr;$/;"	t
U_PTA_BASE_PTR	.\Sources\Chip_driver\GPIO\gpio.h	453;"	d
U_PTB_BASE_PTR	.\Sources\Chip_driver\GPIO\gpio.h	455;"	d
U_PTC_BASE_PTR	.\Sources\Chip_driver\GPIO\gpio.h	457;"	d
U_PTD_BASE_PTR	.\Sources\Chip_driver\GPIO\gpio.h	459;"	d
U_PTE_BASE_PTR	.\Sources\Chip_driver\GPIO\gpio.h	461;"	d
V	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon70::__anon71
V	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon74::__anon75
V	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon81::__anon82
V	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon85::__anon86
V	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon93::__anon94
V	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon97::__anon98
V	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon111::__anon112
V	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon115::__anon116
V	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon130::__anon131
V	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon134::__anon135
V	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon143::__anon144
V	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t V: 1;                       \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon147::__anon148
VAL	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon80
VAL	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon91
VAL	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon104
VAL	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon122
VAL	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon141
VAL	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon154
VECTORNUM	.\Sources\Chip_start\vectors.c	311;"	d	file:
VECTOR_000	.\Sources\Chip_start\vectors.h	82;"	d
VECTOR_001	.\Sources\Chip_start\vectors.h	83;"	d
VECTOR_002	.\Sources\Chip_start\vectors.h	84;"	d
VECTOR_003	.\Sources\Chip_start\vectors.h	85;"	d
VECTOR_004	.\Sources\Chip_start\vectors.h	86;"	d
VECTOR_005	.\Sources\Chip_start\vectors.h	87;"	d
VECTOR_006	.\Sources\Chip_start\vectors.h	88;"	d
VECTOR_007	.\Sources\Chip_start\vectors.h	89;"	d
VECTOR_008	.\Sources\Chip_start\vectors.h	90;"	d
VECTOR_009	.\Sources\Chip_start\vectors.h	91;"	d
VECTOR_010	.\Sources\Chip_start\vectors.h	92;"	d
VECTOR_011	.\Sources\Chip_start\vectors.h	93;"	d
VECTOR_012	.\Sources\Chip_start\vectors.h	94;"	d
VECTOR_013	.\Sources\Chip_start\vectors.h	95;"	d
VECTOR_014	.\Sources\Chip_start\vectors.h	96;"	d
VECTOR_015	.\Sources\Chip_start\vectors.h	97;"	d
VECTOR_016	.\Sources\Chip_driver\isr.h	127;"	d
VECTOR_016	.\Sources\Chip_driver\isr.h	128;"	d
VECTOR_016	.\Sources\Chip_driver\isr.h	22;"	d
VECTOR_016	.\Sources\Chip_driver\isr.h	23;"	d
VECTOR_016	.\Sources\Chip_start\vectors.h	98;"	d
VECTOR_017	.\Sources\Chip_driver\isr.h	129;"	d
VECTOR_017	.\Sources\Chip_driver\isr.h	130;"	d
VECTOR_017	.\Sources\Chip_driver\isr.h	24;"	d
VECTOR_017	.\Sources\Chip_driver\isr.h	25;"	d
VECTOR_017	.\Sources\Chip_start\vectors.h	99;"	d
VECTOR_018	.\Sources\Chip_driver\isr.h	131;"	d
VECTOR_018	.\Sources\Chip_driver\isr.h	132;"	d
VECTOR_018	.\Sources\Chip_driver\isr.h	26;"	d
VECTOR_018	.\Sources\Chip_driver\isr.h	27;"	d
VECTOR_018	.\Sources\Chip_start\vectors.h	100;"	d
VECTOR_019	.\Sources\Chip_driver\isr.h	133;"	d
VECTOR_019	.\Sources\Chip_driver\isr.h	134;"	d
VECTOR_019	.\Sources\Chip_driver\isr.h	28;"	d
VECTOR_019	.\Sources\Chip_driver\isr.h	29;"	d
VECTOR_019	.\Sources\Chip_start\vectors.h	101;"	d
VECTOR_020	.\Sources\Chip_driver\isr.h	30;"	d
VECTOR_020	.\Sources\Chip_driver\isr.h	31;"	d
VECTOR_020	.\Sources\Chip_start\vectors.h	102;"	d
VECTOR_021	.\Sources\Chip_driver\isr.h	32;"	d
VECTOR_021	.\Sources\Chip_driver\isr.h	33;"	d
VECTOR_021	.\Sources\Chip_start\vectors.h	103;"	d
VECTOR_022	.\Sources\Chip_driver\isr.h	34;"	d
VECTOR_022	.\Sources\Chip_driver\isr.h	35;"	d
VECTOR_022	.\Sources\Chip_start\vectors.h	104;"	d
VECTOR_023	.\Sources\Chip_driver\isr.h	36;"	d
VECTOR_023	.\Sources\Chip_driver\isr.h	37;"	d
VECTOR_023	.\Sources\Chip_start\vectors.h	105;"	d
VECTOR_024	.\Sources\Chip_driver\isr.h	137;"	d
VECTOR_024	.\Sources\Chip_driver\isr.h	138;"	d
VECTOR_024	.\Sources\Chip_driver\isr.h	38;"	d
VECTOR_024	.\Sources\Chip_driver\isr.h	39;"	d
VECTOR_024	.\Sources\Chip_start\vectors.h	106;"	d
VECTOR_025	.\Sources\Chip_driver\isr.h	139;"	d
VECTOR_025	.\Sources\Chip_driver\isr.h	140;"	d
VECTOR_025	.\Sources\Chip_driver\isr.h	40;"	d
VECTOR_025	.\Sources\Chip_driver\isr.h	41;"	d
VECTOR_025	.\Sources\Chip_start\vectors.h	107;"	d
VECTOR_026	.\Sources\Chip_driver\isr.h	164;"	d
VECTOR_026	.\Sources\Chip_driver\isr.h	165;"	d
VECTOR_026	.\Sources\Chip_driver\isr.h	42;"	d
VECTOR_026	.\Sources\Chip_driver\isr.h	43;"	d
VECTOR_026	.\Sources\Chip_start\vectors.h	108;"	d
VECTOR_027	.\Sources\Chip_driver\isr.h	166;"	d
VECTOR_027	.\Sources\Chip_driver\isr.h	167;"	d
VECTOR_027	.\Sources\Chip_driver\isr.h	44;"	d
VECTOR_027	.\Sources\Chip_driver\isr.h	45;"	d
VECTOR_027	.\Sources\Chip_start\vectors.h	109;"	d
VECTOR_028	.\Sources\Chip_driver\isr.h	178;"	d
VECTOR_028	.\Sources\Chip_driver\isr.h	179;"	d
VECTOR_028	.\Sources\Chip_driver\isr.h	46;"	d
VECTOR_028	.\Sources\Chip_driver\isr.h	47;"	d
VECTOR_028	.\Sources\Chip_start\vectors.h	110;"	d
VECTOR_029	.\Sources\Chip_driver\isr.h	180;"	d
VECTOR_029	.\Sources\Chip_driver\isr.h	181;"	d
VECTOR_029	.\Sources\Chip_driver\isr.h	48;"	d
VECTOR_029	.\Sources\Chip_driver\isr.h	49;"	d
VECTOR_029	.\Sources\Chip_start\vectors.h	111;"	d
VECTOR_030	.\Sources\Chip_driver\isr.h	182;"	d
VECTOR_030	.\Sources\Chip_driver\isr.h	183;"	d
VECTOR_030	.\Sources\Chip_driver\isr.h	50;"	d
VECTOR_030	.\Sources\Chip_driver\isr.h	51;"	d
VECTOR_030	.\Sources\Chip_start\vectors.h	112;"	d
VECTOR_031	.\Sources\Chip_driver\isr.h	119;"	d
VECTOR_031	.\Sources\Chip_driver\isr.h	120;"	d
VECTOR_031	.\Sources\Chip_driver\isr.h	52;"	d
VECTOR_031	.\Sources\Chip_driver\isr.h	53;"	d
VECTOR_031	.\Sources\Chip_start\vectors.h	113;"	d
VECTOR_032	.\Sources\Chip_driver\isr.h	123;"	d
VECTOR_032	.\Sources\Chip_driver\isr.h	124;"	d
VECTOR_032	.\Sources\Chip_start\vectors.h	114;"	d
VECTOR_033	.\Sources\Chip_driver\isr.h	170;"	d
VECTOR_033	.\Sources\Chip_driver\isr.h	171;"	d
VECTOR_033	.\Sources\Chip_start\vectors.h	115;"	d
VECTOR_034	.\Sources\Chip_driver\isr.h	172;"	d
VECTOR_034	.\Sources\Chip_driver\isr.h	173;"	d
VECTOR_034	.\Sources\Chip_start\vectors.h	116;"	d
VECTOR_035	.\Sources\Chip_driver\isr.h	174;"	d
VECTOR_035	.\Sources\Chip_driver\isr.h	175;"	d
VECTOR_035	.\Sources\Chip_start\vectors.h	117;"	d
VECTOR_036	.\Sources\Chip_driver\isr.h	157;"	d
VECTOR_036	.\Sources\Chip_driver\isr.h	158;"	d
VECTOR_036	.\Sources\Chip_start\vectors.h	118;"	d
VECTOR_037	.\Sources\Chip_driver\isr.h	160;"	d
VECTOR_037	.\Sources\Chip_driver\isr.h	161;"	d
VECTOR_037	.\Sources\Chip_start\vectors.h	119;"	d
VECTOR_038	.\Sources\Chip_driver\isr.h	147;"	d
VECTOR_038	.\Sources\Chip_driver\isr.h	148;"	d
VECTOR_038	.\Sources\Chip_start\vectors.h	120;"	d
VECTOR_039	.\Sources\Chip_start\vectors.h	121;"	d
VECTOR_040	.\Sources\Chip_start\vectors.h	122;"	d
VECTOR_041	.\Sources\Chip_start\vectors.h	123;"	d
VECTOR_042	.\Sources\Chip_driver\isr.h	85;"	d
VECTOR_042	.\Sources\Chip_driver\isr.h	86;"	d
VECTOR_042	.\Sources\Chip_start\vectors.h	124;"	d
VECTOR_043	.\Sources\Chip_driver\isr.h	87;"	d
VECTOR_043	.\Sources\Chip_driver\isr.h	88;"	d
VECTOR_043	.\Sources\Chip_start\vectors.h	125;"	d
VECTOR_044	.\Sources\Chip_driver\isr.h	143;"	d
VECTOR_044	.\Sources\Chip_driver\isr.h	144;"	d
VECTOR_044	.\Sources\Chip_driver\isr.h	89;"	d
VECTOR_044	.\Sources\Chip_driver\isr.h	90;"	d
VECTOR_044	.\Sources\Chip_start\vectors.h	126;"	d
VECTOR_045	.\Sources\Chip_start\vectors.h	127;"	d
VECTOR_046	.\Sources\Chip_driver\isr.h	151;"	d
VECTOR_046	.\Sources\Chip_driver\isr.h	152;"	d
VECTOR_046	.\Sources\Chip_start\vectors.h	128;"	d
VECTOR_047	.\Sources\Chip_driver\isr.h	153;"	d
VECTOR_047	.\Sources\Chip_driver\isr.h	154;"	d
VECTOR_047	.\Sources\Chip_start\vectors.h	129;"	d
VECTOR_061	.\Sources\Chip_driver\isr.h	103;"	d
VECTOR_061	.\Sources\Chip_driver\isr.h	104;"	d
VECTOR_063	.\Sources\Chip_driver\isr.h	105;"	d
VECTOR_063	.\Sources\Chip_driver\isr.h	106;"	d
VECTOR_065	.\Sources\Chip_driver\isr.h	107;"	d
VECTOR_065	.\Sources\Chip_driver\isr.h	108;"	d
VECTOR_067	.\Sources\Chip_driver\isr.h	109;"	d
VECTOR_067	.\Sources\Chip_driver\isr.h	110;"	d
VECTOR_069	.\Sources\Chip_driver\isr.h	111;"	d
VECTOR_069	.\Sources\Chip_driver\isr.h	112;"	d
VECTOR_071	.\Sources\Chip_driver\isr.h	113;"	d
VECTOR_071	.\Sources\Chip_driver\isr.h	114;"	d
VECTOR_073	.\Sources\Chip_driver\isr.h	12;"	d
VECTOR_073	.\Sources\Chip_driver\isr.h	13;"	d
VECTOR_074	.\Sources\Chip_driver\isr.h	14;"	d
VECTOR_074	.\Sources\Chip_driver\isr.h	15;"	d
VECTOR_078	.\Sources\Chip_driver\isr.h	93;"	d
VECTOR_078	.\Sources\Chip_driver\isr.h	94;"	d
VECTOR_079	.\Sources\Chip_driver\isr.h	95;"	d
VECTOR_079	.\Sources\Chip_driver\isr.h	96;"	d
VECTOR_080	.\Sources\Chip_driver\isr.h	97;"	d
VECTOR_080	.\Sources\Chip_driver\isr.h	98;"	d
VECTOR_084	.\Sources\Chip_driver\isr.h	60;"	d
VECTOR_084	.\Sources\Chip_driver\isr.h	61;"	d
VECTOR_085	.\Sources\Chip_driver\isr.h	62;"	d
VECTOR_085	.\Sources\Chip_driver\isr.h	63;"	d
VECTOR_086	.\Sources\Chip_driver\isr.h	64;"	d
VECTOR_086	.\Sources\Chip_driver\isr.h	65;"	d
VECTOR_087	.\Sources\Chip_driver\isr.h	66;"	d
VECTOR_087	.\Sources\Chip_driver\isr.h	67;"	d
VECTOR_101	.\Sources\Chip_driver\isr.h	56;"	d
VECTOR_101	.\Sources\Chip_driver\isr.h	57;"	d
VECTOR_103	.\Sources\Chip_driver\isr.h	70;"	d
VECTOR_103	.\Sources\Chip_driver\isr.h	71;"	d
VECTOR_104	.\Sources\Chip_driver\isr.h	72;"	d
VECTOR_104	.\Sources\Chip_driver\isr.h	73;"	d
VECTOR_105	.\Sources\Chip_driver\isr.h	74;"	d
VECTOR_105	.\Sources\Chip_driver\isr.h	75;"	d
VECTOR_106	.\Sources\Chip_driver\isr.h	76;"	d
VECTOR_106	.\Sources\Chip_driver\isr.h	77;"	d
VECTOR_107	.\Sources\Chip_driver\isr.h	78;"	d
VECTOR_107	.\Sources\Chip_driver\isr.h	79;"	d
VECTOR_108	.\Sources\Chip_driver\isr.h	80;"	d
VECTOR_108	.\Sources\Chip_driver\isr.h	81;"	d
VECTOR_117	.\Sources\Chip_driver\isr.h	100;"	d
VECTOR_117	.\Sources\Chip_driver\isr.h	99;"	d
VECTOR_118	.\Sources\Chip_driver\isr.h	16;"	d
VECTOR_118	.\Sources\Chip_driver\isr.h	17;"	d
VECTOR_119	.\Sources\Chip_driver\isr.h	18;"	d
VECTOR_119	.\Sources\Chip_driver\isr.h	19;"	d
VECTOR_PADDING	.\Sources\Chip_start\vectors.h	130;"	d
VFYKEY	.\Sources\Chip_driver\FTFA\ftfa.c	/^    VFYKEY  = 0x45,$/;"	e	enum:_FCMD_	file:
VTOR	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon90
VTOR	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon102
VTOR	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon120
VTOR	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon139
VTOR	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon152
VTOR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t VTOR;                                   \/**< Vector Table Offset Register, offset: 0xD08 *\/$/;"	m	struct:SCB_MemMap
VTOR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t VTOR;                                   \/**< Vector Table Offset Register, offset: 0xD08 *\/$/;"	m	struct:SCB_MemMap
VTOR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t VTOR;                                   \/**< Vector Table Offset Register, offset: 0xD08 *\/$/;"	m	struct:SCB_MemMap
VTOR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t VTOR;                                   \/**< Vector Table Offset Register, offset: 0xD08 *\/$/;"	m	struct:SCB_MemMap
V_fSpeed	.\Sources\Application\Control\control.h	/^    short V_fSpeed;\/\/$/;"	m	struct:_Speed_
Val	.\Sources\Chip_driver\DAC\dac.h	/^    unsigned short          Val;$/;"	m	struct:_DAC_Struct_
Voltage	.\Sources\Application\TSLCCD\tslccd.h	/^    unsigned short Voltage;$/;"	m	struct:_TSLDAT
WDOG_Bus_13	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_Bus_13 = 4,$/;"	e	enum:_WDOG_COPT_
WDOG_Bus_16	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_Bus_16 = 5,$/;"	e	enum:_WDOG_COPT_
WDOG_Bus_18	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_Bus_18 = 6,$/;"	e	enum:_WDOG_COPT_
WDOG_COPT_Default	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_COPT_Default = WDOG_LPO_10,$/;"	e	enum:_WDOG_COPT_
WDOG_COPT_TypeDef	.\Sources\Chip_driver\WDOG\wdog.h	/^} WDOG_COPT_TypeDef;$/;"	t	typeref:enum:_WDOG_COPT_
WDOG_Disable	.\Sources\Chip_driver\WDOG\wdog.c	/^void WDOG_Disable(void)$/;"	f
WDOG_Enable	.\Sources\Chip_driver\WDOG\wdog.c	/^inline void WDOG_Enable(void)$/;"	f
WDOG_Feed	.\Sources\Chip_driver\WDOG\wdog.c	/^inline void WDOG_Feed(void)$/;"	f
WDOG_Init	.\Sources\Chip_driver\WDOG\wdog.c	/^int WDOG_Init(WDOG_Struct_TypeDef *WDOG_Struct)$/;"	f
WDOG_LPO_10	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_LPO_10 = 3,$/;"	e	enum:_WDOG_COPT_
WDOG_LPO_5	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_LPO_5  = 1,$/;"	e	enum:_WDOG_COPT_
WDOG_LPO_8	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_LPO_8  = 2,$/;"	e	enum:_WDOG_COPT_
WDOG_Struct_TypeDef	.\Sources\Chip_driver\WDOG\wdog.h	/^} WDOG_Struct_TypeDef;$/;"	t	typeref:struct:_WDOG_Struct_
WDOG_WIN_Default	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_WIN_Default = WDOG_WIN_Disable,$/;"	e	enum:_WDOG_Window_
WDOG_WIN_Disable	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_WIN_Disable = 0,$/;"	e	enum:_WDOG_Window_
WDOG_WIN_Enable	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_WIN_Enable  = 1,$/;"	e	enum:_WDOG_Window_
WDOG_Window_TypeDef	.\Sources\Chip_driver\WDOG\wdog.h	/^} WDOG_Window_TypeDef;$/;"	t	typeref:enum:_WDOG_Window_
WF	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t WF[16];                                 \/**< LCD Waveform register, array offset: 0x20, array step: 0x4 *\/$/;"	m	union:LCD_MemMap::__anon200
WF8B	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint8_t WF8B[64];                                \/**< LCD Waveform Register 0...LCD Waveform Register 63., array offset: 0x20, array step: 0x1 *\/$/;"	m	union:LCD_MemMap::__anon200
White_Centre	.\Sources\Application\TSLCCD\tslccd.h	/^    char White_Centre;$/;"	m	struct:_TSLDAT
White_Width	.\Sources\Application\TSLCCD\tslccd.h	/^    short White_Width;$/;"	m	struct:_TSLDAT
Word0	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint16_t Word0;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon4
Word0	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint16_t Word0;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon8
Word0	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint16_t Word0;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon12
Word1	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint16_t Word1;$/;"	m	struct:U_GPIO_MemMap::__anon1::__anon4
Word1	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint16_t Word1;$/;"	m	struct:U_GPIO_MemMap::__anon5::__anon8
Word1	.\Sources\Chip_driver\GPIO\gpio.h	/^            uint16_t Word1;$/;"	m	struct:U_GPIO_MemMap::__anon9::__anon12
Z	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon70::__anon71
Z	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon74::__anon75
Z	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon81::__anon82
Z	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon85::__anon86
Z	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon93::__anon94
Z	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon97::__anon98
Z	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon111::__anon112
Z	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon115::__anon116
Z	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon130::__anon131
Z	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon134::__anon135
Z	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon143::__anon144
Z	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t Z: 1;                       \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon147::__anon148
_	.\Sources\Chip_driver\SPI\spi.h	/^    SPI_Dbit = SPI_8bit, _$/;"	e	enum:_SPI_MODE_
_ADC_ADICLK_	.\Sources\Chip_driver\ADC\adc.h	/^typedef enum _ADC_ADICLK_$/;"	g
_ADC_ADIV_	.\Sources\Chip_driver\ADC\adc.h	/^typedef enum _ADC_ADIV_$/;"	g
_ADC_ADSHC_	.\Sources\Chip_driver\ADC\adc.h	/^typedef enum _ADC_ADSHC_$/;"	g
_ADC_Average_	.\Sources\Chip_driver\ADC\adc.h	/^typedef enum _ADC_Average_$/;"	g
_ADC_LSMP_LSTS_	.\Sources\Chip_driver\ADC\adc.h	/^typedef enum _ADC_LSMP_LSTS_$/;"	g
_ADC_Mbit_	.\Sources\Chip_driver\ADC\adc.h	/^typedef enum _ADC_Mbit_$/;"	g
_ADC_Struct_	.\Sources\Chip_driver\ADC\adc.h	/^typedef struct _ADC_Struct_$/;"	s
_ADC_Trigger	.\Sources\Chip_driver\ADC\adc.h	/^typedef enum _ADC_Trigger$/;"	g
_ADC_x_	.\Sources\Chip_driver\ADC\adc.h	/^typedef enum  _ADC_x_$/;"	g
_ADCx_PT_	.\Sources\Chip_driver\ADC\adc.h	/^typedef enum _ADCx_PT_$/;"	g
_ARM_COMMON_TABLES_H	.\Sources\Chip_start\CMSIS\arm_common_tables.h	42;"	d
_ARM_CONST_STRUCTS_H	.\Sources\Chip_start\CMSIS\arm_const_structs.h	44;"	d
_ARM_MATH_H	.\Sources\Chip_start\CMSIS\arm_math.h	265;"	d
_BIT_SHIFT	.\Sources\Chip_start\CMSIS\core_cm0.h	504;"	d
_BIT_SHIFT	.\Sources\Chip_start\CMSIS\core_cm0plus.h	615;"	d
_BIT_SHIFT	.\Sources\Chip_start\CMSIS\core_sc000.h	635;"	d
_CMP_COS_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMP_COS_$/;"	g
_CMP_DAC_VRSEL_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMP_DAC_VRSEL_$/;"	g
_CMP_FILTER_CNT_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMP_FILTER_CNT_$/;"	g
_CMP_HYSTCTR_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMP_HYSTCTR_$/;"	g
_CMP_INV_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMP_INV_$/;"	g
_CMP_PMODE_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMP_PMODE_$/;"	g
_CMP_Struct_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef struct _CMP_Struct_$/;"	s
_CMP_TRIGM_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMP_TRIGM_$/;"	g
_CMP_Window_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMP_Window_$/;"	g
_CMP_x_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMP_x_$/;"	g
_CMPxINn_PT_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMPxINn_PT_$/;"	g
_CMPxOUT_PT_	.\Sources\Chip_driver\CMP\cmp.h	/^typedef enum _CMPxOUT_PT_$/;"	g
_COMMON_H_	.\Sources\Chip_start\common.h	9;"	d
_CONTROL_OUT_	.\Sources\Application\Control\control.h	/^typedef struct _CONTROL_OUT_$/;"	s
_DAC_REFSEL_	.\Sources\Chip_driver\DAC\dac.h	/^typedef enum _DAC_REFSEL_$/;"	g
_DAC_Struct_	.\Sources\Chip_driver\DAC\dac.h	/^typedef struct _DAC_Struct_$/;"	s
_DAC_TRIGGER_	.\Sources\Chip_driver\DAC\dac.h	/^typedef enum _DAC_TRIGGER_$/;"	g
_DAC_x_	.\Sources\Chip_driver\DAC\dac.h	/^typedef enum _DAC_x_$/;"	g
_DACx_PT_	.\Sources\Chip_driver\DAC\dac.h	/^typedef enum _DACx_PT_$/;"	g
_DMAMUX_SRC_	.\Sources\Chip_driver\DMA\dma.h	/^typedef enum _DMAMUX_SRC_$/;"	g
_DMAMUX_TRIG_	.\Sources\Chip_driver\DMA\dma.h	/^typedef enum _DMAMUX_TRIG_$/;"	g
_DMAMUX_x_	.\Sources\Chip_driver\DMA\dma.h	/^typedef enum _DMAMUX_x_$/;"	g
_DMA_AddrINC_	.\Sources\Chip_driver\DMA\dma.h	/^typedef enum _DMA_AddrINC_$/;"	g
_DMA_AddrMOD_	.\Sources\Chip_driver\DMA\dma.h	/^typedef enum _DMA_AddrMOD_$/;"	g
_DMA_Addr_	.\Sources\Chip_driver\DMA\dma.h	/^typedef struct _DMA_Addr_$/;"	s
_DMA_CHn_	.\Sources\Chip_driver\DMA\dma.h	/^typedef enum _DMA_CHn_$/;"	g
_DMA_CycleSteal_	.\Sources\Chip_driver\DMA\dma.h	/^typedef enum _DMA_CycleSteal_$/;"	g
_DMA_Size_	.\Sources\Chip_driver\DMA\dma.h	/^typedef enum _DMA_Size_$/;"	g
_DMA_Struct_	.\Sources\Chip_driver\DMA\dma.h	/^typedef struct _DMA_Struct_$/;"	s
_Direct_	.\Sources\Application\Control\control.h	/^typedef struct _Direct_$/;"	s
_ERC_MHZ_	.\Sources\Chip_start\common.h	18;"	d
_FCMD_	.\Sources\Chip_driver\FTFA\ftfa.c	/^typedef enum _FCMD_$/;"	g	file:
_GPIO_Dir_	.\Sources\Chip_driver\GPIO\gpio.h	/^typedef enum _GPIO_Dir_$/;"	g
_GPIO_Out_	.\Sources\Chip_driver\GPIO\gpio.h	/^typedef enum _GPIO_Out_$/;"	g
_GPIO_Struct_	.\Sources\Chip_driver\GPIO\gpio.h	/^typedef struct _GPIO_Struct_$/;"	s
_GPIO_x_	.\Sources\Chip_driver\GPIO\gpio.h	/^typedef enum _GPIO_x_$/;"	g
_GTime_	.\Sources\Application\Control\pit_control.h	/^typedef struct _GTime_$/;"	s
_I2C_ADEXT_	.\Sources\Chip_driver\I2C\i2c.h	/^typedef enum _I2C_ADEXT_$/;"	g
_I2C_MST_	.\Sources\Chip_driver\I2C\i2c.h	/^typedef enum _I2C_MST_$/;"	g
_I2C_Struct_	.\Sources\Chip_driver\I2C\i2c.h	/^typedef struct _I2C_Struct_$/;"	s
_I2C_TX_	.\Sources\Chip_driver\I2C\i2c.h	/^typedef enum _I2C_TX_$/;"	g
_I2C_x_	.\Sources\Chip_driver\I2C\i2c.h	/^typedef enum _I2C_x_$/;"	g
_I2Cx_PT_	.\Sources\Chip_driver\I2C\i2c.h	/^typedef enum _I2Cx_PT_$/;"	g
_IP_IDX	.\Sources\Chip_start\CMSIS\core_cm0.h	506;"	d
_IP_IDX	.\Sources\Chip_start\CMSIS\core_cm0plus.h	617;"	d
_IP_IDX	.\Sources\Chip_start\CMSIS\core_sc000.h	637;"	d
_LPTMR_Pulse_	.\Sources\Chip_driver\LPTMR\lptmr.h	/^typedef enum _LPTMR_Pulse_$/;"	g
_LPTMR_Struct_	.\Sources\Chip_driver\LPTMR\lptmr.h	/^typedef struct _LPTMR_Struct_$/;"	s
_LPTMR_x_	.\Sources\Chip_driver\LPTMR\lptmr.h	/^typedef enum _LPTMR_x_$/;"	g
_LPTMRx_PT_	.\Sources\Chip_driver\LPTMR\lptmr.h	/^typedef enum _LPTMRx_PT_$/;"	g
_PDDR	.\Sources\Chip_driver\GPIO\gpio.h	/^    } _PDDR;$/;"	m	struct:U_GPIO_MemMap	typeref:union:U_GPIO_MemMap::__anon9
_PDIR	.\Sources\Chip_driver\GPIO\gpio.h	/^    } _PDIR;$/;"	m	struct:U_GPIO_MemMap	typeref:union:U_GPIO_MemMap::__anon5
_PDOR	.\Sources\Chip_driver\GPIO\gpio.h	/^    } _PDOR;$/;"	m	struct:U_GPIO_MemMap	typeref:union:U_GPIO_MemMap::__anon1
_PID_ERROR_	.\Sources\Application\Control\control.h	/^typedef struct _PID_ERROR_$/;"	s
_PIT_x_	.\Sources\Chip_driver\PIT\pit.h	/^typedef enum _PIT_x_$/;"	g
_PLLCLK_	.\Sources\Chip_start\common.h	19;"	d
_PORT_ALT_	.\Sources\Chip_driver\PORT\port.h	/^typedef enum _PORT_ALT_$/;"	g
_PORT_IRQC_	.\Sources\Chip_driver\PORT\port.h	/^typedef enum _PORT_IRQC_$/;"	g
_PORT_Mode_	.\Sources\Chip_driver\PORT\port.h	/^typedef enum _PORT_Mode_$/;"	g
_PORT_Pin_	.\Sources\Chip_driver\PORT\port.h	/^typedef enum _PORT_Pin_$/;"	g
_PORT_Struct_	.\Sources\Chip_driver\PORT\port.h	/^typedef struct _PORT_Struct_$/;"	s
_PORT_x_	.\Sources\Chip_driver\PORT\port.h	/^typedef enum _PORT_x_$/;"	g
_RTC_Struct_	.\Sources\Chip_driver\RTC\rtc.h	/^typedef struct _RTC_Struct_$/;"	s
_Road_STA	.\Sources\Application\TSLCCD\tslccd.h	/^typedef enum _Road_STA$/;"	g
_Road_STA_	.\Sources\Application\TSLCCD\tslccd.h	/^} _Road_STA_;$/;"	t	typeref:enum:_Road_STA
_SHP_IDX	.\Sources\Chip_start\CMSIS\core_cm0.h	505;"	d
_SHP_IDX	.\Sources\Chip_start\CMSIS\core_cm0plus.h	616;"	d
_SHP_IDX	.\Sources\Chip_start\CMSIS\core_sc000.h	636;"	d
_SIMD32_OFFSET	.\Sources\Chip_start\CMSIS\arm_math.h	396;"	d
_SPI_CPHA_	.\Sources\Chip_driver\SPI\spi.h	/^typedef enum _SPI_CPHA_$/;"	g
_SPI_CPOL_	.\Sources\Chip_driver\SPI\spi.h	/^typedef enum _SPI_CPOL_$/;"	g
_SPI_LSBFE_	.\Sources\Chip_driver\SPI\spi.h	/^typedef enum _SPI_LSBFE_$/;"	g
_SPI_MODE_	.\Sources\Chip_driver\SPI\spi.h	/^typedef enum _SPI_MODE_$/;"	g
_SPI_MODFEN_	.\Sources\Chip_driver\SPI\spi.h	/^typedef enum _SPI_MODFEN_$/;"	g
_SPI_MSTR_	.\Sources\Chip_driver\SPI\spi.h	/^typedef enum _SPI_MSTR_$/;"	g
_SPI_Struct_	.\Sources\Chip_driver\SPI\spi.h	/^typedef struct _SPI_Struct_$/;"	s
_SPI_x_	.\Sources\Chip_driver\SPI\spi.h	/^typedef enum _SPI_x_$/;"	g
_SPIx_PT_	.\Sources\Chip_driver\SPI\spi.h	/^typedef enum _SPIx_PT_$/;"	g
_STARTUP_H_	.\Sources\Chip_start\startup.h	9;"	d
_SWITCH_PARA	.\Sources\Application\parameter.h	/^typedef struct _SWITCH_PARA$/;"	s
_SWITCH_PARA_	.\Sources\Application\parameter.h	/^} _SWITCH_PARA_;$/;"	t	typeref:struct:_SWITCH_PARA
_Speed_	.\Sources\Application\Control\control.h	/^typedef struct _Speed_$/;"	s
_TPM_Mode_	.\Sources\Chip_driver\TPM\tpm.h	/^typedef enum _TPM_Mode_$/;"	g
_TPM_Struct_	.\Sources\Chip_driver\TPM\tpm.h	/^typedef struct _TPM_Struct_$/;"	s
_TPM_x_	.\Sources\Chip_driver\TPM\tpm.h	/^typedef enum _TPM_x_$/;"	g
_TPMx_PT_	.\Sources\Chip_driver\TPM\tpm.h	/^typedef enum _TPMx_PT_$/;"	g
_TSLDAT	.\Sources\Application\TSLCCD\tslccd.h	/^typedef struct _TSLDAT$/;"	s
_TSLDAT_	.\Sources\Application\TSLCCD\tslccd.h	/^} _TSLDAT_;$/;"	t	typeref:struct:_TSLDAT
_UART_Struct_	.\Sources\Chip_driver\UART\uart.h	/^typedef struct _UART_Struct_$/;"	s
_UART_x_	.\Sources\Chip_driver\UART\uart.h	/^typedef enum _UART_x_$/;"	g
_UARTx_PT_	.\Sources\Chip_driver\UART\uart.h	/^typedef enum _UARTx_PT_$/;"	g
_WDOG_COPT_	.\Sources\Chip_driver\WDOG\wdog.h	/^typedef enum _WDOG_COPT_$/;"	g
_WDOG_H_	.\Sources\Chip_driver\WDOG\wdog.h	3;"	d
_WDOG_Struct_	.\Sources\Chip_driver\WDOG\wdog.h	/^typedef struct _WDOG_Struct_$/;"	s
_WDOG_Window_	.\Sources\Chip_driver\WDOG\wdog.h	/^typedef enum _WDOG_Window_$/;"	g
__ADC_H__	.\Sources\Chip_driver\ADC\adc.h	3;"	d
__APPLICATION_H__	.\Sources\Application\application.h	4;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm0.h	80;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm0.h	85;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm0.h	90;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm0.h	95;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm0plus.h	80;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm0plus.h	85;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm0plus.h	90;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm0plus.h	95;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm3.h	80;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm3.h	85;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm3.h	90;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm3.h	94;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm3.h	99;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm4.h	80;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm4.h	85;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm4.h	90;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm4.h	94;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_cm4.h	99;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_sc000.h	80;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_sc000.h	85;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_sc000.h	90;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_sc000.h	95;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_sc300.h	80;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_sc300.h	85;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_sc300.h	90;"	d
__ASM	.\Sources\Chip_start\CMSIS\core_sc300.h	95;"	d
__BKPT	.\Sources\Chip_start\CMSIS\core_cmInstr.h	171;"	d
__BKPT	.\Sources\Chip_start\CMSIS\core_cmInstr.h	475;"	d
__BOOT_STACK_ADDRESS	.\Sources\Chip_start\vectors.h	78;"	d
__CLREX	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLREX	.\Sources\Chip_start\CMSIS\core_cmInstr.h	257;"	d
__CLZ	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE uint32_t __CLZ($/;"	f
__CLZ	.\Sources\Chip_start\CMSIS\arm_math.h	485;"	d
__CLZ	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CLZ	.\Sources\Chip_start\CMSIS\core_cmInstr.h	289;"	d
__CM0PLUS_CMSIS_VERSION	.\Sources\Chip_start\CMSIS\core_cm0plus.h	73;"	d
__CM0PLUS_CMSIS_VERSION_MAIN	.\Sources\Chip_start\CMSIS\core_cm0plus.h	71;"	d
__CM0PLUS_CMSIS_VERSION_SUB	.\Sources\Chip_start\CMSIS\core_cm0plus.h	72;"	d
__CM0PLUS_REV	.\Sources\Chip_start\CMSIS\core_cm0plus.h	140;"	d
__CM0PLUS_REV	.\Sources\Chip_start\common.h	71;"	d
__CM0_CMSIS_VERSION	.\Sources\Chip_start\CMSIS\core_cm0.h	73;"	d
__CM0_CMSIS_VERSION_MAIN	.\Sources\Chip_start\CMSIS\core_cm0.h	71;"	d
__CM0_CMSIS_VERSION_SUB	.\Sources\Chip_start\CMSIS\core_cm0.h	72;"	d
__CM0_REV	.\Sources\Chip_start\CMSIS\core_cm0.h	140;"	d
__CM3_CMSIS_VERSION	.\Sources\Chip_start\CMSIS\core_cm3.h	73;"	d
__CM3_CMSIS_VERSION_MAIN	.\Sources\Chip_start\CMSIS\core_cm3.h	71;"	d
__CM3_CMSIS_VERSION_SUB	.\Sources\Chip_start\CMSIS\core_cm3.h	72;"	d
__CM3_REV	.\Sources\Chip_start\CMSIS\core_cm3.h	149;"	d
__CM4_CMSIS_VERSION	.\Sources\Chip_start\CMSIS\core_cm4.h	73;"	d
__CM4_CMSIS_VERSION_MAIN	.\Sources\Chip_start\CMSIS\core_cm4.h	71;"	d
__CM4_CMSIS_VERSION_SUB	.\Sources\Chip_start\CMSIS\core_cm4.h	72;"	d
__CM4_REV	.\Sources\Chip_start\CMSIS\core_cm4.h	183;"	d
__CM4_REV	.\Sources\Chip_start\common.h	55;"	d
__CM4_REV	.\Sources\Chip_start\common.h	63;"	d
__CMP_H__	.\Sources\Chip_driver\CMP\cmp.h	3;"	d
__CMSIS_GCC_OUT_REG	.\Sources\Chip_start\CMSIS\core_cmInstr.h	314;"	d
__CMSIS_GCC_OUT_REG	.\Sources\Chip_start\CMSIS\core_cmInstr.h	317;"	d
__CMSIS_GCC_USE_REG	.\Sources\Chip_start\CMSIS\core_cmInstr.h	315;"	d
__CMSIS_GCC_USE_REG	.\Sources\Chip_start\CMSIS\core_cmInstr.h	318;"	d
__CMSIS_GENERIC	.\Sources\Chip_start\CMSIS\arm_math.h	267;"	d
__CMSIS_GENERIC	.\Sources\Chip_start\CMSIS\arm_math.h	284;"	d
__CONTROL_H__	.\Sources\Application\Control\control.h	2;"	d
__CORE_CM0PLUS_H_DEPENDANT	.\Sources\Chip_start\CMSIS\core_cm0plus.h	135;"	d
__CORE_CM0PLUS_H_GENERIC	.\Sources\Chip_start\CMSIS\core_cm0plus.h	47;"	d
__CORE_CM0_H_DEPENDANT	.\Sources\Chip_start\CMSIS\core_cm0.h	135;"	d
__CORE_CM0_H_GENERIC	.\Sources\Chip_start\CMSIS\core_cm0.h	47;"	d
__CORE_CM3_H_DEPENDANT	.\Sources\Chip_start\CMSIS\core_cm3.h	144;"	d
__CORE_CM3_H_GENERIC	.\Sources\Chip_start\CMSIS\core_cm3.h	47;"	d
__CORE_CM4_H_DEPENDANT	.\Sources\Chip_start\CMSIS\core_cm4.h	178;"	d
__CORE_CM4_H_GENERIC	.\Sources\Chip_start\CMSIS\core_cm4.h	47;"	d
__CORE_CM4_SIMD_H	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	43;"	d
__CORE_CMFUNC_H	.\Sources\Chip_start\CMSIS\core_cmFunc.h	39;"	d
__CORE_CMINSTR_H	.\Sources\Chip_start\CMSIS\core_cmInstr.h	39;"	d
__CORE_SC000_H_DEPENDANT	.\Sources\Chip_start\CMSIS\core_sc000.h	135;"	d
__CORE_SC000_H_GENERIC	.\Sources\Chip_start\CMSIS\core_sc000.h	47;"	d
__CORE_SC300_H_DEPENDANT	.\Sources\Chip_start\CMSIS\core_sc300.h	135;"	d
__CORE_SC300_H_GENERIC	.\Sources\Chip_start\CMSIS\core_sc300.h	47;"	d
__CORTEX_M	.\Sources\Chip_start\CMSIS\core_cm0.h	76;"	d
__CORTEX_M	.\Sources\Chip_start\CMSIS\core_cm0plus.h	76;"	d
__CORTEX_M	.\Sources\Chip_start\CMSIS\core_cm3.h	76;"	d
__CORTEX_M	.\Sources\Chip_start\CMSIS\core_cm4.h	76;"	d
__CORTEX_SC	.\Sources\Chip_start\CMSIS\core_sc000.h	76;"	d
__CORTEX_SC	.\Sources\Chip_start\CMSIS\core_sc300.h	76;"	d
__DAC_H__	.\Sources\Chip_driver\DAC\dac.h	3;"	d
__DISPLAY_DEBUG__	.\Sources\Chip_start\common.h	16;"	d
__DMA_H__	.\Sources\Chip_driver\DMA\dma.h	3;"	d
__DMB	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)$/;"	f
__DMB	.\Sources\Chip_start\CMSIS\core_cmInstr.h	108;"	d
__DRIVER_H__	.\Sources\Chip_driver\driver.h	2;"	d
__DSB	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)$/;"	f
__DSB	.\Sources\Chip_start\CMSIS\core_cmInstr.h	100;"	d
__FONT_H__	.\Sources\Board_driver\SSD130x\font.h	2;"	d
__FPU_PRESENT	.\Sources\Chip_start\CMSIS\core_cm4.h	188;"	d
__FPU_PRESENT	.\Sources\Chip_start\common.h	56;"	d
__FPU_PRESENT	.\Sources\Chip_start\common.h	64;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm0.h	103;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm0plus.h	103;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm3.h	107;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	110;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	113;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	116;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	122;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	125;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	128;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	134;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	137;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	140;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	146;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	149;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	152;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	158;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	161;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_cm4.h	164;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_sc000.h	103;"	d
__FPU_USED	.\Sources\Chip_start\CMSIS\core_sc300.h	103;"	d
__FTFA_H__	.\Sources\Chip_driver\FTFA\ftfa.h	3;"	d
__GPIO_H__	.\Sources\Chip_driver\GPIO\gpio.h	3;"	d
__I	.\Sources\Chip_start\CMSIS\core_cm0.h	164;"	d
__I	.\Sources\Chip_start\CMSIS\core_cm0.h	166;"	d
__I	.\Sources\Chip_start\CMSIS\core_cm0plus.h	174;"	d
__I	.\Sources\Chip_start\CMSIS\core_cm0plus.h	176;"	d
__I	.\Sources\Chip_start\CMSIS\core_cm3.h	178;"	d
__I	.\Sources\Chip_start\CMSIS\core_cm3.h	180;"	d
__I	.\Sources\Chip_start\CMSIS\core_cm4.h	217;"	d
__I	.\Sources\Chip_start\CMSIS\core_cm4.h	219;"	d
__I	.\Sources\Chip_start\CMSIS\core_sc000.h	169;"	d
__I	.\Sources\Chip_start\CMSIS\core_sc000.h	171;"	d
__I	.\Sources\Chip_start\CMSIS\core_sc300.h	169;"	d
__I	.\Sources\Chip_start\CMSIS\core_sc300.h	171;"	d
__I2C_H__	.\Sources\Chip_driver\I2C\i2c.h	3;"	d
__INITIALIZE_H__	.\Sources\Application\Init\init.h	2;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm0.h	81;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm0.h	86;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm0.h	91;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm0.h	96;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	81;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	86;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	91;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	96;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm3.h	100;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm3.h	81;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm3.h	86;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm3.h	95;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm4.h	100;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm4.h	81;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm4.h	86;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_cm4.h	95;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_sc000.h	81;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_sc000.h	86;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_sc000.h	91;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_sc000.h	96;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_sc300.h	81;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_sc300.h	86;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_sc300.h	91;"	d
__INLINE	.\Sources\Chip_start\CMSIS\core_sc300.h	96;"	d
__INTERFACE_H__	.\Sources\Board_driver\interface.h	2;"	d
__IO	.\Sources\Chip_start\CMSIS\core_cm0.h	169;"	d
__IO	.\Sources\Chip_start\CMSIS\core_cm0plus.h	179;"	d
__IO	.\Sources\Chip_start\CMSIS\core_cm3.h	183;"	d
__IO	.\Sources\Chip_start\CMSIS\core_cm4.h	222;"	d
__IO	.\Sources\Chip_start\CMSIS\core_sc000.h	174;"	d
__IO	.\Sources\Chip_start\CMSIS\core_sc300.h	174;"	d
__ISB	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)$/;"	f
__ISB	.\Sources\Chip_start\CMSIS\core_cmInstr.h	92;"	d
__ISR_H__	.\Sources\Chip_driver\isr.h	8;"	d
__LDREXB	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXB	.\Sources\Chip_start\CMSIS\core_cmInstr.h	193;"	d
__LDREXH	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXH	.\Sources\Chip_start\CMSIS\core_cmInstr.h	203;"	d
__LDREXW	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDREXW	.\Sources\Chip_start\CMSIS\core_cmInstr.h	213;"	d
__LPTMR_H__	.\Sources\Chip_driver\LPTMR\lptmr.h	4;"	d
__MCG_H__	.\Sources\Chip_driver\MCG\mcg.h	3;"	d
__MPU_PRESENT	.\Sources\Chip_start\CMSIS\core_cm0plus.h	145;"	d
__MPU_PRESENT	.\Sources\Chip_start\CMSIS\core_cm3.h	154;"	d
__MPU_PRESENT	.\Sources\Chip_start\CMSIS\core_cm4.h	193;"	d
__MPU_PRESENT	.\Sources\Chip_start\CMSIS\core_sc000.h	145;"	d
__MPU_PRESENT	.\Sources\Chip_start\CMSIS\core_sc300.h	145;"	d
__MPU_PRESENT	.\Sources\Chip_start\common.h	57;"	d
__MPU_PRESENT	.\Sources\Chip_start\common.h	65;"	d
__MPU_PRESENT	.\Sources\Chip_start\common.h	72;"	d
__NOP	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)$/;"	f
__NOP	.\Sources\Chip_start\CMSIS\core_cmInstr.h	60;"	d
__NVIC_PRIO_BITS	.\Sources\Chip_start\CMSIS\core_cm0.h	145;"	d
__NVIC_PRIO_BITS	.\Sources\Chip_start\CMSIS\core_cm0plus.h	155;"	d
__NVIC_PRIO_BITS	.\Sources\Chip_start\CMSIS\core_cm3.h	159;"	d
__NVIC_PRIO_BITS	.\Sources\Chip_start\CMSIS\core_cm4.h	198;"	d
__NVIC_PRIO_BITS	.\Sources\Chip_start\CMSIS\core_sc000.h	150;"	d
__NVIC_PRIO_BITS	.\Sources\Chip_start\CMSIS\core_sc300.h	150;"	d
__NVIC_PRIO_BITS	.\Sources\Chip_start\common.h	58;"	d
__NVIC_PRIO_BITS	.\Sources\Chip_start\common.h	66;"	d
__NVIC_PRIO_BITS	.\Sources\Chip_start\common.h	74;"	d
__O	.\Sources\Chip_start\CMSIS\core_cm0.h	168;"	d
__O	.\Sources\Chip_start\CMSIS\core_cm0plus.h	178;"	d
__O	.\Sources\Chip_start\CMSIS\core_cm3.h	182;"	d
__O	.\Sources\Chip_start\CMSIS\core_cm4.h	221;"	d
__O	.\Sources\Chip_start\CMSIS\core_sc000.h	173;"	d
__O	.\Sources\Chip_start\CMSIS\core_sc300.h	173;"	d
__OLED_H__	.\Sources\Board_driver\SSD130x\SSD130x.h	2;"	d
__PACKq7	.\Sources\Chip_start\CMSIS\arm_math.h	417;"	d
__PACKq7	.\Sources\Chip_start\CMSIS\arm_math.h	423;"	d
__PARAMETER_H__	.\Sources\Application\parameter.h	2;"	d
__PERIPHERAL_H__	.\Sources\Board_driver\peripheral.h	3;"	d
__PIT_CONTROL_H__	.\Sources\Application\Control\pit_control.h	2;"	d
__PIT_H__	.\Sources\Chip_driver\PIT\pit.h	3;"	d
__PKHBT	.\Sources\Chip_start\CMSIS\arm_math.h	404;"	d
__PKHBT	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	121;"	d
__PKHBT	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	626;"	d
__PKHTB	.\Sources\Chip_start\CMSIS\arm_math.h	406;"	d
__PKHTB	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	124;"	d
__PKHTB	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	633;"	d
__PORT_H__	.\Sources\Chip_driver\PORT\port.h	3;"	d
__PRINTF_H__	.\Sources\Application\printf\printf.h	3;"	d
__QADD	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __QADD($/;"	f
__QADD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f
__QADD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	118;"	d
__QADD16	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __QADD16($/;"	f
__QADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	74;"	d
__QADD8	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __QADD8($/;"	f
__QADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	62;"	d
__QASX	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __QASX($/;"	f
__QASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	86;"	d
__QSAX	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __QSAX($/;"	f
__QSAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	92;"	d
__QSUB	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __QSUB($/;"	f
__QSUB	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	119;"	d
__QSUB16	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __QSUB16($/;"	f
__QSUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	80;"	d
__QSUB8	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __QSUB8($/;"	f
__QSUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	68;"	d
__RBIT	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	.\Sources\Chip_start\CMSIS\core_cmInstr.h	183;"	d
__REV	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV	.\Sources\Chip_start\CMSIS\core_cmInstr.h	118;"	d
__REV16	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__ROR	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__ROR	.\Sources\Chip_start\CMSIS\core_cmInstr.h	160;"	d
__RTC_H__	.\Sources\Chip_driver\RTC\rtc.h	3;"	d
__SADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	73;"	d
__SADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	61;"	d
__SASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	85;"	d
__SC000_CMSIS_VERSION	.\Sources\Chip_start\CMSIS\core_sc000.h	73;"	d
__SC000_CMSIS_VERSION_MAIN	.\Sources\Chip_start\CMSIS\core_sc000.h	71;"	d
__SC000_CMSIS_VERSION_SUB	.\Sources\Chip_start\CMSIS\core_sc000.h	72;"	d
__SC000_REV	.\Sources\Chip_start\CMSIS\core_sc000.h	140;"	d
__SC300_CMSIS_VERSION	.\Sources\Chip_start\CMSIS\core_sc300.h	73;"	d
__SC300_CMSIS_VERSION_MAIN	.\Sources\Chip_start\CMSIS\core_sc300.h	71;"	d
__SC300_CMSIS_VERSION_SUB	.\Sources\Chip_start\CMSIS\core_sc300.h	72;"	d
__SC300_REV	.\Sources\Chip_start\CMSIS\core_sc300.h	140;"	d
__SEL	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEL	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	117;"	d
__SEV	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)$/;"	f
__SEV	.\Sources\Chip_start\CMSIS\core_cmInstr.h	83;"	d
__SHADD16	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SHADD16($/;"	f
__SHADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	75;"	d
__SHADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	63;"	d
__SHASX	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SHASX($/;"	f
__SHASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	87;"	d
__SHSAX	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SHSAX($/;"	f
__SHSAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	93;"	d
__SHSUB16	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SHSUB16($/;"	f
__SHSUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	81;"	d
__SHSUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	69;"	d
__SIMD32	.\Sources\Chip_start\CMSIS\arm_math.h	393;"	d
__SIMD32_CONST	.\Sources\Chip_start\CMSIS\arm_math.h	394;"	d
__SIMD32_TYPE	.\Sources\Chip_start\CMSIS\arm_math.h	381;"	d
__SIMD32_TYPE	.\Sources\Chip_start\CMSIS\arm_math.h	385;"	d
__SIMD32_TYPE	.\Sources\Chip_start\CMSIS\arm_math.h	387;"	d
__SIMD64	.\Sources\Chip_start\CMSIS\arm_math.h	398;"	d
__SMLAD	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SMLAD($/;"	f
__SMLAD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLAD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	107;"	d
__SMLADX	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SMLADX($/;"	f
__SMLADX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	108;"	d
__SMLALD	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q63_t __SMLALD($/;"	f
__SMLALD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	109;"	d
__SMLALD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	542;"	d
__SMLALDX	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q63_t __SMLALDX($/;"	f
__SMLALDX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	110;"	d
__SMLALDX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	549;"	d
__SMLSD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	113;"	d
__SMLSDX	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SMLSDX($/;"	f
__SMLSDX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	114;"	d
__SMLSLD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	115;"	d
__SMLSLD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	588;"	d
__SMLSLDX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	116;"	d
__SMLSLDX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	595;"	d
__SMMLA	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMMLA	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	127;"	d
__SMUAD	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SMUAD($/;"	f
__SMUAD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUAD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	105;"	d
__SMUADX	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SMUADX($/;"	f
__SMUADX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	106;"	d
__SMUSD	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SMUSD($/;"	f
__SMUSD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	111;"	d
__SMUSDX	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SMUSDX($/;"	f
__SMUSDX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	112;"	d
__SPI_H__	.\Sources\Chip_driver\SPI\spi.h	3;"	d
__SSAT	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SSAT($/;"	f
__SSAT	.\Sources\Chip_start\CMSIS\core_cmInstr.h	268;"	d
__SSAT	.\Sources\Chip_start\CMSIS\core_cmInstr.h	631;"	d
__SSAT16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	464;"	d
__SSAT16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	99;"	d
__SSAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	91;"	d
__SSUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	79;"	d
__SSUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	67;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm0.h	82;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm0.h	87;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm0.h	92;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm0.h	97;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	82;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	87;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	92;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm0plus.h	97;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm3.h	101;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm3.h	82;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm3.h	87;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm3.h	91;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm3.h	96;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm4.h	101;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm4.h	82;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm4.h	87;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm4.h	91;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_cm4.h	96;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_sc000.h	82;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_sc000.h	87;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_sc000.h	92;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_sc000.h	97;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_sc300.h	82;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_sc300.h	87;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_sc300.h	92;"	d
__STATIC_INLINE	.\Sources\Chip_start\CMSIS\core_sc300.h	97;"	d
__STREXB	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	.\Sources\Chip_start\CMSIS\core_cmInstr.h	225;"	d
__STREXH	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXH	.\Sources\Chip_start\CMSIS\core_cmInstr.h	237;"	d
__STREXW	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STREXW	.\Sources\Chip_start\CMSIS\core_cmInstr.h	249;"	d
__SXTAB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	104;"	d
__SXTB16	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t __SXTB16($/;"	f
__SXTB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SXTB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	103;"	d
__TPM_H__	.\Sources\Chip_driver\TPM\tpm.h	3;"	d
__UADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	76;"	d
__UADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	64;"	d
__UART_DEBUG__	.\Sources\Chip_start\common.h	15;"	d
__UART_H__	.\Sources\Chip_driver\UART\uart.h	3;"	d
__UART_RecvByte	.\Sources\Chip_driver\UART\uart.c	/^inline char __UART_RecvByte(UART_Struct_TypeDef *UART_Struct)$/;"	f
__UASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	88;"	d
__UHADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	78;"	d
__UHADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	66;"	d
__UHASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	90;"	d
__UHSAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	96;"	d
__UHSUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	84;"	d
__UHSUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	72;"	d
__UQADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	77;"	d
__UQADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	65;"	d
__UQASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	89;"	d
__UQSAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	95;"	d
__UQSUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	83;"	d
__UQSUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	71;"	d
__USAD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	97;"	d
__USADA8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USADA8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	98;"	d
__USAT	.\Sources\Chip_start\CMSIS\core_cmInstr.h	279;"	d
__USAT	.\Sources\Chip_start\CMSIS\core_cmInstr.h	647;"	d
__USAT16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	100;"	d
__USAT16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	471;"	d
__USAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USAX	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	94;"	d
__USUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	82;"	d
__USUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	70;"	d
__UXTAB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	102;"	d
__UXTB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__UXTB16	.\Sources\Chip_start\CMSIS\core_cm4_simd.h	101;"	d
__VECTORS_H__	.\Sources\Chip_start\vectors.h	12;"	d
__VECTOR_RAM	.\Sources\Chip_start\sysinit.c	50;"	d	file:
__VECTOR_TABLE	.\Sources\Chip_start\sysinit.c	49;"	d	file:
__VTOR_PRESENT	.\Sources\Chip_start\CMSIS\core_cm0plus.h	150;"	d
__VTOR_PRESENT	.\Sources\Chip_start\common.h	73;"	d
__Vendor_SysTickConfig	.\Sources\Chip_start\CMSIS\core_cm0.h	150;"	d
__Vendor_SysTickConfig	.\Sources\Chip_start\CMSIS\core_cm0plus.h	160;"	d
__Vendor_SysTickConfig	.\Sources\Chip_start\CMSIS\core_cm3.h	164;"	d
__Vendor_SysTickConfig	.\Sources\Chip_start\CMSIS\core_cm4.h	203;"	d
__Vendor_SysTickConfig	.\Sources\Chip_start\CMSIS\core_sc000.h	155;"	d
__Vendor_SysTickConfig	.\Sources\Chip_start\CMSIS\core_sc300.h	155;"	d
__Vendor_SysTickConfig	.\Sources\Chip_start\common.h	59;"	d
__Vendor_SysTickConfig	.\Sources\Chip_start\common.h	67;"	d
__Vendor_SysTickConfig	.\Sources\Chip_start\common.h	75;"	d
__WFE	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)$/;"	f
__WFE	.\Sources\Chip_start\CMSIS\core_cmInstr.h	76;"	d
__WFI	.\Sources\Chip_start\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)$/;"	f
__WFI	.\Sources\Chip_start\CMSIS\core_cmInstr.h	68;"	d
__disable_fault_irq	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	.\Sources\Chip_start\CMSIS\core_cmFunc.h	216;"	d
__disable_irq	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__done	.\Sources\Chip_start\IAR\crt0.s	/^__done$/;"	l
__enable_fault_irq	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	.\Sources\Chip_start\CMSIS\core_cmFunc.h	208;"	d
__enable_irq	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__get_APSR	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__set_BASEPRI	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_CONTROL	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	.\Sources\Chip_start\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__startup	.\Sources\Chip_start\IAR\crt0.s	/^__startup$/;"	l
__vector_table	.\Sources\Chip_start\vectors.c	/^const vector_entry  __vector_table[] = \/\/@ ".intvec" =$/;"	v
_clk_opt	.\Sources\Chip_driver\MCG\mcg.h	/^typedef enum _clk_opt$/;"	g
_clk_opt_	.\Sources\Chip_driver\MCG\mcg.h	/^} _clk_opt_;$/;"	t	typeref:enum:_clk_opt
_mcg_div	.\Sources\Chip_driver\MCG\mcg.h	/^typedef struct _mcg_div$/;"	s
_mcg_div_	.\Sources\Chip_driver\MCG\mcg.h	/^} _mcg_div_;$/;"	t	typeref:struct:_mcg_div
_reserved0	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t _reserved0: 15;             \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon74::__anon75
_reserved0	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t _reserved0: 23;             \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon72::__anon73
_reserved0	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t _reserved0: 27;             \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon70::__anon71
_reserved0	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t _reserved0: 29;             \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon76::__anon77
_reserved0	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t _reserved0: 7;              \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon74::__anon75
_reserved0	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t _reserved0: 15;             \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon85::__anon86
_reserved0	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t _reserved0: 23;             \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon83::__anon84
_reserved0	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t _reserved0: 27;             \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon81::__anon82
_reserved0	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t _reserved0: 29;             \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon87::__anon88
_reserved0	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t _reserved0: 7;              \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon85::__anon86
_reserved0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t _reserved0: 15;             \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon97::__anon98
_reserved0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t _reserved0: 23;             \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon95::__anon96
_reserved0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t _reserved0: 27;             \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon93::__anon94
_reserved0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t _reserved0: 29;             \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon99::__anon100
_reserved0	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t _reserved0: 7;              \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon97::__anon98
_reserved0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t _reserved0: 15;             \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon115::__anon116
_reserved0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t _reserved0: 23;             \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon113::__anon114
_reserved0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t _reserved0: 27;             \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon111::__anon112
_reserved0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t _reserved0: 29;             \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon117::__anon118
_reserved0	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t _reserved0: 7;              \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon115::__anon116
_reserved0	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t _reserved0: 15;             \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon134::__anon135
_reserved0	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t _reserved0: 23;             \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon132::__anon133
_reserved0	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t _reserved0: 27;             \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon130::__anon131
_reserved0	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t _reserved0: 29;             \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon136::__anon137
_reserved0	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t _reserved0: 7;              \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon134::__anon135
_reserved0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t _reserved0: 15;             \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon147::__anon148
_reserved0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t _reserved0: 23;             \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon145::__anon146
_reserved0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t _reserved0: 27;             \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon143::__anon144
_reserved0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t _reserved0: 29;             \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon149::__anon150
_reserved0	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t _reserved0: 7;              \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon147::__anon148
_reserved1	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t _reserved1: 4;              \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon74::__anon75
_reserved1	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t _reserved1: 4;              \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon85::__anon86
_reserved1	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t _reserved1: 4;              \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon97::__anon98
_reserved1	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t _reserved1: 4;              \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon115::__anon116
_reserved1	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t _reserved1: 4;              \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon134::__anon135
_reserved1	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t _reserved1: 4;              \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon147::__anon148
abort_isr	.\Sources\Chip_start\vectors.c	/^void abort_isr(void)$/;"	f
abs	.\Sources\Application\TSLCCD\tslccd.c	11;"	d	file:
aie_flag	.\Sources\Chip_driver\RTC\rtc.c	9;"	d	file:
arm_bilinear_interp_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE float32_t arm_bilinear_interp_f32($/;"	f
arm_bilinear_interp_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_bilinear_interp_instance_f32;$/;"	t	typeref:struct:__anon28
arm_bilinear_interp_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_bilinear_interp_instance_q15;$/;"	t	typeref:struct:__anon30
arm_bilinear_interp_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_bilinear_interp_instance_q31;$/;"	t	typeref:struct:__anon29
arm_bilinear_interp_instance_q7	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_bilinear_interp_instance_q7;$/;"	t	typeref:struct:__anon31
arm_bilinear_interp_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q15_t arm_bilinear_interp_q15($/;"	f
arm_bilinear_interp_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t arm_bilinear_interp_q31($/;"	f
arm_bilinear_interp_q7	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q7_t arm_bilinear_interp_q7($/;"	f
arm_biquad_cas_df1_32x64_ins_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_biquad_cas_df1_32x64_ins_q31;$/;"	t	typeref:struct:__anon52
arm_biquad_cascade_df2T_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_biquad_cascade_df2T_instance_f32;$/;"	t	typeref:struct:__anon53
arm_biquad_casd_df1_inst_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_biquad_casd_df1_inst_f32;$/;"	t	typeref:struct:__anon20
arm_biquad_casd_df1_inst_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_biquad_casd_df1_inst_q15;$/;"	t	typeref:struct:__anon18
arm_biquad_casd_df1_inst_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_biquad_casd_df1_inst_q31;$/;"	t	typeref:struct:__anon19
arm_cfft_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_cfft_instance_f32;$/;"	t	typeref:struct:__anon38
arm_cfft_radix2_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_cfft_radix2_instance_f32;$/;"	t	typeref:struct:__anon36
arm_cfft_radix2_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_cfft_radix2_instance_q15;$/;"	t	typeref:struct:__anon32
arm_cfft_radix2_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_cfft_radix2_instance_q31;$/;"	t	typeref:struct:__anon34
arm_cfft_radix4_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_cfft_radix4_instance_f32;$/;"	t	typeref:struct:__anon37
arm_cfft_radix4_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_cfft_radix4_instance_q15;$/;"	t	typeref:struct:__anon33
arm_cfft_radix4_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_cfft_radix4_instance_q31;$/;"	t	typeref:struct:__anon35
arm_cfft_sR_f32_len1024	.\Sources\Chip_start\CMSIS\arm_const_structs.h	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024 =$/;"	v
arm_cfft_sR_f32_len128	.\Sources\Chip_start\CMSIS\arm_const_structs.h	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len128 =$/;"	v
arm_cfft_sR_f32_len16	.\Sources\Chip_start\CMSIS\arm_const_structs.h	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len16 =$/;"	v
arm_cfft_sR_f32_len2048	.\Sources\Chip_start\CMSIS\arm_const_structs.h	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048 =$/;"	v
arm_cfft_sR_f32_len256	.\Sources\Chip_start\CMSIS\arm_const_structs.h	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len256 =$/;"	v
arm_cfft_sR_f32_len32	.\Sources\Chip_start\CMSIS\arm_const_structs.h	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len32 =$/;"	v
arm_cfft_sR_f32_len4096	.\Sources\Chip_start\CMSIS\arm_const_structs.h	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096 =$/;"	v
arm_cfft_sR_f32_len512	.\Sources\Chip_start\CMSIS\arm_const_structs.h	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len512 =$/;"	v
arm_cfft_sR_f32_len64	.\Sources\Chip_start\CMSIS\arm_const_structs.h	/^const arm_cfft_instance_f32 arm_cfft_sR_f32_len64 =$/;"	v
arm_circularRead_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_circularRead_f32($/;"	f
arm_circularRead_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_circularRead_q15($/;"	f
arm_circularRead_q7	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_circularRead_q7($/;"	f
arm_circularWrite_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_circularWrite_f32($/;"	f
arm_circularWrite_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_circularWrite_q15($/;"	f
arm_circularWrite_q7	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_circularWrite_q7($/;"	f
arm_clarke_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_clarke_f32($/;"	f
arm_clarke_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_clarke_q31($/;"	f
arm_dct4_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_dct4_instance_f32;$/;"	t	typeref:struct:__anon43
arm_dct4_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_dct4_instance_q15;$/;"	t	typeref:struct:__anon45
arm_dct4_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_dct4_instance_q31;$/;"	t	typeref:struct:__anon44
arm_fir_decimate_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_decimate_instance_f32;$/;"	t	typeref:struct:__anon48
arm_fir_decimate_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_decimate_instance_q15;$/;"	t	typeref:struct:__anon46
arm_fir_decimate_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_decimate_instance_q31;$/;"	t	typeref:struct:__anon47
arm_fir_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_instance_f32;$/;"	t	typeref:struct:__anon17
arm_fir_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_instance_q15;$/;"	t	typeref:struct:__anon15
arm_fir_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_instance_q31;$/;"	t	typeref:struct:__anon16
arm_fir_instance_q7	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_instance_q7;$/;"	t	typeref:struct:__anon14
arm_fir_interpolate_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_interpolate_instance_f32;$/;"	t	typeref:struct:__anon51
arm_fir_interpolate_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_interpolate_instance_q15;$/;"	t	typeref:struct:__anon49
arm_fir_interpolate_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_interpolate_instance_q31;$/;"	t	typeref:struct:__anon50
arm_fir_lattice_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_lattice_instance_f32;$/;"	t	typeref:struct:__anon56
arm_fir_lattice_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_lattice_instance_q15;$/;"	t	typeref:struct:__anon54
arm_fir_lattice_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_lattice_instance_q31;$/;"	t	typeref:struct:__anon55
arm_fir_sparse_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_sparse_instance_f32;$/;"	t	typeref:struct:__anon66
arm_fir_sparse_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_sparse_instance_q15;$/;"	t	typeref:struct:__anon68
arm_fir_sparse_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_sparse_instance_q31;$/;"	t	typeref:struct:__anon67
arm_fir_sparse_instance_q7	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_fir_sparse_instance_q7;$/;"	t	typeref:struct:__anon69
arm_iir_lattice_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_iir_lattice_instance_f32;$/;"	t	typeref:struct:__anon59
arm_iir_lattice_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_iir_lattice_instance_q15;$/;"	t	typeref:struct:__anon57
arm_iir_lattice_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_iir_lattice_instance_q31;$/;"	t	typeref:struct:__anon58
arm_inv_clarke_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_inv_clarke_f32($/;"	f
arm_inv_clarke_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_inv_clarke_q31($/;"	f
arm_inv_park_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_inv_park_f32($/;"	f
arm_inv_park_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_inv_park_q31($/;"	f
arm_linear_interp_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE float32_t arm_linear_interp_f32($/;"	f
arm_linear_interp_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_linear_interp_instance_f32;$/;"	t	typeref:struct:__anon27
arm_linear_interp_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q15_t arm_linear_interp_q15($/;"	f
arm_linear_interp_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t arm_linear_interp_q31($/;"	f
arm_linear_interp_q7	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q7_t arm_linear_interp_q7($/;"	f
arm_lms_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_lms_instance_f32;$/;"	t	typeref:struct:__anon60
arm_lms_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_lms_instance_q15;$/;"	t	typeref:struct:__anon61
arm_lms_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_lms_instance_q31;$/;"	t	typeref:struct:__anon62
arm_lms_norm_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_lms_norm_instance_f32;$/;"	t	typeref:struct:__anon63
arm_lms_norm_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_lms_norm_instance_q15;$/;"	t	typeref:struct:__anon65
arm_lms_norm_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_lms_norm_instance_q31;$/;"	t	typeref:struct:__anon64
arm_matrix_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_matrix_instance_f32;$/;"	t	typeref:struct:__anon21
arm_matrix_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_matrix_instance_q15;$/;"	t	typeref:struct:__anon22
arm_matrix_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_matrix_instance_q31;$/;"	t	typeref:struct:__anon23
arm_park_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_park_f32($/;"	f
arm_park_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE void arm_park_q31($/;"	f
arm_pid_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE float32_t arm_pid_f32($/;"	f
arm_pid_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_pid_instance_f32;$/;"	t	typeref:struct:__anon26
arm_pid_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_pid_instance_q15;$/;"	t	typeref:struct:__anon24
arm_pid_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_pid_instance_q31;$/;"	t	typeref:struct:__anon25
arm_pid_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q15_t arm_pid_q15($/;"	f
arm_pid_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t arm_pid_q31($/;"	f
arm_recip_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE uint32_t arm_recip_q15($/;"	f
arm_recip_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE uint32_t arm_recip_q31($/;"	f
arm_rfft_fast_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_rfft_fast_instance_f32 ;$/;"	t	typeref:struct:__anon42
arm_rfft_instance_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_rfft_instance_f32;$/;"	t	typeref:struct:__anon41
arm_rfft_instance_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_rfft_instance_q15;$/;"	t	typeref:struct:__anon39
arm_rfft_instance_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_rfft_instance_q31;$/;"	t	typeref:struct:__anon40
arm_sqrt_f32	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE arm_status arm_sqrt_f32($/;"	f
arm_status	.\Sources\Chip_start\CMSIS\arm_math.h	/^} arm_status;$/;"	t	typeref:enum:__anon13
b	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon70	typeref:struct:__anon70::__anon71
b	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon72	typeref:struct:__anon72::__anon73
b	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon74	typeref:struct:__anon74::__anon75
b	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon76	typeref:struct:__anon76::__anon77
b	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon81	typeref:struct:__anon81::__anon82
b	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon83	typeref:struct:__anon83::__anon84
b	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon85	typeref:struct:__anon85::__anon86
b	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon87	typeref:struct:__anon87::__anon88
b	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon93	typeref:struct:__anon93::__anon94
b	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon95	typeref:struct:__anon95::__anon96
b	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon97	typeref:struct:__anon97::__anon98
b	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon99	typeref:struct:__anon99::__anon100
b	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon111	typeref:struct:__anon111::__anon112
b	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon113	typeref:struct:__anon113::__anon114
b	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon115	typeref:struct:__anon115::__anon116
b	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon117	typeref:struct:__anon117::__anon118
b	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon130	typeref:struct:__anon130::__anon131
b	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon132	typeref:struct:__anon132::__anon133
b	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon134	typeref:struct:__anon134::__anon135
b	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon136	typeref:struct:__anon136::__anon137
b	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon143	typeref:struct:__anon143::__anon144
b	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon145	typeref:struct:__anon145::__anon146
b	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon147	typeref:struct:__anon147::__anon148
b	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon149	typeref:struct:__anon149::__anon150
base_DCRDR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t base_DCRDR;                             \/**< Debug Core Register Data Register, offset: 0x8 *\/$/;"	m	struct:CoreDebug_MemMap
base_DCRDR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t base_DCRDR;                             \/**< Debug Core Register Data Register, offset: 0x8 *\/$/;"	m	struct:CoreDebug_MemMap
base_DCRDR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t base_DCRDR;                             \/**< Debug Core Register Data Register, offset: 0x8 *\/$/;"	m	struct:CoreDebug_MemMap
base_DCRDR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t base_DCRDR;                             \/**< Debug Core Register Data Register, offset: 0x8 *\/$/;"	m	struct:CoreDebug_MemMap
base_DCRSR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t base_DCRSR;                             \/**< Debug Core Register Selector Register, offset: 0x4 *\/$/;"	m	struct:CoreDebug_MemMap
base_DCRSR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t base_DCRSR;                             \/**< Debug Core Register Selector Register, offset: 0x4 *\/$/;"	m	struct:CoreDebug_MemMap
base_DCRSR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t base_DCRSR;                             \/**< Debug Core Register Selector Register, offset: 0x4 *\/$/;"	m	struct:CoreDebug_MemMap
base_DCRSR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t base_DCRSR;                             \/**< Debug Core Register Selector Register, offset: 0x4 *\/$/;"	m	struct:CoreDebug_MemMap
base_DEMCR	.\Sources\Chip_start\Header\MKL24Z4.h	/^    uint32_t base_DEMCR;                             \/**< Debug Exception and Monitor Control Register, offset: 0xC *\/$/;"	m	struct:CoreDebug_MemMap
base_DEMCR	.\Sources\Chip_start\Header\MKL25Z4.h	/^    uint32_t base_DEMCR;                             \/**< Debug Exception and Monitor Control Register, offset: 0xC *\/$/;"	m	struct:CoreDebug_MemMap
base_DEMCR	.\Sources\Chip_start\Header\MKL26Z4.h	/^    uint32_t base_DEMCR;                             \/**< Debug Exception and Monitor Control Register, offset: 0xC *\/$/;"	m	struct:CoreDebug_MemMap
base_DEMCR	.\Sources\Chip_start\Header\MKL46Z4.h	/^    uint32_t base_DEMCR;                             \/**< Debug Exception and Monitor Control Register, offset: 0xC *\/$/;"	m	struct:CoreDebug_MemMap
base_DHCSR_Read	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t base_DHCSR_Read;                        \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon162
base_DHCSR_Read	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t base_DHCSR_Read;                        \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon172
base_DHCSR_Read	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t base_DHCSR_Read;                        \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon183
base_DHCSR_Read	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t base_DHCSR_Read;                        \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon194
base_DHCSR_Write	.\Sources\Chip_start\Header\MKL24Z4.h	/^        uint32_t base_DHCSR_Write;                       \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon162
base_DHCSR_Write	.\Sources\Chip_start\Header\MKL25Z4.h	/^        uint32_t base_DHCSR_Write;                       \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon172
base_DHCSR_Write	.\Sources\Chip_start\Header\MKL26Z4.h	/^        uint32_t base_DHCSR_Write;                       \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon183
base_DHCSR_Write	.\Sources\Chip_start\Header\MKL46Z4.h	/^        uint32_t base_DHCSR_Write;                       \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::__anon194
bitRevFactor	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t bitRevFactor;             \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon36
bitRevFactor	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t bitRevFactor;             \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon37
bitRevFactor	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon32
bitRevFactor	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon33
bitRevFactor	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon34
bitRevFactor	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon35
bitRevLength	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t bitRevLength;             \/**< bit reversal table length. *\/$/;"	m	struct:__anon38
bitReverseFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t bitReverseFlag;            \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon36
bitReverseFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t bitReverseFlag;            \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon37
bitReverseFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon32
bitReverseFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon33
bitReverseFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon34
bitReverseFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon35
bitReverseFlagR	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t bitReverseFlagR;                        \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon40
bitReverseFlagR	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t bitReverseFlagR;                      \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon39
bitReverseFlagR	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t bitReverseFlagR;                    \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon41
bus_clk_hz	.\Sources\Chip_driver\MCG\mcg.c	/^volatile unsigned int bus_clk_hz;$/;"	v
bus_clk_khz	.\Sources\Chip_driver\MCG\mcg.c	/^volatile unsigned int bus_clk_khz;$/;"	v
bus_clk_mhz	.\Sources\Chip_driver\MCG\mcg.c	/^volatile unsigned int bus_clk_mhz;$/;"	v
bus_div	.\Sources\Chip_driver\MCG\mcg.h	/^    unsigned char bus_div;      \/\/+1    1-8$/;"	m	struct:_mcg_div
cOut	.\Sources\Application\Control\control.h	/^    Control_Out_TypeDef   cOut;$/;"	m	struct:_Speed_
cStartRun	.\Sources\Application\Control\pit_control.h	/^    unsigned char cStartRun;$/;"	m	struct:_GTime_
clip_q31_to_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q15_t clip_q31_to_q15($/;"	f
clip_q31_to_q7	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q7_t clip_q31_to_q7($/;"	f
clip_q63_to_q15	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q15_t clip_q63_to_q15($/;"	f
clip_q63_to_q31	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q31_t clip_q63_to_q31($/;"	f
clk_out_init	.\Sources\Chip_start\sysinit.c	/^void clk_out_init(void)$/;"	f
common_startup	.\Sources\Chip_start\sysinit.c	/^void common_startup(void)$/;"	f
copt	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_COPT_TypeDef   copt;$/;"	m	struct:_WDOG_Struct_
copw	.\Sources\Chip_driver\WDOG\wdog.h	/^    WDOG_Window_TypeDef copw;$/;"	m	struct:_WDOG_Struct_
core_clk_hz	.\Sources\Chip_driver\MCG\mcg.c	/^volatile unsigned int core_clk_hz;$/;"	v
core_clk_khz	.\Sources\Chip_driver\MCG\mcg.c	/^volatile unsigned int core_clk_khz;$/;"	v
core_clk_mhz	.\Sources\Chip_driver\MCG\mcg.c	/^volatile unsigned int core_clk_mhz;$/;"	v
core_div	.\Sources\Chip_driver\MCG\mcg.h	/^    unsigned char core_div;     \/\/+1    1-16$/;"	m	struct:_mcg_div
dat16	.\Sources\Application\TSLCCD\tslccd.h	/^    unsigned short dat16[128];$/;"	m	struct:_TSLDAT
dat8	.\Sources\Application\TSLCCD\tslccd.h	/^    unsigned char dat8[128];$/;"	m	struct:_TSLDAT
datmax	.\Sources\Application\TSLCCD\tslccd.h	/^    unsigned short datmax, datmin;$/;"	m	struct:_TSLDAT
datmin	.\Sources\Application\TSLCCD\tslccd.h	/^    unsigned short datmax, datmin;$/;"	m	struct:_TSLDAT
de	.\Sources\Application\Control\control.h	/^    float de;$/;"	m	struct:_PID_ERROR_
default_isr	.\Sources\Chip_start\vectors.c	/^void default_isr(void)$/;"	f
disable_irq	.\Sources\Chip_start\common.h	/^static inline void disable_irq(int irqn)$/;"	f
disable_irq	.\Sources\Chip_start\common.h	51;"	d
enable_abort_button	.\Sources\Chip_start\sysinit.c	/^void enable_abort_button(void)$/;"	f
enable_irq	.\Sources\Chip_start\common.h	/^static inline void enable_irq(int irqn)$/;"	f
enable_irq	.\Sources\Chip_start\common.h	50;"	d
energy	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t energy;    \/**< saves previous frame energy. *\/$/;"	m	struct:__anon63
energy	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t energy;        \/**< saves previous frame energy. *\/$/;"	m	struct:__anon65
energy	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t energy;         \/**< saves previous frame energy. *\/$/;"	m	struct:__anon64
fftLen	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon36
fftLen	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon37
fftLen	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon38
fftLen	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon32
fftLen	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon33
fftLen	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon34
fftLen	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon35
fftLenBy2	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon41
fftLenBy2	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon40
fftLenBy2	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t fftLenBy2;                       \/**< length of the complex FFT. *\/$/;"	m	struct:__anon39
fftLenRFFT	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t fftLenRFFT;                        \/**< length of the real sequence *\/$/;"	m	struct:__anon42
fftLenReal	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon40
fftLenReal	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon41
fftLenReal	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t fftLenReal;                      \/**< length of the real FFT. *\/$/;"	m	struct:__anon39
filter_first_flag	.\Sources\Application\TSLCCD\tslccd.c	/^static unsigned char filter_first_flag = 0;$/;"	v	file:
flash_config	.\Sources\Chip_start\vectors.c	/^const vector_entry __attribute__ ((section(".cfmconfig"))) flash_config[] = \/\/@ ".intvec" =$/;"	v
float32_t	.\Sources\Chip_start\CMSIS\arm_math.h	/^typedef float float32_t;$/;"	t
float64_t	.\Sources\Chip_start\CMSIS\arm_math.h	/^typedef double float64_t;$/;"	t
ie	.\Sources\Application\Control\control.h	/^    float ie;$/;"	m	struct:_PID_ERROR_
ief_flag	.\Sources\Chip_driver\CMP\cmp.c	12;"	d	file:
ier_flag	.\Sources\Chip_driver\CMP\cmp.c	11;"	d	file:
ifftFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t ifftFlag;                  \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon36
ifftFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t ifftFlag;                  \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon37
ifftFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon32
ifftFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon33
ifftFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon34
ifftFlag	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon35
ifftFlagR	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t ifftFlagR;                          \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon40
ifftFlagR	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t ifftFlagR;                          \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon41
ifftFlagR	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t ifftFlagR;                        \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon39
judge_first_flag	.\Sources\Application\TSLCCD\tslccd.c	/^static unsigned char judge_first_flag = 0;$/;"	v	file:
lptmr_isr	.\Sources\Chip_driver\LPTMR\lptmr.h	/^    ISR_CALLBACK            lptmr_isr;$/;"	m	struct:_LPTMR_Struct_
main	.\Sources\Application\main.c	/^int main(void)$/;"	f
maxDelay	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon66
maxDelay	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon67
maxDelay	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon68
maxDelay	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon69
mcg_clk_mhz	.\Sources\Chip_driver\MCG\mcg.c	/^volatile unsigned int mcg_clk_mhz = _ERC_MHZ_;$/;"	v
mcg_mhz	.\Sources\Chip_driver\MCG\mcg.h	/^    unsigned int mcg_mhz;$/;"	m	struct:_mcg_div
mu	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t mu;        \/**< step size that control filter coefficient updates. *\/$/;"	m	struct:__anon63
mu	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t mu;        \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon60
mu	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon61
mu	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon65
mu	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t mu;             \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon64
mu	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon62
mult32x64	.\Sources\Chip_start\CMSIS\arm_math.h	/^static __INLINE q63_t mult32x64($/;"	f
multAcc_32x32_keep32_R	.\Sources\Chip_start\CMSIS\arm_math.h	7215;"	d
multAcc_32x32_keep32_R	.\Sources\Chip_start\CMSIS\arm_math.h	7243;"	d
multAcc_32x32_keep32_R	.\Sources\Chip_start\CMSIS\arm_math.h	7270;"	d
multSub_32x32_keep32_R	.\Sources\Chip_start\CMSIS\arm_math.h	7219;"	d
multSub_32x32_keep32_R	.\Sources\Chip_start\CMSIS\arm_math.h	7247;"	d
multSub_32x32_keep32_R	.\Sources\Chip_start\CMSIS\arm_math.h	7274;"	d
mult_32x32_keep32_R	.\Sources\Chip_start\CMSIS\arm_math.h	7223;"	d
mult_32x32_keep32_R	.\Sources\Chip_start\CMSIS\arm_math.h	7251;"	d
mult_32x32_keep32_R	.\Sources\Chip_start\CMSIS\arm_math.h	7278;"	d
nPRIV	.\Sources\Chip_start\CMSIS\core_cm0.h	/^            uint32_t nPRIV: 1;                   \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon76::__anon77
nPRIV	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^            uint32_t nPRIV: 1;                   \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon87::__anon88
nPRIV	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            uint32_t nPRIV: 1;                   \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon99::__anon100
nPRIV	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            uint32_t nPRIV: 1;                   \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon117::__anon118
nPRIV	.\Sources\Chip_start\CMSIS\core_sc000.h	/^            uint32_t nPRIV: 1;                   \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon136::__anon137
nPRIV	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            uint32_t nPRIV: 1;                   \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon149::__anon150
nValues	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t nValues;           \/**< nValues *\/$/;"	m	struct:__anon27
nop	.\Sources\Chip_start\common.h	36;"	d
normalize	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t normalize;                \/**< normalizing factor. *\/$/;"	m	struct:__anon43
normalize	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon45
normalize	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon44
numCols	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon21
numCols	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon22
numCols	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon23
numCols	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon28
numCols	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon29
numCols	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon30
numCols	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon31
numRows	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon21
numRows	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon22
numRows	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon23
numRows	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon28
numRows	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon29
numRows	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon30
numRows	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon31
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    int8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon18
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon54
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon55
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon57
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon58
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon59
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon56
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon20
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t numStages;      \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon19
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon53
numStages	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon52
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;                   \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon48
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;               \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon46
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon66
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon67
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon68
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon69
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon47
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon15
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon16
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;        \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon14
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon63
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon64
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;     \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon17
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;    \/**< Number of coefficients in the filter. *\/$/;"	m	struct:__anon65
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon60
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon61
numTaps	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon62
oie_flag	.\Sources\Chip_driver\RTC\rtc.c	8;"	d	file:
onebyfftLen	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t onebyfftLen;                 \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon36
onebyfftLen	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t onebyfftLen;                 \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon37
pBitRevTable	.\Sources\Chip_start\CMSIS\arm_math.h	/^    const uint16_t *pBitRevTable;      \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon38
pBitRevTable	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t *pBitRevTable;            \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon36
pBitRevTable	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t *pBitRevTable;            \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon37
pBitRevTable	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon32
pBitRevTable	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon33
pBitRevTable	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon34
pBitRevTable	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon35
pCfft	.\Sources\Chip_start\CMSIS\arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon41
pCfft	.\Sources\Chip_start\CMSIS\arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon43
pCfft	.\Sources\Chip_start\CMSIS\arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft;          \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon39
pCfft	.\Sources\Chip_start\CMSIS\arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon45
pCfft	.\Sources\Chip_start\CMSIS\arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon40
pCfft	.\Sources\Chip_start\CMSIS\arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon44
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon56
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon48
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pCoeffs;             \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon51
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon66
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pCoeffs;         \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon20
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon53
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon17
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon63
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pCoeffs;  \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon60
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon54
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon46
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pCoeffs;                 \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon49
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon68
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pCoeffs;           \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon18
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon15
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon65
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon61
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon55
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon50
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon67
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pCoeffs;              \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon47
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon16
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pCoeffs;          \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon19
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pCoeffs;          \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon52
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon64
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon62
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q7_t *pCoeffs;                \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon69
pCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q7_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon14
pCosFactor	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pCosFactor;              \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon43
pCosFactor	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon45
pCosFactor	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon44
pData	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon21
pData	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pData;   \/**< points to the data table. *\/$/;"	m	struct:__anon28
pData	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon22
pData	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pData;       \/**< points to the data table. *\/$/;"	m	struct:__anon30
pData	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon23
pData	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pData;       \/**< points to the data table. *\/$/;"	m	struct:__anon29
pData	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q7_t *pData;                \/**< points to the data table. *\/$/;"	m	struct:__anon31
pNow	.\Sources\Application\Control\control.h	/^    PID_ERROR_TypeDef     pNow;$/;"	m	struct:_Direct_
pNow	.\Sources\Application\Control\control.h	/^    PID_ERROR_TypeDef     pNow;$/;"	m	struct:_Speed_
pPre	.\Sources\Application\Control\control.h	/^    PID_ERROR_TypeDef     pPre;$/;"	m	struct:_Direct_
pPre	.\Sources\Application\Control\control.h	/^    PID_ERROR_TypeDef     pPre;$/;"	m	struct:_Speed_
pRfft	.\Sources\Chip_start\CMSIS\arm_math.h	/^    arm_rfft_instance_f32 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon43
pRfft	.\Sources\Chip_start\CMSIS\arm_math.h	/^    arm_rfft_instance_q15 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon45
pRfft	.\Sources\Chip_start\CMSIS\arm_math.h	/^    arm_rfft_instance_q31 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon44
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pState;                          \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon59
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon56
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon48
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pState;              \/**< points to the state variable array. The array is of length phaseLength+numTaps-1. *\/$/;"	m	struct:__anon51
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pState;            \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon66
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pState;          \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon20
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of length 2*numStages. *\/$/;"	m	struct:__anon53
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon17
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon63
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pState;   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon60
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon54
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon57
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon46
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pState;                  \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon49
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon68
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pState;            \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon18
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon15
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon65
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon61
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon55
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon58
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pState;                   \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon50
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon67
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pState;               \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon47
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon16
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pState;           \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon19
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon64
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon62
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q63_t *pState;           \/**< points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon52
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q7_t *pState;                 \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon69
pState	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q7_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon14
pTapDelay	.\Sources\Chip_start\CMSIS\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon66
pTapDelay	.\Sources\Chip_start\CMSIS\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon67
pTapDelay	.\Sources\Chip_start\CMSIS\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon68
pTapDelay	.\Sources\Chip_start\CMSIS\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon69
pTwiddle	.\Sources\Chip_start\CMSIS\arm_math.h	/^    const float32_t *pTwiddle;         \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon38
pTwiddle	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pTwiddle;                \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon43
pTwiddle	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pTwiddle;               \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon36
pTwiddle	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pTwiddle;               \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon37
pTwiddle	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pTwiddle;                     \/**< points to the Sin twiddle factor table. *\/$/;"	m	struct:__anon32
pTwiddle	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon45
pTwiddle	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon33
pTwiddle	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pTwiddle;                     \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon34
pTwiddle	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon44
pTwiddle	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon35
pTwiddleAReal	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pTwiddleAReal;                   \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon41
pTwiddleAReal	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pTwiddleAReal;                     \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon39
pTwiddleAReal	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pTwiddleAReal;                       \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon40
pTwiddleBReal	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pTwiddleBReal;                   \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon41
pTwiddleBReal	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pTwiddleBReal;                     \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon39
pTwiddleBReal	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pTwiddleBReal;                       \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon40
pTwiddleRFFT	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pTwiddleRFFT;                    \/**< Twiddle factors real stage  *\/$/;"	m	struct:__anon42
pYData	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pYData;          \/**< pointer to the table of Y values *\/$/;"	m	struct:__anon27
pe	.\Sources\Application\Control\control.h	/^    float pe;$/;"	m	struct:_PID_ERROR_
peri_clk_hz	.\Sources\Chip_driver\MCG\mcg.c	/^volatile unsigned int peri_clk_hz;$/;"	v
phaseLength	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon49
phaseLength	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon50
phaseLength	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t phaseLength;          \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon51
pkCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pkCoeffs;                        \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon59
pkCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon57
pkCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon58
pointer	.\Sources\Chip_start\vectors.h	/^typedef void pointer(void);$/;"	t
postShift	.\Sources\Chip_start\CMSIS\arm_math.h	/^    int8_t postShift;         \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon18
postShift	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon61
postShift	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon62
postShift	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t postShift;       \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon19
postShift	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t postShift;       \/**< additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon52
postShift	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t postShift;    \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon64
postShift	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint8_t postShift;   \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon65
prdiv	.\Sources\Chip_driver\MCG\mcg.h	/^    unsigned char prdiv;        \/\/+1    1-25$/;"	m	struct:_mcg_div
pvCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t *pvCoeffs;                        \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon59
pvCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon57
pvCoeffs	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon58
q15_t	.\Sources\Chip_start\CMSIS\arm_math.h	/^typedef int16_t q15_t;$/;"	t
q31_t	.\Sources\Chip_start\CMSIS\arm_math.h	/^typedef int32_t q31_t;$/;"	t
q63_t	.\Sources\Chip_start\CMSIS\arm_math.h	/^typedef int64_t q63_t;$/;"	t
q7_t	.\Sources\Chip_start\CMSIS\arm_math.h	/^typedef int8_t q7_t;$/;"	t
recipTable	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t *recipTable;   \/**< Points to the reciprocal initial value table. *\/$/;"	m	struct:__anon65
recipTable	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t *recipTable;    \/**< points to the reciprocal initial value table. *\/$/;"	m	struct:__anon64
set_irq_priority	.\Sources\Chip_start\common.h	52;"	d
sie_flag	.\Sources\Chip_driver\RTC\rtc.c	7;"	d	file:
start	.\Sources\Chip_start\start.c	/^void start(void)$/;"	f
state	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t state[3];    \/**< The state array of length 3. *\/$/;"	m	struct:__anon26
state	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t state[3];       \/**< The state array of length 3. *\/$/;"	m	struct:__anon24
state	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t state[3];      \/**< The state array of length 3. *\/$/;"	m	struct:__anon25
stateIndex	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon66
stateIndex	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon67
stateIndex	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon68
stateIndex	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon69
stop	.\Sources\Chip_start\start.c	/^void stop(void)$/;"	f
sysinit	.\Sources\Chip_start\sysinit.c	/^void sysinit(void)$/;"	f
tiaobianCount	.\Sources\Application\TSLCCD\tslccd.h	/^    unsigned char tiaobianCount;$/;"	m	struct:_TSLDAT
tslBack	.\Sources\Application\TSLCCD\tslccd.c	/^_TSLDAT_ tslFore, tslBack;$/;"	v
tslFore	.\Sources\Application\TSLCCD\tslccd.c	/^_TSLDAT_ tslFore, tslBack;$/;"	v
tsldly	.\Sources\Application\parameter.h	9;"	d
twidCoefModifier	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t twidCoefModifier;         \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon36
twidCoefModifier	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t twidCoefModifier;         \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon37
twidCoefModifier	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon32
twidCoefModifier	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon33
twidCoefModifier	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon34
twidCoefModifier	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon35
twidCoefRModifier	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t twidCoefRModifier;                     \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon41
twidCoefRModifier	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t twidCoefRModifier;                 \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon40
twidCoefRModifier	.\Sources\Chip_start\CMSIS\arm_math.h	/^    uint32_t twidCoefRModifier;               \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon39
twiddleCoef	.\Sources\Chip_start\CMSIS\arm_common_tables.h	60;"	d
u16	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon105::__anon106
u16	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon123::__anon124
u16	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon155::__anon156
u32	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon105::__anon106
u32	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon123::__anon124
u32	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon155::__anon156
u8	.\Sources\Chip_start\CMSIS\core_cm3.h	/^            __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon105::__anon106
u8	.\Sources\Chip_start\CMSIS\core_cm4.h	/^            __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon123::__anon124
u8	.\Sources\Chip_start\CMSIS\core_sc300.h	/^            __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon155::__anon156
uCount	.\Sources\Application\Control\control.h	/^    unsigned char uCount;$/;"	m	struct:_Direct_
uCount	.\Sources\Application\Control\control.h	/^    unsigned char uCount;$/;"	m	struct:_Speed_
uEventCount	.\Sources\Application\Control\pit_control.h	/^    unsigned char uEventCount;$/;"	m	struct:_GTime_
uPeriod	.\Sources\Application\Control\control.h	/^    unsigned char uPeriod;$/;"	m	struct:_Speed_
uTSLCount	.\Sources\Application\Control\pit_control.h	/^    unsigned char uTSLCount;$/;"	m	struct:_GTime_
uTimeCount	.\Sources\Application\Control\pit_control.h	/^    unsigned long uTimeCount;$/;"	m	struct:_GTime_
vdiv	.\Sources\Chip_driver\MCG\mcg.h	/^    unsigned char vdiv;         \/\/+24   24-55$/;"	m	struct:_mcg_div
vector_entry	.\Sources\Chip_start\vectors.c	/^typedef void (*vector_entry)(void);$/;"	t	file:
w	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon70
w	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon72
w	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon74
w	.\Sources\Chip_start\CMSIS\core_cm0.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon76
w	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon81
w	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon83
w	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon85
w	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon87
w	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon93
w	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon95
w	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon97
w	.\Sources\Chip_start\CMSIS\core_cm3.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon99
w	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon111
w	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon113
w	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon115
w	.\Sources\Chip_start\CMSIS\core_cm4.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon117
w	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon130
w	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon132
w	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon134
w	.\Sources\Chip_start\CMSIS\core_sc000.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon136
w	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon143
w	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon145
w	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon147
w	.\Sources\Chip_start\CMSIS\core_sc300.h	/^        uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon149
wait	.\Sources\Chip_start\start.c	/^void wait(void)$/;"	f
write_vtor	.\Sources\Chip_start\start.c	/^void write_vtor(int vtor)$/;"	f
x0	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t x0;        \/**< saves previous input sample. *\/$/;"	m	struct:__anon63
x0	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q15_t x0;            \/**< saves previous input sample. *\/$/;"	m	struct:__anon65
x0	.\Sources\Chip_start\CMSIS\arm_math.h	/^    q31_t x0;             \/**< saves previous input sample. *\/$/;"	m	struct:__anon64
x1	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t x1;               \/**< x1 *\/$/;"	m	struct:__anon27
xPSR_Type	.\Sources\Chip_start\CMSIS\core_cm0.h	/^    } xPSR_Type;$/;"	t	typeref:union:__anon74
xPSR_Type	.\Sources\Chip_start\CMSIS\core_cm0plus.h	/^    } xPSR_Type;$/;"	t	typeref:union:__anon85
xPSR_Type	.\Sources\Chip_start\CMSIS\core_cm3.h	/^    } xPSR_Type;$/;"	t	typeref:union:__anon97
xPSR_Type	.\Sources\Chip_start\CMSIS\core_cm4.h	/^    } xPSR_Type;$/;"	t	typeref:union:__anon115
xPSR_Type	.\Sources\Chip_start\CMSIS\core_sc000.h	/^    } xPSR_Type;$/;"	t	typeref:union:__anon134
xPSR_Type	.\Sources\Chip_start\CMSIS\core_sc300.h	/^    } xPSR_Type;$/;"	t	typeref:union:__anon147
xSpacing	.\Sources\Chip_start\CMSIS\arm_math.h	/^    float32_t xSpacing;         \/**< xSpacing *\/$/;"	m	struct:__anon27
