<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Mar 19 18:41:29 2023" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:basys3:part0:1.1" DEVICE="7a35t" NAME="TopLevel" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="clock"/>
        <CONNECTION INSTANCE="Datapath_wrapper_0" PORT="clock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="vgaRed" RIGHT="0" SIGIS="undef" SIGNAME="controller_wrapper_0_vgaRed">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="vgaRed"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="vgaGreen" RIGHT="0" SIGIS="undef" SIGNAME="controller_wrapper_0_vgaGreen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="vgaGreen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="vgaBlue" RIGHT="0" SIGIS="undef" SIGNAME="controller_wrapper_0_vgaBlue">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="vgaBlue"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Hsync" SIGIS="undef" SIGNAME="controller_wrapper_0_hsync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="hsync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Vsync" SIGIS="undef" SIGNAME="controller_wrapper_0_vsync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="vsync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Datapath_wrapper_0" PORT="Reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Carryout" SIGIS="undef" SIGNAME="Datapath_wrapper_0_Carryout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Datapath_wrapper_0" PORT="Carryout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Zero" SIGIS="undef" SIGNAME="Datapath_wrapper_0_Zero">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Datapath_wrapper_0" PORT="Zero"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Overflow" SIGIS="undef" SIGNAME="Datapath_wrapper_0_Overflow">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Datapath_wrapper_0" PORT="Overflow"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Datapath_wrapper_0" HWVERSION="1.0" INSTANCE="Datapath_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Datapath_wrapper" VLNV="xilinx.com:module_ref:Datapath_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TopLevel_Datapath_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="Carryout" SIGIS="undef" SIGNAME="Datapath_wrapper_0_Carryout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Carryout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Overflow" SIGIS="undef" SIGNAME="Datapath_wrapper_0_Overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Zero" SIGIS="undef" SIGNAME="Datapath_wrapper_0_Zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clock" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="memaddr" RIGHT="0" SIGIS="undef" SIGNAME="controller_wrapper_0_memaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="memaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="memread" RIGHT="0" SIGIS="undef" SIGNAME="Datapath_wrapper_0_memread">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="memdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/controller_wrapper_0" HWVERSION="1.0" INSTANCE="controller_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controller_wrapper" VLNV="xilinx.com:module_ref:controller_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TopLevel_controller_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clock" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsync" SIGIS="undef" SIGNAME="controller_wrapper_0_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="memaddr" RIGHT="0" SIGIS="undef" SIGNAME="controller_wrapper_0_memaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Datapath_wrapper_0" PORT="memaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="memdata" RIGHT="0" SIGIS="undef" SIGNAME="Datapath_wrapper_0_memread">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Datapath_wrapper_0" PORT="memread"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vgaBlue" RIGHT="0" SIGIS="undef" SIGNAME="controller_wrapper_0_vgaBlue">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vgaBlue"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vgaGreen" RIGHT="0" SIGIS="undef" SIGNAME="controller_wrapper_0_vgaGreen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vgaGreen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vgaRed" RIGHT="0" SIGIS="undef" SIGNAME="controller_wrapper_0_vgaRed">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vgaRed"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vsync" SIGIS="undef" SIGNAME="controller_wrapper_0_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Vsync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
