/*
 * 86Box    A hypervisor and IBM PC system emulator that specializes in
 *          running old operating systems and software designed for IBM
 *          PC systems and compatibles from 1981 through fairly recent
 *          system designs based on the PCI bus.
 *
 *          This file is part of the 86Box distribution.
 *
 *          NV3 bringup and device emulation.
 *
 *
 *
 * Authors: Connor Hyde, <mario64crashed@gmail.com> I need a better email address ;^)
 *
 *          Copyright 2024-2025 starfrost
 */

// nv3_pramdac.c: NV3 RAMDAC
// Todo: Allow overridability using 68050C register...

#include <stdlib.h>
#include <stdint.h>
#include <stdbool.h>
#include <stdio.h>
#include <86box/86box.h>
#include <86box/device.h>
#include <86box/mem.h>
#include <86box/pci.h>
#include <86box/rom.h> // DEPENDENT!!!
#include <86box/video.h>
#include <86box/nv/vid_nv.h>
#include <86box/nv/vid_nv3.h>

void nv3_pramdac_init(void)
{
    nv_log("Initialising PRAMDAC\n");

    // defaults, these come from vbios in reality
    // driver defaults are nonsensical(?), or the algorithm is wrong
    // munged this to 100mhz for now
    nv3->pramdac.memory_clock_m = nv3->pramdac.pixel_clock_m = 0x07;
    nv3->pramdac.memory_clock_n = nv3->pramdac.pixel_clock_n = 0xc8;
    nv3->pramdac.memory_clock_p = nv3->pramdac.pixel_clock_p = 0x0c;

    nv3_pramdac_set_pixel_clock();
    nv3_pramdac_set_vram_clock();

    nv_log("Initialising PRAMDAC: Done\n");
}

// Polls the pixel clock.
void nv3_pramdac_pixel_clock_poll(double real_time)
{
    /* Ignore in VGA mode */
    if (!nv3->nvbase.svga.override)
        return; 

    /* Figure out our refresh time. */
    if (!nv3->nvbase.refresh_time)
        nv3->nvbase.refresh_time = (1/60.0); // rivatimers count in microseconds but present the info as seconds
        
    nv3->nvbase.refresh_clock += real_time;

    if (nv3->nvbase.refresh_clock > nv3->nvbase.refresh_time)
    {
        /* Update the screen because something changed */
        nv3_render_current_bpp();
        video_blit_memtoscreen(0, 0, xsize, ysize);
        nv3->nvbase.refresh_clock = 0;
    }

    // TODO: ????
}

// Polls the memory clock.
// This updates the 2D/3D engine PGRAPH, PTIMER and more 
void nv3_pramdac_memory_clock_poll(double real_time)
{
    nv3_ptimer_tick(real_time);

    nv3_pfifo_cache0_pull();
    nv3_pfifo_cache1_pull();
    // TODO: UPDATE PGRAPH!
}

// Gets the vram clock register.
uint32_t nv3_pramdac_get_vram_clock_register(void)
{
    // the clock format is packed into 19 bits
    // M divisor            [7-0]
    // N divisor            [16-8]
    // P divisor            [18-16]
    return (nv3->pramdac.memory_clock_m)
    + (nv3->pramdac.memory_clock_n << 8)
    + (nv3->pramdac.memory_clock_p << 16); // 0-3
}

uint32_t nv3_pramdac_get_pixel_clock_register(void)
{
    return (nv3->pramdac.pixel_clock_m)
    + (nv3->pramdac.pixel_clock_n << 8)
    + (nv3->pramdac.pixel_clock_p << 16); // 0-3
}

void nv3_pramdac_set_vram_clock_register(uint32_t value)
{
    nv3->pramdac.memory_clock_m = value & 0xFF;
    nv3->pramdac.memory_clock_n = (value >> 8) & 0xFF;
    nv3->pramdac.memory_clock_p = (value >> 16) & 0x07;
    
    nv3_pramdac_set_vram_clock();
}

void nv3_pramdac_set_pixel_clock_register(uint32_t value)
{
    nv3->pramdac.pixel_clock_m = value & 0xFF;
    nv3->pramdac.pixel_clock_n = (value >> 8) & 0xFF;
    nv3->pramdac.pixel_clock_p = (value >> 16) & 0x07;

    nv3_pramdac_set_pixel_clock();
}

void nv3_pramdac_set_vram_clock(void)
{
    // from driver and vbios source
    float frequency = 13500000.0f;

    // prevent division by 0
    if (nv3->pramdac.memory_clock_m == 0)
        nv3->pramdac.memory_clock_m = 1;
    
    if (nv3->pramdac.memory_clock_n == 0)
        nv3->pramdac.memory_clock_n = 1;
    
    // Convert to microseconds
    frequency = (frequency * nv3->pramdac.memory_clock_n) / (nv3->pramdac.memory_clock_m << nv3->pramdac.memory_clock_p); 

    double time = 1000000.0  / (double)frequency; // needs to be a double for 86box

    nv_log("Memory clock = %.2f MHz\n", frequency / 1000000.0f);    

    nv3->nvbase.memory_clock_frequency = frequency;
    
    // Create and start if it it's not running.
    if (!nv3->nvbase.memory_clock_timer)
    {
        nv3->nvbase.memory_clock_timer = rivatimer_create(time, nv3_pramdac_memory_clock_poll);
        rivatimer_start(nv3->nvbase.memory_clock_timer);
    }

    rivatimer_set_period(nv3->nvbase.memory_clock_timer, time);
}

void nv3_pramdac_set_pixel_clock(void)
{
    // frequency divider algorithm from old varcem/86box/pcbox riva driver,
    // verified by reversing NT drivers v1.50e CalcMNP [symbols] function

    // todo: actually implement it

    // missing section
    // not really needed.
    // if (nv3->pfb.boot.clock_crystal == CLOCK_CRYSTAL_13500)
    // {
    //      freq = 13500000.0f;
    // }
    // else 
    //
    // {
    //      freq = 14318000.0f;
    // }

    float frequency = 13500000.0f;

    // prevent division by 0
    if (nv3->pramdac.pixel_clock_m == 0)
        nv3->pramdac.pixel_clock_m = 1;
    
    if (nv3->pramdac.memory_clock_n == 0)
        nv3->pramdac.memory_clock_n = 1;

    frequency = (frequency * nv3->pramdac.pixel_clock_n) / (nv3->pramdac.pixel_clock_m << nv3->pramdac.pixel_clock_p); 

    nv3->nvbase.svga.clock = cpuclock / frequency;

    double time = 1000000.0 / (double)frequency; // needs to be a double for 86box

    nv_log("Pixel clock = %.2f MHz\n", frequency / 1000000.0f);

    nv3->nvbase.pixel_clock_frequency = frequency;

    // Create and start if it it's not running.
    if (!nv3->nvbase.pixel_clock_timer)
    {
        nv3->nvbase.pixel_clock_timer = rivatimer_create(time, nv3_pramdac_pixel_clock_poll);
        rivatimer_start(nv3->nvbase.pixel_clock_timer);
    }

    rivatimer_set_period(nv3->nvbase.pixel_clock_timer, time);
}

//
// ****** PRAMDAC register list START ******
//

// NULL means handle in read functions
nv_register_t pramdac_registers[] = 
{
    { NV3_PRAMDAC_CURSOR_START, "PRAMDAC - Cursor Start Position"},
    { NV3_PRAMDAC_CLOCK_PIXEL, "PRAMDAC - NV3 GPU Core - Pixel clock", nv3_pramdac_get_pixel_clock_register, nv3_pramdac_set_pixel_clock_register },
    { NV3_PRAMDAC_CLOCK_MEMORY, "PRAMDAC - NV3 GPU Core - Memory clock", nv3_pramdac_get_vram_clock_register, nv3_pramdac_set_vram_clock_register },
    { NV3_PRAMDAC_COEFF_SELECT, "PRAMDAC - PLL Clock Coefficient Select", NULL, NULL},
    { NV3_PRAMDAC_GENERAL_CONTROL, "PRAMDAC - General Control", NULL, NULL },
    { NV3_PRAMDAC_VSERR_WIDTH, "PRAMDAC - Vertical Sync Error Width", NULL, NULL},
    { NV3_PRAMDAC_VEQU_END, "PRAMDAC - VEqu End", NULL, NULL},
    { NV3_PRAMDAC_VBBLANK_START, "PRAMDAC - VBBlank Start", NULL, NULL},
    { NV3_PRAMDAC_VBBLANK_END, "PRAMDAC - VBBlank End", NULL, NULL},
    { NV3_PRAMDAC_HBLANK_END, "PRAMDAC - Horizontal Blanking Interval End", NULL, NULL},
    { NV3_PRAMDAC_HBLANK_START, "PRAMDAC - Horizontal Blanking Interval Start", NULL, NULL},
    { NV3_PRAMDAC_VBLANK_END, "PRAMDAC - Vertical Blanking Interval End", NULL, NULL},
    { NV3_PRAMDAC_VBLANK_START, "PRAMDAC - Vertical Blanking Interval Start", NULL, NULL},
    { NV3_PRAMDAC_VEQU_START, "PRAMDAC - VEqu Start", NULL, NULL},
    { NV3_PRAMDAC_VTOTAL, "PRAMDAC - Total Vertical Lines", NULL, NULL},
    { NV3_PRAMDAC_HSYNC_WIDTH, "PRAMDAC - Horizontal Sync Pulse Width", NULL, NULL},
    { NV3_PRAMDAC_HBURST_START, "PRAMDAC - Horizontal Burst Signal Start", NULL, NULL},
    { NV3_PRAMDAC_HBURST_END, "PRAMDAC - Horizontal Burst Signal Start", NULL, NULL},
    { NV3_PRAMDAC_HTOTAL, "PRAMDAC - Total Horizontal Lines", NULL, NULL},
    { NV3_PRAMDAC_HEQU_WIDTH, "PRAMDAC - HEqu End", NULL, NULL},
    { NV3_PRAMDAC_HSERR_WIDTH, "PRAMDAC - Horizontal Sync Error", NULL, NULL},
    { NV3_USER_DAC_PIXEL_MASK, "PRAMDAC - User DAC Pixel Mask", NULL, NULL},
    { NV3_USER_DAC_READ_MODE_ADDRESS, "PRAMDAC - User DAC Read Mode Address", NULL, NULL},
    { NV3_USER_DAC_WRITE_MODE_ADDRESS, "PRAMDAC - User DAC Write Mode Address", NULL, NULL},
    { NV3_USER_DAC_PALETTE_DATA, "PRAMDAC - User DAC Palette Data", NULL, NULL},
    { NV_REG_LIST_END, NULL, NULL, NULL}, // sentinel value 
};

//
// ****** Read/Write functions start ******
//

uint32_t nv3_pramdac_read(uint32_t address) 
{ 
    nv_register_t* reg = nv_get_register(address, pramdac_registers, sizeof(pramdac_registers)/sizeof(pramdac_registers[0]));

    uint32_t ret = 0x00;

    // todo: friendly logging

    nv_log_verbose_only("PRAMDAC Read from 0x%08x\n", address);

    // if the register actually exists
    if (reg)
    {
        // on-read function
        if (reg->on_read)
            ret = reg->on_read();
        else
        {
            //s hould be pretty easy to understand
            switch (reg->address)
            {
                case NV3_PRAMDAC_COEFF_SELECT:
                    ret = nv3->pramdac.coeff_select;
                    break;
                case NV3_PRAMDAC_GENERAL_CONTROL:
                    ret = nv3->pramdac.general_control;
                    break;
                case NV3_PRAMDAC_VSERR_WIDTH:
                    ret = nv3->pramdac.vserr_width;
                    break;
                case NV3_PRAMDAC_VBBLANK_END:
                    ret = nv3->pramdac.vbblank_end;
                    break;
                case NV3_PRAMDAC_VBLANK_END:
                    ret = nv3->pramdac.vblank_end;
                    break;
                case NV3_PRAMDAC_VBLANK_START:
                    ret = nv3->pramdac.vblank_start;
                    break;
                case NV3_PRAMDAC_VEQU_START:
                    ret = nv3->pramdac.vequ_start;
                    break;
                case NV3_PRAMDAC_VTOTAL:
                    ret = nv3->pramdac.vtotal;
                    break;
                case NV3_PRAMDAC_HSYNC_WIDTH:
                    ret = nv3->pramdac.hsync_width;
                    break;
                case NV3_PRAMDAC_HBURST_START:
                    ret = nv3->pramdac.hburst_start;
                    break;
                case NV3_PRAMDAC_HBURST_END:
                    ret = nv3->pramdac.hburst_end;
                    break;
                case NV3_PRAMDAC_HBLANK_START:
                    ret = nv3->pramdac.hblank_start;
                    break;
                case NV3_PRAMDAC_HBLANK_END:
                    ret =  nv3->pramdac.hblank_end;
                    break;
                case NV3_PRAMDAC_HTOTAL:
                    ret = nv3->pramdac.htotal;
                    break;
                case NV3_PRAMDAC_HEQU_WIDTH:
                    ret = nv3->pramdac.hequ_width;
                    break;
                case NV3_PRAMDAC_HSERR_WIDTH:
                    ret = nv3->pramdac.hserr_width;
                    break;
                case NV3_USER_DAC_PIXEL_MASK:
                    ret = nv3->pramdac.user_pixel_mask;
                    break;
                case NV3_USER_DAC_READ_MODE_ADDRESS:
                    ret = nv3->pramdac.user_read_mode_address;
                    break; 
                case NV3_USER_DAC_WRITE_MODE_ADDRESS:
                    ret = nv3->pramdac.user_write_mode_address;
                    break; 
                case NV3_USER_DAC_PALETTE_DATA:  
                    /* I doubt NV actually read this in their drivers, but it's worth doing anyway */
                    /* Bit 1 is listed as "read or write mode" and 7:0 as "Write-only address", but NV only ever set this to 0 too, so i think this should be fine for now */
                    ret = nv3->pramdac.palette[nv3->pramdac.user_read_mode_address];
                    nv3->pramdac.user_read_mode_address++; 
                    break;
                case NV3_PRAMDAC_CURSOR_START:
                    ret = (nv3->pramdac.cursor_start.y << 16) | nv3->pramdac.cursor_start.x;
                    break; 
            }
        }

        if (reg->friendly_name)
            nv_log_verbose_only(": 0x%08x <- %s\n", ret, reg->friendly_name);
        else   
            nv_log_verbose_only("\n");
    }
    else
    {
        nv_log(": Unknown register read (address=0x%08x), returning 0x00\n", address);
    }

    return ret; 
}

void nv3_pramdac_write(uint32_t address, uint32_t value) 
{
    nv_register_t* reg = nv_get_register(address, pramdac_registers, sizeof(pramdac_registers)/sizeof(pramdac_registers[0]));

    nv_log_verbose_only("PRAMDAC Write 0x%08x -> 0x%08x\n", value, address);

    // if the register actually exists
    if (reg)
    {
        // on-read function
        if (reg->on_write)
            reg->on_write(value);
        else
        {
            //s hould be pretty easy to understand
            // we also update the SVGA state here
            switch (reg->address)
            {
                case NV3_PRAMDAC_COEFF_SELECT:
                    nv3->pramdac.coeff_select = value;
                    break;
                case NV3_PRAMDAC_GENERAL_CONTROL:
                    nv3->pramdac.general_control = value;
                    nv3_recalc_timings(&nv3->nvbase.svga);
                    break;
                case NV3_PRAMDAC_VSERR_WIDTH:
                    //vslines?
                    nv3->pramdac.vserr_width = value;
                    break;
                case NV3_PRAMDAC_VBBLANK_END:
                    nv3->pramdac.vbblank_end = value;
                    break;
                case NV3_PRAMDAC_VBLANK_END:
                    nv3->pramdac.vblank_end = value;
                    break;
                case NV3_PRAMDAC_VBLANK_START:
                    //nv3->nvbase.svga.vblankstart = value;
                    nv3->pramdac.vblank_start = value;
                    break;
                case NV3_PRAMDAC_VEQU_START:
                    nv3->pramdac.vequ_start = value;
                    break;
                case NV3_PRAMDAC_VTOTAL:
                    //nv3->pramdac.vtotal = value;
                    nv3->nvbase.svga.vtotal = value;
                    break;
                case NV3_PRAMDAC_HSYNC_WIDTH:
                    nv3->pramdac.hsync_width = value;
                    break;
                case NV3_PRAMDAC_HBURST_START:
                    nv3->pramdac.hburst_start = value;
                    break;
                case NV3_PRAMDAC_HBURST_END:
                    nv3->pramdac.hburst_end = value;
                    break;
                case NV3_PRAMDAC_HBLANK_START:
                    //nv3->nvbase.svga.hblankstart = value;
                    nv3->pramdac.hblank_start = value;
                    break;
                case NV3_PRAMDAC_HBLANK_END:
                    //nv3->nvbase.svga.hblank_end_val = value;
                    nv3->pramdac.hblank_end = value;
                    break;
                case NV3_PRAMDAC_HTOTAL:
                    nv3->pramdac.htotal = value;
                    //nv3->nvbase.svga.htotal = value;
                    break;
                case NV3_PRAMDAC_HEQU_WIDTH:
                    nv3->pramdac.hequ_width = value;
                    break;
                case NV3_PRAMDAC_HSERR_WIDTH:
                    nv3->pramdac.hserr_width = value;
                    break;
                case NV3_USER_DAC_PIXEL_MASK:
                    nv3->pramdac.user_pixel_mask = value;
                    break;
                case NV3_USER_DAC_READ_MODE_ADDRESS:
                    nv3->pramdac.user_read_mode_address = value;
                    break; 
                case NV3_USER_DAC_WRITE_MODE_ADDRESS:
                    /* 
                        This seems to get reset to 0 after 256 writes, but, the palette is 768 bytes in size. 
                        Clearly there's some mechanism here, but I'm not sure what it is. So let's just reset if we reach 768.
                    */
                    if (nv3->pramdac.user_write_mode_address >= NV3_USER_DAC_PALETTE_SIZE)
                        nv3->pramdac.user_write_mode_address = value;

                    break; 
                case NV3_USER_DAC_PALETTE_DATA:  
                    /* I doubt NV actually read this in their drivers, but it's worth doing anyway */
                    /* Bit 1 is listed as "read or write mode" and 7:0 as "Write-only address", but NV only ever set this to 0 too, so i think this should be fine for now */
                    nv3->pramdac.palette[nv3->pramdac.user_write_mode_address] = value;

                    nv3->pramdac.user_write_mode_address++; 
                    
                    break;
                /* cursor start location */
                case NV3_PRAMDAC_CURSOR_START: 
                    // only 12 bits are used here instead of 16 for some stupid reason
                    nv3->pramdac.cursor_start.y = (value >> 16) & 0xFFF;  
                    nv3->pramdac.cursor_start.x = (value) & 0xFFF;
                    nv3_draw_cursor(&nv3->nvbase.svga, 0);//drawline doesn't matter here
                    break; 
            }
        }

        if (reg->friendly_name)
            nv_log_verbose_only(": %s\n", reg->friendly_name);
        else   
            nv_log_verbose_only("\n");
    }
    else /* Completely unknown */
    {
        nv_log(": Unknown register write (address=0x%08x)\n", address);
    }
}

