<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-ila-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-ila-defs.h</h1><a href="cvmx-ila-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-ila-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon ila.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_ILA_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_ILA_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_BIST_SUM CVMX_ILA_BIST_SUM_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILA_BIST_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_BIST_SUM not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017000038ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-ila-defs_8h.html#acc43ed0da217a86e7145fd4899fc9717">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_BIST_SUM (CVMX_ADD_IO_SEG(0x0001180017000038ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_GBL_CFG CVMX_ILA_GBL_CFG_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILA_GBL_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_GBL_CFG not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017000000ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-ila-defs_8h.html#a23134b01740c0133395ef7b6204592d5">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_GBL_CFG (CVMX_ADD_IO_SEG(0x0001180017000000ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a73f635e29609fb179439bfbafdce9bdc">CVMX_ILA_LNEX_TRN_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00082"></a>00082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00083"></a>00083         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_LNEX_TRN_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00084"></a>00084     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800170380F0ull) + ((offset) &amp; 7) * 1024;
<a name="l00085"></a>00085 }
<a name="l00086"></a>00086 <span class="preprocessor">#else</span>
<a name="l00087"></a><a class="code" href="cvmx-ila-defs_8h.html#a73f635e29609fb179439bfbafdce9bdc">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_LNEX_TRN_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800170380F0ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a3076c0c0fb0bfcf14ba6f8bfc49e5662">CVMX_ILA_LNEX_TRN_LD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(
<a name="l00093"></a>00093           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00094"></a>00094           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00095"></a>00095         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_LNEX_TRN_LD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00096"></a>00096     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800170380E0ull) + ((offset) &amp; 7) * 1024;
<a name="l00097"></a>00097 }
<a name="l00098"></a>00098 <span class="preprocessor">#else</span>
<a name="l00099"></a><a class="code" href="cvmx-ila-defs_8h.html#a3076c0c0fb0bfcf14ba6f8bfc49e5662">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_LNEX_TRN_LD(offset) (CVMX_ADD_IO_SEG(0x00011800170380E0ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a46efeafbee8a35eec871af84cc949c2e">CVMX_ILA_LNEX_TRN_LP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00103"></a>00103 {
<a name="l00104"></a>00104     <span class="keywordflow">if</span> (!(
<a name="l00105"></a>00105           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00106"></a>00106           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00107"></a>00107         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_LNEX_TRN_LP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00108"></a>00108     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800170380E8ull) + ((offset) &amp; 7) * 1024;
<a name="l00109"></a>00109 }
<a name="l00110"></a>00110 <span class="preprocessor">#else</span>
<a name="l00111"></a><a class="code" href="cvmx-ila-defs_8h.html#a46efeafbee8a35eec871af84cc949c2e">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_LNEX_TRN_LP(offset) (CVMX_ADD_IO_SEG(0x00011800170380E8ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_LNE_DBG CVMX_ILA_LNE_DBG_FUNC()</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILA_LNE_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00118"></a>00118         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_LNE_DBG not supported on this chip\n&quot;</span>);
<a name="l00119"></a>00119     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017030008ull);
<a name="l00120"></a>00120 }
<a name="l00121"></a>00121 <span class="preprocessor">#else</span>
<a name="l00122"></a><a class="code" href="cvmx-ila-defs_8h.html#aa52fcfc285baf56cd16cb0d67307b9d3">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_LNE_DBG (CVMX_ADD_IO_SEG(0x0001180017030008ull))</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_LNE_STS_MSG CVMX_ILA_LNE_STS_MSG_FUNC()</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILA_LNE_STS_MSG_FUNC(<span class="keywordtype">void</span>)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00129"></a>00129         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_LNE_STS_MSG not supported on this chip\n&quot;</span>);
<a name="l00130"></a>00130     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017030000ull);
<a name="l00131"></a>00131 }
<a name="l00132"></a>00132 <span class="preprocessor">#else</span>
<a name="l00133"></a><a class="code" href="cvmx-ila-defs_8h.html#aa61bf43c1d216191536cf5a90e52cffb">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_LNE_STS_MSG (CVMX_ADD_IO_SEG(0x0001180017030000ull))</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a5813f243715acde862fe1ccc90936d8c">CVMX_ILA_RXX_BYTE_CNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <span class="keywordflow">if</span> (!(
<a name="l00139"></a>00139           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00140"></a>00140           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0))))))
<a name="l00141"></a>00141         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_BYTE_CNTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00142"></a>00142     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800170200A0ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l00143"></a>00143 }
<a name="l00144"></a>00144 <span class="preprocessor">#else</span>
<a name="l00145"></a><a class="code" href="cvmx-ila-defs_8h.html#a5813f243715acde862fe1ccc90936d8c">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_BYTE_CNTX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800170200A0ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#ae5610c7f2b8db672863071d506f3aabd">CVMX_ILA_RXX_CFG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00149"></a>00149 {
<a name="l00150"></a>00150     <span class="keywordflow">if</span> (!(
<a name="l00151"></a>00151           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00152"></a>00152           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00153"></a>00153         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_CFG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00154"></a>00154     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020000ull);
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 <span class="preprocessor">#else</span>
<a name="l00157"></a><a class="code" href="cvmx-ila-defs_8h.html#ae5610c7f2b8db672863071d506f3aabd">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_CFG0(offset) (CVMX_ADD_IO_SEG(0x0001180017020000ull))</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a799d71e67901bb48217bca3a4041e5ae">CVMX_ILA_RXX_CFG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00161"></a>00161 {
<a name="l00162"></a>00162     <span class="keywordflow">if</span> (!(
<a name="l00163"></a>00163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00164"></a>00164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00165"></a>00165         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_CFG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00166"></a>00166     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020008ull);
<a name="l00167"></a>00167 }
<a name="l00168"></a>00168 <span class="preprocessor">#else</span>
<a name="l00169"></a><a class="code" href="cvmx-ila-defs_8h.html#a799d71e67901bb48217bca3a4041e5ae">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_CFG1(offset) (CVMX_ADD_IO_SEG(0x0001180017020008ull))</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#ab1276868eed38c33936bb2c346ed301d">CVMX_ILA_RXX_CHA_XON</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00173"></a>00173 {
<a name="l00174"></a>00174     <span class="keywordflow">if</span> (!(
<a name="l00175"></a>00175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00176"></a>00176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00177"></a>00177         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_CHA_XON(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00178"></a>00178     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020090ull);
<a name="l00179"></a>00179 }
<a name="l00180"></a>00180 <span class="preprocessor">#else</span>
<a name="l00181"></a><a class="code" href="cvmx-ila-defs_8h.html#ab1276868eed38c33936bb2c346ed301d">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_CHA_XON(offset) (CVMX_ADD_IO_SEG(0x0001180017020090ull))</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a4da518cd02d507adb7b9378e64ece34d">CVMX_ILA_RXX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00185"></a>00185 {
<a name="l00186"></a>00186     <span class="keywordflow">if</span> (!(
<a name="l00187"></a>00187           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00188"></a>00188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00189"></a>00189         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00190"></a>00190     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020010ull);
<a name="l00191"></a>00191 }
<a name="l00192"></a>00192 <span class="preprocessor">#else</span>
<a name="l00193"></a><a class="code" href="cvmx-ila-defs_8h.html#a4da518cd02d507adb7b9378e64ece34d">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180017020010ull))</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a5359e8d40d67fd363943a62e879195b2">CVMX_ILA_RXX_PKT_CNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00197"></a>00197 {
<a name="l00198"></a>00198     <span class="keywordflow">if</span> (!(
<a name="l00199"></a>00199           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00200"></a>00200           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0))))))
<a name="l00201"></a>00201         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_PKT_CNTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00202"></a>00202     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020080ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l00203"></a>00203 }
<a name="l00204"></a>00204 <span class="preprocessor">#else</span>
<a name="l00205"></a><a class="code" href="cvmx-ila-defs_8h.html#a5359e8d40d67fd363943a62e879195b2">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_PKT_CNTX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180017020080ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#ad614ce0831b6c2a6afb4d9087179d20f">CVMX_ILA_RXX_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00209"></a>00209 {
<a name="l00210"></a>00210     <span class="keywordflow">if</span> (!(
<a name="l00211"></a>00211           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00212"></a>00212           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00213"></a>00213         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_STAT0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00214"></a>00214     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020020ull);
<a name="l00215"></a>00215 }
<a name="l00216"></a>00216 <span class="preprocessor">#else</span>
<a name="l00217"></a><a class="code" href="cvmx-ila-defs_8h.html#ad614ce0831b6c2a6afb4d9087179d20f">00217</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180017020020ull))</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#adfdae56226ecf807d138f1b956456506">CVMX_ILA_RXX_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00221"></a>00221 {
<a name="l00222"></a>00222     <span class="keywordflow">if</span> (!(
<a name="l00223"></a>00223           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_STAT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020028ull);
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-ila-defs_8h.html#adfdae56226ecf807d138f1b956456506">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180017020028ull))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#ab06e84ab3c0333ae19c358fab7053bfb">CVMX_ILA_RXX_STAT2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00236"></a>00236           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00237"></a>00237         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_STAT2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00238"></a>00238     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020030ull);
<a name="l00239"></a>00239 }
<a name="l00240"></a>00240 <span class="preprocessor">#else</span>
<a name="l00241"></a><a class="code" href="cvmx-ila-defs_8h.html#ab06e84ab3c0333ae19c358fab7053bfb">00241</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_STAT2(offset) (CVMX_ADD_IO_SEG(0x0001180017020030ull))</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#aaa5aaba1655d1bd7b0742b02dbde66a1">CVMX_ILA_RXX_STAT3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keywordflow">if</span> (!(
<a name="l00247"></a>00247           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00248"></a>00248           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00249"></a>00249         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_STAT3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00250"></a>00250     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020038ull);
<a name="l00251"></a>00251 }
<a name="l00252"></a>00252 <span class="preprocessor">#else</span>
<a name="l00253"></a><a class="code" href="cvmx-ila-defs_8h.html#aaa5aaba1655d1bd7b0742b02dbde66a1">00253</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_STAT3(offset) (CVMX_ADD_IO_SEG(0x0001180017020038ull))</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#af923ea65cf153db57d1d85621107a249">CVMX_ILA_RXX_STAT4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00257"></a>00257 {
<a name="l00258"></a>00258     <span class="keywordflow">if</span> (!(
<a name="l00259"></a>00259           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00260"></a>00260           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00261"></a>00261         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_STAT4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00262"></a>00262     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020040ull);
<a name="l00263"></a>00263 }
<a name="l00264"></a>00264 <span class="preprocessor">#else</span>
<a name="l00265"></a><a class="code" href="cvmx-ila-defs_8h.html#af923ea65cf153db57d1d85621107a249">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_STAT4(offset) (CVMX_ADD_IO_SEG(0x0001180017020040ull))</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a7d2d0bd6a54d1661e6c10455b32a7a11">CVMX_ILA_RXX_STAT5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00269"></a>00269 {
<a name="l00270"></a>00270     <span class="keywordflow">if</span> (!(
<a name="l00271"></a>00271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00272"></a>00272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00273"></a>00273         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_STAT5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00274"></a>00274     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020048ull);
<a name="l00275"></a>00275 }
<a name="l00276"></a>00276 <span class="preprocessor">#else</span>
<a name="l00277"></a><a class="code" href="cvmx-ila-defs_8h.html#a7d2d0bd6a54d1661e6c10455b32a7a11">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_STAT5(offset) (CVMX_ADD_IO_SEG(0x0001180017020048ull))</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#ac4e3c3ef4b9e32a7001206f66ecfe5a0">CVMX_ILA_RXX_STAT6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00281"></a>00281 {
<a name="l00282"></a>00282     <span class="keywordflow">if</span> (!(
<a name="l00283"></a>00283           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00284"></a>00284           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00285"></a>00285         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_STAT6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00286"></a>00286     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020050ull);
<a name="l00287"></a>00287 }
<a name="l00288"></a>00288 <span class="preprocessor">#else</span>
<a name="l00289"></a><a class="code" href="cvmx-ila-defs_8h.html#ac4e3c3ef4b9e32a7001206f66ecfe5a0">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_STAT6(offset) (CVMX_ADD_IO_SEG(0x0001180017020050ull))</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a84e6061413af2ca31bef9095fee27bee">CVMX_ILA_RXX_STAT7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00293"></a>00293 {
<a name="l00294"></a>00294     <span class="keywordflow">if</span> (!(
<a name="l00295"></a>00295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00296"></a>00296           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00297"></a>00297         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_STAT7(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00298"></a>00298     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020058ull);
<a name="l00299"></a>00299 }
<a name="l00300"></a>00300 <span class="preprocessor">#else</span>
<a name="l00301"></a><a class="code" href="cvmx-ila-defs_8h.html#a84e6061413af2ca31bef9095fee27bee">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_STAT7(offset) (CVMX_ADD_IO_SEG(0x0001180017020058ull))</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a6592f14949a47d1d6ffc8de612265bbe">CVMX_ILA_RXX_STAT8</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00305"></a>00305 {
<a name="l00306"></a>00306     <span class="keywordflow">if</span> (!(
<a name="l00307"></a>00307           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00308"></a>00308           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00309"></a>00309         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_STAT8(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00310"></a>00310     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020060ull);
<a name="l00311"></a>00311 }
<a name="l00312"></a>00312 <span class="preprocessor">#else</span>
<a name="l00313"></a><a class="code" href="cvmx-ila-defs_8h.html#a6592f14949a47d1d6ffc8de612265bbe">00313</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_STAT8(offset) (CVMX_ADD_IO_SEG(0x0001180017020060ull))</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#aa93ded14c08f5178391f9e464714efa0">CVMX_ILA_RXX_STAT9</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00317"></a>00317 {
<a name="l00318"></a>00318     <span class="keywordflow">if</span> (!(
<a name="l00319"></a>00319           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00320"></a>00320           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00321"></a>00321         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RXX_STAT9(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00322"></a>00322     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017020068ull);
<a name="l00323"></a>00323 }
<a name="l00324"></a>00324 <span class="preprocessor">#else</span>
<a name="l00325"></a><a class="code" href="cvmx-ila-defs_8h.html#aa93ded14c08f5178391f9e464714efa0">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RXX_STAT9(offset) (CVMX_ADD_IO_SEG(0x0001180017020068ull))</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#aebb98f5b06f723d59372dd22a46fb9bf">CVMX_ILA_RX_LNEX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00329"></a>00329 {
<a name="l00330"></a>00330     <span class="keywordflow">if</span> (!(
<a name="l00331"></a>00331           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00332"></a>00332           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00333"></a>00333         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00334"></a>00334     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038000ull) + ((offset) &amp; 7) * 1024;
<a name="l00335"></a>00335 }
<a name="l00336"></a>00336 <span class="preprocessor">#else</span>
<a name="l00337"></a><a class="code" href="cvmx-ila-defs_8h.html#aebb98f5b06f723d59372dd22a46fb9bf">00337</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001180017038000ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a29ec94796bdde50412b5f34161fb088b">CVMX_ILA_RX_LNEX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00341"></a>00341 {
<a name="l00342"></a>00342     <span class="keywordflow">if</span> (!(
<a name="l00343"></a>00343           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00344"></a>00344           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00345"></a>00345         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00346"></a>00346     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038008ull) + ((offset) &amp; 7) * 1024;
<a name="l00347"></a>00347 }
<a name="l00348"></a>00348 <span class="preprocessor">#else</span>
<a name="l00349"></a><a class="code" href="cvmx-ila-defs_8h.html#a29ec94796bdde50412b5f34161fb088b">00349</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180017038008ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#aafbc7d3e0884e03759215f0777f33954">CVMX_ILA_RX_LNEX_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00353"></a>00353 {
<a name="l00354"></a>00354     <span class="keywordflow">if</span> (!(
<a name="l00355"></a>00355           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038018ull) + ((offset) &amp; 7) * 1024;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-ila-defs_8h.html#aafbc7d3e0884e03759215f0777f33954">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180017038018ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#ae78ad2e71400cfb196a3778900f3b031">CVMX_ILA_RX_LNEX_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00368"></a>00368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00369"></a>00369         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00370"></a>00370     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038020ull) + ((offset) &amp; 7) * 1024;
<a name="l00371"></a>00371 }
<a name="l00372"></a>00372 <span class="preprocessor">#else</span>
<a name="l00373"></a><a class="code" href="cvmx-ila-defs_8h.html#ae78ad2e71400cfb196a3778900f3b031">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180017038020ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#aa91a90814a3f981e194569e4fdd5a7e6">CVMX_ILA_RX_LNEX_STAT10</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00377"></a>00377 {
<a name="l00378"></a>00378     <span class="keywordflow">if</span> (!(
<a name="l00379"></a>00379           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00380"></a>00380           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00381"></a>00381         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT10(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00382"></a>00382     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038068ull) + ((offset) &amp; 7) * 1024;
<a name="l00383"></a>00383 }
<a name="l00384"></a>00384 <span class="preprocessor">#else</span>
<a name="l00385"></a><a class="code" href="cvmx-ila-defs_8h.html#aa91a90814a3f981e194569e4fdd5a7e6">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT10(offset) (CVMX_ADD_IO_SEG(0x0001180017038068ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#adef715288a2e9a3d8e2ffaafd6f2d1e1">CVMX_ILA_RX_LNEX_STAT2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00389"></a>00389 {
<a name="l00390"></a>00390     <span class="keywordflow">if</span> (!(
<a name="l00391"></a>00391           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00392"></a>00392           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00393"></a>00393         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00394"></a>00394     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038028ull) + ((offset) &amp; 7) * 1024;
<a name="l00395"></a>00395 }
<a name="l00396"></a>00396 <span class="preprocessor">#else</span>
<a name="l00397"></a><a class="code" href="cvmx-ila-defs_8h.html#adef715288a2e9a3d8e2ffaafd6f2d1e1">00397</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT2(offset) (CVMX_ADD_IO_SEG(0x0001180017038028ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a4bc71fc8e68ef1f1e71dd8b7b0d569a6">CVMX_ILA_RX_LNEX_STAT3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00401"></a>00401 {
<a name="l00402"></a>00402     <span class="keywordflow">if</span> (!(
<a name="l00403"></a>00403           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00404"></a>00404           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00405"></a>00405         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00406"></a>00406     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038030ull) + ((offset) &amp; 7) * 1024;
<a name="l00407"></a>00407 }
<a name="l00408"></a>00408 <span class="preprocessor">#else</span>
<a name="l00409"></a><a class="code" href="cvmx-ila-defs_8h.html#a4bc71fc8e68ef1f1e71dd8b7b0d569a6">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT3(offset) (CVMX_ADD_IO_SEG(0x0001180017038030ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a7ad768214ee51bade9630e92074e5d5a">CVMX_ILA_RX_LNEX_STAT4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00413"></a>00413 {
<a name="l00414"></a>00414     <span class="keywordflow">if</span> (!(
<a name="l00415"></a>00415           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00416"></a>00416           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00417"></a>00417         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00418"></a>00418     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038038ull) + ((offset) &amp; 7) * 1024;
<a name="l00419"></a>00419 }
<a name="l00420"></a>00420 <span class="preprocessor">#else</span>
<a name="l00421"></a><a class="code" href="cvmx-ila-defs_8h.html#a7ad768214ee51bade9630e92074e5d5a">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT4(offset) (CVMX_ADD_IO_SEG(0x0001180017038038ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a01b6e0e43e9f79e0a214a5490a1ff6e9">CVMX_ILA_RX_LNEX_STAT5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00425"></a>00425 {
<a name="l00426"></a>00426     <span class="keywordflow">if</span> (!(
<a name="l00427"></a>00427           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00428"></a>00428           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00429"></a>00429         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT5(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00430"></a>00430     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038040ull) + ((offset) &amp; 7) * 1024;
<a name="l00431"></a>00431 }
<a name="l00432"></a>00432 <span class="preprocessor">#else</span>
<a name="l00433"></a><a class="code" href="cvmx-ila-defs_8h.html#a01b6e0e43e9f79e0a214a5490a1ff6e9">00433</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT5(offset) (CVMX_ADD_IO_SEG(0x0001180017038040ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a48c2b0ed9d2290153a7c91340d0619af">CVMX_ILA_RX_LNEX_STAT6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00437"></a>00437 {
<a name="l00438"></a>00438     <span class="keywordflow">if</span> (!(
<a name="l00439"></a>00439           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00440"></a>00440           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00441"></a>00441         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT6(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00442"></a>00442     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038048ull) + ((offset) &amp; 7) * 1024;
<a name="l00443"></a>00443 }
<a name="l00444"></a>00444 <span class="preprocessor">#else</span>
<a name="l00445"></a><a class="code" href="cvmx-ila-defs_8h.html#a48c2b0ed9d2290153a7c91340d0619af">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT6(offset) (CVMX_ADD_IO_SEG(0x0001180017038048ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a5c3940592c4c87e9f7aa4b0d9c5b4a56">CVMX_ILA_RX_LNEX_STAT7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00449"></a>00449 {
<a name="l00450"></a>00450     <span class="keywordflow">if</span> (!(
<a name="l00451"></a>00451           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00452"></a>00452           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00453"></a>00453         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT7(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00454"></a>00454     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038050ull) + ((offset) &amp; 7) * 1024;
<a name="l00455"></a>00455 }
<a name="l00456"></a>00456 <span class="preprocessor">#else</span>
<a name="l00457"></a><a class="code" href="cvmx-ila-defs_8h.html#a5c3940592c4c87e9f7aa4b0d9c5b4a56">00457</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT7(offset) (CVMX_ADD_IO_SEG(0x0001180017038050ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a3a50662e2ede96e7e9f1f38d71fed671">CVMX_ILA_RX_LNEX_STAT8</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00461"></a>00461 {
<a name="l00462"></a>00462     <span class="keywordflow">if</span> (!(
<a name="l00463"></a>00463           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00464"></a>00464           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00465"></a>00465         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT8(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00466"></a>00466     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038058ull) + ((offset) &amp; 7) * 1024;
<a name="l00467"></a>00467 }
<a name="l00468"></a>00468 <span class="preprocessor">#else</span>
<a name="l00469"></a><a class="code" href="cvmx-ila-defs_8h.html#a3a50662e2ede96e7e9f1f38d71fed671">00469</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT8(offset) (CVMX_ADD_IO_SEG(0x0001180017038058ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a3f3f672a5bf5758dd392dd9d3ce71a1f">CVMX_ILA_RX_LNEX_STAT9</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00473"></a>00473 {
<a name="l00474"></a>00474     <span class="keywordflow">if</span> (!(
<a name="l00475"></a>00475           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00476"></a>00476           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00477"></a>00477         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_RX_LNEX_STAT9(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00478"></a>00478     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017038060ull) + ((offset) &amp; 7) * 1024;
<a name="l00479"></a>00479 }
<a name="l00480"></a>00480 <span class="preprocessor">#else</span>
<a name="l00481"></a><a class="code" href="cvmx-ila-defs_8h.html#a3f3f672a5bf5758dd392dd9d3ce71a1f">00481</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_RX_LNEX_STAT9(offset) (CVMX_ADD_IO_SEG(0x0001180017038060ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_SER_CFG CVMX_ILA_SER_CFG_FUNC()</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ILA_SER_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00488"></a>00488         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_SER_CFG not supported on this chip\n&quot;</span>);
<a name="l00489"></a>00489     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017000018ull);
<a name="l00490"></a>00490 }
<a name="l00491"></a>00491 <span class="preprocessor">#else</span>
<a name="l00492"></a><a class="code" href="cvmx-ila-defs_8h.html#aa93138f6fdf78372f48bd0d0df97d01f">00492</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_SER_CFG (CVMX_ADD_IO_SEG(0x0001180017000018ull))</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a29eab4c243908de1184923f9a82dfde0">CVMX_ILA_TXX_BYTE_CNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00496"></a>00496 {
<a name="l00497"></a>00497     <span class="keywordflow">if</span> (!(
<a name="l00498"></a>00498           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0))))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_TXX_BYTE_CNTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017010040ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-ila-defs_8h.html#a29eab4c243908de1184923f9a82dfde0">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_TXX_BYTE_CNTX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180017010040ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a50ad87e187f9b5919aef3139d2db3b70">CVMX_ILA_TXX_CFG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509     <span class="keywordflow">if</span> (!(
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00511"></a>00511           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00512"></a>00512         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_TXX_CFG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00513"></a>00513     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017010000ull);
<a name="l00514"></a>00514 }
<a name="l00515"></a>00515 <span class="preprocessor">#else</span>
<a name="l00516"></a><a class="code" href="cvmx-ila-defs_8h.html#a50ad87e187f9b5919aef3139d2db3b70">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_TXX_CFG0(offset) (CVMX_ADD_IO_SEG(0x0001180017010000ull))</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#ab3a9dfcd2b8c8b671bf681af0a7496b5">CVMX_ILA_TXX_CFG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00520"></a>00520 {
<a name="l00521"></a>00521     <span class="keywordflow">if</span> (!(
<a name="l00522"></a>00522           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00523"></a>00523           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00524"></a>00524         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_TXX_CFG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00525"></a>00525     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017010008ull);
<a name="l00526"></a>00526 }
<a name="l00527"></a>00527 <span class="preprocessor">#else</span>
<a name="l00528"></a><a class="code" href="cvmx-ila-defs_8h.html#ab3a9dfcd2b8c8b671bf681af0a7496b5">00528</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_TXX_CFG1(offset) (CVMX_ADD_IO_SEG(0x0001180017010008ull))</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a838507bca080e58e2c226b242427c3be">CVMX_ILA_TXX_CHA_XON</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00532"></a>00532 {
<a name="l00533"></a>00533     <span class="keywordflow">if</span> (!(
<a name="l00534"></a>00534           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00535"></a>00535           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00536"></a>00536         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_TXX_CHA_XON(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00537"></a>00537     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017010088ull);
<a name="l00538"></a>00538 }
<a name="l00539"></a>00539 <span class="preprocessor">#else</span>
<a name="l00540"></a><a class="code" href="cvmx-ila-defs_8h.html#a838507bca080e58e2c226b242427c3be">00540</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_TXX_CHA_XON(offset) (CVMX_ADD_IO_SEG(0x0001180017010088ull))</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#af775adb4c725b944fa890028ced9d3d8">CVMX_ILA_TXX_DBG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00544"></a>00544 {
<a name="l00545"></a>00545     <span class="keywordflow">if</span> (!(
<a name="l00546"></a>00546           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00547"></a>00547           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00548"></a>00548         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_TXX_DBG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00549"></a>00549     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017010090ull);
<a name="l00550"></a>00550 }
<a name="l00551"></a>00551 <span class="preprocessor">#else</span>
<a name="l00552"></a><a class="code" href="cvmx-ila-defs_8h.html#af775adb4c725b944fa890028ced9d3d8">00552</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_TXX_DBG(offset) (CVMX_ADD_IO_SEG(0x0001180017010090ull))</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a0b4c310403ad3f9ad45714d22ffc0a90">CVMX_ILA_TXX_ERR_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00556"></a>00556 {
<a name="l00557"></a>00557     <span class="keywordflow">if</span> (!(
<a name="l00558"></a>00558           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00559"></a>00559           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00560"></a>00560         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_TXX_ERR_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00561"></a>00561     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800170100A0ull);
<a name="l00562"></a>00562 }
<a name="l00563"></a>00563 <span class="preprocessor">#else</span>
<a name="l00564"></a><a class="code" href="cvmx-ila-defs_8h.html#a0b4c310403ad3f9ad45714d22ffc0a90">00564</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_TXX_ERR_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800170100A0ull))</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a4157050bbf5c2bf38bc948d86f534151">CVMX_ILA_TXX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00568"></a>00568 {
<a name="l00569"></a>00569     <span class="keywordflow">if</span> (!(
<a name="l00570"></a>00570           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00571"></a>00571           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00572"></a>00572         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_TXX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00573"></a>00573     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017010098ull);
<a name="l00574"></a>00574 }
<a name="l00575"></a>00575 <span class="preprocessor">#else</span>
<a name="l00576"></a><a class="code" href="cvmx-ila-defs_8h.html#a4157050bbf5c2bf38bc948d86f534151">00576</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_TXX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180017010098ull))</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a4b46e82182a6dc117a7f5af75451122e">CVMX_ILA_TXX_PKT_CNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00580"></a>00580 {
<a name="l00581"></a>00581     <span class="keywordflow">if</span> (!(
<a name="l00582"></a>00582           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00583"></a>00583           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0))))))
<a name="l00584"></a>00584         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_TXX_PKT_CNTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00585"></a>00585     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017010020ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l00586"></a>00586 }
<a name="l00587"></a>00587 <span class="preprocessor">#else</span>
<a name="l00588"></a><a class="code" href="cvmx-ila-defs_8h.html#a4b46e82182a6dc117a7f5af75451122e">00588</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_TXX_PKT_CNTX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180017010020ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ila-defs_8h.html#a9e7c3a93241c0a32e8f13dcca93af4e7">CVMX_ILA_TXX_RMATCH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00592"></a>00592 {
<a name="l00593"></a>00593     <span class="keywordflow">if</span> (!(
<a name="l00594"></a>00594           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00595"></a>00595           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00596"></a>00596         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ILA_TXX_RMATCH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00597"></a>00597     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180017010080ull);
<a name="l00598"></a>00598 }
<a name="l00599"></a>00599 <span class="preprocessor">#else</span>
<a name="l00600"></a><a class="code" href="cvmx-ila-defs_8h.html#a9e7c3a93241c0a32e8f13dcca93af4e7">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ILA_TXX_RMATCH(offset) (CVMX_ADD_IO_SEG(0x0001180017010080ull))</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00603"></a>00603 <span class="comment">/**</span>
<a name="l00604"></a>00604 <span class="comment"> * cvmx_ila_bist_sum</span>
<a name="l00605"></a>00605 <span class="comment"> */</span>
<a name="l00606"></a><a class="code" href="unioncvmx__ila__bist__sum.html">00606</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__bist__sum.html" title="cvmx_ila_bist_sum">cvmx_ila_bist_sum</a> {
<a name="l00607"></a><a class="code" href="unioncvmx__ila__bist__sum.html#ab18e7a920022da1c06833818e3dfeedd">00607</a>     uint64_t <a class="code" href="unioncvmx__ila__bist__sum.html#ab18e7a920022da1c06833818e3dfeedd">u64</a>;
<a name="l00608"></a><a class="code" href="structcvmx__ila__bist__sum_1_1cvmx__ila__bist__sum__s.html">00608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__bist__sum_1_1cvmx__ila__bist__sum__s.html">cvmx_ila_bist_sum_s</a> {
<a name="l00609"></a>00609 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__bist__sum_1_1cvmx__ila__bist__sum__s.html#a5a37e643fe0c7e2128aab1a539e22589">reserved_1_63</a>                : 63;
<a name="l00611"></a>00611     uint64_t <a class="code" href="structcvmx__ila__bist__sum_1_1cvmx__ila__bist__sum__s.html#aa7b25e619ae24894bf3e32de1651317f">tlk0_txf0</a>                    : 1;  <span class="comment">/**&lt; BIST status of tlk0.txf.tx_fif_mem. */</span>
<a name="l00612"></a>00612 <span class="preprocessor">#else</span>
<a name="l00613"></a><a class="code" href="structcvmx__ila__bist__sum_1_1cvmx__ila__bist__sum__s.html#aa7b25e619ae24894bf3e32de1651317f">00613</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__bist__sum_1_1cvmx__ila__bist__sum__s.html#aa7b25e619ae24894bf3e32de1651317f">tlk0_txf0</a>                    : 1;
<a name="l00614"></a><a class="code" href="structcvmx__ila__bist__sum_1_1cvmx__ila__bist__sum__s.html#a5a37e643fe0c7e2128aab1a539e22589">00614</a>     uint64_t <a class="code" href="structcvmx__ila__bist__sum_1_1cvmx__ila__bist__sum__s.html#a5a37e643fe0c7e2128aab1a539e22589">reserved_1_63</a>                : 63;
<a name="l00615"></a>00615 <span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__bist__sum.html#a10dd0b142f292fd5191a971ea1d95f2a">s</a>;
<a name="l00617"></a><a class="code" href="unioncvmx__ila__bist__sum.html#a24cf499dbfe81484dc07d41166f43856">00617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__bist__sum_1_1cvmx__ila__bist__sum__s.html">cvmx_ila_bist_sum_s</a>            <a class="code" href="unioncvmx__ila__bist__sum.html#a24cf499dbfe81484dc07d41166f43856">cn78xx</a>;
<a name="l00618"></a><a class="code" href="unioncvmx__ila__bist__sum.html#ada64b7f8134b34090c02655bf155212a">00618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__bist__sum_1_1cvmx__ila__bist__sum__s.html">cvmx_ila_bist_sum_s</a>            <a class="code" href="unioncvmx__ila__bist__sum.html#ada64b7f8134b34090c02655bf155212a">cn78xxp1</a>;
<a name="l00619"></a>00619 };
<a name="l00620"></a><a class="code" href="cvmx-ila-defs_8h.html#a0cb27390cd96dbf9218575a7056e44e4">00620</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__bist__sum.html" title="cvmx_ila_bist_sum">cvmx_ila_bist_sum</a> <a class="code" href="unioncvmx__ila__bist__sum.html" title="cvmx_ila_bist_sum">cvmx_ila_bist_sum_t</a>;
<a name="l00621"></a>00621 <span class="comment"></span>
<a name="l00622"></a>00622 <span class="comment">/**</span>
<a name="l00623"></a>00623 <span class="comment"> * cvmx_ila_gbl_cfg</span>
<a name="l00624"></a>00624 <span class="comment"> */</span>
<a name="l00625"></a><a class="code" href="unioncvmx__ila__gbl__cfg.html">00625</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__gbl__cfg.html" title="cvmx_ila_gbl_cfg">cvmx_ila_gbl_cfg</a> {
<a name="l00626"></a><a class="code" href="unioncvmx__ila__gbl__cfg.html#aa2667519fe05bce9cfd81cd8e84e2bbe">00626</a>     uint64_t <a class="code" href="unioncvmx__ila__gbl__cfg.html#aa2667519fe05bce9cfd81cd8e84e2bbe">u64</a>;
<a name="l00627"></a><a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html">00627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html">cvmx_ila_gbl_cfg_s</a> {
<a name="l00628"></a>00628 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#a00846393d99da401f48a3b3f23950489">reserved_3_63</a>                : 61;
<a name="l00630"></a>00630     uint64_t <a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#ab844ca6622e3f0cf94d20956b51d6b2e">reset</a>                        : 1;  <span class="comment">/**&lt; Reset ILA. For diagnostic use only. */</span>
<a name="l00631"></a>00631     uint64_t <a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#aa5088a23e786570cf3c4be3dbc8001e6">cclk_dis</a>                     : 1;  <span class="comment">/**&lt; Disable ILA conditional clocking.   For diagnostic use only. */</span>
<a name="l00632"></a>00632     uint64_t <a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#a8a612c5ee7afe0002a6a6da0209cfdb3">reserved_0_0</a>                 : 1;
<a name="l00633"></a>00633 <span class="preprocessor">#else</span>
<a name="l00634"></a><a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#a8a612c5ee7afe0002a6a6da0209cfdb3">00634</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#a8a612c5ee7afe0002a6a6da0209cfdb3">reserved_0_0</a>                 : 1;
<a name="l00635"></a><a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#aa5088a23e786570cf3c4be3dbc8001e6">00635</a>     uint64_t <a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#aa5088a23e786570cf3c4be3dbc8001e6">cclk_dis</a>                     : 1;
<a name="l00636"></a><a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#ab844ca6622e3f0cf94d20956b51d6b2e">00636</a>     uint64_t <a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#ab844ca6622e3f0cf94d20956b51d6b2e">reset</a>                        : 1;
<a name="l00637"></a><a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#a00846393d99da401f48a3b3f23950489">00637</a>     uint64_t <a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html#a00846393d99da401f48a3b3f23950489">reserved_3_63</a>                : 61;
<a name="l00638"></a>00638 <span class="preprocessor">#endif</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__gbl__cfg.html#a35b0cb9539918fe391a23628ccaa1524">s</a>;
<a name="l00640"></a><a class="code" href="unioncvmx__ila__gbl__cfg.html#ad7301055b737accc0f449565aed987cb">00640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html">cvmx_ila_gbl_cfg_s</a>             <a class="code" href="unioncvmx__ila__gbl__cfg.html#ad7301055b737accc0f449565aed987cb">cn78xx</a>;
<a name="l00641"></a><a class="code" href="unioncvmx__ila__gbl__cfg.html#a4597a0c59466d531f8976140979ded49">00641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__gbl__cfg_1_1cvmx__ila__gbl__cfg__s.html">cvmx_ila_gbl_cfg_s</a>             <a class="code" href="unioncvmx__ila__gbl__cfg.html#a4597a0c59466d531f8976140979ded49">cn78xxp1</a>;
<a name="l00642"></a>00642 };
<a name="l00643"></a><a class="code" href="cvmx-ila-defs_8h.html#a244a383554fa98bcb00aa1c13e424200">00643</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__gbl__cfg.html" title="cvmx_ila_gbl_cfg">cvmx_ila_gbl_cfg</a> <a class="code" href="unioncvmx__ila__gbl__cfg.html" title="cvmx_ila_gbl_cfg">cvmx_ila_gbl_cfg_t</a>;
<a name="l00644"></a>00644 <span class="comment"></span>
<a name="l00645"></a>00645 <span class="comment">/**</span>
<a name="l00646"></a>00646 <span class="comment"> * cvmx_ila_lne#_trn_ctl</span>
<a name="l00647"></a>00647 <span class="comment"> */</span>
<a name="l00648"></a><a class="code" href="unioncvmx__ila__lnex__trn__ctl.html">00648</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__lnex__trn__ctl.html" title="cvmx_ila_lne::_trn_ctl">cvmx_ila_lnex_trn_ctl</a> {
<a name="l00649"></a><a class="code" href="unioncvmx__ila__lnex__trn__ctl.html#a70c2d8da7307f25c2b2cf0ee618c2b5d">00649</a>     uint64_t <a class="code" href="unioncvmx__ila__lnex__trn__ctl.html#a70c2d8da7307f25c2b2cf0ee618c2b5d">u64</a>;
<a name="l00650"></a><a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html">00650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html">cvmx_ila_lnex_trn_ctl_s</a> {
<a name="l00651"></a>00651 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#a500835791c6b60cd7f91373d6c652328">reserved_4_63</a>                : 60;
<a name="l00653"></a>00653     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#ad6d8d922c7d86d0e6245f3b5b1759750">trn_lock</a>                     : 1;  <span class="comment">/**&lt; Link training RX frame lock */</span>
<a name="l00654"></a>00654     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#acac4e0fae5fe632455a271eb6abce7b3">trn_done</a>                     : 1;  <span class="comment">/**&lt; Link training done */</span>
<a name="l00655"></a>00655     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#aa64c65c20f65e7b1331c0ee7c1cfe516">trn_ena</a>                      : 1;  <span class="comment">/**&lt; Link training enable */</span>
<a name="l00656"></a>00656     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#a3c2477e4993ffcbeb9df5d45308c48af">eie_det</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#a3c2477e4993ffcbeb9df5d45308c48af">00658</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#a3c2477e4993ffcbeb9df5d45308c48af">eie_det</a>                      : 1;
<a name="l00659"></a><a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#aa64c65c20f65e7b1331c0ee7c1cfe516">00659</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#aa64c65c20f65e7b1331c0ee7c1cfe516">trn_ena</a>                      : 1;
<a name="l00660"></a><a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#acac4e0fae5fe632455a271eb6abce7b3">00660</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#acac4e0fae5fe632455a271eb6abce7b3">trn_done</a>                     : 1;
<a name="l00661"></a><a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#ad6d8d922c7d86d0e6245f3b5b1759750">00661</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#ad6d8d922c7d86d0e6245f3b5b1759750">trn_lock</a>                     : 1;
<a name="l00662"></a><a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#a500835791c6b60cd7f91373d6c652328">00662</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html#a500835791c6b60cd7f91373d6c652328">reserved_4_63</a>                : 60;
<a name="l00663"></a>00663 <span class="preprocessor">#endif</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__lnex__trn__ctl.html#a2998ebbd432a7d7757f4afefac44325f">s</a>;
<a name="l00665"></a><a class="code" href="unioncvmx__ila__lnex__trn__ctl.html#a658a8054041116f959127570a70c264f">00665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html">cvmx_ila_lnex_trn_ctl_s</a>        <a class="code" href="unioncvmx__ila__lnex__trn__ctl.html#a658a8054041116f959127570a70c264f">cn78xx</a>;
<a name="l00666"></a><a class="code" href="unioncvmx__ila__lnex__trn__ctl.html#a4255c5710abc725b4d7392c1a42e08a7">00666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lnex__trn__ctl_1_1cvmx__ila__lnex__trn__ctl__s.html">cvmx_ila_lnex_trn_ctl_s</a>        <a class="code" href="unioncvmx__ila__lnex__trn__ctl.html#a4255c5710abc725b4d7392c1a42e08a7">cn78xxp1</a>;
<a name="l00667"></a>00667 };
<a name="l00668"></a><a class="code" href="cvmx-ila-defs_8h.html#a3ee5a7aafdcae8372b12c066735850bf">00668</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__lnex__trn__ctl.html" title="cvmx_ila_lne::_trn_ctl">cvmx_ila_lnex_trn_ctl</a> <a class="code" href="unioncvmx__ila__lnex__trn__ctl.html" title="cvmx_ila_lne::_trn_ctl">cvmx_ila_lnex_trn_ctl_t</a>;
<a name="l00669"></a>00669 <span class="comment"></span>
<a name="l00670"></a>00670 <span class="comment">/**</span>
<a name="l00671"></a>00671 <span class="comment"> * cvmx_ila_lne#_trn_ld</span>
<a name="l00672"></a>00672 <span class="comment"> */</span>
<a name="l00673"></a><a class="code" href="unioncvmx__ila__lnex__trn__ld.html">00673</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__lnex__trn__ld.html" title="cvmx_ila_lne::_trn_ld">cvmx_ila_lnex_trn_ld</a> {
<a name="l00674"></a><a class="code" href="unioncvmx__ila__lnex__trn__ld.html#a1c0a809d269f794fad2c069d48fb532b">00674</a>     uint64_t <a class="code" href="unioncvmx__ila__lnex__trn__ld.html#a1c0a809d269f794fad2c069d48fb532b">u64</a>;
<a name="l00675"></a><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html">00675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html">cvmx_ila_lnex_trn_ld_s</a> {
<a name="l00676"></a>00676 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a76c2421d576f29861de9893879fa44bb">lp_manual</a>                    : 1;  <span class="comment">/**&lt; Software must write LP_MANUAL=1 when performing manually training. */</span>
<a name="l00678"></a>00678     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a167fd01983a3cb66bbc1bdc348270b7c">reserved_49_62</a>               : 14;
<a name="l00679"></a>00679     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a0a18984388a57aedfdb230a3aca3b04b">ld_cu_val</a>                    : 1;  <span class="comment">/**&lt; Local device coefficient update field valid. */</span>
<a name="l00680"></a>00680     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#aae1c4f325a348e65dee7f5f414e173b3">ld_cu_dat</a>                    : 16; <span class="comment">/**&lt; Local device coefficient update field data. */</span>
<a name="l00681"></a>00681     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a25d88ef2d28b85b7d8f5b45d7cfd5287">reserved_17_31</a>               : 15;
<a name="l00682"></a>00682     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#aefb17b931329d548ed05b5601e04f06e">ld_sr_val</a>                    : 1;  <span class="comment">/**&lt; Local device status report field valid. */</span>
<a name="l00683"></a>00683     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a2af6a793324630e21aa4ac3981c1187b">ld_sr_dat</a>                    : 16; <span class="comment">/**&lt; Local device status report field data. */</span>
<a name="l00684"></a>00684 <span class="preprocessor">#else</span>
<a name="l00685"></a><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a2af6a793324630e21aa4ac3981c1187b">00685</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a2af6a793324630e21aa4ac3981c1187b">ld_sr_dat</a>                    : 16;
<a name="l00686"></a><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#aefb17b931329d548ed05b5601e04f06e">00686</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#aefb17b931329d548ed05b5601e04f06e">ld_sr_val</a>                    : 1;
<a name="l00687"></a><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a25d88ef2d28b85b7d8f5b45d7cfd5287">00687</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a25d88ef2d28b85b7d8f5b45d7cfd5287">reserved_17_31</a>               : 15;
<a name="l00688"></a><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#aae1c4f325a348e65dee7f5f414e173b3">00688</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#aae1c4f325a348e65dee7f5f414e173b3">ld_cu_dat</a>                    : 16;
<a name="l00689"></a><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a0a18984388a57aedfdb230a3aca3b04b">00689</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a0a18984388a57aedfdb230a3aca3b04b">ld_cu_val</a>                    : 1;
<a name="l00690"></a><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a167fd01983a3cb66bbc1bdc348270b7c">00690</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a167fd01983a3cb66bbc1bdc348270b7c">reserved_49_62</a>               : 14;
<a name="l00691"></a><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a76c2421d576f29861de9893879fa44bb">00691</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html#a76c2421d576f29861de9893879fa44bb">lp_manual</a>                    : 1;
<a name="l00692"></a>00692 <span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__lnex__trn__ld.html#a4318a4534efbea1d6e4013e6720b5252">s</a>;
<a name="l00694"></a><a class="code" href="unioncvmx__ila__lnex__trn__ld.html#abcfab25eb9cd1c71c99e0a91130c5c80">00694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html">cvmx_ila_lnex_trn_ld_s</a>         <a class="code" href="unioncvmx__ila__lnex__trn__ld.html#abcfab25eb9cd1c71c99e0a91130c5c80">cn78xx</a>;
<a name="l00695"></a><a class="code" href="unioncvmx__ila__lnex__trn__ld.html#a90eb5539bc8fb7fb8e13bdef6d3485ce">00695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lnex__trn__ld_1_1cvmx__ila__lnex__trn__ld__s.html">cvmx_ila_lnex_trn_ld_s</a>         <a class="code" href="unioncvmx__ila__lnex__trn__ld.html#a90eb5539bc8fb7fb8e13bdef6d3485ce">cn78xxp1</a>;
<a name="l00696"></a>00696 };
<a name="l00697"></a><a class="code" href="cvmx-ila-defs_8h.html#aff55923dac241fd19f0a3affa1e803d6">00697</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__lnex__trn__ld.html" title="cvmx_ila_lne::_trn_ld">cvmx_ila_lnex_trn_ld</a> <a class="code" href="unioncvmx__ila__lnex__trn__ld.html" title="cvmx_ila_lne::_trn_ld">cvmx_ila_lnex_trn_ld_t</a>;
<a name="l00698"></a>00698 <span class="comment"></span>
<a name="l00699"></a>00699 <span class="comment">/**</span>
<a name="l00700"></a>00700 <span class="comment"> * cvmx_ila_lne#_trn_lp</span>
<a name="l00701"></a>00701 <span class="comment"> */</span>
<a name="l00702"></a><a class="code" href="unioncvmx__ila__lnex__trn__lp.html">00702</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__lnex__trn__lp.html" title="cvmx_ila_lne::_trn_lp">cvmx_ila_lnex_trn_lp</a> {
<a name="l00703"></a><a class="code" href="unioncvmx__ila__lnex__trn__lp.html#a94e6691ae9ce81ffc25fb46aa6ed8629">00703</a>     uint64_t <a class="code" href="unioncvmx__ila__lnex__trn__lp.html#a94e6691ae9ce81ffc25fb46aa6ed8629">u64</a>;
<a name="l00704"></a><a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html">00704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html">cvmx_ila_lnex_trn_lp_s</a> {
<a name="l00705"></a>00705 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#afa8294915baf040e1e8d8807a6662363">reserved_49_63</a>               : 15;
<a name="l00707"></a>00707     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#a814628bacec8fe41a3b182344e6eb721">lp_cu_val</a>                    : 1;  <span class="comment">/**&lt; Link partner coefficient update field valid. */</span>
<a name="l00708"></a>00708     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#aa098ffe0254f74284f2352db1bc46952">lp_cu_dat</a>                    : 16; <span class="comment">/**&lt; Link partner coefficient update field data. */</span>
<a name="l00709"></a>00709     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#a91251ee493bd9ced0d167a88f5a00d32">reserved_17_31</a>               : 15;
<a name="l00710"></a>00710     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#a69f382a452f4895fc6fa4b66e249afe6">lp_sr_val</a>                    : 1;  <span class="comment">/**&lt; Link partner status report field valid. */</span>
<a name="l00711"></a>00711     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#af43e67e2049dce6a552fd6fbb7b2b09f">lp_sr_dat</a>                    : 16; <span class="comment">/**&lt; Link partner status report field data. */</span>
<a name="l00712"></a>00712 <span class="preprocessor">#else</span>
<a name="l00713"></a><a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#af43e67e2049dce6a552fd6fbb7b2b09f">00713</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#af43e67e2049dce6a552fd6fbb7b2b09f">lp_sr_dat</a>                    : 16;
<a name="l00714"></a><a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#a69f382a452f4895fc6fa4b66e249afe6">00714</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#a69f382a452f4895fc6fa4b66e249afe6">lp_sr_val</a>                    : 1;
<a name="l00715"></a><a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#a91251ee493bd9ced0d167a88f5a00d32">00715</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#a91251ee493bd9ced0d167a88f5a00d32">reserved_17_31</a>               : 15;
<a name="l00716"></a><a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#aa098ffe0254f74284f2352db1bc46952">00716</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#aa098ffe0254f74284f2352db1bc46952">lp_cu_dat</a>                    : 16;
<a name="l00717"></a><a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#a814628bacec8fe41a3b182344e6eb721">00717</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#a814628bacec8fe41a3b182344e6eb721">lp_cu_val</a>                    : 1;
<a name="l00718"></a><a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#afa8294915baf040e1e8d8807a6662363">00718</a>     uint64_t <a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html#afa8294915baf040e1e8d8807a6662363">reserved_49_63</a>               : 15;
<a name="l00719"></a>00719 <span class="preprocessor">#endif</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__lnex__trn__lp.html#a64e8a8bc613e1ad0a6b7210807b6fa93">s</a>;
<a name="l00721"></a><a class="code" href="unioncvmx__ila__lnex__trn__lp.html#a5d3be12b6b1106016ae21bcce38977aa">00721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html">cvmx_ila_lnex_trn_lp_s</a>         <a class="code" href="unioncvmx__ila__lnex__trn__lp.html#a5d3be12b6b1106016ae21bcce38977aa">cn78xx</a>;
<a name="l00722"></a><a class="code" href="unioncvmx__ila__lnex__trn__lp.html#a86c93f0b761ef61cd76d02ac052a350c">00722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lnex__trn__lp_1_1cvmx__ila__lnex__trn__lp__s.html">cvmx_ila_lnex_trn_lp_s</a>         <a class="code" href="unioncvmx__ila__lnex__trn__lp.html#a86c93f0b761ef61cd76d02ac052a350c">cn78xxp1</a>;
<a name="l00723"></a>00723 };
<a name="l00724"></a><a class="code" href="cvmx-ila-defs_8h.html#a7eca858b1c3c41bbd38cc0cbc60e74ab">00724</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__lnex__trn__lp.html" title="cvmx_ila_lne::_trn_lp">cvmx_ila_lnex_trn_lp</a> <a class="code" href="unioncvmx__ila__lnex__trn__lp.html" title="cvmx_ila_lne::_trn_lp">cvmx_ila_lnex_trn_lp_t</a>;
<a name="l00725"></a>00725 <span class="comment"></span>
<a name="l00726"></a>00726 <span class="comment">/**</span>
<a name="l00727"></a>00727 <span class="comment"> * cvmx_ila_lne_dbg</span>
<a name="l00728"></a>00728 <span class="comment"> */</span>
<a name="l00729"></a><a class="code" href="unioncvmx__ila__lne__dbg.html">00729</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__lne__dbg.html" title="cvmx_ila_lne_dbg">cvmx_ila_lne_dbg</a> {
<a name="l00730"></a><a class="code" href="unioncvmx__ila__lne__dbg.html#ac3f6c6d07670d6d0cc5bf4d2b659513c">00730</a>     uint64_t <a class="code" href="unioncvmx__ila__lne__dbg.html#ac3f6c6d07670d6d0cc5bf4d2b659513c">u64</a>;
<a name="l00731"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html">00731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html">cvmx_ila_lne_dbg_s</a> {
<a name="l00732"></a>00732 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00733"></a>00733 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a2d9521ea98dfa6dfe98ae8b2c14a7790">reserved_60_63</a>               : 4;
<a name="l00734"></a>00734     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a57f48ee53669a072e48ba7a6ae1770ef">tx_bad_crc32</a>                 : 1;  <span class="comment">/**&lt; Send one diagnostic word with bad CRC32 to the selected lane. Note that it injects just once. */</span>
<a name="l00735"></a>00735     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a6dc8fb8fdf90c0d1feb8821b0fbb2b39">tx_bad_6467_cnt</a>              : 5;  <span class="comment">/**&lt; Specifies the number of bad 64/67 bit codewords on the selected lane. */</span>
<a name="l00736"></a>00736     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#ae7052311d7dab34dcac6f01ebd9f196f">tx_bad_sync_cnt</a>              : 3;  <span class="comment">/**&lt; Specifies the number of bad sync words on the selected lane. */</span>
<a name="l00737"></a>00737     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a28043ea06431d338a3ed8481f0341168">tx_bad_scram_cnt</a>             : 3;  <span class="comment">/**&lt; Specifies the number of bad scrambler state on the selected lane. */</span>
<a name="l00738"></a>00738     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a6a3625d612a5a105696e04de9393d9b8">reserved_40_47</a>               : 8;
<a name="l00739"></a>00739     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a1e343148503fcc352f320bd22ce72feb">tx_bad_lane_sel</a>              : 8;  <span class="comment">/**&lt; Select the lane to apply the error-injection counts. */</span>
<a name="l00740"></a>00740     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a9bfce7bafb921307418904f876c8526e">reserved_24_31</a>               : 8;
<a name="l00741"></a>00741     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#ae22cab2359b4f8234d4ead20395b76cc">tx_dis_dispr</a>                 : 8;  <span class="comment">/**&lt; Per-lane disparity disable. */</span>
<a name="l00742"></a>00742     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a5e4aee23335dd43d66705002480f1b1e">reserved_8_15</a>                : 8;
<a name="l00743"></a>00743     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a6d9cf9cc3324eb3a1fd89f3648a6ee14">tx_dis_scram</a>                 : 8;  <span class="comment">/**&lt; Per-lane scrambler disable. */</span>
<a name="l00744"></a>00744 <span class="preprocessor">#else</span>
<a name="l00745"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a6d9cf9cc3324eb3a1fd89f3648a6ee14">00745</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a6d9cf9cc3324eb3a1fd89f3648a6ee14">tx_dis_scram</a>                 : 8;
<a name="l00746"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a5e4aee23335dd43d66705002480f1b1e">00746</a>     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a5e4aee23335dd43d66705002480f1b1e">reserved_8_15</a>                : 8;
<a name="l00747"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#ae22cab2359b4f8234d4ead20395b76cc">00747</a>     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#ae22cab2359b4f8234d4ead20395b76cc">tx_dis_dispr</a>                 : 8;
<a name="l00748"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a9bfce7bafb921307418904f876c8526e">00748</a>     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a9bfce7bafb921307418904f876c8526e">reserved_24_31</a>               : 8;
<a name="l00749"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a1e343148503fcc352f320bd22ce72feb">00749</a>     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a1e343148503fcc352f320bd22ce72feb">tx_bad_lane_sel</a>              : 8;
<a name="l00750"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a6a3625d612a5a105696e04de9393d9b8">00750</a>     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a6a3625d612a5a105696e04de9393d9b8">reserved_40_47</a>               : 8;
<a name="l00751"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a28043ea06431d338a3ed8481f0341168">00751</a>     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a28043ea06431d338a3ed8481f0341168">tx_bad_scram_cnt</a>             : 3;
<a name="l00752"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#ae7052311d7dab34dcac6f01ebd9f196f">00752</a>     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#ae7052311d7dab34dcac6f01ebd9f196f">tx_bad_sync_cnt</a>              : 3;
<a name="l00753"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a6dc8fb8fdf90c0d1feb8821b0fbb2b39">00753</a>     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a6dc8fb8fdf90c0d1feb8821b0fbb2b39">tx_bad_6467_cnt</a>              : 5;
<a name="l00754"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a57f48ee53669a072e48ba7a6ae1770ef">00754</a>     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a57f48ee53669a072e48ba7a6ae1770ef">tx_bad_crc32</a>                 : 1;
<a name="l00755"></a><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a2d9521ea98dfa6dfe98ae8b2c14a7790">00755</a>     uint64_t <a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html#a2d9521ea98dfa6dfe98ae8b2c14a7790">reserved_60_63</a>               : 4;
<a name="l00756"></a>00756 <span class="preprocessor">#endif</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__lne__dbg.html#a224b18ff286318e9fc1c97b20233534b">s</a>;
<a name="l00758"></a><a class="code" href="unioncvmx__ila__lne__dbg.html#a1260b8d47a6b53160124a95d163dc79f">00758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html">cvmx_ila_lne_dbg_s</a>             <a class="code" href="unioncvmx__ila__lne__dbg.html#a1260b8d47a6b53160124a95d163dc79f">cn78xx</a>;
<a name="l00759"></a><a class="code" href="unioncvmx__ila__lne__dbg.html#abc03f2c25cb87b6e350543df9cbc63d1">00759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lne__dbg_1_1cvmx__ila__lne__dbg__s.html">cvmx_ila_lne_dbg_s</a>             <a class="code" href="unioncvmx__ila__lne__dbg.html#abc03f2c25cb87b6e350543df9cbc63d1">cn78xxp1</a>;
<a name="l00760"></a>00760 };
<a name="l00761"></a><a class="code" href="cvmx-ila-defs_8h.html#ab546e86c39bf78a7bfea39dba0e6a372">00761</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__lne__dbg.html" title="cvmx_ila_lne_dbg">cvmx_ila_lne_dbg</a> <a class="code" href="unioncvmx__ila__lne__dbg.html" title="cvmx_ila_lne_dbg">cvmx_ila_lne_dbg_t</a>;
<a name="l00762"></a>00762 <span class="comment"></span>
<a name="l00763"></a>00763 <span class="comment">/**</span>
<a name="l00764"></a>00764 <span class="comment"> * cvmx_ila_lne_sts_msg</span>
<a name="l00765"></a>00765 <span class="comment"> */</span>
<a name="l00766"></a><a class="code" href="unioncvmx__ila__lne__sts__msg.html">00766</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__lne__sts__msg.html" title="cvmx_ila_lne_sts_msg">cvmx_ila_lne_sts_msg</a> {
<a name="l00767"></a><a class="code" href="unioncvmx__ila__lne__sts__msg.html#a55bd21c2de2b22dab5b6716d02be787b">00767</a>     uint64_t <a class="code" href="unioncvmx__ila__lne__sts__msg.html#a55bd21c2de2b22dab5b6716d02be787b">u64</a>;
<a name="l00768"></a><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html">00768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html">cvmx_ila_lne_sts_msg_s</a> {
<a name="l00769"></a>00769 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#afdf5f7a60668321b89966fe39d43f58c">reserved_56_63</a>               : 8;
<a name="l00771"></a>00771     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a0aa82e60b0d4c13146a8b20f1c09d0e3">rx_lnk_stat</a>                  : 8;  <span class="comment">/**&lt; Link status received in the diagnostic word (per-lane); 1 means healthy (according to the</span>
<a name="l00772"></a>00772 <span class="comment">                                                         Interlaken specification). */</span>
<a name="l00773"></a>00773     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a8a7ccdf1b7dbe63852a0b83565de2e6f">reserved_40_47</a>               : 8;
<a name="l00774"></a>00774     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a9399bf96121f6050103564416717f9af">rx_lne_stat</a>                  : 8;  <span class="comment">/**&lt; Lane status received in the diagnostic word (per-lane); 1 means healthy (according to the</span>
<a name="l00775"></a>00775 <span class="comment">                                                         Interlaken specification). */</span>
<a name="l00776"></a>00776     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a476ee975d5378a1ab358dea5257134bc">reserved_24_31</a>               : 8;
<a name="l00777"></a>00777     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#adcb83552af7bed9205fb1edf48d1d99a">tx_lnk_stat</a>                  : 8;  <span class="comment">/**&lt; Link status transmitted in the diagnostic word (per-lane); 1 means healthy (according to</span>
<a name="l00778"></a>00778 <span class="comment">                                                         the Interlaken specification). */</span>
<a name="l00779"></a>00779     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a4614231948d44b08d6a91897e3fe9a2e">reserved_8_15</a>                : 8;
<a name="l00780"></a>00780     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#ae13fa2d8a89a0af0a84962117b360fb3">tx_lne_stat</a>                  : 8;  <span class="comment">/**&lt; Lane status transmitted in the diagnostic word (per-lane); 1 means healthy (according to</span>
<a name="l00781"></a>00781 <span class="comment">                                                         the Interlaken specification). */</span>
<a name="l00782"></a>00782 <span class="preprocessor">#else</span>
<a name="l00783"></a><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#ae13fa2d8a89a0af0a84962117b360fb3">00783</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#ae13fa2d8a89a0af0a84962117b360fb3">tx_lne_stat</a>                  : 8;
<a name="l00784"></a><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a4614231948d44b08d6a91897e3fe9a2e">00784</a>     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a4614231948d44b08d6a91897e3fe9a2e">reserved_8_15</a>                : 8;
<a name="l00785"></a><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#adcb83552af7bed9205fb1edf48d1d99a">00785</a>     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#adcb83552af7bed9205fb1edf48d1d99a">tx_lnk_stat</a>                  : 8;
<a name="l00786"></a><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a476ee975d5378a1ab358dea5257134bc">00786</a>     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a476ee975d5378a1ab358dea5257134bc">reserved_24_31</a>               : 8;
<a name="l00787"></a><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a9399bf96121f6050103564416717f9af">00787</a>     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a9399bf96121f6050103564416717f9af">rx_lne_stat</a>                  : 8;
<a name="l00788"></a><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a8a7ccdf1b7dbe63852a0b83565de2e6f">00788</a>     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a8a7ccdf1b7dbe63852a0b83565de2e6f">reserved_40_47</a>               : 8;
<a name="l00789"></a><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a0aa82e60b0d4c13146a8b20f1c09d0e3">00789</a>     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#a0aa82e60b0d4c13146a8b20f1c09d0e3">rx_lnk_stat</a>                  : 8;
<a name="l00790"></a><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#afdf5f7a60668321b89966fe39d43f58c">00790</a>     uint64_t <a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html#afdf5f7a60668321b89966fe39d43f58c">reserved_56_63</a>               : 8;
<a name="l00791"></a>00791 <span class="preprocessor">#endif</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__lne__sts__msg.html#a3218842ba47d463014830e3e7d39075a">s</a>;
<a name="l00793"></a><a class="code" href="unioncvmx__ila__lne__sts__msg.html#a05330fae7632010e71ef4288dcfff344">00793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html">cvmx_ila_lne_sts_msg_s</a>         <a class="code" href="unioncvmx__ila__lne__sts__msg.html#a05330fae7632010e71ef4288dcfff344">cn78xx</a>;
<a name="l00794"></a><a class="code" href="unioncvmx__ila__lne__sts__msg.html#a7e5d09f8c78a44b6df030d3fa9f8f685">00794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__lne__sts__msg_1_1cvmx__ila__lne__sts__msg__s.html">cvmx_ila_lne_sts_msg_s</a>         <a class="code" href="unioncvmx__ila__lne__sts__msg.html#a7e5d09f8c78a44b6df030d3fa9f8f685">cn78xxp1</a>;
<a name="l00795"></a>00795 };
<a name="l00796"></a><a class="code" href="cvmx-ila-defs_8h.html#a381fb68f54d74988b4a041dc824abeff">00796</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__lne__sts__msg.html" title="cvmx_ila_lne_sts_msg">cvmx_ila_lne_sts_msg</a> <a class="code" href="unioncvmx__ila__lne__sts__msg.html" title="cvmx_ila_lne_sts_msg">cvmx_ila_lne_sts_msg_t</a>;
<a name="l00797"></a>00797 <span class="comment"></span>
<a name="l00798"></a>00798 <span class="comment">/**</span>
<a name="l00799"></a>00799 <span class="comment"> * cvmx_ila_rx#_byte_cnt#</span>
<a name="l00800"></a>00800 <span class="comment"> */</span>
<a name="l00801"></a><a class="code" href="unioncvmx__ila__rxx__byte__cntx.html">00801</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__byte__cntx.html" title="cvmx_ila_rx::_byte_cnt#">cvmx_ila_rxx_byte_cntx</a> {
<a name="l00802"></a><a class="code" href="unioncvmx__ila__rxx__byte__cntx.html#a9a0a200835f4edc012c6838749b046e0">00802</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__byte__cntx.html#a9a0a200835f4edc012c6838749b046e0">u64</a>;
<a name="l00803"></a><a class="code" href="structcvmx__ila__rxx__byte__cntx_1_1cvmx__ila__rxx__byte__cntx__s.html">00803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__byte__cntx_1_1cvmx__ila__rxx__byte__cntx__s.html">cvmx_ila_rxx_byte_cntx_s</a> {
<a name="l00804"></a>00804 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00805"></a>00805 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__byte__cntx_1_1cvmx__ila__rxx__byte__cntx__s.html#af7f36f98e576c46d26cd8c8b6af466a3">reserved_40_63</a>               : 24;
<a name="l00806"></a>00806     uint64_t <a class="code" href="structcvmx__ila__rxx__byte__cntx_1_1cvmx__ila__rxx__byte__cntx__s.html#aeed41379dd362fefd84a2d7bd5aa9c11">rx_bytes</a>                     : 40; <span class="comment">/**&lt; Indicates the number of bytes received per channel. Wraps on overflow. On overflow, sets</span>
<a name="l00807"></a>00807 <span class="comment">                                                         ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l00808"></a>00808 <span class="preprocessor">#else</span>
<a name="l00809"></a><a class="code" href="structcvmx__ila__rxx__byte__cntx_1_1cvmx__ila__rxx__byte__cntx__s.html#aeed41379dd362fefd84a2d7bd5aa9c11">00809</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__byte__cntx_1_1cvmx__ila__rxx__byte__cntx__s.html#aeed41379dd362fefd84a2d7bd5aa9c11">rx_bytes</a>                     : 40;
<a name="l00810"></a><a class="code" href="structcvmx__ila__rxx__byte__cntx_1_1cvmx__ila__rxx__byte__cntx__s.html#af7f36f98e576c46d26cd8c8b6af466a3">00810</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__byte__cntx_1_1cvmx__ila__rxx__byte__cntx__s.html#af7f36f98e576c46d26cd8c8b6af466a3">reserved_40_63</a>               : 24;
<a name="l00811"></a>00811 <span class="preprocessor">#endif</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__byte__cntx.html#a7e4c6ea2eddea6a4c39a72ba520eaa13">s</a>;
<a name="l00813"></a><a class="code" href="unioncvmx__ila__rxx__byte__cntx.html#aeaf67937f1a5ea69a8c633576ea60505">00813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__byte__cntx_1_1cvmx__ila__rxx__byte__cntx__s.html">cvmx_ila_rxx_byte_cntx_s</a>       <a class="code" href="unioncvmx__ila__rxx__byte__cntx.html#aeaf67937f1a5ea69a8c633576ea60505">cn78xx</a>;
<a name="l00814"></a><a class="code" href="unioncvmx__ila__rxx__byte__cntx.html#acef9771fc48a43bfd93c2d2f81a26008">00814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__byte__cntx_1_1cvmx__ila__rxx__byte__cntx__s.html">cvmx_ila_rxx_byte_cntx_s</a>       <a class="code" href="unioncvmx__ila__rxx__byte__cntx.html#acef9771fc48a43bfd93c2d2f81a26008">cn78xxp1</a>;
<a name="l00815"></a>00815 };
<a name="l00816"></a><a class="code" href="cvmx-ila-defs_8h.html#af1ac055ab498a6356f26c562d0d9c44c">00816</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__byte__cntx.html" title="cvmx_ila_rx::_byte_cnt#">cvmx_ila_rxx_byte_cntx</a> <a class="code" href="unioncvmx__ila__rxx__byte__cntx.html" title="cvmx_ila_rx::_byte_cnt#">cvmx_ila_rxx_byte_cntx_t</a>;
<a name="l00817"></a>00817 <span class="comment"></span>
<a name="l00818"></a>00818 <span class="comment">/**</span>
<a name="l00819"></a>00819 <span class="comment"> * cvmx_ila_rx#_cfg0</span>
<a name="l00820"></a>00820 <span class="comment"> */</span>
<a name="l00821"></a><a class="code" href="unioncvmx__ila__rxx__cfg0.html">00821</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__cfg0.html" title="cvmx_ila_rx::_cfg0">cvmx_ila_rxx_cfg0</a> {
<a name="l00822"></a><a class="code" href="unioncvmx__ila__rxx__cfg0.html#a4f7e76e04df0480cb3463807802dcd46">00822</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__cfg0.html#a4f7e76e04df0480cb3463807802dcd46">u64</a>;
<a name="l00823"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html">00823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html">cvmx_ila_rxx_cfg0_s</a> {
<a name="l00824"></a>00824 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a3d0f93fab5f18561f446b6ee7643b751">reserved_63_63</a>               : 1;
<a name="l00826"></a>00826     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#adb9ae4a9cb3ce942be81bf022375653d">ext_lpbk</a>                     : 1;  <span class="comment">/**&lt; Enable RX-TX data external loopback. Note that with differing transmit and receive clocks,</span>
<a name="l00827"></a>00827 <span class="comment">                                                         skip word are inserted/deleted. */</span>
<a name="l00828"></a>00828     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a5ebe8fe3e554fce119772733553bc3bb">reserved_60_61</a>               : 2;
<a name="l00829"></a>00829     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a9907030adc59940eb935f4c090c4043b">lnk_stats_wrap</a>               : 1;  <span class="comment">/**&lt; Enable that upon overflow, statistics should wrap instead of saturating. */</span>
<a name="l00830"></a>00830     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a90a3ad1f886e80d2309a1d6cbb36dae3">reserved_56_58</a>               : 3;
<a name="l00831"></a>00831     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a3effb382444c9016b6a6261a3727e4dc">lnk_stats_rdclr</a>              : 1;  <span class="comment">/**&lt; Enable that a CSR read operation to ILA_RX()_STAT0..ILA_RX()_STAT9 clears the counter</span>
<a name="l00832"></a>00832 <span class="comment">                                                         after returning its current value. */</span>
<a name="l00833"></a>00833     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a14695797623fc09b77fca25de876a53b">lnk_stats_ena</a>                : 1;  <span class="comment">/**&lt; Enable link-statistics counters. */</span>
<a name="l00834"></a>00834     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a4731d37d373f0bb46f496c09c4b1c14d">reserved_52_53</a>               : 2;
<a name="l00835"></a>00835     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a89c9fe42ee259c2e620c9a7df5250ca0">mfrm_len</a>                     : 13; <span class="comment">/**&lt; The quantity of data sent on each lane including one sync word, scrambler state,</span>
<a name="l00836"></a>00836 <span class="comment">                                                         diagnostic word, zero or more skip words, and the data payload. Must be larger than</span>
<a name="l00837"></a>00837 <span class="comment">                                                         ILA_TX()_CFG1[SKIP_CNT] + 32.</span>
<a name="l00838"></a>00838 <span class="comment">                                                         Supported range:</span>
<a name="l00839"></a>00839 <span class="comment">                                                         _ ILA_TX()_CFG1[SKIP_CNT] + 32 &lt; [MFRM_LEN] &lt;= 4096 */</span>
<a name="l00840"></a>00840     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a9a1ae00e573c002eb4c98b2cd223e95d">brst_shrt</a>                    : 7;  <span class="comment">/**&lt; Minimum interval between burst control words, as a multiple of eight bytes. Supported</span>
<a name="l00841"></a>00841 <span class="comment">                                                         range from 8 to 512 bytes (i.e. 0 &lt; BRST_SHRT &lt;= 64).</span>
<a name="l00842"></a>00842 <span class="comment">                                                         This field affects the ILA_RX()_STAT4[BRST_SHRT_ERR_CNT] counter. It does not affect</span>
<a name="l00843"></a>00843 <span class="comment">                                                         correct operation of the link. */</span>
<a name="l00844"></a>00844     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#ad59f0d9734a50f58072b5bae293d7c0f">lane_rev</a>                     : 1;  <span class="comment">/**&lt; Lane reversal. When enabled, lane destriping is performed from most-significant lane</span>
<a name="l00845"></a>00845 <span class="comment">                                                         enabled to least-significant lane enabled. [LANE_ENA] must be 0 before changing</span>
<a name="l00846"></a>00846 <span class="comment">                                                         [LANE_REV]. */</span>
<a name="l00847"></a>00847     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a9412c5cce1b29bb44286db185fc2f6f9">brst_max</a>                     : 5;  <span class="comment">/**&lt; Maximum size of a data burst, as a multiple of 64-byte blocks. Supported range is from 64</span>
<a name="l00848"></a>00848 <span class="comment">                                                         to 1024 bytes</span>
<a name="l00849"></a>00849 <span class="comment">                                                         (i.e. 0 &lt; BRST_MAX &lt;= 16).</span>
<a name="l00850"></a>00850 <span class="comment">                                                         This field affects the ILA_RX()_STAT2[BRST_NOT_FULL_CNT] and</span>
<a name="l00851"></a>00851 <span class="comment">                                                         ILA_RX()_STAT3[BRST_MAX_ERR_CNT] counters. It does not affect correct operation of the</span>
<a name="l00852"></a>00852 <span class="comment">                                                         link. */</span>
<a name="l00853"></a>00853     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a025acd3be52b1717e239301cc5d310cf">reserved_8_25</a>                : 18;
<a name="l00854"></a>00854     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#adfe621af16e8c6d4ce86404cb2c4ff8d">lane_ena</a>                     : 8;  <span class="comment">/**&lt; Lane enable mask. The link is enabled if any lane is enabled. The same lane should not be</span>
<a name="l00855"></a>00855 <span class="comment">                                                         enabled in multiple ILA_RXn_CFG0. Each bit of [LANE_ENA] maps to an RX lane (RLE) and a</span>
<a name="l00856"></a>00856 <span class="comment">                                                         QLM lane. Note that [LANE_REV] has no effect on this mapping.</span>
<a name="l00857"></a>00857 <span class="comment">                                                         _ [LANE_ENA&lt;0&gt;]  = RLE0  = QLM2 lane 0.</span>
<a name="l00858"></a>00858 <span class="comment">                                                         _ [LANE_ENA&lt;1&gt;]  = RLE1  = QLM2 lane 1.</span>
<a name="l00859"></a>00859 <span class="comment">                                                         _ [LANE_ENA&lt;2&gt;]  = RLE2  = QLM2 lane 2.</span>
<a name="l00860"></a>00860 <span class="comment">                                                         _ [LANE_ENA&lt;3&gt;]  = RLE3  = QLM2 lane 3.</span>
<a name="l00861"></a>00861 <span class="comment">                                                         _ [LANE_ENA&lt;4&gt;]  = RLE4  = QLM3 lane 0.</span>
<a name="l00862"></a>00862 <span class="comment">                                                         _ [LANE_ENA&lt;5&gt;]  = RLE5  = QLM3 lane 1.</span>
<a name="l00863"></a>00863 <span class="comment">                                                         _ [LANE_ENA&lt;6&gt;]  = RLE6  = QLM3 lane 2.</span>
<a name="l00864"></a>00864 <span class="comment">                                                         _ [LANE_ENA&lt;7&gt;]  = RLE7  = QLM3 lane 3. */</span>
<a name="l00865"></a>00865 <span class="preprocessor">#else</span>
<a name="l00866"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#adfe621af16e8c6d4ce86404cb2c4ff8d">00866</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#adfe621af16e8c6d4ce86404cb2c4ff8d">lane_ena</a>                     : 8;
<a name="l00867"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a025acd3be52b1717e239301cc5d310cf">00867</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a025acd3be52b1717e239301cc5d310cf">reserved_8_25</a>                : 18;
<a name="l00868"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a9412c5cce1b29bb44286db185fc2f6f9">00868</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a9412c5cce1b29bb44286db185fc2f6f9">brst_max</a>                     : 5;
<a name="l00869"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#ad59f0d9734a50f58072b5bae293d7c0f">00869</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#ad59f0d9734a50f58072b5bae293d7c0f">lane_rev</a>                     : 1;
<a name="l00870"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a9a1ae00e573c002eb4c98b2cd223e95d">00870</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a9a1ae00e573c002eb4c98b2cd223e95d">brst_shrt</a>                    : 7;
<a name="l00871"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a89c9fe42ee259c2e620c9a7df5250ca0">00871</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a89c9fe42ee259c2e620c9a7df5250ca0">mfrm_len</a>                     : 13;
<a name="l00872"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a4731d37d373f0bb46f496c09c4b1c14d">00872</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a4731d37d373f0bb46f496c09c4b1c14d">reserved_52_53</a>               : 2;
<a name="l00873"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a14695797623fc09b77fca25de876a53b">00873</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a14695797623fc09b77fca25de876a53b">lnk_stats_ena</a>                : 1;
<a name="l00874"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a3effb382444c9016b6a6261a3727e4dc">00874</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a3effb382444c9016b6a6261a3727e4dc">lnk_stats_rdclr</a>              : 1;
<a name="l00875"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a90a3ad1f886e80d2309a1d6cbb36dae3">00875</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a90a3ad1f886e80d2309a1d6cbb36dae3">reserved_56_58</a>               : 3;
<a name="l00876"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a9907030adc59940eb935f4c090c4043b">00876</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a9907030adc59940eb935f4c090c4043b">lnk_stats_wrap</a>               : 1;
<a name="l00877"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a5ebe8fe3e554fce119772733553bc3bb">00877</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a5ebe8fe3e554fce119772733553bc3bb">reserved_60_61</a>               : 2;
<a name="l00878"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#adb9ae4a9cb3ce942be81bf022375653d">00878</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#adb9ae4a9cb3ce942be81bf022375653d">ext_lpbk</a>                     : 1;
<a name="l00879"></a><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a3d0f93fab5f18561f446b6ee7643b751">00879</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html#a3d0f93fab5f18561f446b6ee7643b751">reserved_63_63</a>               : 1;
<a name="l00880"></a>00880 <span class="preprocessor">#endif</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__cfg0.html#a6592e44388e6d15bf32f5307029c0451">s</a>;
<a name="l00882"></a><a class="code" href="unioncvmx__ila__rxx__cfg0.html#a3102bbee198b09fe13134598b795b59a">00882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html">cvmx_ila_rxx_cfg0_s</a>            <a class="code" href="unioncvmx__ila__rxx__cfg0.html#a3102bbee198b09fe13134598b795b59a">cn78xx</a>;
<a name="l00883"></a><a class="code" href="unioncvmx__ila__rxx__cfg0.html#aad8cc4911061faf92f9966377d9596f2">00883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__cfg0_1_1cvmx__ila__rxx__cfg0__s.html">cvmx_ila_rxx_cfg0_s</a>            <a class="code" href="unioncvmx__ila__rxx__cfg0.html#aad8cc4911061faf92f9966377d9596f2">cn78xxp1</a>;
<a name="l00884"></a>00884 };
<a name="l00885"></a><a class="code" href="cvmx-ila-defs_8h.html#ad19304ec0e9415600ab8b18a27085119">00885</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__cfg0.html" title="cvmx_ila_rx::_cfg0">cvmx_ila_rxx_cfg0</a> <a class="code" href="unioncvmx__ila__rxx__cfg0.html" title="cvmx_ila_rx::_cfg0">cvmx_ila_rxx_cfg0_t</a>;
<a name="l00886"></a>00886 <span class="comment"></span>
<a name="l00887"></a>00887 <span class="comment">/**</span>
<a name="l00888"></a>00888 <span class="comment"> * cvmx_ila_rx#_cfg1</span>
<a name="l00889"></a>00889 <span class="comment"> */</span>
<a name="l00890"></a><a class="code" href="unioncvmx__ila__rxx__cfg1.html">00890</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__cfg1.html" title="cvmx_ila_rx::_cfg1">cvmx_ila_rxx_cfg1</a> {
<a name="l00891"></a><a class="code" href="unioncvmx__ila__rxx__cfg1.html#a9b1eeedec8519fa7da3152979b260bba">00891</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__cfg1.html#a9b1eeedec8519fa7da3152979b260bba">u64</a>;
<a name="l00892"></a><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html">00892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html">cvmx_ila_rxx_cfg1_s</a> {
<a name="l00893"></a>00893 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a1891ae126daef51fbfff4b4e9e88fb38">reserved_22_63</a>               : 42;
<a name="l00895"></a>00895     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a60174dedd7b92b5f2b92b60492dd04ac">pkt_flush</a>                    : 1;  <span class="comment">/**&lt; Packet receive flush. Setting this bit causes all open packets to be error-out, just as</span>
<a name="l00896"></a>00896 <span class="comment">                                                         though the link went down. */</span>
<a name="l00897"></a>00897     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#ae6f51e56630593d01cbdace495967adb">pkt_ena</a>                      : 1;  <span class="comment">/**&lt; Packet receive enable. When set to 0, any received SOP causes the entire packet to be dropped. */</span>
<a name="l00898"></a>00898     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a2b70c2426a580cbd00fb9f5190249b8d">reserved_19_19</a>               : 1;
<a name="l00899"></a>00899     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#aa20d2eb1186728f56213097bee3094a7">tx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow-control status transmitted by the TX-link XON (=1) when [RX_FIFO_CNT] &lt;=</span>
<a name="l00900"></a>00900 <span class="comment">                                                         [RX_FIFO_HWM] and lane alignment is done. */</span>
<a name="l00901"></a>00901     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#aa9fef0c54ba10cd46ecde0f4c579e0b9">rx_link_fc</a>                   : 1;  <span class="comment">/**&lt; Link flow-control status received in burst/idle control words. XOFF (=0) causes TX-link to</span>
<a name="l00902"></a>00902 <span class="comment">                                                         stop transmitting on all channels. */</span>
<a name="l00903"></a>00903     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#ac2e4fa725b06c131c67ef76dbf75a142">rx_align_ena</a>                 : 1;  <span class="comment">/**&lt; Enable the lane alignment. This should only be done after all enabled lanes have achieved</span>
<a name="l00904"></a>00904 <span class="comment">                                                         word boundary lock and scrambler synchronization. Note that hardware clears this when any</span>
<a name="l00905"></a>00905 <span class="comment">                                                         participating lane loses either word boundary lock or scrambler synchronization. */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#ab07f72e1001ac96f61cec6986d64abef">reserved_8_15</a>                : 8;
<a name="l00907"></a>00907     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a5602636155ebc5d489f320ec4f8876ab">rx_bdry_lock_ena</a>             : 8;  <span class="comment">/**&lt; Enable word-boundary lock. While disabled, received data is tossed. Once enabled, received</span>
<a name="l00908"></a>00908 <span class="comment">                                                         data is searched for legal two-bit patterns. Automatically cleared for disabled lanes. */</span>
<a name="l00909"></a>00909 <span class="preprocessor">#else</span>
<a name="l00910"></a><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a5602636155ebc5d489f320ec4f8876ab">00910</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a5602636155ebc5d489f320ec4f8876ab">rx_bdry_lock_ena</a>             : 8;
<a name="l00911"></a><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#ab07f72e1001ac96f61cec6986d64abef">00911</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#ab07f72e1001ac96f61cec6986d64abef">reserved_8_15</a>                : 8;
<a name="l00912"></a><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#ac2e4fa725b06c131c67ef76dbf75a142">00912</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#ac2e4fa725b06c131c67ef76dbf75a142">rx_align_ena</a>                 : 1;
<a name="l00913"></a><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#aa9fef0c54ba10cd46ecde0f4c579e0b9">00913</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#aa9fef0c54ba10cd46ecde0f4c579e0b9">rx_link_fc</a>                   : 1;
<a name="l00914"></a><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#aa20d2eb1186728f56213097bee3094a7">00914</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#aa20d2eb1186728f56213097bee3094a7">tx_link_fc</a>                   : 1;
<a name="l00915"></a><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a2b70c2426a580cbd00fb9f5190249b8d">00915</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a2b70c2426a580cbd00fb9f5190249b8d">reserved_19_19</a>               : 1;
<a name="l00916"></a><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#ae6f51e56630593d01cbdace495967adb">00916</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#ae6f51e56630593d01cbdace495967adb">pkt_ena</a>                      : 1;
<a name="l00917"></a><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a60174dedd7b92b5f2b92b60492dd04ac">00917</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a60174dedd7b92b5f2b92b60492dd04ac">pkt_flush</a>                    : 1;
<a name="l00918"></a><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a1891ae126daef51fbfff4b4e9e88fb38">00918</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html#a1891ae126daef51fbfff4b4e9e88fb38">reserved_22_63</a>               : 42;
<a name="l00919"></a>00919 <span class="preprocessor">#endif</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__cfg1.html#a7e0d9164d6ee337431f65debe8b0fc5e">s</a>;
<a name="l00921"></a><a class="code" href="unioncvmx__ila__rxx__cfg1.html#aa92fbd5078bc5ec0581c464929f1e18e">00921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html">cvmx_ila_rxx_cfg1_s</a>            <a class="code" href="unioncvmx__ila__rxx__cfg1.html#aa92fbd5078bc5ec0581c464929f1e18e">cn78xx</a>;
<a name="l00922"></a><a class="code" href="unioncvmx__ila__rxx__cfg1.html#ac76728c51243d688236e9eb6b926051a">00922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__cfg1_1_1cvmx__ila__rxx__cfg1__s.html">cvmx_ila_rxx_cfg1_s</a>            <a class="code" href="unioncvmx__ila__rxx__cfg1.html#ac76728c51243d688236e9eb6b926051a">cn78xxp1</a>;
<a name="l00923"></a>00923 };
<a name="l00924"></a><a class="code" href="cvmx-ila-defs_8h.html#a844304178bcd9bcec32720fe538f4a71">00924</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__cfg1.html" title="cvmx_ila_rx::_cfg1">cvmx_ila_rxx_cfg1</a> <a class="code" href="unioncvmx__ila__rxx__cfg1.html" title="cvmx_ila_rx::_cfg1">cvmx_ila_rxx_cfg1_t</a>;
<a name="l00925"></a>00925 <span class="comment"></span>
<a name="l00926"></a>00926 <span class="comment">/**</span>
<a name="l00927"></a>00927 <span class="comment"> * cvmx_ila_rx#_cha_xon</span>
<a name="l00928"></a>00928 <span class="comment"> */</span>
<a name="l00929"></a><a class="code" href="unioncvmx__ila__rxx__cha__xon.html">00929</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__cha__xon.html" title="cvmx_ila_rx::_cha_xon">cvmx_ila_rxx_cha_xon</a> {
<a name="l00930"></a><a class="code" href="unioncvmx__ila__rxx__cha__xon.html#ae969f5fb92a2b4cda207aa5391528db2">00930</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__cha__xon.html#ae969f5fb92a2b4cda207aa5391528db2">u64</a>;
<a name="l00931"></a><a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html">00931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html">cvmx_ila_rxx_cha_xon_s</a> {
<a name="l00932"></a>00932 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html#a5e5ab32e344c2917616261d3ede2ee5b">reserved_2_63</a>                : 62;
<a name="l00934"></a>00934     uint64_t <a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html#a8c61f6946ae9e5f061394f9ddef50bab">ch1_xon</a>                      : 1;  <span class="comment">/**&lt; Flow-control status for channel 1, where a value of 0 indicates the presence of</span>
<a name="l00935"></a>00935 <span class="comment">                                                         backpressure (i.e. XOFF) and a value of 1 indicates the absence of backpressure (i.e. XON) */</span>
<a name="l00936"></a>00936     uint64_t <a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html#ad899c53e4e55488b8be0304bc30f65c1">ch0_xon</a>                      : 1;  <span class="comment">/**&lt; Flow-control status for channel 0, where a value of 0 indicates the presence of</span>
<a name="l00937"></a>00937 <span class="comment">                                                         backpressure (i.e. XOFF) and a value of 1 indicates the absence of backpressure (i.e. XON) */</span>
<a name="l00938"></a>00938 <span class="preprocessor">#else</span>
<a name="l00939"></a><a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html#ad899c53e4e55488b8be0304bc30f65c1">00939</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html#ad899c53e4e55488b8be0304bc30f65c1">ch0_xon</a>                      : 1;
<a name="l00940"></a><a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html#a8c61f6946ae9e5f061394f9ddef50bab">00940</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html#a8c61f6946ae9e5f061394f9ddef50bab">ch1_xon</a>                      : 1;
<a name="l00941"></a><a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html#a5e5ab32e344c2917616261d3ede2ee5b">00941</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html#a5e5ab32e344c2917616261d3ede2ee5b">reserved_2_63</a>                : 62;
<a name="l00942"></a>00942 <span class="preprocessor">#endif</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__cha__xon.html#a378fcf6128d76f18ce8af990a77c96ee">s</a>;
<a name="l00944"></a><a class="code" href="unioncvmx__ila__rxx__cha__xon.html#aa40a760f12a10ad198c521692ab41a82">00944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html">cvmx_ila_rxx_cha_xon_s</a>         <a class="code" href="unioncvmx__ila__rxx__cha__xon.html#aa40a760f12a10ad198c521692ab41a82">cn78xx</a>;
<a name="l00945"></a><a class="code" href="unioncvmx__ila__rxx__cha__xon.html#a256e6bf3b019af68420fea1063f761ec">00945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__cha__xon_1_1cvmx__ila__rxx__cha__xon__s.html">cvmx_ila_rxx_cha_xon_s</a>         <a class="code" href="unioncvmx__ila__rxx__cha__xon.html#a256e6bf3b019af68420fea1063f761ec">cn78xxp1</a>;
<a name="l00946"></a>00946 };
<a name="l00947"></a><a class="code" href="cvmx-ila-defs_8h.html#ae66a54659b7db8d25caeb42b37cc463d">00947</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__cha__xon.html" title="cvmx_ila_rx::_cha_xon">cvmx_ila_rxx_cha_xon</a> <a class="code" href="unioncvmx__ila__rxx__cha__xon.html" title="cvmx_ila_rx::_cha_xon">cvmx_ila_rxx_cha_xon_t</a>;
<a name="l00948"></a>00948 <span class="comment"></span>
<a name="l00949"></a>00949 <span class="comment">/**</span>
<a name="l00950"></a>00950 <span class="comment"> * cvmx_ila_rx#_int</span>
<a name="l00951"></a>00951 <span class="comment"> */</span>
<a name="l00952"></a><a class="code" href="unioncvmx__ila__rxx__int.html">00952</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__int.html" title="cvmx_ila_rx::_int">cvmx_ila_rxx_int</a> {
<a name="l00953"></a><a class="code" href="unioncvmx__ila__rxx__int.html#a8b74ef9fc37146362084df1a52a86cf6">00953</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__int.html#a8b74ef9fc37146362084df1a52a86cf6">u64</a>;
<a name="l00954"></a><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html">00954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html">cvmx_ila_rxx_int_s</a> {
<a name="l00955"></a>00955 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a254764d8c64a0bac89c6869d1ddec641">reserved_6_63</a>                : 58;
<a name="l00957"></a>00957     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a169d272fed816ce52fc5be2e26510232">lane_bad_word</a>                : 1;  <span class="comment">/**&lt; A lane encountered either a bad 64/67 bit code word or an unknown control-word type. */</span>
<a name="l00958"></a>00958     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a2b89aaec331d1d844e16f9ca2f143858">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Statistics counter overflow. */</span>
<a name="l00959"></a>00959     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#af09892c1ddda3b08bf61f02896d69dd8">lane_align_done</a>              : 1;  <span class="comment">/**&lt; Lane alignment successful. */</span>
<a name="l00960"></a>00960     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a277814e296974d9880f230f7829be47c">word_sync_done</a>               : 1;  <span class="comment">/**&lt; All enabled lanes have achieved word-boundary lock and scrambler synchronization. Lane</span>
<a name="l00961"></a>00961 <span class="comment">                                                         alignment may now be enabled. */</span>
<a name="l00962"></a>00962     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a7acad63065b468e40c20722bb45039f7">crc24_err</a>                    : 1;  <span class="comment">/**&lt; Burst CRC24 error. All open packets receive an error. */</span>
<a name="l00963"></a>00963     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#add8e7cae11253c8cf5d4033f54716f0e">lane_align_fail</a>              : 1;  <span class="comment">/**&lt; Lane alignment fails after four tries. Hardware repeats lane alignment until is succeeds</span>
<a name="l00964"></a>00964 <span class="comment">                                                         or until ILA_RX()_CFG1[RX_ALIGN_ENA] = 0. */</span>
<a name="l00965"></a>00965 <span class="preprocessor">#else</span>
<a name="l00966"></a><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#add8e7cae11253c8cf5d4033f54716f0e">00966</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#add8e7cae11253c8cf5d4033f54716f0e">lane_align_fail</a>              : 1;
<a name="l00967"></a><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a7acad63065b468e40c20722bb45039f7">00967</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a7acad63065b468e40c20722bb45039f7">crc24_err</a>                    : 1;
<a name="l00968"></a><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a277814e296974d9880f230f7829be47c">00968</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a277814e296974d9880f230f7829be47c">word_sync_done</a>               : 1;
<a name="l00969"></a><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#af09892c1ddda3b08bf61f02896d69dd8">00969</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#af09892c1ddda3b08bf61f02896d69dd8">lane_align_done</a>              : 1;
<a name="l00970"></a><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a2b89aaec331d1d844e16f9ca2f143858">00970</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a2b89aaec331d1d844e16f9ca2f143858">stat_cnt_ovfl</a>                : 1;
<a name="l00971"></a><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a169d272fed816ce52fc5be2e26510232">00971</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a169d272fed816ce52fc5be2e26510232">lane_bad_word</a>                : 1;
<a name="l00972"></a><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a254764d8c64a0bac89c6869d1ddec641">00972</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html#a254764d8c64a0bac89c6869d1ddec641">reserved_6_63</a>                : 58;
<a name="l00973"></a>00973 <span class="preprocessor">#endif</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__int.html#aee2cab9c64b9ffef1e53fbb5fff7cf32">s</a>;
<a name="l00975"></a><a class="code" href="unioncvmx__ila__rxx__int.html#a807b2fb1cb1d2af75adb5c2917f0672b">00975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html">cvmx_ila_rxx_int_s</a>             <a class="code" href="unioncvmx__ila__rxx__int.html#a807b2fb1cb1d2af75adb5c2917f0672b">cn78xx</a>;
<a name="l00976"></a><a class="code" href="unioncvmx__ila__rxx__int.html#a61725278cd69466cabab14e8e4d1a709">00976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__int_1_1cvmx__ila__rxx__int__s.html">cvmx_ila_rxx_int_s</a>             <a class="code" href="unioncvmx__ila__rxx__int.html#a61725278cd69466cabab14e8e4d1a709">cn78xxp1</a>;
<a name="l00977"></a>00977 };
<a name="l00978"></a><a class="code" href="cvmx-ila-defs_8h.html#a333497e3a10eea7430699bc92e564692">00978</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__int.html" title="cvmx_ila_rx::_int">cvmx_ila_rxx_int</a> <a class="code" href="unioncvmx__ila__rxx__int.html" title="cvmx_ila_rx::_int">cvmx_ila_rxx_int_t</a>;
<a name="l00979"></a>00979 <span class="comment"></span>
<a name="l00980"></a>00980 <span class="comment">/**</span>
<a name="l00981"></a>00981 <span class="comment"> * cvmx_ila_rx#_pkt_cnt#</span>
<a name="l00982"></a>00982 <span class="comment"> */</span>
<a name="l00983"></a><a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html">00983</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html" title="cvmx_ila_rx::_pkt_cnt#">cvmx_ila_rxx_pkt_cntx</a> {
<a name="l00984"></a><a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html#a482c46916ce435804951233c7df267ae">00984</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html#a482c46916ce435804951233c7df267ae">u64</a>;
<a name="l00985"></a><a class="code" href="structcvmx__ila__rxx__pkt__cntx_1_1cvmx__ila__rxx__pkt__cntx__s.html">00985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__pkt__cntx_1_1cvmx__ila__rxx__pkt__cntx__s.html">cvmx_ila_rxx_pkt_cntx_s</a> {
<a name="l00986"></a>00986 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__pkt__cntx_1_1cvmx__ila__rxx__pkt__cntx__s.html#ad5c9a4d8730fff8c61bc12ad216cd994">reserved_34_63</a>               : 30;
<a name="l00988"></a>00988     uint64_t <a class="code" href="structcvmx__ila__rxx__pkt__cntx_1_1cvmx__ila__rxx__pkt__cntx__s.html#a92f79e1dd5f5116d5baaada5f2e64ec8">rx_pkt</a>                       : 34; <span class="comment">/**&lt; Indicates the number of packets received per channel. Wraps on overflow. On overflow, sets</span>
<a name="l00989"></a>00989 <span class="comment">                                                         ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l00990"></a>00990 <span class="preprocessor">#else</span>
<a name="l00991"></a><a class="code" href="structcvmx__ila__rxx__pkt__cntx_1_1cvmx__ila__rxx__pkt__cntx__s.html#a92f79e1dd5f5116d5baaada5f2e64ec8">00991</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__pkt__cntx_1_1cvmx__ila__rxx__pkt__cntx__s.html#a92f79e1dd5f5116d5baaada5f2e64ec8">rx_pkt</a>                       : 34;
<a name="l00992"></a><a class="code" href="structcvmx__ila__rxx__pkt__cntx_1_1cvmx__ila__rxx__pkt__cntx__s.html#ad5c9a4d8730fff8c61bc12ad216cd994">00992</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__pkt__cntx_1_1cvmx__ila__rxx__pkt__cntx__s.html#ad5c9a4d8730fff8c61bc12ad216cd994">reserved_34_63</a>               : 30;
<a name="l00993"></a>00993 <span class="preprocessor">#endif</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html#a9b4e5ce30e486ab182d44cf9e8ad7a6b">s</a>;
<a name="l00995"></a><a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html#ab768fddb5ecfcc533870e4cb4940a93f">00995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__pkt__cntx_1_1cvmx__ila__rxx__pkt__cntx__s.html">cvmx_ila_rxx_pkt_cntx_s</a>        <a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html#ab768fddb5ecfcc533870e4cb4940a93f">cn78xx</a>;
<a name="l00996"></a><a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html#a2a54d8196b4ed64095fe100b74ebfb00">00996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__pkt__cntx_1_1cvmx__ila__rxx__pkt__cntx__s.html">cvmx_ila_rxx_pkt_cntx_s</a>        <a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html#a2a54d8196b4ed64095fe100b74ebfb00">cn78xxp1</a>;
<a name="l00997"></a>00997 };
<a name="l00998"></a><a class="code" href="cvmx-ila-defs_8h.html#a7ea82fd7a3c618922b90f8a944625c38">00998</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html" title="cvmx_ila_rx::_pkt_cnt#">cvmx_ila_rxx_pkt_cntx</a> <a class="code" href="unioncvmx__ila__rxx__pkt__cntx.html" title="cvmx_ila_rx::_pkt_cnt#">cvmx_ila_rxx_pkt_cntx_t</a>;
<a name="l00999"></a>00999 <span class="comment"></span>
<a name="l01000"></a>01000 <span class="comment">/**</span>
<a name="l01001"></a>01001 <span class="comment"> * cvmx_ila_rx#_stat0</span>
<a name="l01002"></a>01002 <span class="comment"> */</span>
<a name="l01003"></a><a class="code" href="unioncvmx__ila__rxx__stat0.html">01003</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat0.html" title="cvmx_ila_rx::_stat0">cvmx_ila_rxx_stat0</a> {
<a name="l01004"></a><a class="code" href="unioncvmx__ila__rxx__stat0.html#a2f63dbfe4ee9554a4256af37bd303611">01004</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__stat0.html#a2f63dbfe4ee9554a4256af37bd303611">u64</a>;
<a name="l01005"></a><a class="code" href="structcvmx__ila__rxx__stat0_1_1cvmx__ila__rxx__stat0__s.html">01005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat0_1_1cvmx__ila__rxx__stat0__s.html">cvmx_ila_rxx_stat0_s</a> {
<a name="l01006"></a>01006 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat0_1_1cvmx__ila__rxx__stat0__s.html#ac810134c4102f8f897fffd3fc6addb6f">reserved_33_63</a>               : 31;
<a name="l01008"></a>01008     uint64_t <a class="code" href="structcvmx__ila__rxx__stat0_1_1cvmx__ila__rxx__stat0__s.html#ac66f7c01833c491632ec8edfb7ee303a">crc24_match_cnt</a>              : 33; <span class="comment">/**&lt; Indicates the number of CRC24 matches received. Wraps on overflow if</span>
<a name="l01009"></a>01009 <span class="comment">                                                         ILA_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets</span>
<a name="l01010"></a>01010 <span class="comment">                                                         ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01011"></a>01011 <span class="preprocessor">#else</span>
<a name="l01012"></a><a class="code" href="structcvmx__ila__rxx__stat0_1_1cvmx__ila__rxx__stat0__s.html#ac66f7c01833c491632ec8edfb7ee303a">01012</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat0_1_1cvmx__ila__rxx__stat0__s.html#ac66f7c01833c491632ec8edfb7ee303a">crc24_match_cnt</a>              : 33;
<a name="l01013"></a><a class="code" href="structcvmx__ila__rxx__stat0_1_1cvmx__ila__rxx__stat0__s.html#ac810134c4102f8f897fffd3fc6addb6f">01013</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__stat0_1_1cvmx__ila__rxx__stat0__s.html#ac810134c4102f8f897fffd3fc6addb6f">reserved_33_63</a>               : 31;
<a name="l01014"></a>01014 <span class="preprocessor">#endif</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__stat0.html#a9b1e6ebe08f51f3db45b16926bdc30d0">s</a>;
<a name="l01016"></a><a class="code" href="unioncvmx__ila__rxx__stat0.html#ae1ecb50d070f298167032a5eaafad484">01016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat0_1_1cvmx__ila__rxx__stat0__s.html">cvmx_ila_rxx_stat0_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat0.html#ae1ecb50d070f298167032a5eaafad484">cn78xx</a>;
<a name="l01017"></a><a class="code" href="unioncvmx__ila__rxx__stat0.html#afadd04bd263912ada9d030becbb9d367">01017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat0_1_1cvmx__ila__rxx__stat0__s.html">cvmx_ila_rxx_stat0_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat0.html#afadd04bd263912ada9d030becbb9d367">cn78xxp1</a>;
<a name="l01018"></a>01018 };
<a name="l01019"></a><a class="code" href="cvmx-ila-defs_8h.html#abc9d5b66bf5960fff018823d9da5639e">01019</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat0.html" title="cvmx_ila_rx::_stat0">cvmx_ila_rxx_stat0</a> <a class="code" href="unioncvmx__ila__rxx__stat0.html" title="cvmx_ila_rx::_stat0">cvmx_ila_rxx_stat0_t</a>;
<a name="l01020"></a>01020 <span class="comment"></span>
<a name="l01021"></a>01021 <span class="comment">/**</span>
<a name="l01022"></a>01022 <span class="comment"> * cvmx_ila_rx#_stat1</span>
<a name="l01023"></a>01023 <span class="comment"> */</span>
<a name="l01024"></a><a class="code" href="unioncvmx__ila__rxx__stat1.html">01024</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat1.html" title="cvmx_ila_rx::_stat1">cvmx_ila_rxx_stat1</a> {
<a name="l01025"></a><a class="code" href="unioncvmx__ila__rxx__stat1.html#ab99d63aecf85cbb1b766b46d28d044f7">01025</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__stat1.html#ab99d63aecf85cbb1b766b46d28d044f7">u64</a>;
<a name="l01026"></a><a class="code" href="structcvmx__ila__rxx__stat1_1_1cvmx__ila__rxx__stat1__s.html">01026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat1_1_1cvmx__ila__rxx__stat1__s.html">cvmx_ila_rxx_stat1_s</a> {
<a name="l01027"></a>01027 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat1_1_1cvmx__ila__rxx__stat1__s.html#acd516be69676f761e580698011701a01">reserved_18_63</a>               : 46;
<a name="l01029"></a>01029     uint64_t <a class="code" href="structcvmx__ila__rxx__stat1_1_1cvmx__ila__rxx__stat1__s.html#a4edb5e244d17229129516ceea13ecbcb">crc24_err_cnt</a>                : 18; <span class="comment">/**&lt; Indicates the number of bursts with a detected CRC error. Wraps on overflow if</span>
<a name="l01030"></a>01030 <span class="comment">                                                         ILA_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets</span>
<a name="l01031"></a>01031 <span class="comment">                                                         ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01032"></a>01032 <span class="preprocessor">#else</span>
<a name="l01033"></a><a class="code" href="structcvmx__ila__rxx__stat1_1_1cvmx__ila__rxx__stat1__s.html#a4edb5e244d17229129516ceea13ecbcb">01033</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat1_1_1cvmx__ila__rxx__stat1__s.html#a4edb5e244d17229129516ceea13ecbcb">crc24_err_cnt</a>                : 18;
<a name="l01034"></a><a class="code" href="structcvmx__ila__rxx__stat1_1_1cvmx__ila__rxx__stat1__s.html#acd516be69676f761e580698011701a01">01034</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__stat1_1_1cvmx__ila__rxx__stat1__s.html#acd516be69676f761e580698011701a01">reserved_18_63</a>               : 46;
<a name="l01035"></a>01035 <span class="preprocessor">#endif</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__stat1.html#af42218f4cc76d2257136519c367ea7f0">s</a>;
<a name="l01037"></a><a class="code" href="unioncvmx__ila__rxx__stat1.html#a01f02c675a008e685bd1639bd8238f4d">01037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat1_1_1cvmx__ila__rxx__stat1__s.html">cvmx_ila_rxx_stat1_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat1.html#a01f02c675a008e685bd1639bd8238f4d">cn78xx</a>;
<a name="l01038"></a><a class="code" href="unioncvmx__ila__rxx__stat1.html#a3d9e56651d2c459cd2e49bf3b63eb187">01038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat1_1_1cvmx__ila__rxx__stat1__s.html">cvmx_ila_rxx_stat1_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat1.html#a3d9e56651d2c459cd2e49bf3b63eb187">cn78xxp1</a>;
<a name="l01039"></a>01039 };
<a name="l01040"></a><a class="code" href="cvmx-ila-defs_8h.html#ae92f3bcc5fb741f4a6ad9ee6c7b78624">01040</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat1.html" title="cvmx_ila_rx::_stat1">cvmx_ila_rxx_stat1</a> <a class="code" href="unioncvmx__ila__rxx__stat1.html" title="cvmx_ila_rx::_stat1">cvmx_ila_rxx_stat1_t</a>;
<a name="l01041"></a>01041 <span class="comment"></span>
<a name="l01042"></a>01042 <span class="comment">/**</span>
<a name="l01043"></a>01043 <span class="comment"> * cvmx_ila_rx#_stat2</span>
<a name="l01044"></a>01044 <span class="comment"> */</span>
<a name="l01045"></a><a class="code" href="unioncvmx__ila__rxx__stat2.html">01045</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat2.html" title="cvmx_ila_rx::_stat2">cvmx_ila_rxx_stat2</a> {
<a name="l01046"></a><a class="code" href="unioncvmx__ila__rxx__stat2.html#a9086cc5eb2b8b01098fb64fc8bdb755e">01046</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__stat2.html#a9086cc5eb2b8b01098fb64fc8bdb755e">u64</a>;
<a name="l01047"></a><a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html">01047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html">cvmx_ila_rxx_stat2_s</a> {
<a name="l01048"></a>01048 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a54ab970ae52897299b7e82a13102737f">reserved_48_63</a>               : 16;
<a name="l01050"></a>01050     uint64_t <a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a1ff28fb111818e02a0af06bae1bc0965">brst_not_full_cnt</a>            : 16; <span class="comment">/**&lt; Indicates the number of bursts received that terminated without an EOP and contained fewer</span>
<a name="l01051"></a>01051 <span class="comment">                                                         than BurstMax words. Wraps on overflow if ILA_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise,</span>
<a name="l01052"></a>01052 <span class="comment">                                                         saturates. On overflow/saturate, sets ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01053"></a>01053     uint64_t <a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a68a009752addd7ce2d40dfa0f316aad7">reserved_28_31</a>               : 4;
<a name="l01054"></a>01054     uint64_t <a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a50296d714248f3e6bb3bae230d06cec2">brst_cnt</a>                     : 28; <span class="comment">/**&lt; Indicates the number of bursts correctly received (i.e. good CRC24, not in violation of</span>
<a name="l01055"></a>01055 <span class="comment">                                                         BurstMax or BurstShort). Wraps on overflow if ILA_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise,</span>
<a name="l01056"></a>01056 <span class="comment">                                                         saturates. On overflow/saturate, sets ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01057"></a>01057 <span class="preprocessor">#else</span>
<a name="l01058"></a><a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a50296d714248f3e6bb3bae230d06cec2">01058</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a50296d714248f3e6bb3bae230d06cec2">brst_cnt</a>                     : 28;
<a name="l01059"></a><a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a68a009752addd7ce2d40dfa0f316aad7">01059</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a68a009752addd7ce2d40dfa0f316aad7">reserved_28_31</a>               : 4;
<a name="l01060"></a><a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a1ff28fb111818e02a0af06bae1bc0965">01060</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a1ff28fb111818e02a0af06bae1bc0965">brst_not_full_cnt</a>            : 16;
<a name="l01061"></a><a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a54ab970ae52897299b7e82a13102737f">01061</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html#a54ab970ae52897299b7e82a13102737f">reserved_48_63</a>               : 16;
<a name="l01062"></a>01062 <span class="preprocessor">#endif</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__stat2.html#a5aeaa31bf59fcd345cd7ae190e6bde36">s</a>;
<a name="l01064"></a><a class="code" href="unioncvmx__ila__rxx__stat2.html#ad98c382c0cc08774de7b5fe0d91354c8">01064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html">cvmx_ila_rxx_stat2_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat2.html#ad98c382c0cc08774de7b5fe0d91354c8">cn78xx</a>;
<a name="l01065"></a><a class="code" href="unioncvmx__ila__rxx__stat2.html#a3dcabdd3f887b244bf259eb2eb2353de">01065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat2_1_1cvmx__ila__rxx__stat2__s.html">cvmx_ila_rxx_stat2_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat2.html#a3dcabdd3f887b244bf259eb2eb2353de">cn78xxp1</a>;
<a name="l01066"></a>01066 };
<a name="l01067"></a><a class="code" href="cvmx-ila-defs_8h.html#a785badf482e73655a48a0a60abca2be9">01067</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat2.html" title="cvmx_ila_rx::_stat2">cvmx_ila_rxx_stat2</a> <a class="code" href="unioncvmx__ila__rxx__stat2.html" title="cvmx_ila_rx::_stat2">cvmx_ila_rxx_stat2_t</a>;
<a name="l01068"></a>01068 <span class="comment"></span>
<a name="l01069"></a>01069 <span class="comment">/**</span>
<a name="l01070"></a>01070 <span class="comment"> * cvmx_ila_rx#_stat3</span>
<a name="l01071"></a>01071 <span class="comment"> */</span>
<a name="l01072"></a><a class="code" href="unioncvmx__ila__rxx__stat3.html">01072</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat3.html" title="cvmx_ila_rx::_stat3">cvmx_ila_rxx_stat3</a> {
<a name="l01073"></a><a class="code" href="unioncvmx__ila__rxx__stat3.html#a2192d731473dac936ef3998525293502">01073</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__stat3.html#a2192d731473dac936ef3998525293502">u64</a>;
<a name="l01074"></a><a class="code" href="structcvmx__ila__rxx__stat3_1_1cvmx__ila__rxx__stat3__s.html">01074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat3_1_1cvmx__ila__rxx__stat3__s.html">cvmx_ila_rxx_stat3_s</a> {
<a name="l01075"></a>01075 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat3_1_1cvmx__ila__rxx__stat3__s.html#a71670b8a8e84f89d63bdd7b704f32a6e">reserved_16_63</a>               : 48;
<a name="l01077"></a>01077     uint64_t <a class="code" href="structcvmx__ila__rxx__stat3_1_1cvmx__ila__rxx__stat3__s.html#a4ad8abdeb5193bad41b4054854b185bd">brst_max_err_cnt</a>             : 16; <span class="comment">/**&lt; Indicates the number of bursts received longer than the BurstMax parameter. Wraps on</span>
<a name="l01078"></a>01078 <span class="comment">                                                         overflow if ILA_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate,</span>
<a name="l01079"></a>01079 <span class="comment">                                                         sets ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01080"></a>01080 <span class="preprocessor">#else</span>
<a name="l01081"></a><a class="code" href="structcvmx__ila__rxx__stat3_1_1cvmx__ila__rxx__stat3__s.html#a4ad8abdeb5193bad41b4054854b185bd">01081</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat3_1_1cvmx__ila__rxx__stat3__s.html#a4ad8abdeb5193bad41b4054854b185bd">brst_max_err_cnt</a>             : 16;
<a name="l01082"></a><a class="code" href="structcvmx__ila__rxx__stat3_1_1cvmx__ila__rxx__stat3__s.html#a71670b8a8e84f89d63bdd7b704f32a6e">01082</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__stat3_1_1cvmx__ila__rxx__stat3__s.html#a71670b8a8e84f89d63bdd7b704f32a6e">reserved_16_63</a>               : 48;
<a name="l01083"></a>01083 <span class="preprocessor">#endif</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__stat3.html#aea9bed2e2231a1930b8ed2a9a3d68d7a">s</a>;
<a name="l01085"></a><a class="code" href="unioncvmx__ila__rxx__stat3.html#a1feaff96364a5e9888d5789938329a46">01085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat3_1_1cvmx__ila__rxx__stat3__s.html">cvmx_ila_rxx_stat3_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat3.html#a1feaff96364a5e9888d5789938329a46">cn78xx</a>;
<a name="l01086"></a><a class="code" href="unioncvmx__ila__rxx__stat3.html#a7929de17ced52e47cd71f4ce66cdcf5f">01086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat3_1_1cvmx__ila__rxx__stat3__s.html">cvmx_ila_rxx_stat3_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat3.html#a7929de17ced52e47cd71f4ce66cdcf5f">cn78xxp1</a>;
<a name="l01087"></a>01087 };
<a name="l01088"></a><a class="code" href="cvmx-ila-defs_8h.html#a8e669ab4e2cc831ab56f5591d3089ddb">01088</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat3.html" title="cvmx_ila_rx::_stat3">cvmx_ila_rxx_stat3</a> <a class="code" href="unioncvmx__ila__rxx__stat3.html" title="cvmx_ila_rx::_stat3">cvmx_ila_rxx_stat3_t</a>;
<a name="l01089"></a>01089 <span class="comment"></span>
<a name="l01090"></a>01090 <span class="comment">/**</span>
<a name="l01091"></a>01091 <span class="comment"> * cvmx_ila_rx#_stat4</span>
<a name="l01092"></a>01092 <span class="comment"> */</span>
<a name="l01093"></a><a class="code" href="unioncvmx__ila__rxx__stat4.html">01093</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat4.html" title="cvmx_ila_rx::_stat4">cvmx_ila_rxx_stat4</a> {
<a name="l01094"></a><a class="code" href="unioncvmx__ila__rxx__stat4.html#a50134d4522c05f62b4c7ad400d903174">01094</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__stat4.html#a50134d4522c05f62b4c7ad400d903174">u64</a>;
<a name="l01095"></a><a class="code" href="structcvmx__ila__rxx__stat4_1_1cvmx__ila__rxx__stat4__s.html">01095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat4_1_1cvmx__ila__rxx__stat4__s.html">cvmx_ila_rxx_stat4_s</a> {
<a name="l01096"></a>01096 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01097"></a>01097 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat4_1_1cvmx__ila__rxx__stat4__s.html#a2739ef16caed4a0c91e41f025fd82542">reserved_16_63</a>               : 48;
<a name="l01098"></a>01098     uint64_t <a class="code" href="structcvmx__ila__rxx__stat4_1_1cvmx__ila__rxx__stat4__s.html#ac3563ce7d727005958e0bce652114520">brst_shrt_err_cnt</a>            : 16; <span class="comment">/**&lt; Indicates the number of bursts received that violate the BurstShort parameter. Wraps on</span>
<a name="l01099"></a>01099 <span class="comment">                                                         overflow if ILA_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate,</span>
<a name="l01100"></a>01100 <span class="comment">                                                         sets ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01101"></a>01101 <span class="preprocessor">#else</span>
<a name="l01102"></a><a class="code" href="structcvmx__ila__rxx__stat4_1_1cvmx__ila__rxx__stat4__s.html#ac3563ce7d727005958e0bce652114520">01102</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat4_1_1cvmx__ila__rxx__stat4__s.html#ac3563ce7d727005958e0bce652114520">brst_shrt_err_cnt</a>            : 16;
<a name="l01103"></a><a class="code" href="structcvmx__ila__rxx__stat4_1_1cvmx__ila__rxx__stat4__s.html#a2739ef16caed4a0c91e41f025fd82542">01103</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__stat4_1_1cvmx__ila__rxx__stat4__s.html#a2739ef16caed4a0c91e41f025fd82542">reserved_16_63</a>               : 48;
<a name="l01104"></a>01104 <span class="preprocessor">#endif</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__stat4.html#ad2e49afa67917197e4b4038f63f186d3">s</a>;
<a name="l01106"></a><a class="code" href="unioncvmx__ila__rxx__stat4.html#a40b7c484604192d8d186193ec80458e2">01106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat4_1_1cvmx__ila__rxx__stat4__s.html">cvmx_ila_rxx_stat4_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat4.html#a40b7c484604192d8d186193ec80458e2">cn78xx</a>;
<a name="l01107"></a><a class="code" href="unioncvmx__ila__rxx__stat4.html#a7905c049e71cbf4b75b68c78c4b31ced">01107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat4_1_1cvmx__ila__rxx__stat4__s.html">cvmx_ila_rxx_stat4_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat4.html#a7905c049e71cbf4b75b68c78c4b31ced">cn78xxp1</a>;
<a name="l01108"></a>01108 };
<a name="l01109"></a><a class="code" href="cvmx-ila-defs_8h.html#aeae954c32696943d2c422d2ef023b8d5">01109</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat4.html" title="cvmx_ila_rx::_stat4">cvmx_ila_rxx_stat4</a> <a class="code" href="unioncvmx__ila__rxx__stat4.html" title="cvmx_ila_rx::_stat4">cvmx_ila_rxx_stat4_t</a>;
<a name="l01110"></a>01110 <span class="comment"></span>
<a name="l01111"></a>01111 <span class="comment">/**</span>
<a name="l01112"></a>01112 <span class="comment"> * cvmx_ila_rx#_stat5</span>
<a name="l01113"></a>01113 <span class="comment"> */</span>
<a name="l01114"></a><a class="code" href="unioncvmx__ila__rxx__stat5.html">01114</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat5.html" title="cvmx_ila_rx::_stat5">cvmx_ila_rxx_stat5</a> {
<a name="l01115"></a><a class="code" href="unioncvmx__ila__rxx__stat5.html#a073c4391896db6abb660dcecd6eb345f">01115</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__stat5.html#a073c4391896db6abb660dcecd6eb345f">u64</a>;
<a name="l01116"></a><a class="code" href="structcvmx__ila__rxx__stat5_1_1cvmx__ila__rxx__stat5__s.html">01116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat5_1_1cvmx__ila__rxx__stat5__s.html">cvmx_ila_rxx_stat5_s</a> {
<a name="l01117"></a>01117 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat5_1_1cvmx__ila__rxx__stat5__s.html#a16ab22dcdb41c29fbf237cd2931891d9">reserved_23_63</a>               : 41;
<a name="l01119"></a>01119     uint64_t <a class="code" href="structcvmx__ila__rxx__stat5_1_1cvmx__ila__rxx__stat5__s.html#ad1f297f826def119fcf89ab7909df239">align_cnt</a>                    : 23; <span class="comment">/**&lt; Indicates the number of alignment sequences received (i.e. those that do not violate the</span>
<a name="l01120"></a>01120 <span class="comment">                                                         current alignment). Wraps on overflow if ILA_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise,</span>
<a name="l01121"></a>01121 <span class="comment">                                                         saturates. On overflow/saturate, sets ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01122"></a>01122 <span class="preprocessor">#else</span>
<a name="l01123"></a><a class="code" href="structcvmx__ila__rxx__stat5_1_1cvmx__ila__rxx__stat5__s.html#ad1f297f826def119fcf89ab7909df239">01123</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat5_1_1cvmx__ila__rxx__stat5__s.html#ad1f297f826def119fcf89ab7909df239">align_cnt</a>                    : 23;
<a name="l01124"></a><a class="code" href="structcvmx__ila__rxx__stat5_1_1cvmx__ila__rxx__stat5__s.html#a16ab22dcdb41c29fbf237cd2931891d9">01124</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__stat5_1_1cvmx__ila__rxx__stat5__s.html#a16ab22dcdb41c29fbf237cd2931891d9">reserved_23_63</a>               : 41;
<a name="l01125"></a>01125 <span class="preprocessor">#endif</span>
<a name="l01126"></a>01126 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__stat5.html#a9432b5be7de8b56a87bf750ad8bfe0ca">s</a>;
<a name="l01127"></a><a class="code" href="unioncvmx__ila__rxx__stat5.html#a1ec3ecf62a5ee951975c7e58bbff67fc">01127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat5_1_1cvmx__ila__rxx__stat5__s.html">cvmx_ila_rxx_stat5_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat5.html#a1ec3ecf62a5ee951975c7e58bbff67fc">cn78xx</a>;
<a name="l01128"></a><a class="code" href="unioncvmx__ila__rxx__stat5.html#ae46d69d5c06c63032509fd1ebe7b6ccf">01128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat5_1_1cvmx__ila__rxx__stat5__s.html">cvmx_ila_rxx_stat5_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat5.html#ae46d69d5c06c63032509fd1ebe7b6ccf">cn78xxp1</a>;
<a name="l01129"></a>01129 };
<a name="l01130"></a><a class="code" href="cvmx-ila-defs_8h.html#ae098e491114ced6c6fdd6c03da1b8f7e">01130</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat5.html" title="cvmx_ila_rx::_stat5">cvmx_ila_rxx_stat5</a> <a class="code" href="unioncvmx__ila__rxx__stat5.html" title="cvmx_ila_rx::_stat5">cvmx_ila_rxx_stat5_t</a>;
<a name="l01131"></a>01131 <span class="comment"></span>
<a name="l01132"></a>01132 <span class="comment">/**</span>
<a name="l01133"></a>01133 <span class="comment"> * cvmx_ila_rx#_stat6</span>
<a name="l01134"></a>01134 <span class="comment"> */</span>
<a name="l01135"></a><a class="code" href="unioncvmx__ila__rxx__stat6.html">01135</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat6.html" title="cvmx_ila_rx::_stat6">cvmx_ila_rxx_stat6</a> {
<a name="l01136"></a><a class="code" href="unioncvmx__ila__rxx__stat6.html#a63e26c074e1b081035438dd63b32a90c">01136</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__stat6.html#a63e26c074e1b081035438dd63b32a90c">u64</a>;
<a name="l01137"></a><a class="code" href="structcvmx__ila__rxx__stat6_1_1cvmx__ila__rxx__stat6__s.html">01137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat6_1_1cvmx__ila__rxx__stat6__s.html">cvmx_ila_rxx_stat6_s</a> {
<a name="l01138"></a>01138 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat6_1_1cvmx__ila__rxx__stat6__s.html#a8ca608a28c40cc9329259b51c440b618">reserved_16_63</a>               : 48;
<a name="l01140"></a>01140     uint64_t <a class="code" href="structcvmx__ila__rxx__stat6_1_1cvmx__ila__rxx__stat6__s.html#aa12c366968e0833069a208a27de46e00">align_err_cnt</a>                : 16; <span class="comment">/**&lt; Indicates the number of alignment sequences received in error (i.e. those that violate the</span>
<a name="l01141"></a>01141 <span class="comment">                                                         current alignment). Wraps on overflow if ILA_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise,</span>
<a name="l01142"></a>01142 <span class="comment">                                                         saturates. On overflow/saturate, sets ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01143"></a>01143 <span class="preprocessor">#else</span>
<a name="l01144"></a><a class="code" href="structcvmx__ila__rxx__stat6_1_1cvmx__ila__rxx__stat6__s.html#aa12c366968e0833069a208a27de46e00">01144</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat6_1_1cvmx__ila__rxx__stat6__s.html#aa12c366968e0833069a208a27de46e00">align_err_cnt</a>                : 16;
<a name="l01145"></a><a class="code" href="structcvmx__ila__rxx__stat6_1_1cvmx__ila__rxx__stat6__s.html#a8ca608a28c40cc9329259b51c440b618">01145</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__stat6_1_1cvmx__ila__rxx__stat6__s.html#a8ca608a28c40cc9329259b51c440b618">reserved_16_63</a>               : 48;
<a name="l01146"></a>01146 <span class="preprocessor">#endif</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__stat6.html#aecb863bf01997655825b76f0d00b31e6">s</a>;
<a name="l01148"></a><a class="code" href="unioncvmx__ila__rxx__stat6.html#a9c8474e75ba33e514e92feb19545ea15">01148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat6_1_1cvmx__ila__rxx__stat6__s.html">cvmx_ila_rxx_stat6_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat6.html#a9c8474e75ba33e514e92feb19545ea15">cn78xx</a>;
<a name="l01149"></a><a class="code" href="unioncvmx__ila__rxx__stat6.html#ad2499e0ad64d2efed10cada79d8376ba">01149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat6_1_1cvmx__ila__rxx__stat6__s.html">cvmx_ila_rxx_stat6_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat6.html#ad2499e0ad64d2efed10cada79d8376ba">cn78xxp1</a>;
<a name="l01150"></a>01150 };
<a name="l01151"></a><a class="code" href="cvmx-ila-defs_8h.html#aa9629eeb8abb03dbfaed194380db73c5">01151</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat6.html" title="cvmx_ila_rx::_stat6">cvmx_ila_rxx_stat6</a> <a class="code" href="unioncvmx__ila__rxx__stat6.html" title="cvmx_ila_rx::_stat6">cvmx_ila_rxx_stat6_t</a>;
<a name="l01152"></a>01152 <span class="comment"></span>
<a name="l01153"></a>01153 <span class="comment">/**</span>
<a name="l01154"></a>01154 <span class="comment"> * cvmx_ila_rx#_stat7</span>
<a name="l01155"></a>01155 <span class="comment"> */</span>
<a name="l01156"></a><a class="code" href="unioncvmx__ila__rxx__stat7.html">01156</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat7.html" title="cvmx_ila_rx::_stat7">cvmx_ila_rxx_stat7</a> {
<a name="l01157"></a><a class="code" href="unioncvmx__ila__rxx__stat7.html#a83a76c6623a6887cb88a47f974f1a4e9">01157</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__stat7.html#a83a76c6623a6887cb88a47f974f1a4e9">u64</a>;
<a name="l01158"></a><a class="code" href="structcvmx__ila__rxx__stat7_1_1cvmx__ila__rxx__stat7__s.html">01158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat7_1_1cvmx__ila__rxx__stat7__s.html">cvmx_ila_rxx_stat7_s</a> {
<a name="l01159"></a>01159 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat7_1_1cvmx__ila__rxx__stat7__s.html#a4209ef778911f2d64e727535d3c55541">reserved_16_63</a>               : 48;
<a name="l01161"></a>01161     uint64_t <a class="code" href="structcvmx__ila__rxx__stat7_1_1cvmx__ila__rxx__stat7__s.html#a5ab1abc3d79de16a2c17a49809574938">bad_64b67b_cnt</a>               : 16; <span class="comment">/**&lt; Indicates the number of bad 64/67 bit code words. Wraps on overflow if</span>
<a name="l01162"></a>01162 <span class="comment">                                                         ILA_RX()_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets</span>
<a name="l01163"></a>01163 <span class="comment">                                                         ILA_RX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01164"></a>01164 <span class="preprocessor">#else</span>
<a name="l01165"></a><a class="code" href="structcvmx__ila__rxx__stat7_1_1cvmx__ila__rxx__stat7__s.html#a5ab1abc3d79de16a2c17a49809574938">01165</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat7_1_1cvmx__ila__rxx__stat7__s.html#a5ab1abc3d79de16a2c17a49809574938">bad_64b67b_cnt</a>               : 16;
<a name="l01166"></a><a class="code" href="structcvmx__ila__rxx__stat7_1_1cvmx__ila__rxx__stat7__s.html#a4209ef778911f2d64e727535d3c55541">01166</a>     uint64_t <a class="code" href="structcvmx__ila__rxx__stat7_1_1cvmx__ila__rxx__stat7__s.html#a4209ef778911f2d64e727535d3c55541">reserved_16_63</a>               : 48;
<a name="l01167"></a>01167 <span class="preprocessor">#endif</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__stat7.html#acf58645bb5b2a4d82981d55364f1a0f7">s</a>;
<a name="l01169"></a><a class="code" href="unioncvmx__ila__rxx__stat7.html#a94364bbe0bea63b354101d655642b52c">01169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat7_1_1cvmx__ila__rxx__stat7__s.html">cvmx_ila_rxx_stat7_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat7.html#a94364bbe0bea63b354101d655642b52c">cn78xx</a>;
<a name="l01170"></a><a class="code" href="unioncvmx__ila__rxx__stat7.html#a7adaaede424320632a262641489cfd7a">01170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat7_1_1cvmx__ila__rxx__stat7__s.html">cvmx_ila_rxx_stat7_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat7.html#a7adaaede424320632a262641489cfd7a">cn78xxp1</a>;
<a name="l01171"></a>01171 };
<a name="l01172"></a><a class="code" href="cvmx-ila-defs_8h.html#ac4f4f7fb1aaf5697954f4a971e50cfcc">01172</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat7.html" title="cvmx_ila_rx::_stat7">cvmx_ila_rxx_stat7</a> <a class="code" href="unioncvmx__ila__rxx__stat7.html" title="cvmx_ila_rx::_stat7">cvmx_ila_rxx_stat7_t</a>;
<a name="l01173"></a>01173 <span class="comment"></span>
<a name="l01174"></a>01174 <span class="comment">/**</span>
<a name="l01175"></a>01175 <span class="comment"> * cvmx_ila_rx#_stat8</span>
<a name="l01176"></a>01176 <span class="comment"> *</span>
<a name="l01177"></a>01177 <span class="comment"> * This register is reserved.</span>
<a name="l01178"></a>01178 <span class="comment"> *</span>
<a name="l01179"></a>01179 <span class="comment"> */</span>
<a name="l01180"></a><a class="code" href="unioncvmx__ila__rxx__stat8.html">01180</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat8.html" title="cvmx_ila_rx::_stat8">cvmx_ila_rxx_stat8</a> {
<a name="l01181"></a><a class="code" href="unioncvmx__ila__rxx__stat8.html#a44d3d2d8a38aab2a93b5d99e7fc208a7">01181</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__stat8.html#a44d3d2d8a38aab2a93b5d99e7fc208a7">u64</a>;
<a name="l01182"></a><a class="code" href="structcvmx__ila__rxx__stat8_1_1cvmx__ila__rxx__stat8__s.html">01182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat8_1_1cvmx__ila__rxx__stat8__s.html">cvmx_ila_rxx_stat8_s</a> {
<a name="l01183"></a>01183 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat8_1_1cvmx__ila__rxx__stat8__s.html#aaecb45be740a85a821067ecbcc81d7ba">reserved_0_63</a>                : 64;
<a name="l01185"></a>01185 <span class="preprocessor">#else</span>
<a name="l01186"></a><a class="code" href="structcvmx__ila__rxx__stat8_1_1cvmx__ila__rxx__stat8__s.html#aaecb45be740a85a821067ecbcc81d7ba">01186</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat8_1_1cvmx__ila__rxx__stat8__s.html#aaecb45be740a85a821067ecbcc81d7ba">reserved_0_63</a>                : 64;
<a name="l01187"></a>01187 <span class="preprocessor">#endif</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__stat8.html#a105d794fb3ea0cd4c8c973077cb38693">s</a>;
<a name="l01189"></a><a class="code" href="unioncvmx__ila__rxx__stat8.html#a6b63571b0adc01a7e41a564f3de6638e">01189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat8_1_1cvmx__ila__rxx__stat8__s.html">cvmx_ila_rxx_stat8_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat8.html#a6b63571b0adc01a7e41a564f3de6638e">cn78xx</a>;
<a name="l01190"></a><a class="code" href="unioncvmx__ila__rxx__stat8.html#ae6ceb812f0962849c4872bc06f64ac88">01190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat8_1_1cvmx__ila__rxx__stat8__s.html">cvmx_ila_rxx_stat8_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat8.html#ae6ceb812f0962849c4872bc06f64ac88">cn78xxp1</a>;
<a name="l01191"></a>01191 };
<a name="l01192"></a><a class="code" href="cvmx-ila-defs_8h.html#afbf20f76c43b762f1a3b4228a3f39f23">01192</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat8.html" title="cvmx_ila_rx::_stat8">cvmx_ila_rxx_stat8</a> <a class="code" href="unioncvmx__ila__rxx__stat8.html" title="cvmx_ila_rx::_stat8">cvmx_ila_rxx_stat8_t</a>;
<a name="l01193"></a>01193 <span class="comment"></span>
<a name="l01194"></a>01194 <span class="comment">/**</span>
<a name="l01195"></a>01195 <span class="comment"> * cvmx_ila_rx#_stat9</span>
<a name="l01196"></a>01196 <span class="comment"> *</span>
<a name="l01197"></a>01197 <span class="comment"> * This register is reserved.</span>
<a name="l01198"></a>01198 <span class="comment"> *</span>
<a name="l01199"></a>01199 <span class="comment"> */</span>
<a name="l01200"></a><a class="code" href="unioncvmx__ila__rxx__stat9.html">01200</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat9.html" title="cvmx_ila_rx::_stat9">cvmx_ila_rxx_stat9</a> {
<a name="l01201"></a><a class="code" href="unioncvmx__ila__rxx__stat9.html#aa5fc5b42f49a223f14b1ff224a9ffdd5">01201</a>     uint64_t <a class="code" href="unioncvmx__ila__rxx__stat9.html#aa5fc5b42f49a223f14b1ff224a9ffdd5">u64</a>;
<a name="l01202"></a><a class="code" href="structcvmx__ila__rxx__stat9_1_1cvmx__ila__rxx__stat9__s.html">01202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat9_1_1cvmx__ila__rxx__stat9__s.html">cvmx_ila_rxx_stat9_s</a> {
<a name="l01203"></a>01203 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat9_1_1cvmx__ila__rxx__stat9__s.html#a5fe6dbf46e4df8b268237580746a7c5c">reserved_0_63</a>                : 64;
<a name="l01205"></a>01205 <span class="preprocessor">#else</span>
<a name="l01206"></a><a class="code" href="structcvmx__ila__rxx__stat9_1_1cvmx__ila__rxx__stat9__s.html#a5fe6dbf46e4df8b268237580746a7c5c">01206</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rxx__stat9_1_1cvmx__ila__rxx__stat9__s.html#a5fe6dbf46e4df8b268237580746a7c5c">reserved_0_63</a>                : 64;
<a name="l01207"></a>01207 <span class="preprocessor">#endif</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rxx__stat9.html#a7b89bbb47f435e3547392060cc2899f1">s</a>;
<a name="l01209"></a><a class="code" href="unioncvmx__ila__rxx__stat9.html#a5ddc1286831ef4ed644cd615b049f5e1">01209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat9_1_1cvmx__ila__rxx__stat9__s.html">cvmx_ila_rxx_stat9_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat9.html#a5ddc1286831ef4ed644cd615b049f5e1">cn78xx</a>;
<a name="l01210"></a><a class="code" href="unioncvmx__ila__rxx__stat9.html#aade79debf4af0ba641da0e0e9198237e">01210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rxx__stat9_1_1cvmx__ila__rxx__stat9__s.html">cvmx_ila_rxx_stat9_s</a>           <a class="code" href="unioncvmx__ila__rxx__stat9.html#aade79debf4af0ba641da0e0e9198237e">cn78xxp1</a>;
<a name="l01211"></a>01211 };
<a name="l01212"></a><a class="code" href="cvmx-ila-defs_8h.html#ad4d375265d98a5d62de8d64f7d855756">01212</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rxx__stat9.html" title="cvmx_ila_rx::_stat9">cvmx_ila_rxx_stat9</a> <a class="code" href="unioncvmx__ila__rxx__stat9.html" title="cvmx_ila_rx::_stat9">cvmx_ila_rxx_stat9_t</a>;
<a name="l01213"></a>01213 <span class="comment"></span>
<a name="l01214"></a>01214 <span class="comment">/**</span>
<a name="l01215"></a>01215 <span class="comment"> * cvmx_ila_rx_lne#_cfg</span>
<a name="l01216"></a>01216 <span class="comment"> */</span>
<a name="l01217"></a><a class="code" href="unioncvmx__ila__rx__lnex__cfg.html">01217</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__cfg.html" title="cvmx_ila_rx_lne::_cfg">cvmx_ila_rx_lnex_cfg</a> {
<a name="l01218"></a><a class="code" href="unioncvmx__ila__rx__lnex__cfg.html#adf6c90d81928aeb84e94a8eceafd48c5">01218</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__cfg.html#adf6c90d81928aeb84e94a8eceafd48c5">u64</a>;
<a name="l01219"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html">01219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html">cvmx_ila_rx_lnex_cfg_s</a> {
<a name="l01220"></a>01220 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a56082ccfc45cdc74292214539e452b61">reserved_9_63</a>                : 55;
<a name="l01222"></a>01222     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a6e09859952953f2f9aa60d7376322db8">rx_dis_psh_skip</a>              : 1;  <span class="comment">/**&lt; When asserted, skip words are discarded in the lane logic; when deasserted, skip words are</span>
<a name="l01223"></a>01223 <span class="comment">                                                         destripped.</span>
<a name="l01224"></a>01224 <span class="comment">                                                         If the lane is in internal loopback mode, this field is ignored and skip words are always</span>
<a name="l01225"></a>01225 <span class="comment">                                                         discarded in the lane logic. */</span>
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a80198ce4cbefc014195b9aa0387da318">reserved_7_7</a>                 : 1;
<a name="l01227"></a>01227     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a2afbbc8eb295716f0cd81d56a5308acd">rx_dis_disp_chk</a>              : 1;  <span class="comment">/**&lt; Disable the RX disparity check, see ILA_RX_LNE()_INT[DISP_ERR]. */</span>
<a name="l01228"></a>01228     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a40ac4adba5d39014710fb3db52dfba74">rx_scrm_sync</a>                 : 1;  <span class="comment">/**&lt; RX scrambler-synchronization status. A 1 means synchronization has been achieved. */</span>
<a name="l01229"></a>01229     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a402d2d6ddf01cba286366556512fcc83">rx_bdry_sync</a>                 : 1;  <span class="comment">/**&lt; RX word-boundary-synchronization status. A 1 means synchronization has been achieved */</span>
<a name="l01230"></a>01230     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#adfecf62fc779aef8b042d609c74801cb">rx_dis_ukwn</a>                  : 1;  <span class="comment">/**&lt; Disable normal response to unknown words. Unknown words are still logged but do not cause</span>
<a name="l01231"></a>01231 <span class="comment">                                                         an error to all open channels. */</span>
<a name="l01232"></a>01232     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a92ee400d443e56a750f0b72aa8ab3b23">rx_dis_scram</a>                 : 1;  <span class="comment">/**&lt; Disable lane scrambler. For diagnostic use only. */</span>
<a name="l01233"></a>01233     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a1aa2624a2eaba33b0092108e6bef2edb">stat_rdclr</a>                   : 1;  <span class="comment">/**&lt; A CSR read operation to ILA_RX_LNEn_STAT* clears the selected counter after returning its</span>
<a name="l01234"></a>01234 <span class="comment">                                                         current value. */</span>
<a name="l01235"></a>01235     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a1f66b87d1f63a7198c9aee1b82936685">stat_ena</a>                     : 1;  <span class="comment">/**&lt; Enable RX lane statistics counters. */</span>
<a name="l01236"></a>01236 <span class="preprocessor">#else</span>
<a name="l01237"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a1f66b87d1f63a7198c9aee1b82936685">01237</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a1f66b87d1f63a7198c9aee1b82936685">stat_ena</a>                     : 1;
<a name="l01238"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a1aa2624a2eaba33b0092108e6bef2edb">01238</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a1aa2624a2eaba33b0092108e6bef2edb">stat_rdclr</a>                   : 1;
<a name="l01239"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a92ee400d443e56a750f0b72aa8ab3b23">01239</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a92ee400d443e56a750f0b72aa8ab3b23">rx_dis_scram</a>                 : 1;
<a name="l01240"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#adfecf62fc779aef8b042d609c74801cb">01240</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#adfecf62fc779aef8b042d609c74801cb">rx_dis_ukwn</a>                  : 1;
<a name="l01241"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a402d2d6ddf01cba286366556512fcc83">01241</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a402d2d6ddf01cba286366556512fcc83">rx_bdry_sync</a>                 : 1;
<a name="l01242"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a40ac4adba5d39014710fb3db52dfba74">01242</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a40ac4adba5d39014710fb3db52dfba74">rx_scrm_sync</a>                 : 1;
<a name="l01243"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a2afbbc8eb295716f0cd81d56a5308acd">01243</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a2afbbc8eb295716f0cd81d56a5308acd">rx_dis_disp_chk</a>              : 1;
<a name="l01244"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a80198ce4cbefc014195b9aa0387da318">01244</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a80198ce4cbefc014195b9aa0387da318">reserved_7_7</a>                 : 1;
<a name="l01245"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a6e09859952953f2f9aa60d7376322db8">01245</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a6e09859952953f2f9aa60d7376322db8">rx_dis_psh_skip</a>              : 1;
<a name="l01246"></a><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a56082ccfc45cdc74292214539e452b61">01246</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html#a56082ccfc45cdc74292214539e452b61">reserved_9_63</a>                : 55;
<a name="l01247"></a>01247 <span class="preprocessor">#endif</span>
<a name="l01248"></a>01248 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__cfg.html#a870f6c7e27ea646dad8663435d5e8cdf">s</a>;
<a name="l01249"></a><a class="code" href="unioncvmx__ila__rx__lnex__cfg.html#ad35f5976bff1e993e253f79e2c4c1404">01249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html">cvmx_ila_rx_lnex_cfg_s</a>         <a class="code" href="unioncvmx__ila__rx__lnex__cfg.html#ad35f5976bff1e993e253f79e2c4c1404">cn78xx</a>;
<a name="l01250"></a><a class="code" href="unioncvmx__ila__rx__lnex__cfg.html#ae83d118c459aa3346854714bf6e9a227">01250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__cfg_1_1cvmx__ila__rx__lnex__cfg__s.html">cvmx_ila_rx_lnex_cfg_s</a>         <a class="code" href="unioncvmx__ila__rx__lnex__cfg.html#ae83d118c459aa3346854714bf6e9a227">cn78xxp1</a>;
<a name="l01251"></a>01251 };
<a name="l01252"></a><a class="code" href="cvmx-ila-defs_8h.html#a25d95c3b514473afcf312d59a8cf3526">01252</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__cfg.html" title="cvmx_ila_rx_lne::_cfg">cvmx_ila_rx_lnex_cfg</a> <a class="code" href="unioncvmx__ila__rx__lnex__cfg.html" title="cvmx_ila_rx_lne::_cfg">cvmx_ila_rx_lnex_cfg_t</a>;
<a name="l01253"></a>01253 <span class="comment"></span>
<a name="l01254"></a>01254 <span class="comment">/**</span>
<a name="l01255"></a>01255 <span class="comment"> * cvmx_ila_rx_lne#_int</span>
<a name="l01256"></a>01256 <span class="comment"> */</span>
<a name="l01257"></a><a class="code" href="unioncvmx__ila__rx__lnex__int.html">01257</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__int.html" title="cvmx_ila_rx_lne::_int">cvmx_ila_rx_lnex_int</a> {
<a name="l01258"></a><a class="code" href="unioncvmx__ila__rx__lnex__int.html#a52a3083981169b3c6d101bbcac7e31c3">01258</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__int.html#a52a3083981169b3c6d101bbcac7e31c3">u64</a>;
<a name="l01259"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html">01259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html">cvmx_ila_rx_lnex_int_s</a> {
<a name="l01260"></a>01260 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01261"></a>01261 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a76932b1e9bf0cb9b4a922516ecfdd80c">reserved_10_63</a>               : 54;
<a name="l01262"></a>01262     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a3e42237d7efb4066268236e2004f1159">disp_err</a>                     : 1;  <span class="comment">/**&lt; RX disparity error encountered. Throws ILA_INTSN_E::ILA_RXLNE()_DISP_ERR. */</span>
<a name="l01263"></a>01263     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a1aa4e1e46522598491ab6c23275a8f7c">bad_64b67b</a>                   : 1;  <span class="comment">/**&lt; Bad 64/67 bit code word encountered. Once the bad word reaches the burst-control unit (as</span>
<a name="l01264"></a>01264 <span class="comment">                                                         indicated by ILA_RX()_INT[LANE_BAD_WORD]) it is discarded and all open packets receive an</span>
<a name="l01265"></a>01265 <span class="comment">                                                         error. Throws ILA_INTSN_E::ILA_RXLNE()_BAD_64B67B. */</span>
<a name="l01266"></a>01266     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a603e10fe433bcb7f2f922b57f0b27c34">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; RX-lane statistic counter overflow. Throws ILA_INTSN_E::ILA_RXLNE()_STAT_CNT_OVFL. */</span>
<a name="l01267"></a>01267     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#ae15cafc2e126b9063bcb821eea5f6f82">stat_msg</a>                     : 1;  <span class="comment">/**&lt; Indicates that status bits for the link or a lane transitioned from a 1 (healthy) to a 0</span>
<a name="l01268"></a>01268 <span class="comment">                                                         (problem). Throws ILA_INTSN_E::ILA_RXLNE()_STAT_MSG. */</span>
<a name="l01269"></a>01269     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a8d095718ea45ec6e07d798081c6bf1f9">dskew_fifo_ovfl</a>              : 1;  <span class="comment">/**&lt; RX deskew-FIFO overflow occurred. Throws ILA_INTSN_E::ILA_RXLNE()_DSKEW_FIFO_OVFL. */</span>
<a name="l01270"></a>01270     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#ab753776152fbc479ae532781a801a514">scrm_sync_loss</a>               : 1;  <span class="comment">/**&lt; Indicates that four consecutive bad sync words or three consecutive scramble-state</span>
<a name="l01271"></a>01271 <span class="comment">                                                         mismatches occurred. Throws ILA_INTSN_E::ILA_RXLNE()_SCRM_SYNC_LOSS. */</span>
<a name="l01272"></a>01272     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#aa1470a522eaaaa6287ddcf1f3e35b05a">ukwn_cntl_word</a>               : 1;  <span class="comment">/**&lt; Unknown framing-control word. Block type does not match any of (SYNC,SCRAM,SKIP,DIAG).</span>
<a name="l01273"></a>01273 <span class="comment">                                                         Throws ILA_INTSN_E::ILA_RXLNE()_UKWN_CNTL_WORD. */</span>
<a name="l01274"></a>01274     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#ae446d2934d1338bbe027d8c3b1dc13bd">crc32_err</a>                    : 1;  <span class="comment">/**&lt; Diagnostic CRC32 errors. Throws ILA_INTSN_E::ILA_RXLNE()_CRC32_ERR. */</span>
<a name="l01275"></a>01275     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#abb190cdd464ee5031d21cc62d99d503b">bdry_sync_loss</a>               : 1;  <span class="comment">/**&lt; RX logic loses word-boundary sync (16 tries). Hardware automatically attempts to regain</span>
<a name="l01276"></a>01276 <span class="comment">                                                         word-boundary sync. Throws ILA_INTSN_E::ILA_RXLNE()_BDRY_SYNC_LOSS. */</span>
<a name="l01277"></a>01277     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#aca78975c0f746c2129528a482a6b06fa">serdes_lock_loss</a>             : 1;  <span class="comment">/**&lt; RX SerDes loses lock. Throws ILA_INTSN_E::ILA_RXLNE()_SERDES_LOCK_LOSS. */</span>
<a name="l01278"></a>01278 <span class="preprocessor">#else</span>
<a name="l01279"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#aca78975c0f746c2129528a482a6b06fa">01279</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#aca78975c0f746c2129528a482a6b06fa">serdes_lock_loss</a>             : 1;
<a name="l01280"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#abb190cdd464ee5031d21cc62d99d503b">01280</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#abb190cdd464ee5031d21cc62d99d503b">bdry_sync_loss</a>               : 1;
<a name="l01281"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#ae446d2934d1338bbe027d8c3b1dc13bd">01281</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#ae446d2934d1338bbe027d8c3b1dc13bd">crc32_err</a>                    : 1;
<a name="l01282"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#aa1470a522eaaaa6287ddcf1f3e35b05a">01282</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#aa1470a522eaaaa6287ddcf1f3e35b05a">ukwn_cntl_word</a>               : 1;
<a name="l01283"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#ab753776152fbc479ae532781a801a514">01283</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#ab753776152fbc479ae532781a801a514">scrm_sync_loss</a>               : 1;
<a name="l01284"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a8d095718ea45ec6e07d798081c6bf1f9">01284</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a8d095718ea45ec6e07d798081c6bf1f9">dskew_fifo_ovfl</a>              : 1;
<a name="l01285"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#ae15cafc2e126b9063bcb821eea5f6f82">01285</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#ae15cafc2e126b9063bcb821eea5f6f82">stat_msg</a>                     : 1;
<a name="l01286"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a603e10fe433bcb7f2f922b57f0b27c34">01286</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a603e10fe433bcb7f2f922b57f0b27c34">stat_cnt_ovfl</a>                : 1;
<a name="l01287"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a1aa4e1e46522598491ab6c23275a8f7c">01287</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a1aa4e1e46522598491ab6c23275a8f7c">bad_64b67b</a>                   : 1;
<a name="l01288"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a3e42237d7efb4066268236e2004f1159">01288</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a3e42237d7efb4066268236e2004f1159">disp_err</a>                     : 1;
<a name="l01289"></a><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a76932b1e9bf0cb9b4a922516ecfdd80c">01289</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html#a76932b1e9bf0cb9b4a922516ecfdd80c">reserved_10_63</a>               : 54;
<a name="l01290"></a>01290 <span class="preprocessor">#endif</span>
<a name="l01291"></a>01291 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__int.html#aafb81f9dabf1a265109f464f78e22d43">s</a>;
<a name="l01292"></a><a class="code" href="unioncvmx__ila__rx__lnex__int.html#aaaa46d8db3983c01d13c6a19bccb1ad9">01292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html">cvmx_ila_rx_lnex_int_s</a>         <a class="code" href="unioncvmx__ila__rx__lnex__int.html#aaaa46d8db3983c01d13c6a19bccb1ad9">cn78xx</a>;
<a name="l01293"></a><a class="code" href="unioncvmx__ila__rx__lnex__int.html#a170601acb20a102c485323b323d305c4">01293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__int_1_1cvmx__ila__rx__lnex__int__s.html">cvmx_ila_rx_lnex_int_s</a>         <a class="code" href="unioncvmx__ila__rx__lnex__int.html#a170601acb20a102c485323b323d305c4">cn78xxp1</a>;
<a name="l01294"></a>01294 };
<a name="l01295"></a><a class="code" href="cvmx-ila-defs_8h.html#ace8862c4fcd69251fc706f50239af3ae">01295</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__int.html" title="cvmx_ila_rx_lne::_int">cvmx_ila_rx_lnex_int</a> <a class="code" href="unioncvmx__ila__rx__lnex__int.html" title="cvmx_ila_rx_lne::_int">cvmx_ila_rx_lnex_int_t</a>;
<a name="l01296"></a>01296 <span class="comment"></span>
<a name="l01297"></a>01297 <span class="comment">/**</span>
<a name="l01298"></a>01298 <span class="comment"> * cvmx_ila_rx_lne#_stat0</span>
<a name="l01299"></a>01299 <span class="comment"> */</span>
<a name="l01300"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat0.html">01300</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat0.html" title="cvmx_ila_rx_lne::_stat0">cvmx_ila_rx_lnex_stat0</a> {
<a name="l01301"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat0.html#a509e29fbb7fe675fefe5a04e5de6fc28">01301</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat0.html#a509e29fbb7fe675fefe5a04e5de6fc28">u64</a>;
<a name="l01302"></a><a class="code" href="structcvmx__ila__rx__lnex__stat0_1_1cvmx__ila__rx__lnex__stat0__s.html">01302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat0_1_1cvmx__ila__rx__lnex__stat0__s.html">cvmx_ila_rx_lnex_stat0_s</a> {
<a name="l01303"></a>01303 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat0_1_1cvmx__ila__rx__lnex__stat0__s.html#a5b367213c7e898cde310177405925adc">reserved_18_63</a>               : 46;
<a name="l01305"></a>01305     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat0_1_1cvmx__ila__rx__lnex__stat0__s.html#abdbaddd47090f7285d45368ebc204ed0">ser_lock_loss_cnt</a>            : 18; <span class="comment">/**&lt; Indicates the number of times the lane lost clock-data-recovery. On overflow, saturates</span>
<a name="l01306"></a>01306 <span class="comment">                                                         and sets ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01307"></a>01307 <span class="preprocessor">#else</span>
<a name="l01308"></a><a class="code" href="structcvmx__ila__rx__lnex__stat0_1_1cvmx__ila__rx__lnex__stat0__s.html#abdbaddd47090f7285d45368ebc204ed0">01308</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat0_1_1cvmx__ila__rx__lnex__stat0__s.html#abdbaddd47090f7285d45368ebc204ed0">ser_lock_loss_cnt</a>            : 18;
<a name="l01309"></a><a class="code" href="structcvmx__ila__rx__lnex__stat0_1_1cvmx__ila__rx__lnex__stat0__s.html#a5b367213c7e898cde310177405925adc">01309</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat0_1_1cvmx__ila__rx__lnex__stat0__s.html#a5b367213c7e898cde310177405925adc">reserved_18_63</a>               : 46;
<a name="l01310"></a>01310 <span class="preprocessor">#endif</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat0.html#a6ab501606c63b36980fc00c766de4c62">s</a>;
<a name="l01312"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat0.html#a41172d547f8f6cc7985fde02d8edc0e2">01312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat0_1_1cvmx__ila__rx__lnex__stat0__s.html">cvmx_ila_rx_lnex_stat0_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat0.html#a41172d547f8f6cc7985fde02d8edc0e2">cn78xx</a>;
<a name="l01313"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat0.html#a3718b07837dfc86b1fdd817eb5853c21">01313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat0_1_1cvmx__ila__rx__lnex__stat0__s.html">cvmx_ila_rx_lnex_stat0_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat0.html#a3718b07837dfc86b1fdd817eb5853c21">cn78xxp1</a>;
<a name="l01314"></a>01314 };
<a name="l01315"></a><a class="code" href="cvmx-ila-defs_8h.html#a62dde9bcc478448d07a3ffe0491865da">01315</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat0.html" title="cvmx_ila_rx_lne::_stat0">cvmx_ila_rx_lnex_stat0</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat0.html" title="cvmx_ila_rx_lne::_stat0">cvmx_ila_rx_lnex_stat0_t</a>;
<a name="l01316"></a>01316 <span class="comment"></span>
<a name="l01317"></a>01317 <span class="comment">/**</span>
<a name="l01318"></a>01318 <span class="comment"> * cvmx_ila_rx_lne#_stat1</span>
<a name="l01319"></a>01319 <span class="comment"> */</span>
<a name="l01320"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat1.html">01320</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat1.html" title="cvmx_ila_rx_lne::_stat1">cvmx_ila_rx_lnex_stat1</a> {
<a name="l01321"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat1.html#ab63274752cafbdf52294736fe52d4491">01321</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat1.html#ab63274752cafbdf52294736fe52d4491">u64</a>;
<a name="l01322"></a><a class="code" href="structcvmx__ila__rx__lnex__stat1_1_1cvmx__ila__rx__lnex__stat1__s.html">01322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat1_1_1cvmx__ila__rx__lnex__stat1__s.html">cvmx_ila_rx_lnex_stat1_s</a> {
<a name="l01323"></a>01323 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat1_1_1cvmx__ila__rx__lnex__stat1__s.html#a1f95b728b5dfc52d3a3bc72ca013725b">reserved_18_63</a>               : 46;
<a name="l01325"></a>01325     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat1_1_1cvmx__ila__rx__lnex__stat1__s.html#a1d99d79fea2b2971d057d1b591df0027">bdry_sync_loss_cnt</a>           : 18; <span class="comment">/**&lt; Indicates the number of times a lane lost word-boundary synchronization. On overflow,</span>
<a name="l01326"></a>01326 <span class="comment">                                                         saturates and sets ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01327"></a>01327 <span class="preprocessor">#else</span>
<a name="l01328"></a><a class="code" href="structcvmx__ila__rx__lnex__stat1_1_1cvmx__ila__rx__lnex__stat1__s.html#a1d99d79fea2b2971d057d1b591df0027">01328</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat1_1_1cvmx__ila__rx__lnex__stat1__s.html#a1d99d79fea2b2971d057d1b591df0027">bdry_sync_loss_cnt</a>           : 18;
<a name="l01329"></a><a class="code" href="structcvmx__ila__rx__lnex__stat1_1_1cvmx__ila__rx__lnex__stat1__s.html#a1f95b728b5dfc52d3a3bc72ca013725b">01329</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat1_1_1cvmx__ila__rx__lnex__stat1__s.html#a1f95b728b5dfc52d3a3bc72ca013725b">reserved_18_63</a>               : 46;
<a name="l01330"></a>01330 <span class="preprocessor">#endif</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat1.html#a10799777f4cd75bac1b3bb97a8dfb726">s</a>;
<a name="l01332"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat1.html#a79fff754e88258d223f2ab6f44ddb523">01332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat1_1_1cvmx__ila__rx__lnex__stat1__s.html">cvmx_ila_rx_lnex_stat1_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat1.html#a79fff754e88258d223f2ab6f44ddb523">cn78xx</a>;
<a name="l01333"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat1.html#ad10cd10285da49dc22e8c08a73373311">01333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat1_1_1cvmx__ila__rx__lnex__stat1__s.html">cvmx_ila_rx_lnex_stat1_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat1.html#ad10cd10285da49dc22e8c08a73373311">cn78xxp1</a>;
<a name="l01334"></a>01334 };
<a name="l01335"></a><a class="code" href="cvmx-ila-defs_8h.html#aee093468e6455e5ac1b73ef49021bec4">01335</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat1.html" title="cvmx_ila_rx_lne::_stat1">cvmx_ila_rx_lnex_stat1</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat1.html" title="cvmx_ila_rx_lne::_stat1">cvmx_ila_rx_lnex_stat1_t</a>;
<a name="l01336"></a>01336 <span class="comment"></span>
<a name="l01337"></a>01337 <span class="comment">/**</span>
<a name="l01338"></a>01338 <span class="comment"> * cvmx_ila_rx_lne#_stat10</span>
<a name="l01339"></a>01339 <span class="comment"> */</span>
<a name="l01340"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat10.html">01340</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat10.html" title="cvmx_ila_rx_lne::_stat10">cvmx_ila_rx_lnex_stat10</a> {
<a name="l01341"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat10.html#aa0e583c3d1506a2e0703fc7acbfe2b4a">01341</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat10.html#aa0e583c3d1506a2e0703fc7acbfe2b4a">u64</a>;
<a name="l01342"></a><a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html">01342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html">cvmx_ila_rx_lnex_stat10_s</a> {
<a name="l01343"></a>01343 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#a5b9f6b901542c2a73774d62c83b9519c">reserved_43_63</a>               : 21;
<a name="l01345"></a>01345     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#a0f91df174e4753cfeb5ed38e35d67291">prbs_bad</a>                     : 11; <span class="comment">/**&lt; Indicates the number of training frames with bad PRBS. On overflow, saturates and sets</span>
<a name="l01346"></a>01346 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01347"></a>01347     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#a28a18e91152f7e00d16f69d2c88f1d56">reserved_11_31</a>               : 21;
<a name="l01348"></a>01348     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#ae385ca56ec16f858148ba3126df26357">prbs_good</a>                    : 11; <span class="comment">/**&lt; Indicates the number of training frames with correct PRBS. On overflow, saturates and sets</span>
<a name="l01349"></a>01349 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01350"></a>01350 <span class="preprocessor">#else</span>
<a name="l01351"></a><a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#ae385ca56ec16f858148ba3126df26357">01351</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#ae385ca56ec16f858148ba3126df26357">prbs_good</a>                    : 11;
<a name="l01352"></a><a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#a28a18e91152f7e00d16f69d2c88f1d56">01352</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#a28a18e91152f7e00d16f69d2c88f1d56">reserved_11_31</a>               : 21;
<a name="l01353"></a><a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#a0f91df174e4753cfeb5ed38e35d67291">01353</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#a0f91df174e4753cfeb5ed38e35d67291">prbs_bad</a>                     : 11;
<a name="l01354"></a><a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#a5b9f6b901542c2a73774d62c83b9519c">01354</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html#a5b9f6b901542c2a73774d62c83b9519c">reserved_43_63</a>               : 21;
<a name="l01355"></a>01355 <span class="preprocessor">#endif</span>
<a name="l01356"></a>01356 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat10.html#a3e148f4b3b6fb03aa144146833af06f4">s</a>;
<a name="l01357"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat10.html#a9bb8f8aa175c7b45417171fab0e72d6b">01357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html">cvmx_ila_rx_lnex_stat10_s</a>      <a class="code" href="unioncvmx__ila__rx__lnex__stat10.html#a9bb8f8aa175c7b45417171fab0e72d6b">cn78xx</a>;
<a name="l01358"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat10.html#adaee6cd708abce6ce6c08e51fc1d3a37">01358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat10_1_1cvmx__ila__rx__lnex__stat10__s.html">cvmx_ila_rx_lnex_stat10_s</a>      <a class="code" href="unioncvmx__ila__rx__lnex__stat10.html#adaee6cd708abce6ce6c08e51fc1d3a37">cn78xxp1</a>;
<a name="l01359"></a>01359 };
<a name="l01360"></a><a class="code" href="cvmx-ila-defs_8h.html#a7e51d3d05d5627cc29afec852dcb0985">01360</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat10.html" title="cvmx_ila_rx_lne::_stat10">cvmx_ila_rx_lnex_stat10</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat10.html" title="cvmx_ila_rx_lne::_stat10">cvmx_ila_rx_lnex_stat10_t</a>;
<a name="l01361"></a>01361 <span class="comment"></span>
<a name="l01362"></a>01362 <span class="comment">/**</span>
<a name="l01363"></a>01363 <span class="comment"> * cvmx_ila_rx_lne#_stat2</span>
<a name="l01364"></a>01364 <span class="comment"> */</span>
<a name="l01365"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat2.html">01365</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat2.html" title="cvmx_ila_rx_lne::_stat2">cvmx_ila_rx_lnex_stat2</a> {
<a name="l01366"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat2.html#a4cc7bad6ff887e69f5bef5d73b7530e4">01366</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat2.html#a4cc7bad6ff887e69f5bef5d73b7530e4">u64</a>;
<a name="l01367"></a><a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html">01367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html">cvmx_ila_rx_lnex_stat2_s</a> {
<a name="l01368"></a>01368 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01369"></a>01369 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#ae7849b2753ee17ed2de397f80e56c541">reserved_50_63</a>               : 14;
<a name="l01370"></a>01370     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#a9a9bff834b214bb5a767ac0ecbc49964">syncw_good_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of good synchronization words. On overflow, saturates and sets</span>
<a name="l01371"></a>01371 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01372"></a>01372     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#a085bec186bfd193a306c62dcfa080877">reserved_18_31</a>               : 14;
<a name="l01373"></a>01373     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#af44c3d137cc13f5acb5efaccc0b2186f">syncw_bad_cnt</a>                : 18; <span class="comment">/**&lt; Indicates the number of bad synchronization words. On overflow, saturates and sets</span>
<a name="l01374"></a>01374 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01375"></a>01375 <span class="preprocessor">#else</span>
<a name="l01376"></a><a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#af44c3d137cc13f5acb5efaccc0b2186f">01376</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#af44c3d137cc13f5acb5efaccc0b2186f">syncw_bad_cnt</a>                : 18;
<a name="l01377"></a><a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#a085bec186bfd193a306c62dcfa080877">01377</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#a085bec186bfd193a306c62dcfa080877">reserved_18_31</a>               : 14;
<a name="l01378"></a><a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#a9a9bff834b214bb5a767ac0ecbc49964">01378</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#a9a9bff834b214bb5a767ac0ecbc49964">syncw_good_cnt</a>               : 18;
<a name="l01379"></a><a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#ae7849b2753ee17ed2de397f80e56c541">01379</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html#ae7849b2753ee17ed2de397f80e56c541">reserved_50_63</a>               : 14;
<a name="l01380"></a>01380 <span class="preprocessor">#endif</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat2.html#ae0f5f527f40b0985349cc4bbc1f324d3">s</a>;
<a name="l01382"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat2.html#a9ca01d69d2d7a3c2d4a7c80bfb4dd579">01382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html">cvmx_ila_rx_lnex_stat2_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat2.html#a9ca01d69d2d7a3c2d4a7c80bfb4dd579">cn78xx</a>;
<a name="l01383"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat2.html#a4187dde087443117db01d3428d2e3aa4">01383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat2_1_1cvmx__ila__rx__lnex__stat2__s.html">cvmx_ila_rx_lnex_stat2_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat2.html#a4187dde087443117db01d3428d2e3aa4">cn78xxp1</a>;
<a name="l01384"></a>01384 };
<a name="l01385"></a><a class="code" href="cvmx-ila-defs_8h.html#a72e905eb9e5d63ffc8e79c91d68a6ff9">01385</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat2.html" title="cvmx_ila_rx_lne::_stat2">cvmx_ila_rx_lnex_stat2</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat2.html" title="cvmx_ila_rx_lne::_stat2">cvmx_ila_rx_lnex_stat2_t</a>;
<a name="l01386"></a>01386 <span class="comment"></span>
<a name="l01387"></a>01387 <span class="comment">/**</span>
<a name="l01388"></a>01388 <span class="comment"> * cvmx_ila_rx_lne#_stat3</span>
<a name="l01389"></a>01389 <span class="comment"> */</span>
<a name="l01390"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat3.html">01390</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat3.html" title="cvmx_ila_rx_lne::_stat3">cvmx_ila_rx_lnex_stat3</a> {
<a name="l01391"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat3.html#a5eb9498cf186e3c15e71f448e21497b7">01391</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat3.html#a5eb9498cf186e3c15e71f448e21497b7">u64</a>;
<a name="l01392"></a><a class="code" href="structcvmx__ila__rx__lnex__stat3_1_1cvmx__ila__rx__lnex__stat3__s.html">01392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat3_1_1cvmx__ila__rx__lnex__stat3__s.html">cvmx_ila_rx_lnex_stat3_s</a> {
<a name="l01393"></a>01393 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat3_1_1cvmx__ila__rx__lnex__stat3__s.html#a66a42c363a0d55d1e93a3158b78ac7e6">reserved_18_63</a>               : 46;
<a name="l01395"></a>01395     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat3_1_1cvmx__ila__rx__lnex__stat3__s.html#a2fe46000acd53db205b269a581870db0">bad_64b67b_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of bad 64/67 bit words, meaning bit &lt;65&gt; or bit &lt;64&gt; has been</span>
<a name="l01396"></a>01396 <span class="comment">                                                         corrupted. On overflow, saturates and sets ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01397"></a>01397 <span class="preprocessor">#else</span>
<a name="l01398"></a><a class="code" href="structcvmx__ila__rx__lnex__stat3_1_1cvmx__ila__rx__lnex__stat3__s.html#a2fe46000acd53db205b269a581870db0">01398</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat3_1_1cvmx__ila__rx__lnex__stat3__s.html#a2fe46000acd53db205b269a581870db0">bad_64b67b_cnt</a>               : 18;
<a name="l01399"></a><a class="code" href="structcvmx__ila__rx__lnex__stat3_1_1cvmx__ila__rx__lnex__stat3__s.html#a66a42c363a0d55d1e93a3158b78ac7e6">01399</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat3_1_1cvmx__ila__rx__lnex__stat3__s.html#a66a42c363a0d55d1e93a3158b78ac7e6">reserved_18_63</a>               : 46;
<a name="l01400"></a>01400 <span class="preprocessor">#endif</span>
<a name="l01401"></a>01401 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat3.html#a48ff14c860f0f949341958e756d1e41f">s</a>;
<a name="l01402"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat3.html#ad2f8c26a2380c0d3a6dbb750e15b968e">01402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat3_1_1cvmx__ila__rx__lnex__stat3__s.html">cvmx_ila_rx_lnex_stat3_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat3.html#ad2f8c26a2380c0d3a6dbb750e15b968e">cn78xx</a>;
<a name="l01403"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat3.html#aad7ccbc420cb23f522b42798c5d1a2c4">01403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat3_1_1cvmx__ila__rx__lnex__stat3__s.html">cvmx_ila_rx_lnex_stat3_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat3.html#aad7ccbc420cb23f522b42798c5d1a2c4">cn78xxp1</a>;
<a name="l01404"></a>01404 };
<a name="l01405"></a><a class="code" href="cvmx-ila-defs_8h.html#acad41ef609785d3049c05f90fb31f117">01405</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat3.html" title="cvmx_ila_rx_lne::_stat3">cvmx_ila_rx_lnex_stat3</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat3.html" title="cvmx_ila_rx_lne::_stat3">cvmx_ila_rx_lnex_stat3_t</a>;
<a name="l01406"></a>01406 <span class="comment"></span>
<a name="l01407"></a>01407 <span class="comment">/**</span>
<a name="l01408"></a>01408 <span class="comment"> * cvmx_ila_rx_lne#_stat4</span>
<a name="l01409"></a>01409 <span class="comment"> */</span>
<a name="l01410"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat4.html">01410</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat4.html" title="cvmx_ila_rx_lne::_stat4">cvmx_ila_rx_lnex_stat4</a> {
<a name="l01411"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat4.html#af20ee39d09f77d2cf8223d0612b6202b">01411</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat4.html#af20ee39d09f77d2cf8223d0612b6202b">u64</a>;
<a name="l01412"></a><a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html">01412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html">cvmx_ila_rx_lnex_stat4_s</a> {
<a name="l01413"></a>01413 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01414"></a>01414 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#aaae19b80dec0b75b080fb146a40b8763">reserved_59_63</a>               : 5;
<a name="l01415"></a>01415     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#aa8549cb0be23d6009e3b407ffbd9e6c2">cntl_word_cnt</a>                : 27; <span class="comment">/**&lt; Indicates the number of control words received. On overflow, saturates and sets</span>
<a name="l01416"></a>01416 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01417"></a>01417     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#a5e5165c1e1036b1b95ef48a8042a3eb9">reserved_27_31</a>               : 5;
<a name="l01418"></a>01418     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#aa7534850c5b1fb0122cca5ef51ba08d0">data_word_cnt</a>                : 27; <span class="comment">/**&lt; Indicates the number of data words received. On overflow, saturates and sets</span>
<a name="l01419"></a>01419 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01420"></a>01420 <span class="preprocessor">#else</span>
<a name="l01421"></a><a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#aa7534850c5b1fb0122cca5ef51ba08d0">01421</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#aa7534850c5b1fb0122cca5ef51ba08d0">data_word_cnt</a>                : 27;
<a name="l01422"></a><a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#a5e5165c1e1036b1b95ef48a8042a3eb9">01422</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#a5e5165c1e1036b1b95ef48a8042a3eb9">reserved_27_31</a>               : 5;
<a name="l01423"></a><a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#aa8549cb0be23d6009e3b407ffbd9e6c2">01423</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#aa8549cb0be23d6009e3b407ffbd9e6c2">cntl_word_cnt</a>                : 27;
<a name="l01424"></a><a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#aaae19b80dec0b75b080fb146a40b8763">01424</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html#aaae19b80dec0b75b080fb146a40b8763">reserved_59_63</a>               : 5;
<a name="l01425"></a>01425 <span class="preprocessor">#endif</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat4.html#a80a6902956458b586bc55478864ed8ce">s</a>;
<a name="l01427"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat4.html#a56287e9b7ef28733ae7c6c86287508d2">01427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html">cvmx_ila_rx_lnex_stat4_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat4.html#a56287e9b7ef28733ae7c6c86287508d2">cn78xx</a>;
<a name="l01428"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat4.html#ad36349d761a308866a265bb522490398">01428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat4_1_1cvmx__ila__rx__lnex__stat4__s.html">cvmx_ila_rx_lnex_stat4_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat4.html#ad36349d761a308866a265bb522490398">cn78xxp1</a>;
<a name="l01429"></a>01429 };
<a name="l01430"></a><a class="code" href="cvmx-ila-defs_8h.html#a1d9ecae7a54a8123c6caf015231bab6a">01430</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat4.html" title="cvmx_ila_rx_lne::_stat4">cvmx_ila_rx_lnex_stat4</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat4.html" title="cvmx_ila_rx_lne::_stat4">cvmx_ila_rx_lnex_stat4_t</a>;
<a name="l01431"></a>01431 <span class="comment"></span>
<a name="l01432"></a>01432 <span class="comment">/**</span>
<a name="l01433"></a>01433 <span class="comment"> * cvmx_ila_rx_lne#_stat5</span>
<a name="l01434"></a>01434 <span class="comment"> */</span>
<a name="l01435"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat5.html">01435</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat5.html" title="cvmx_ila_rx_lne::_stat5">cvmx_ila_rx_lnex_stat5</a> {
<a name="l01436"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat5.html#ad74129bb3aec4da0362e3951824c9b70">01436</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat5.html#ad74129bb3aec4da0362e3951824c9b70">u64</a>;
<a name="l01437"></a><a class="code" href="structcvmx__ila__rx__lnex__stat5_1_1cvmx__ila__rx__lnex__stat5__s.html">01437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat5_1_1cvmx__ila__rx__lnex__stat5__s.html">cvmx_ila_rx_lnex_stat5_s</a> {
<a name="l01438"></a>01438 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat5_1_1cvmx__ila__rx__lnex__stat5__s.html#aa857a16dc9e7c541739f42bbf3ce3ab7">reserved_18_63</a>               : 46;
<a name="l01440"></a>01440     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat5_1_1cvmx__ila__rx__lnex__stat5__s.html#a1c4d6e10880fb57ddb59fc19f9bedb08">unkwn_word_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of unknown control words. On overflow, saturates and sets</span>
<a name="l01441"></a>01441 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01442"></a>01442 <span class="preprocessor">#else</span>
<a name="l01443"></a><a class="code" href="structcvmx__ila__rx__lnex__stat5_1_1cvmx__ila__rx__lnex__stat5__s.html#a1c4d6e10880fb57ddb59fc19f9bedb08">01443</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat5_1_1cvmx__ila__rx__lnex__stat5__s.html#a1c4d6e10880fb57ddb59fc19f9bedb08">unkwn_word_cnt</a>               : 18;
<a name="l01444"></a><a class="code" href="structcvmx__ila__rx__lnex__stat5_1_1cvmx__ila__rx__lnex__stat5__s.html#aa857a16dc9e7c541739f42bbf3ce3ab7">01444</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat5_1_1cvmx__ila__rx__lnex__stat5__s.html#aa857a16dc9e7c541739f42bbf3ce3ab7">reserved_18_63</a>               : 46;
<a name="l01445"></a>01445 <span class="preprocessor">#endif</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat5.html#a240748a5e130eb76433155336a49a5ac">s</a>;
<a name="l01447"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat5.html#a69213ee056bfe2d1db808e5009274dd8">01447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat5_1_1cvmx__ila__rx__lnex__stat5__s.html">cvmx_ila_rx_lnex_stat5_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat5.html#a69213ee056bfe2d1db808e5009274dd8">cn78xx</a>;
<a name="l01448"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat5.html#a176023d5debe9e210bcc692b186a8c39">01448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat5_1_1cvmx__ila__rx__lnex__stat5__s.html">cvmx_ila_rx_lnex_stat5_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat5.html#a176023d5debe9e210bcc692b186a8c39">cn78xxp1</a>;
<a name="l01449"></a>01449 };
<a name="l01450"></a><a class="code" href="cvmx-ila-defs_8h.html#a3e0d6b9b70d753f0fa10c2530662702b">01450</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat5.html" title="cvmx_ila_rx_lne::_stat5">cvmx_ila_rx_lnex_stat5</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat5.html" title="cvmx_ila_rx_lne::_stat5">cvmx_ila_rx_lnex_stat5_t</a>;
<a name="l01451"></a>01451 <span class="comment"></span>
<a name="l01452"></a>01452 <span class="comment">/**</span>
<a name="l01453"></a>01453 <span class="comment"> * cvmx_ila_rx_lne#_stat6</span>
<a name="l01454"></a>01454 <span class="comment"> */</span>
<a name="l01455"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat6.html">01455</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat6.html" title="cvmx_ila_rx_lne::_stat6">cvmx_ila_rx_lnex_stat6</a> {
<a name="l01456"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat6.html#acc86e0cc1588431844d1186d11da9698">01456</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat6.html#acc86e0cc1588431844d1186d11da9698">u64</a>;
<a name="l01457"></a><a class="code" href="structcvmx__ila__rx__lnex__stat6_1_1cvmx__ila__rx__lnex__stat6__s.html">01457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat6_1_1cvmx__ila__rx__lnex__stat6__s.html">cvmx_ila_rx_lnex_stat6_s</a> {
<a name="l01458"></a>01458 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01459"></a>01459 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat6_1_1cvmx__ila__rx__lnex__stat6__s.html#a69106bd533fdb7be793f53ec4c183a6f">reserved_18_63</a>               : 46;
<a name="l01460"></a>01460     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat6_1_1cvmx__ila__rx__lnex__stat6__s.html#a5cf08a729721c7af5fd6628e701a1050">scrm_sync_loss_cnt</a>           : 18; <span class="comment">/**&lt; Indicates the number of times scrambler synchronization was lost (due to either four</span>
<a name="l01461"></a>01461 <span class="comment">                                                         consecutive bad sync words or three consecutive scrambler-state mismatches). On overflow,</span>
<a name="l01462"></a>01462 <span class="comment">                                                         saturates and sets ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01463"></a>01463 <span class="preprocessor">#else</span>
<a name="l01464"></a><a class="code" href="structcvmx__ila__rx__lnex__stat6_1_1cvmx__ila__rx__lnex__stat6__s.html#a5cf08a729721c7af5fd6628e701a1050">01464</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat6_1_1cvmx__ila__rx__lnex__stat6__s.html#a5cf08a729721c7af5fd6628e701a1050">scrm_sync_loss_cnt</a>           : 18;
<a name="l01465"></a><a class="code" href="structcvmx__ila__rx__lnex__stat6_1_1cvmx__ila__rx__lnex__stat6__s.html#a69106bd533fdb7be793f53ec4c183a6f">01465</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat6_1_1cvmx__ila__rx__lnex__stat6__s.html#a69106bd533fdb7be793f53ec4c183a6f">reserved_18_63</a>               : 46;
<a name="l01466"></a>01466 <span class="preprocessor">#endif</span>
<a name="l01467"></a>01467 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat6.html#ac813dbb16e3d676b158cd1e380e05102">s</a>;
<a name="l01468"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat6.html#a75de7f72e8d1c9489a77c90746e879cb">01468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat6_1_1cvmx__ila__rx__lnex__stat6__s.html">cvmx_ila_rx_lnex_stat6_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat6.html#a75de7f72e8d1c9489a77c90746e879cb">cn78xx</a>;
<a name="l01469"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat6.html#a4e16c1bed149620b9328d7db7cc8b1ce">01469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat6_1_1cvmx__ila__rx__lnex__stat6__s.html">cvmx_ila_rx_lnex_stat6_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat6.html#a4e16c1bed149620b9328d7db7cc8b1ce">cn78xxp1</a>;
<a name="l01470"></a>01470 };
<a name="l01471"></a><a class="code" href="cvmx-ila-defs_8h.html#a253ad1aa4092e6509e7c523080f39ffa">01471</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat6.html" title="cvmx_ila_rx_lne::_stat6">cvmx_ila_rx_lnex_stat6</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat6.html" title="cvmx_ila_rx_lne::_stat6">cvmx_ila_rx_lnex_stat6_t</a>;
<a name="l01472"></a>01472 <span class="comment"></span>
<a name="l01473"></a>01473 <span class="comment">/**</span>
<a name="l01474"></a>01474 <span class="comment"> * cvmx_ila_rx_lne#_stat7</span>
<a name="l01475"></a>01475 <span class="comment"> */</span>
<a name="l01476"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat7.html">01476</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat7.html" title="cvmx_ila_rx_lne::_stat7">cvmx_ila_rx_lnex_stat7</a> {
<a name="l01477"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat7.html#aaa2a09d42b2baf9d36dfd6c63cc7cb0e">01477</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat7.html#aaa2a09d42b2baf9d36dfd6c63cc7cb0e">u64</a>;
<a name="l01478"></a><a class="code" href="structcvmx__ila__rx__lnex__stat7_1_1cvmx__ila__rx__lnex__stat7__s.html">01478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat7_1_1cvmx__ila__rx__lnex__stat7__s.html">cvmx_ila_rx_lnex_stat7_s</a> {
<a name="l01479"></a>01479 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01480"></a>01480 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat7_1_1cvmx__ila__rx__lnex__stat7__s.html#aeec4921889352e915e26d7e5b4b02551">reserved_18_63</a>               : 46;
<a name="l01481"></a>01481     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat7_1_1cvmx__ila__rx__lnex__stat7__s.html#ac87e52477a2f823a8c815a00f23f34e1">scrm_match_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of scrambler-state matches received. On overflow, saturates and sets</span>
<a name="l01482"></a>01482 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01483"></a>01483 <span class="preprocessor">#else</span>
<a name="l01484"></a><a class="code" href="structcvmx__ila__rx__lnex__stat7_1_1cvmx__ila__rx__lnex__stat7__s.html#ac87e52477a2f823a8c815a00f23f34e1">01484</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat7_1_1cvmx__ila__rx__lnex__stat7__s.html#ac87e52477a2f823a8c815a00f23f34e1">scrm_match_cnt</a>               : 18;
<a name="l01485"></a><a class="code" href="structcvmx__ila__rx__lnex__stat7_1_1cvmx__ila__rx__lnex__stat7__s.html#aeec4921889352e915e26d7e5b4b02551">01485</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat7_1_1cvmx__ila__rx__lnex__stat7__s.html#aeec4921889352e915e26d7e5b4b02551">reserved_18_63</a>               : 46;
<a name="l01486"></a>01486 <span class="preprocessor">#endif</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat7.html#a483b6c404512a0f5474a93201744e42a">s</a>;
<a name="l01488"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat7.html#adc990442f5b0b4470aba1e3fbfe5cfc8">01488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat7_1_1cvmx__ila__rx__lnex__stat7__s.html">cvmx_ila_rx_lnex_stat7_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat7.html#adc990442f5b0b4470aba1e3fbfe5cfc8">cn78xx</a>;
<a name="l01489"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat7.html#a48c7849e04480f99bd5911be4db741e9">01489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat7_1_1cvmx__ila__rx__lnex__stat7__s.html">cvmx_ila_rx_lnex_stat7_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat7.html#a48c7849e04480f99bd5911be4db741e9">cn78xxp1</a>;
<a name="l01490"></a>01490 };
<a name="l01491"></a><a class="code" href="cvmx-ila-defs_8h.html#ac1874e5ab93c51f2092046323e93cd55">01491</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat7.html" title="cvmx_ila_rx_lne::_stat7">cvmx_ila_rx_lnex_stat7</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat7.html" title="cvmx_ila_rx_lne::_stat7">cvmx_ila_rx_lnex_stat7_t</a>;
<a name="l01492"></a>01492 <span class="comment"></span>
<a name="l01493"></a>01493 <span class="comment">/**</span>
<a name="l01494"></a>01494 <span class="comment"> * cvmx_ila_rx_lne#_stat8</span>
<a name="l01495"></a>01495 <span class="comment"> */</span>
<a name="l01496"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat8.html">01496</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat8.html" title="cvmx_ila_rx_lne::_stat8">cvmx_ila_rx_lnex_stat8</a> {
<a name="l01497"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat8.html#aadeae778b2e7232c86760c3c0a4a943e">01497</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat8.html#aadeae778b2e7232c86760c3c0a4a943e">u64</a>;
<a name="l01498"></a><a class="code" href="structcvmx__ila__rx__lnex__stat8_1_1cvmx__ila__rx__lnex__stat8__s.html">01498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat8_1_1cvmx__ila__rx__lnex__stat8__s.html">cvmx_ila_rx_lnex_stat8_s</a> {
<a name="l01499"></a>01499 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01500"></a>01500 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat8_1_1cvmx__ila__rx__lnex__stat8__s.html#a40d8ed401360382888f2a12c7071e04d">reserved_18_63</a>               : 46;
<a name="l01501"></a>01501     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat8_1_1cvmx__ila__rx__lnex__stat8__s.html#ac3a387eccf749a77293b9b3ad662aeb0">skipw_good_cnt</a>               : 18; <span class="comment">/**&lt; Indicates the number of good skip words. On overflow, saturates and sets</span>
<a name="l01502"></a>01502 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01503"></a>01503 <span class="preprocessor">#else</span>
<a name="l01504"></a><a class="code" href="structcvmx__ila__rx__lnex__stat8_1_1cvmx__ila__rx__lnex__stat8__s.html#ac3a387eccf749a77293b9b3ad662aeb0">01504</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat8_1_1cvmx__ila__rx__lnex__stat8__s.html#ac3a387eccf749a77293b9b3ad662aeb0">skipw_good_cnt</a>               : 18;
<a name="l01505"></a><a class="code" href="structcvmx__ila__rx__lnex__stat8_1_1cvmx__ila__rx__lnex__stat8__s.html#a40d8ed401360382888f2a12c7071e04d">01505</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat8_1_1cvmx__ila__rx__lnex__stat8__s.html#a40d8ed401360382888f2a12c7071e04d">reserved_18_63</a>               : 46;
<a name="l01506"></a>01506 <span class="preprocessor">#endif</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat8.html#a82956d481990a5fe6dfe5b828365f713">s</a>;
<a name="l01508"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat8.html#a5b632dc50f3ecfbe09f597cec7d2feff">01508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat8_1_1cvmx__ila__rx__lnex__stat8__s.html">cvmx_ila_rx_lnex_stat8_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat8.html#a5b632dc50f3ecfbe09f597cec7d2feff">cn78xx</a>;
<a name="l01509"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat8.html#a893264f03771d15f3d9354b774e5e144">01509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat8_1_1cvmx__ila__rx__lnex__stat8__s.html">cvmx_ila_rx_lnex_stat8_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat8.html#a893264f03771d15f3d9354b774e5e144">cn78xxp1</a>;
<a name="l01510"></a>01510 };
<a name="l01511"></a><a class="code" href="cvmx-ila-defs_8h.html#a20a8d7442f6478a3f13757c49a49a353">01511</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat8.html" title="cvmx_ila_rx_lne::_stat8">cvmx_ila_rx_lnex_stat8</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat8.html" title="cvmx_ila_rx_lne::_stat8">cvmx_ila_rx_lnex_stat8_t</a>;
<a name="l01512"></a>01512 <span class="comment"></span>
<a name="l01513"></a>01513 <span class="comment">/**</span>
<a name="l01514"></a>01514 <span class="comment"> * cvmx_ila_rx_lne#_stat9</span>
<a name="l01515"></a>01515 <span class="comment"> */</span>
<a name="l01516"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat9.html">01516</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat9.html" title="cvmx_ila_rx_lne::_stat9">cvmx_ila_rx_lnex_stat9</a> {
<a name="l01517"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat9.html#a07278bf26f4ef9b2ddc6f78f5fff13b2">01517</a>     uint64_t <a class="code" href="unioncvmx__ila__rx__lnex__stat9.html#a07278bf26f4ef9b2ddc6f78f5fff13b2">u64</a>;
<a name="l01518"></a><a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html">01518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html">cvmx_ila_rx_lnex_stat9_s</a> {
<a name="l01519"></a>01519 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01520"></a>01520 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#a45e8f7e3028d12bd63232b8459a06ccc">reserved_50_63</a>               : 14;
<a name="l01521"></a>01521     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#a39e424e0d2a0770786b4b1933b45ae78">crc32_err_cnt</a>                : 18; <span class="comment">/**&lt; Indicates the number of errors in the lane CRC. On overflow, saturates and sets</span>
<a name="l01522"></a>01522 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01523"></a>01523     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#ac46e6845a03a8f8d49632f5bb212319e">reserved_27_31</a>               : 5;
<a name="l01524"></a>01524     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#abfaa8b075838034413fb410f4b7dc6f4">crc32_match_cnt</a>              : 27; <span class="comment">/**&lt; Indicates the number of CRC32 matches received. On overflow, saturates and sets</span>
<a name="l01525"></a>01525 <span class="comment">                                                         ILA_RX_LNE()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01526"></a>01526 <span class="preprocessor">#else</span>
<a name="l01527"></a><a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#abfaa8b075838034413fb410f4b7dc6f4">01527</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#abfaa8b075838034413fb410f4b7dc6f4">crc32_match_cnt</a>              : 27;
<a name="l01528"></a><a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#ac46e6845a03a8f8d49632f5bb212319e">01528</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#ac46e6845a03a8f8d49632f5bb212319e">reserved_27_31</a>               : 5;
<a name="l01529"></a><a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#a39e424e0d2a0770786b4b1933b45ae78">01529</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#a39e424e0d2a0770786b4b1933b45ae78">crc32_err_cnt</a>                : 18;
<a name="l01530"></a><a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#a45e8f7e3028d12bd63232b8459a06ccc">01530</a>     uint64_t <a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html#a45e8f7e3028d12bd63232b8459a06ccc">reserved_50_63</a>               : 14;
<a name="l01531"></a>01531 <span class="preprocessor">#endif</span>
<a name="l01532"></a>01532 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__rx__lnex__stat9.html#abe2774afd62e17dd1f35e199e5e3c8ea">s</a>;
<a name="l01533"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat9.html#a137acde2b166bf078300abb4769b5c61">01533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html">cvmx_ila_rx_lnex_stat9_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat9.html#a137acde2b166bf078300abb4769b5c61">cn78xx</a>;
<a name="l01534"></a><a class="code" href="unioncvmx__ila__rx__lnex__stat9.html#ae47d5741f96d7fdd83b6b6d39b5a4ed2">01534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__rx__lnex__stat9_1_1cvmx__ila__rx__lnex__stat9__s.html">cvmx_ila_rx_lnex_stat9_s</a>       <a class="code" href="unioncvmx__ila__rx__lnex__stat9.html#ae47d5741f96d7fdd83b6b6d39b5a4ed2">cn78xxp1</a>;
<a name="l01535"></a>01535 };
<a name="l01536"></a><a class="code" href="cvmx-ila-defs_8h.html#a1d4111afd28a8534345465d3c26a4c00">01536</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__rx__lnex__stat9.html" title="cvmx_ila_rx_lne::_stat9">cvmx_ila_rx_lnex_stat9</a> <a class="code" href="unioncvmx__ila__rx__lnex__stat9.html" title="cvmx_ila_rx_lne::_stat9">cvmx_ila_rx_lnex_stat9_t</a>;
<a name="l01537"></a>01537 <span class="comment"></span>
<a name="l01538"></a>01538 <span class="comment">/**</span>
<a name="l01539"></a>01539 <span class="comment"> * cvmx_ila_ser_cfg</span>
<a name="l01540"></a>01540 <span class="comment"> */</span>
<a name="l01541"></a><a class="code" href="unioncvmx__ila__ser__cfg.html">01541</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__ser__cfg.html" title="cvmx_ila_ser_cfg">cvmx_ila_ser_cfg</a> {
<a name="l01542"></a><a class="code" href="unioncvmx__ila__ser__cfg.html#a85e5205ce5b4877ba1d970c882fe24dd">01542</a>     uint64_t <a class="code" href="unioncvmx__ila__ser__cfg.html#a85e5205ce5b4877ba1d970c882fe24dd">u64</a>;
<a name="l01543"></a><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html">01543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html">cvmx_ila_ser_cfg_s</a> {
<a name="l01544"></a>01544 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01545"></a>01545 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a67eb367bfe7cc7456dd9c39d0a85831e">reserved_57_63</a>               : 7;
<a name="l01546"></a>01546     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#ae5cbe6e1e0957f3ca5a9e17dfdad0f8f">ser_rxpol_auto</a>               : 1;  <span class="comment">/**&lt; SerDes lane receive polarity autodetection mode. */</span>
<a name="l01547"></a>01547     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a04a5329f3cb61065918007ab89016afb">reserved_48_55</a>               : 8;
<a name="l01548"></a>01548     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a01b8f78b70fd1abd96ecd96189b30360">ser_rxpol</a>                    : 8;  <span class="comment">/**&lt; SerDes lane receive polarity.</span>
<a name="l01549"></a>01549 <span class="comment">                                                         0x0 = RX without inversion.</span>
<a name="l01550"></a>01550 <span class="comment">                                                         0x1 = RX with inversion.</span>
<a name="l01551"></a>01551 <span class="comment">                                                         Note that ILK_RX()_CFG0[LANE_REV] has no effect on this mapping.</span>
<a name="l01552"></a>01552 <span class="comment">                                                          _ [SER_RXPOL&lt;0&gt;]  = QLM2 lane 0.</span>
<a name="l01553"></a>01553 <span class="comment">                                                          _ [SER_RXPOL&lt;1&gt;]  = QLM2 lane 1.</span>
<a name="l01554"></a>01554 <span class="comment">                                                          _ [SER_RXPOL&lt;2&gt;]  = QLM2 lane 2.</span>
<a name="l01555"></a>01555 <span class="comment">                                                          _ [SER_RXPOL&lt;3&gt;]  = QLM2 lane 3.</span>
<a name="l01556"></a>01556 <span class="comment">                                                          _ [SER_RXPOL&lt;4&gt;]  = QLM3 lane 0.</span>
<a name="l01557"></a>01557 <span class="comment">                                                          _ [SER_RXPOL&lt;5&gt;]  = QLM3 lane 1.</span>
<a name="l01558"></a>01558 <span class="comment">                                                          _ [SER_RXPOL&lt;6&gt;]  = QLM3 lane 2.</span>
<a name="l01559"></a>01559 <span class="comment">                                                          _ [SER_RXPOL&lt;7&gt;]  = QLM3 lane 3. */</span>
<a name="l01560"></a>01560     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#ac1fd1adb6d54d9bbb9625c6afc240970">reserved_32_39</a>               : 8;
<a name="l01561"></a>01561     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a6644df20943e089614e2e86eb4ddd6cc">ser_txpol</a>                    : 8;  <span class="comment">/**&lt; SerDes lane transmit polarity.</span>
<a name="l01562"></a>01562 <span class="comment">                                                         0x0 = TX without inversion.</span>
<a name="l01563"></a>01563 <span class="comment">                                                         0x1 = TX with inversion.</span>
<a name="l01564"></a>01564 <span class="comment">                                                         Note that ILK_TX()_CFG0[LANE_REV] has no effect on this mapping.</span>
<a name="l01565"></a>01565 <span class="comment">                                                          _ [SER_TXPOL&lt;0&gt;]  = QLM2 lane 0.</span>
<a name="l01566"></a>01566 <span class="comment">                                                          _ [SER_TXPOL&lt;1&gt;]  = QLM2 lane 1.</span>
<a name="l01567"></a>01567 <span class="comment">                                                          _ [SER_TXPOL&lt;2&gt;]  = QLM2 lane 2.</span>
<a name="l01568"></a>01568 <span class="comment">                                                          _ [SER_TXPOL&lt;3&gt;]  = QLM2 lane 3.</span>
<a name="l01569"></a>01569 <span class="comment">                                                          _ [SER_TXPOL&lt;4&gt;]  = QLM3 lane 0.</span>
<a name="l01570"></a>01570 <span class="comment">                                                          _ [SER_TXPOL&lt;5&gt;]  = QLM3 lane 1.</span>
<a name="l01571"></a>01571 <span class="comment">                                                          _ [SER_TXPOL&lt;6&gt;]  = QLM3 lane 2.</span>
<a name="l01572"></a>01572 <span class="comment">                                                          _ [SER_TXPOL&lt;7&gt;]  = QLM3 lane 3. */</span>
<a name="l01573"></a>01573     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#abf7ceda0390515e417df7a5a4421e4fc">reserved_16_23</a>               : 8;
<a name="l01574"></a>01574     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a6b45c3ce779b2745a5b274d70b5dd4d8">ser_reset_n</a>                  : 8;  <span class="comment">/**&lt; SerDes lane reset. Should be set when the GSER is ready to transfer data, as indicated</span>
<a name="l01575"></a>01575 <span class="comment">                                                         by the corresponding GSER()_QLM_STAT[RST_RDY]. Note that</span>
<a name="l01576"></a>01576 <span class="comment">                                                         neither ILK_TX()_CFG0[LANE_REV] nor ILK_RX()_CFG0[LANE_REV] has an effect on this mapping.</span>
<a name="l01577"></a>01577 <span class="comment">                                                         The correlation of [SER_RESET_N] bits to GSER&apos;s is as follows:</span>
<a name="l01578"></a>01578 <span class="comment">                                                         _ [SER_RESET_N&lt;0&gt;]  = QLM2 lane 0, GSER(2)_QLM_STAT[RST_RDY].</span>
<a name="l01579"></a>01579 <span class="comment">                                                         _ [SER_RESET_N&lt;1&gt;]  = QLM2 lane 1, GSER(2)_QLM_STAT[RST_RDY].</span>
<a name="l01580"></a>01580 <span class="comment">                                                         _ [SER_RESET_N&lt;2&gt;]  = QLM2 lane 2, GSER(2)_QLM_STAT[RST_RDY].</span>
<a name="l01581"></a>01581 <span class="comment">                                                         _ [SER_RESET_N&lt;3&gt;]  = QLM2 lane 3, GSER(2)_QLM_STAT[RST_RDY].</span>
<a name="l01582"></a>01582 <span class="comment">                                                         _ [SER_RESET_N&lt;4&gt;]  = QLM3 lane 0, GSER(3)_QLM_STAT[RST_RDY].</span>
<a name="l01583"></a>01583 <span class="comment">                                                         _ [SER_RESET_N&lt;5&gt;]  = QLM3 lane 1, GSER(3)_QLM_STAT[RST_RDY].</span>
<a name="l01584"></a>01584 <span class="comment">                                                         _ [SER_RESET_N&lt;6&gt;]  = QLM3 lane 2, GSER(3)_QLM_STAT[RST_RDY].</span>
<a name="l01585"></a>01585 <span class="comment">                                                         _ [SER_RESET_N&lt;7&gt;]  = QLM3 lane 3, GSER(3)_QLM_STAT[RST_RDY]. */</span>
<a name="l01586"></a>01586     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a8842b2854485e31cc76054d435ae9def">reserved_0_7</a>                 : 8;
<a name="l01587"></a>01587 <span class="preprocessor">#else</span>
<a name="l01588"></a><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a8842b2854485e31cc76054d435ae9def">01588</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a8842b2854485e31cc76054d435ae9def">reserved_0_7</a>                 : 8;
<a name="l01589"></a><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a6b45c3ce779b2745a5b274d70b5dd4d8">01589</a>     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a6b45c3ce779b2745a5b274d70b5dd4d8">ser_reset_n</a>                  : 8;
<a name="l01590"></a><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#abf7ceda0390515e417df7a5a4421e4fc">01590</a>     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#abf7ceda0390515e417df7a5a4421e4fc">reserved_16_23</a>               : 8;
<a name="l01591"></a><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a6644df20943e089614e2e86eb4ddd6cc">01591</a>     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a6644df20943e089614e2e86eb4ddd6cc">ser_txpol</a>                    : 8;
<a name="l01592"></a><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#ac1fd1adb6d54d9bbb9625c6afc240970">01592</a>     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#ac1fd1adb6d54d9bbb9625c6afc240970">reserved_32_39</a>               : 8;
<a name="l01593"></a><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a01b8f78b70fd1abd96ecd96189b30360">01593</a>     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a01b8f78b70fd1abd96ecd96189b30360">ser_rxpol</a>                    : 8;
<a name="l01594"></a><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a04a5329f3cb61065918007ab89016afb">01594</a>     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a04a5329f3cb61065918007ab89016afb">reserved_48_55</a>               : 8;
<a name="l01595"></a><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#ae5cbe6e1e0957f3ca5a9e17dfdad0f8f">01595</a>     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#ae5cbe6e1e0957f3ca5a9e17dfdad0f8f">ser_rxpol_auto</a>               : 1;
<a name="l01596"></a><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a67eb367bfe7cc7456dd9c39d0a85831e">01596</a>     uint64_t <a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html#a67eb367bfe7cc7456dd9c39d0a85831e">reserved_57_63</a>               : 7;
<a name="l01597"></a>01597 <span class="preprocessor">#endif</span>
<a name="l01598"></a>01598 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__ser__cfg.html#a62f39bc357b13bdd69edf6ab00380b08">s</a>;
<a name="l01599"></a><a class="code" href="unioncvmx__ila__ser__cfg.html#a113931d56633f520025c4a488c5f46dd">01599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html">cvmx_ila_ser_cfg_s</a>             <a class="code" href="unioncvmx__ila__ser__cfg.html#a113931d56633f520025c4a488c5f46dd">cn78xx</a>;
<a name="l01600"></a><a class="code" href="unioncvmx__ila__ser__cfg.html#a78174de9d019374c24976514c49c0840">01600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__ser__cfg_1_1cvmx__ila__ser__cfg__s.html">cvmx_ila_ser_cfg_s</a>             <a class="code" href="unioncvmx__ila__ser__cfg.html#a78174de9d019374c24976514c49c0840">cn78xxp1</a>;
<a name="l01601"></a>01601 };
<a name="l01602"></a><a class="code" href="cvmx-ila-defs_8h.html#a6b4f217791ac28a33c3f0075df35887e">01602</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__ser__cfg.html" title="cvmx_ila_ser_cfg">cvmx_ila_ser_cfg</a> <a class="code" href="unioncvmx__ila__ser__cfg.html" title="cvmx_ila_ser_cfg">cvmx_ila_ser_cfg_t</a>;
<a name="l01603"></a>01603 <span class="comment"></span>
<a name="l01604"></a>01604 <span class="comment">/**</span>
<a name="l01605"></a>01605 <span class="comment"> * cvmx_ila_tx#_byte_cnt#</span>
<a name="l01606"></a>01606 <span class="comment"> */</span>
<a name="l01607"></a><a class="code" href="unioncvmx__ila__txx__byte__cntx.html">01607</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__byte__cntx.html" title="cvmx_ila_tx::_byte_cnt#">cvmx_ila_txx_byte_cntx</a> {
<a name="l01608"></a><a class="code" href="unioncvmx__ila__txx__byte__cntx.html#a52df2304f30f6ecf5d9aa98e2efe49f5">01608</a>     uint64_t <a class="code" href="unioncvmx__ila__txx__byte__cntx.html#a52df2304f30f6ecf5d9aa98e2efe49f5">u64</a>;
<a name="l01609"></a><a class="code" href="structcvmx__ila__txx__byte__cntx_1_1cvmx__ila__txx__byte__cntx__s.html">01609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__byte__cntx_1_1cvmx__ila__txx__byte__cntx__s.html">cvmx_ila_txx_byte_cntx_s</a> {
<a name="l01610"></a>01610 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01611"></a>01611 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__byte__cntx_1_1cvmx__ila__txx__byte__cntx__s.html#a671422d3ebc55e43f0d43ad07887ab7c">reserved_40_63</a>               : 24;
<a name="l01612"></a>01612     uint64_t <a class="code" href="structcvmx__ila__txx__byte__cntx_1_1cvmx__ila__txx__byte__cntx__s.html#a75f223a7b194c20ea845590a5436c9f7">tx_bytes</a>                     : 40; <span class="comment">/**&lt; Number of bytes transmitted per channel. Wraps on overflow. On overflow, sets</span>
<a name="l01613"></a>01613 <span class="comment">                                                         ILA_TX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01614"></a>01614 <span class="preprocessor">#else</span>
<a name="l01615"></a><a class="code" href="structcvmx__ila__txx__byte__cntx_1_1cvmx__ila__txx__byte__cntx__s.html#a75f223a7b194c20ea845590a5436c9f7">01615</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__byte__cntx_1_1cvmx__ila__txx__byte__cntx__s.html#a75f223a7b194c20ea845590a5436c9f7">tx_bytes</a>                     : 40;
<a name="l01616"></a><a class="code" href="structcvmx__ila__txx__byte__cntx_1_1cvmx__ila__txx__byte__cntx__s.html#a671422d3ebc55e43f0d43ad07887ab7c">01616</a>     uint64_t <a class="code" href="structcvmx__ila__txx__byte__cntx_1_1cvmx__ila__txx__byte__cntx__s.html#a671422d3ebc55e43f0d43ad07887ab7c">reserved_40_63</a>               : 24;
<a name="l01617"></a>01617 <span class="preprocessor">#endif</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__txx__byte__cntx.html#ab7273c76174aa479029da03386e88ec7">s</a>;
<a name="l01619"></a><a class="code" href="unioncvmx__ila__txx__byte__cntx.html#ac660670493323aa4372a9603913cfa92">01619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__byte__cntx_1_1cvmx__ila__txx__byte__cntx__s.html">cvmx_ila_txx_byte_cntx_s</a>       <a class="code" href="unioncvmx__ila__txx__byte__cntx.html#ac660670493323aa4372a9603913cfa92">cn78xx</a>;
<a name="l01620"></a><a class="code" href="unioncvmx__ila__txx__byte__cntx.html#a34e884c593c9c975a7c089f19ea9b188">01620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__byte__cntx_1_1cvmx__ila__txx__byte__cntx__s.html">cvmx_ila_txx_byte_cntx_s</a>       <a class="code" href="unioncvmx__ila__txx__byte__cntx.html#a34e884c593c9c975a7c089f19ea9b188">cn78xxp1</a>;
<a name="l01621"></a>01621 };
<a name="l01622"></a><a class="code" href="cvmx-ila-defs_8h.html#af95b4c26500b453f6201c04f59811850">01622</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__byte__cntx.html" title="cvmx_ila_tx::_byte_cnt#">cvmx_ila_txx_byte_cntx</a> <a class="code" href="unioncvmx__ila__txx__byte__cntx.html" title="cvmx_ila_tx::_byte_cnt#">cvmx_ila_txx_byte_cntx_t</a>;
<a name="l01623"></a>01623 <span class="comment"></span>
<a name="l01624"></a>01624 <span class="comment">/**</span>
<a name="l01625"></a>01625 <span class="comment"> * cvmx_ila_tx#_cfg0</span>
<a name="l01626"></a>01626 <span class="comment"> */</span>
<a name="l01627"></a><a class="code" href="unioncvmx__ila__txx__cfg0.html">01627</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__cfg0.html" title="cvmx_ila_tx::_cfg0">cvmx_ila_txx_cfg0</a> {
<a name="l01628"></a><a class="code" href="unioncvmx__ila__txx__cfg0.html#a72407f2259cf65e0804458d5e24edde8">01628</a>     uint64_t <a class="code" href="unioncvmx__ila__txx__cfg0.html#a72407f2259cf65e0804458d5e24edde8">u64</a>;
<a name="l01629"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html">01629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html">cvmx_ila_txx_cfg0_s</a> {
<a name="l01630"></a>01630 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01631"></a>01631 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a7707f3bc7e2d97d74b31a5c3e5b3b9a0">reserved_63_63</a>               : 1;
<a name="l01632"></a>01632     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a9029783082a4f6c34341c95db710da23">ext_lpbk</a>                     : 1;  <span class="comment">/**&lt; Enable RX-TX data external loopback. Note that with differing transmit and receive clocks,</span>
<a name="l01633"></a>01633 <span class="comment">                                                         skip word are inserted/deleted. Must set ILA_TX()_CFG1[RX_LINK_FC_IGN] whenever enabling</span>
<a name="l01634"></a>01634 <span class="comment">                                                         external loopback. */</span>
<a name="l01635"></a>01635     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a81806ea96fbc80c538e8c8cc3c4d2afa">int_lpbk</a>                     : 1;  <span class="comment">/**&lt; Enable TX-RX internal loopback. */</span>
<a name="l01636"></a>01636     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a06ec1853a36380bcb08b47bd07684f88">txf_byp_dis</a>                  : 1;  <span class="comment">/**&lt; Disable TXF bypass. */</span>
<a name="l01637"></a>01637     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a7ac4d3fb03d1b28b5ab0bce349bb26c9">reserved_56_59</a>               : 4;
<a name="l01638"></a>01638     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a0e6deb3254a73fe6029f645a6931b64b">lnk_stats_rdclr</a>              : 1;  <span class="comment">/**&lt; CSR read to ILA_TX(0)_STAT* clears the counter after returning its current value. */</span>
<a name="l01639"></a>01639     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#adf239c9b88700e2454c6377739e34510">lnk_stats_ena</a>                : 1;  <span class="comment">/**&lt; Enable link statistics counters */</span>
<a name="l01640"></a>01640     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#afa9d43ec40c26f874a5c58da933b8ca3">reserved_52_53</a>               : 2;
<a name="l01641"></a>01641     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a01edece39441b82b8cdac215724a6230">mfrm_len</a>                     : 13; <span class="comment">/**&lt; The quantity of data sent on each lane including one sync word, scrambler state, diag</span>
<a name="l01642"></a>01642 <span class="comment">                                                         word, zero or more skip words, and the data payload. Must be larger than</span>
<a name="l01643"></a>01643 <span class="comment">                                                         ILA_TX()_CFG1[SKIP_CNT] + 9.</span>
<a name="l01644"></a>01644 <span class="comment">                                                         Supported range:</span>
<a name="l01645"></a>01645 <span class="comment">                                                         _ ILA_TX()_CFG1[SKIP_CNT] + 9 &lt; [MFRM_LEN] &lt;= 4096) */</span>
<a name="l01646"></a>01646     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#aa746a401f7806b405e619dd8edbbda47">brst_shrt</a>                    : 7;  <span class="comment">/**&lt; Minimum interval between burst control words, as a multiple of eight bytes. Supported</span>
<a name="l01647"></a>01647 <span class="comment">                                                         range from eight to 512 bytes</span>
<a name="l01648"></a>01648 <span class="comment">                                                         (i.e. 0 &lt; [BRST_SHRT] &lt;= 64). */</span>
<a name="l01649"></a>01649     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a594c1c70c7fa2c0ffe59a55b41e6775b">lane_rev</a>                     : 1;  <span class="comment">/**&lt; Lane reversal.   When enabled, lane striping is performed from most significant lane</span>
<a name="l01650"></a>01650 <span class="comment">                                                         enabled to least significant lane enabled. [LANE_ENA] must be zero before changing</span>
<a name="l01651"></a>01651 <span class="comment">                                                         [LANE_REV]. */</span>
<a name="l01652"></a>01652     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a0127cf619b90e2a27db1caf5de1974db">brst_max</a>                     : 5;  <span class="comment">/**&lt; Maximum size of a data burst, as a multiple of 64 byte blocks.</span>
<a name="l01653"></a>01653 <span class="comment">                                                         Supported range is from 64 bytes to 1024 bytes</span>
<a name="l01654"></a>01654 <span class="comment">                                                         (i.e. 0 &lt; [BRST_MAX] &lt;= 16). */</span>
<a name="l01655"></a>01655     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a7711ac378b483baf4f329e513eb2c630">reserved_8_25</a>                : 18;
<a name="l01656"></a>01656     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#ac9c4483002062ad1acba97a4735b9d57">lane_ena</a>                     : 8;  <span class="comment">/**&lt; Lane enable mask. Link is enabled if any lane is enabled. The same lane should not be</span>
<a name="l01657"></a>01657 <span class="comment">                                                         enabled in multiple ILA_TX()_CFG0. Each bit of LANE_ENA maps to a TX lane (TLE) and a QLM</span>
<a name="l01658"></a>01658 <span class="comment">                                                         lane. Note that [LANE_REV] has no effect on this mapping.</span>
<a name="l01659"></a>01659 <span class="comment">                                                         _ [LANE_ENA&lt;0&gt;]  = TLE0  =  QLM2 lane 0.</span>
<a name="l01660"></a>01660 <span class="comment">                                                         _ [LANE_ENA&lt;1&gt;]  = TLE1  =  QLM2 lane 1.</span>
<a name="l01661"></a>01661 <span class="comment">                                                         _ [LANE_ENA&lt;2&gt;]  = TLE2  =  QLM2 lane 2.</span>
<a name="l01662"></a>01662 <span class="comment">                                                         _ [LANE_ENA&lt;3&gt;]  = TLE3  =  QLM2 lane 3.</span>
<a name="l01663"></a>01663 <span class="comment">                                                         _ [LANE_ENA&lt;4&gt;]  = TLE4  =  QLM3 lane 0.</span>
<a name="l01664"></a>01664 <span class="comment">                                                         _ [LANE_ENA&lt;5&gt;]  = TLE5  =  QLM3 lane 1.</span>
<a name="l01665"></a>01665 <span class="comment">                                                         _ [LANE_ENA&lt;6&gt;]  = TLE6  =  QLM3 lane 2.</span>
<a name="l01666"></a>01666 <span class="comment">                                                         _ [LANE_ENA&lt;7&gt;]  = TLE7  =  QLM3 lane 3. */</span>
<a name="l01667"></a>01667 <span class="preprocessor">#else</span>
<a name="l01668"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#ac9c4483002062ad1acba97a4735b9d57">01668</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#ac9c4483002062ad1acba97a4735b9d57">lane_ena</a>                     : 8;
<a name="l01669"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a7711ac378b483baf4f329e513eb2c630">01669</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a7711ac378b483baf4f329e513eb2c630">reserved_8_25</a>                : 18;
<a name="l01670"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a0127cf619b90e2a27db1caf5de1974db">01670</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a0127cf619b90e2a27db1caf5de1974db">brst_max</a>                     : 5;
<a name="l01671"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a594c1c70c7fa2c0ffe59a55b41e6775b">01671</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a594c1c70c7fa2c0ffe59a55b41e6775b">lane_rev</a>                     : 1;
<a name="l01672"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#aa746a401f7806b405e619dd8edbbda47">01672</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#aa746a401f7806b405e619dd8edbbda47">brst_shrt</a>                    : 7;
<a name="l01673"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a01edece39441b82b8cdac215724a6230">01673</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a01edece39441b82b8cdac215724a6230">mfrm_len</a>                     : 13;
<a name="l01674"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#afa9d43ec40c26f874a5c58da933b8ca3">01674</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#afa9d43ec40c26f874a5c58da933b8ca3">reserved_52_53</a>               : 2;
<a name="l01675"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#adf239c9b88700e2454c6377739e34510">01675</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#adf239c9b88700e2454c6377739e34510">lnk_stats_ena</a>                : 1;
<a name="l01676"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a0e6deb3254a73fe6029f645a6931b64b">01676</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a0e6deb3254a73fe6029f645a6931b64b">lnk_stats_rdclr</a>              : 1;
<a name="l01677"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a7ac4d3fb03d1b28b5ab0bce349bb26c9">01677</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a7ac4d3fb03d1b28b5ab0bce349bb26c9">reserved_56_59</a>               : 4;
<a name="l01678"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a06ec1853a36380bcb08b47bd07684f88">01678</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a06ec1853a36380bcb08b47bd07684f88">txf_byp_dis</a>                  : 1;
<a name="l01679"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a81806ea96fbc80c538e8c8cc3c4d2afa">01679</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a81806ea96fbc80c538e8c8cc3c4d2afa">int_lpbk</a>                     : 1;
<a name="l01680"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a9029783082a4f6c34341c95db710da23">01680</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a9029783082a4f6c34341c95db710da23">ext_lpbk</a>                     : 1;
<a name="l01681"></a><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a7707f3bc7e2d97d74b31a5c3e5b3b9a0">01681</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html#a7707f3bc7e2d97d74b31a5c3e5b3b9a0">reserved_63_63</a>               : 1;
<a name="l01682"></a>01682 <span class="preprocessor">#endif</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__txx__cfg0.html#a7e95276c68449d0fc834186642184443">s</a>;
<a name="l01684"></a><a class="code" href="unioncvmx__ila__txx__cfg0.html#a38152e3a6cc9971f2f65c3f8fc43e39c">01684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html">cvmx_ila_txx_cfg0_s</a>            <a class="code" href="unioncvmx__ila__txx__cfg0.html#a38152e3a6cc9971f2f65c3f8fc43e39c">cn78xx</a>;
<a name="l01685"></a><a class="code" href="unioncvmx__ila__txx__cfg0.html#ab9068ce318328c170113a5108cb578e2">01685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__cfg0_1_1cvmx__ila__txx__cfg0__s.html">cvmx_ila_txx_cfg0_s</a>            <a class="code" href="unioncvmx__ila__txx__cfg0.html#ab9068ce318328c170113a5108cb578e2">cn78xxp1</a>;
<a name="l01686"></a>01686 };
<a name="l01687"></a><a class="code" href="cvmx-ila-defs_8h.html#a6dfaf459bc84c48efdc1c780f9d85a7b">01687</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__cfg0.html" title="cvmx_ila_tx::_cfg0">cvmx_ila_txx_cfg0</a> <a class="code" href="unioncvmx__ila__txx__cfg0.html" title="cvmx_ila_tx::_cfg0">cvmx_ila_txx_cfg0_t</a>;
<a name="l01688"></a>01688 <span class="comment"></span>
<a name="l01689"></a>01689 <span class="comment">/**</span>
<a name="l01690"></a>01690 <span class="comment"> * cvmx_ila_tx#_cfg1</span>
<a name="l01691"></a>01691 <span class="comment"> */</span>
<a name="l01692"></a><a class="code" href="unioncvmx__ila__txx__cfg1.html">01692</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__cfg1.html" title="cvmx_ila_tx::_cfg1">cvmx_ila_txx_cfg1</a> {
<a name="l01693"></a><a class="code" href="unioncvmx__ila__txx__cfg1.html#af3dcc8216e1dd4b53f1d21240f969844">01693</a>     uint64_t <a class="code" href="unioncvmx__ila__txx__cfg1.html#af3dcc8216e1dd4b53f1d21240f969844">u64</a>;
<a name="l01694"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html">01694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html">cvmx_ila_txx_cfg1_s</a> {
<a name="l01695"></a>01695 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01696"></a>01696 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a1a976dbafde814ebe70346ee39f8f365">ser_low</a>                      : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01697"></a>01697     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a037531b3d836349ad16e888cdef5f9e3">reserved_43_59</a>               : 17;
<a name="l01698"></a>01698     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a367820a5ec777e0d97dcf2e5bd3c6ec2">ser_limit</a>                    : 10; <span class="comment">/**&lt; Reduce latency by limiting the amount of data in flight for each SerDes. If 0x0, hardware</span>
<a name="l01699"></a>01699 <span class="comment">                                                         will compute it. Otherwise, SER_LIMIT must be set as follows:</span>
<a name="l01700"></a>01700 <span class="comment">                                                         _ SER_LIMIT &gt;= 148 + (BAUD / SCLK) * (12 + NUM_LANES)</span>
<a name="l01701"></a>01701 <span class="comment">                                                         For instance, for SCLK=1.1GHz,BAUD=10.3125,NUM_LANES=8:</span>
<a name="l01702"></a>01702 <span class="comment">                                                         _ SER_LIMIT &gt;= 148 + (10.3125 / 1.1 * (12+ 8))</span>
<a name="l01703"></a>01703 <span class="comment">                                                         _ SER_LIMIT &gt;= 336 */</span>
<a name="l01704"></a>01704     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a89abca46d83b32554479057237926494">pkt_busy</a>                     : 1;  <span class="comment">/**&lt; Packet busy. When [PKT_ENA]=0, [PKT_BUSY]=1 indicates the TX-link is</span>
<a name="l01705"></a>01705 <span class="comment">                                                         transmitting data. When [PKT_ENA]=1, [PKT_BUSY] is undefined. */</span>
<a name="l01706"></a>01706     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a51b465a40b8feb56c4e1673f065f7914">reserved_26_31</a>               : 6;
<a name="l01707"></a>01707     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a0f3d8b13a5abdada38a3e23fee646e4f">skip_cnt</a>                     : 4;  <span class="comment">/**&lt; Number of skip words to insert after the scrambler state. */</span>
<a name="l01708"></a>01708     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a2faf9e2e88fb4575a76c95d6c4036ec9">pkt_flush</a>                    : 1;  <span class="comment">/**&lt; Packet transmit flush. When asserted, the TxFIFO continuously drains; all data is dropped.</span>
<a name="l01709"></a>01709 <span class="comment">                                                         Software should first write</span>
<a name="l01710"></a>01710 <span class="comment">                                                         PKT_ENA = 0 and wait for PKT_BUSY = 0. */</span>
<a name="l01711"></a>01711     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#abd95cf54ab20a68d8a10022848ebf196">pkt_ena</a>                      : 1;  <span class="comment">/**&lt; Packet transmit enable. When zero, the TX-link stops transmitting packets, as per RX_LINK_FC_PKT. */</span>
<a name="l01712"></a>01712     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#af78e39b15fd8a8f193ffac4ed5f0bd3e">la_mode</a>                      : 1;  <span class="comment">/**&lt; Enable Interlaken look-aside traffic. Used to set the protocol type of idle words. */</span>
<a name="l01713"></a>01713     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a0f6afd0c88744d1d37af674494cdbd3f">reserved_12_18</a>               : 7;
<a name="l01714"></a>01714     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a18713c36026ca3c918704d7997e9d0ce">tx_link_fc_jam</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01715"></a>01715     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a5f9f3050b3fa4ee61974ad4b3152d26e">rx_link_fc_pkt</a>               : 1;  <span class="comment">/**&lt; Flow-control received in burst/idle control words cause TX-link to stop transmitting at</span>
<a name="l01716"></a>01716 <span class="comment">                                                         the end of a packet instead of the end of a burst. */</span>
<a name="l01717"></a>01717     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#aaddbc6207b7ae2a38914c585c09ac6ac">rx_link_fc_ign</a>               : 1;  <span class="comment">/**&lt; Ignore flow-control status received in burst/idle control words. */</span>
<a name="l01718"></a>01718     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a42ca8f8ab404f56e4fd482980284e04c">rmatch</a>                       : 1;  <span class="comment">/**&lt; Enable rate-matching circuitry. */</span>
<a name="l01719"></a>01719     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#ad55bec5722e474141e77168038ebd557">reserved_0_7</a>                 : 8;
<a name="l01720"></a>01720 <span class="preprocessor">#else</span>
<a name="l01721"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#ad55bec5722e474141e77168038ebd557">01721</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#ad55bec5722e474141e77168038ebd557">reserved_0_7</a>                 : 8;
<a name="l01722"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a42ca8f8ab404f56e4fd482980284e04c">01722</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a42ca8f8ab404f56e4fd482980284e04c">rmatch</a>                       : 1;
<a name="l01723"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#aaddbc6207b7ae2a38914c585c09ac6ac">01723</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#aaddbc6207b7ae2a38914c585c09ac6ac">rx_link_fc_ign</a>               : 1;
<a name="l01724"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a5f9f3050b3fa4ee61974ad4b3152d26e">01724</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a5f9f3050b3fa4ee61974ad4b3152d26e">rx_link_fc_pkt</a>               : 1;
<a name="l01725"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a18713c36026ca3c918704d7997e9d0ce">01725</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a18713c36026ca3c918704d7997e9d0ce">tx_link_fc_jam</a>               : 1;
<a name="l01726"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a0f6afd0c88744d1d37af674494cdbd3f">01726</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a0f6afd0c88744d1d37af674494cdbd3f">reserved_12_18</a>               : 7;
<a name="l01727"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#af78e39b15fd8a8f193ffac4ed5f0bd3e">01727</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#af78e39b15fd8a8f193ffac4ed5f0bd3e">la_mode</a>                      : 1;
<a name="l01728"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#abd95cf54ab20a68d8a10022848ebf196">01728</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#abd95cf54ab20a68d8a10022848ebf196">pkt_ena</a>                      : 1;
<a name="l01729"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a2faf9e2e88fb4575a76c95d6c4036ec9">01729</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a2faf9e2e88fb4575a76c95d6c4036ec9">pkt_flush</a>                    : 1;
<a name="l01730"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a0f3d8b13a5abdada38a3e23fee646e4f">01730</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a0f3d8b13a5abdada38a3e23fee646e4f">skip_cnt</a>                     : 4;
<a name="l01731"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a51b465a40b8feb56c4e1673f065f7914">01731</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a51b465a40b8feb56c4e1673f065f7914">reserved_26_31</a>               : 6;
<a name="l01732"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a89abca46d83b32554479057237926494">01732</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a89abca46d83b32554479057237926494">pkt_busy</a>                     : 1;
<a name="l01733"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a367820a5ec777e0d97dcf2e5bd3c6ec2">01733</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a367820a5ec777e0d97dcf2e5bd3c6ec2">ser_limit</a>                    : 10;
<a name="l01734"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a037531b3d836349ad16e888cdef5f9e3">01734</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a037531b3d836349ad16e888cdef5f9e3">reserved_43_59</a>               : 17;
<a name="l01735"></a><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a1a976dbafde814ebe70346ee39f8f365">01735</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html#a1a976dbafde814ebe70346ee39f8f365">ser_low</a>                      : 4;
<a name="l01736"></a>01736 <span class="preprocessor">#endif</span>
<a name="l01737"></a>01737 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__txx__cfg1.html#a33fc0062c43052cb604606adc74c7368">s</a>;
<a name="l01738"></a><a class="code" href="unioncvmx__ila__txx__cfg1.html#a65737a08bf96fba4f0ac8153457a7c92">01738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html">cvmx_ila_txx_cfg1_s</a>            <a class="code" href="unioncvmx__ila__txx__cfg1.html#a65737a08bf96fba4f0ac8153457a7c92">cn78xx</a>;
<a name="l01739"></a><a class="code" href="unioncvmx__ila__txx__cfg1.html#adb711ea07b3a1ffadf850c87b59f7951">01739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__cfg1_1_1cvmx__ila__txx__cfg1__s.html">cvmx_ila_txx_cfg1_s</a>            <a class="code" href="unioncvmx__ila__txx__cfg1.html#adb711ea07b3a1ffadf850c87b59f7951">cn78xxp1</a>;
<a name="l01740"></a>01740 };
<a name="l01741"></a><a class="code" href="cvmx-ila-defs_8h.html#ae050b1be65ddd6788f173d588402123a">01741</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__cfg1.html" title="cvmx_ila_tx::_cfg1">cvmx_ila_txx_cfg1</a> <a class="code" href="unioncvmx__ila__txx__cfg1.html" title="cvmx_ila_tx::_cfg1">cvmx_ila_txx_cfg1_t</a>;
<a name="l01742"></a>01742 <span class="comment"></span>
<a name="l01743"></a>01743 <span class="comment">/**</span>
<a name="l01744"></a>01744 <span class="comment"> * cvmx_ila_tx#_cha_xon</span>
<a name="l01745"></a>01745 <span class="comment"> */</span>
<a name="l01746"></a><a class="code" href="unioncvmx__ila__txx__cha__xon.html">01746</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__cha__xon.html" title="cvmx_ila_tx::_cha_xon">cvmx_ila_txx_cha_xon</a> {
<a name="l01747"></a><a class="code" href="unioncvmx__ila__txx__cha__xon.html#afaeace4e009a10c5b1833f93b833709e">01747</a>     uint64_t <a class="code" href="unioncvmx__ila__txx__cha__xon.html#afaeace4e009a10c5b1833f93b833709e">u64</a>;
<a name="l01748"></a><a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html">01748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html">cvmx_ila_txx_cha_xon_s</a> {
<a name="l01749"></a>01749 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html#af8e34c84e61d8a358126035e65f43857">reserved_2_63</a>                : 62;
<a name="l01751"></a>01751     uint64_t <a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html#a0f18f958deea06155a76dc1c28f091ea">ch1_xon</a>                      : 1;  <span class="comment">/**&lt; Flow-control status for channel 1, where a value of 0 indicates the presence of</span>
<a name="l01752"></a>01752 <span class="comment">                                                         backpressure (i.e. XOFF) and a value of 1 indicates the absence of backpressure (i.e.</span>
<a name="l01753"></a>01753 <span class="comment">                                                         XON). */</span>
<a name="l01754"></a>01754     uint64_t <a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html#a90a02f86863872a5ee31837d36acdc87">ch0_xon</a>                      : 1;  <span class="comment">/**&lt; Flow-control status for channel 0, where a value of 0 indicates the presence of</span>
<a name="l01755"></a>01755 <span class="comment">                                                         backpressure (i.e. XOFF) and a value of 1 indicates the absence of backpressure (i.e.</span>
<a name="l01756"></a>01756 <span class="comment">                                                         XON). */</span>
<a name="l01757"></a>01757 <span class="preprocessor">#else</span>
<a name="l01758"></a><a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html#a90a02f86863872a5ee31837d36acdc87">01758</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html#a90a02f86863872a5ee31837d36acdc87">ch0_xon</a>                      : 1;
<a name="l01759"></a><a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html#a0f18f958deea06155a76dc1c28f091ea">01759</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html#a0f18f958deea06155a76dc1c28f091ea">ch1_xon</a>                      : 1;
<a name="l01760"></a><a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html#af8e34c84e61d8a358126035e65f43857">01760</a>     uint64_t <a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html#af8e34c84e61d8a358126035e65f43857">reserved_2_63</a>                : 62;
<a name="l01761"></a>01761 <span class="preprocessor">#endif</span>
<a name="l01762"></a>01762 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__txx__cha__xon.html#a11df991ec60813d42077f1f503884e87">s</a>;
<a name="l01763"></a><a class="code" href="unioncvmx__ila__txx__cha__xon.html#aae15d4441cc4a7e76a291ed3a847df4b">01763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html">cvmx_ila_txx_cha_xon_s</a>         <a class="code" href="unioncvmx__ila__txx__cha__xon.html#aae15d4441cc4a7e76a291ed3a847df4b">cn78xx</a>;
<a name="l01764"></a><a class="code" href="unioncvmx__ila__txx__cha__xon.html#af0934d59be75848ae29ab6bdea17c8df">01764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__cha__xon_1_1cvmx__ila__txx__cha__xon__s.html">cvmx_ila_txx_cha_xon_s</a>         <a class="code" href="unioncvmx__ila__txx__cha__xon.html#af0934d59be75848ae29ab6bdea17c8df">cn78xxp1</a>;
<a name="l01765"></a>01765 };
<a name="l01766"></a><a class="code" href="cvmx-ila-defs_8h.html#a220e08a778802a6fc8e0bda7d758eef0">01766</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__cha__xon.html" title="cvmx_ila_tx::_cha_xon">cvmx_ila_txx_cha_xon</a> <a class="code" href="unioncvmx__ila__txx__cha__xon.html" title="cvmx_ila_tx::_cha_xon">cvmx_ila_txx_cha_xon_t</a>;
<a name="l01767"></a>01767 <span class="comment"></span>
<a name="l01768"></a>01768 <span class="comment">/**</span>
<a name="l01769"></a>01769 <span class="comment"> * cvmx_ila_tx#_dbg</span>
<a name="l01770"></a>01770 <span class="comment"> */</span>
<a name="l01771"></a><a class="code" href="unioncvmx__ila__txx__dbg.html">01771</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__dbg.html" title="cvmx_ila_tx::_dbg">cvmx_ila_txx_dbg</a> {
<a name="l01772"></a><a class="code" href="unioncvmx__ila__txx__dbg.html#ac6ab3e3c0e2ce9eedcd09ec4146547a9">01772</a>     uint64_t <a class="code" href="unioncvmx__ila__txx__dbg.html#ac6ab3e3c0e2ce9eedcd09ec4146547a9">u64</a>;
<a name="l01773"></a><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html">01773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html">cvmx_ila_txx_dbg_s</a> {
<a name="l01774"></a>01774 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01775"></a>01775 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a871eda211d210222729e250d647c7581">reserved_29_63</a>               : 35;
<a name="l01776"></a>01776     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a1a89a86c87f442330db7d9334f6ab32b">data_rate</a>                    : 13; <span class="comment">/**&lt; Reserved. */</span>
<a name="l01777"></a>01777     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a66df6eae5814575fb94ab4ceb43d7aca">low_delay</a>                    : 6;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01778"></a>01778     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#abfeac5de71e1af1e7f895238e37006c9">reserved_3_9</a>                 : 7;
<a name="l01779"></a>01779     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#aa7aa31b75c9792de998a0add2ecaaba7">tx_bad_crc24</a>                 : 1;  <span class="comment">/**&lt; Send a control word with bad CRC24. Hardware clears this field once the injection is performed. */</span>
<a name="l01780"></a>01780     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a835b7f188d054d9471844410e43aa69b">tx_bad_ctlw2</a>                 : 1;  <span class="comment">/**&lt; Send a control word without the control bit set. */</span>
<a name="l01781"></a>01781     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a9be8e2536102c1666bc057643b81bb59">tx_bad_ctlw1</a>                 : 1;  <span class="comment">/**&lt; Send a data word with the control bit set. */</span>
<a name="l01782"></a>01782 <span class="preprocessor">#else</span>
<a name="l01783"></a><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a9be8e2536102c1666bc057643b81bb59">01783</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a9be8e2536102c1666bc057643b81bb59">tx_bad_ctlw1</a>                 : 1;
<a name="l01784"></a><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a835b7f188d054d9471844410e43aa69b">01784</a>     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a835b7f188d054d9471844410e43aa69b">tx_bad_ctlw2</a>                 : 1;
<a name="l01785"></a><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#aa7aa31b75c9792de998a0add2ecaaba7">01785</a>     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#aa7aa31b75c9792de998a0add2ecaaba7">tx_bad_crc24</a>                 : 1;
<a name="l01786"></a><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#abfeac5de71e1af1e7f895238e37006c9">01786</a>     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#abfeac5de71e1af1e7f895238e37006c9">reserved_3_9</a>                 : 7;
<a name="l01787"></a><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a66df6eae5814575fb94ab4ceb43d7aca">01787</a>     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a66df6eae5814575fb94ab4ceb43d7aca">low_delay</a>                    : 6;
<a name="l01788"></a><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a1a89a86c87f442330db7d9334f6ab32b">01788</a>     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a1a89a86c87f442330db7d9334f6ab32b">data_rate</a>                    : 13;
<a name="l01789"></a><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a871eda211d210222729e250d647c7581">01789</a>     uint64_t <a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html#a871eda211d210222729e250d647c7581">reserved_29_63</a>               : 35;
<a name="l01790"></a>01790 <span class="preprocessor">#endif</span>
<a name="l01791"></a>01791 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__txx__dbg.html#a89bc90876d27bdd512d88f5f8012a8aa">s</a>;
<a name="l01792"></a><a class="code" href="unioncvmx__ila__txx__dbg.html#a5e78d9712e5920ba7a1baef299a3cc19">01792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html">cvmx_ila_txx_dbg_s</a>             <a class="code" href="unioncvmx__ila__txx__dbg.html#a5e78d9712e5920ba7a1baef299a3cc19">cn78xx</a>;
<a name="l01793"></a><a class="code" href="unioncvmx__ila__txx__dbg.html#a5c2adff31832d6e1c33c6c59d669da32">01793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__dbg_1_1cvmx__ila__txx__dbg__s.html">cvmx_ila_txx_dbg_s</a>             <a class="code" href="unioncvmx__ila__txx__dbg.html#a5c2adff31832d6e1c33c6c59d669da32">cn78xxp1</a>;
<a name="l01794"></a>01794 };
<a name="l01795"></a><a class="code" href="cvmx-ila-defs_8h.html#af8e98e6c4124600d936769faeb7c1aee">01795</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__dbg.html" title="cvmx_ila_tx::_dbg">cvmx_ila_txx_dbg</a> <a class="code" href="unioncvmx__ila__txx__dbg.html" title="cvmx_ila_tx::_dbg">cvmx_ila_txx_dbg_t</a>;
<a name="l01796"></a>01796 <span class="comment"></span>
<a name="l01797"></a>01797 <span class="comment">/**</span>
<a name="l01798"></a>01798 <span class="comment"> * cvmx_ila_tx#_err_cfg</span>
<a name="l01799"></a>01799 <span class="comment"> */</span>
<a name="l01800"></a><a class="code" href="unioncvmx__ila__txx__err__cfg.html">01800</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__err__cfg.html" title="cvmx_ila_tx::_err_cfg">cvmx_ila_txx_err_cfg</a> {
<a name="l01801"></a><a class="code" href="unioncvmx__ila__txx__err__cfg.html#ab70e3868ad2f50b78f07fb2cba9536e0">01801</a>     uint64_t <a class="code" href="unioncvmx__ila__txx__err__cfg.html#ab70e3868ad2f50b78f07fb2cba9536e0">u64</a>;
<a name="l01802"></a><a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html">01802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html">cvmx_ila_txx_err_cfg_s</a> {
<a name="l01803"></a>01803 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#a05c999d479c3845ccf9ece364cbef638">reserved_18_63</a>               : 46;
<a name="l01805"></a>01805     uint64_t <a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#ad81082a17beed260a2786f63e3dbb8d9">txf_flip</a>                     : 2;  <span class="comment">/**&lt; Testing feature. Flip syndrome bits &lt;1:0&gt; on writes to the TXF RAM to test single-bit or</span>
<a name="l01806"></a>01806 <span class="comment">                                                         double-bit errors. */</span>
<a name="l01807"></a>01807     uint64_t <a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#a6f9857fa776b520dbed9a7babe6373fa">reserved_1_15</a>                : 15;
<a name="l01808"></a>01808     uint64_t <a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#a21eaea0a6d4f9fd0ebb574e7ab03ec2e">txf_cor_dis</a>                  : 1;  <span class="comment">/**&lt; Disable ECC corrector on TXF. */</span>
<a name="l01809"></a>01809 <span class="preprocessor">#else</span>
<a name="l01810"></a><a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#a21eaea0a6d4f9fd0ebb574e7ab03ec2e">01810</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#a21eaea0a6d4f9fd0ebb574e7ab03ec2e">txf_cor_dis</a>                  : 1;
<a name="l01811"></a><a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#a6f9857fa776b520dbed9a7babe6373fa">01811</a>     uint64_t <a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#a6f9857fa776b520dbed9a7babe6373fa">reserved_1_15</a>                : 15;
<a name="l01812"></a><a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#ad81082a17beed260a2786f63e3dbb8d9">01812</a>     uint64_t <a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#ad81082a17beed260a2786f63e3dbb8d9">txf_flip</a>                     : 2;
<a name="l01813"></a><a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#a05c999d479c3845ccf9ece364cbef638">01813</a>     uint64_t <a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html#a05c999d479c3845ccf9ece364cbef638">reserved_18_63</a>               : 46;
<a name="l01814"></a>01814 <span class="preprocessor">#endif</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__txx__err__cfg.html#afd2a53354e3442bc89fc23558cbdfb69">s</a>;
<a name="l01816"></a><a class="code" href="unioncvmx__ila__txx__err__cfg.html#a0349ef7dd45ecb85a7a5f9e8f8e8bec5">01816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html">cvmx_ila_txx_err_cfg_s</a>         <a class="code" href="unioncvmx__ila__txx__err__cfg.html#a0349ef7dd45ecb85a7a5f9e8f8e8bec5">cn78xx</a>;
<a name="l01817"></a><a class="code" href="unioncvmx__ila__txx__err__cfg.html#ac55d4c469085135f508ddc1a80d6512f">01817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__err__cfg_1_1cvmx__ila__txx__err__cfg__s.html">cvmx_ila_txx_err_cfg_s</a>         <a class="code" href="unioncvmx__ila__txx__err__cfg.html#ac55d4c469085135f508ddc1a80d6512f">cn78xxp1</a>;
<a name="l01818"></a>01818 };
<a name="l01819"></a><a class="code" href="cvmx-ila-defs_8h.html#a69400537c53174d1eb400c8e1fad5b4d">01819</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__err__cfg.html" title="cvmx_ila_tx::_err_cfg">cvmx_ila_txx_err_cfg</a> <a class="code" href="unioncvmx__ila__txx__err__cfg.html" title="cvmx_ila_tx::_err_cfg">cvmx_ila_txx_err_cfg_t</a>;
<a name="l01820"></a>01820 <span class="comment"></span>
<a name="l01821"></a>01821 <span class="comment">/**</span>
<a name="l01822"></a>01822 <span class="comment"> * cvmx_ila_tx#_int</span>
<a name="l01823"></a>01823 <span class="comment"> */</span>
<a name="l01824"></a><a class="code" href="unioncvmx__ila__txx__int.html">01824</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__int.html" title="cvmx_ila_tx::_int">cvmx_ila_txx_int</a> {
<a name="l01825"></a><a class="code" href="unioncvmx__ila__txx__int.html#a843dedb5927ad8367f5e40da1164a9b8">01825</a>     uint64_t <a class="code" href="unioncvmx__ila__txx__int.html#a843dedb5927ad8367f5e40da1164a9b8">u64</a>;
<a name="l01826"></a><a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html">01826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html">cvmx_ila_txx_int_s</a> {
<a name="l01827"></a>01827 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#a78b05e96be9d2d99c035f00b7f8ca65b">reserved_6_63</a>                : 58;
<a name="l01829"></a>01829     uint64_t <a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#a65396551831375bd0a4ea78c4fcb49f4">txf_dbe</a>                      : 1;  <span class="comment">/**&lt; TX FIFO double-bit error. Throws ILA_INTSN_E::ILA_TX()_TXF_DBE. See also</span>
<a name="l01830"></a>01830 <span class="comment">                                                         ILA_TX()_ERR_CFG. */</span>
<a name="l01831"></a>01831     uint64_t <a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#adbe2e28b8a7edffac2b734fd98034c32">txf_sbe</a>                      : 1;  <span class="comment">/**&lt; TX FIFO single-bit error. Throws ILA_INTSN_E::ILA_TX()_TXF_SBE. See also</span>
<a name="l01832"></a>01832 <span class="comment">                                                         ILA_TX()_ERR_CFG. */</span>
<a name="l01833"></a>01833     uint64_t <a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#aae9fc72528984d202e2dfb936acbc18c">stat_cnt_ovfl</a>                : 1;  <span class="comment">/**&lt; Statistics counter overflow. Throws ILA_INTSN_E::ILA_TX()_STAT_CNT_OVFL. */</span>
<a name="l01834"></a>01834     uint64_t <a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#a5ea3a1bcadb2b3450522ab06d4350949">reserved_0_2</a>                 : 3;
<a name="l01835"></a>01835 <span class="preprocessor">#else</span>
<a name="l01836"></a><a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#a5ea3a1bcadb2b3450522ab06d4350949">01836</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#a5ea3a1bcadb2b3450522ab06d4350949">reserved_0_2</a>                 : 3;
<a name="l01837"></a><a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#aae9fc72528984d202e2dfb936acbc18c">01837</a>     uint64_t <a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#aae9fc72528984d202e2dfb936acbc18c">stat_cnt_ovfl</a>                : 1;
<a name="l01838"></a><a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#adbe2e28b8a7edffac2b734fd98034c32">01838</a>     uint64_t <a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#adbe2e28b8a7edffac2b734fd98034c32">txf_sbe</a>                      : 1;
<a name="l01839"></a><a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#a65396551831375bd0a4ea78c4fcb49f4">01839</a>     uint64_t <a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#a65396551831375bd0a4ea78c4fcb49f4">txf_dbe</a>                      : 1;
<a name="l01840"></a><a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#a78b05e96be9d2d99c035f00b7f8ca65b">01840</a>     uint64_t <a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html#a78b05e96be9d2d99c035f00b7f8ca65b">reserved_6_63</a>                : 58;
<a name="l01841"></a>01841 <span class="preprocessor">#endif</span>
<a name="l01842"></a>01842 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__txx__int.html#a3b762f60791d754e1bb7aaea93b5883a">s</a>;
<a name="l01843"></a><a class="code" href="unioncvmx__ila__txx__int.html#adaca12588b84e43bc0e87f42284eb590">01843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html">cvmx_ila_txx_int_s</a>             <a class="code" href="unioncvmx__ila__txx__int.html#adaca12588b84e43bc0e87f42284eb590">cn78xx</a>;
<a name="l01844"></a><a class="code" href="unioncvmx__ila__txx__int.html#a044367ef0bf6c58df4477d8f449338a0">01844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__int_1_1cvmx__ila__txx__int__s.html">cvmx_ila_txx_int_s</a>             <a class="code" href="unioncvmx__ila__txx__int.html#a044367ef0bf6c58df4477d8f449338a0">cn78xxp1</a>;
<a name="l01845"></a>01845 };
<a name="l01846"></a><a class="code" href="cvmx-ila-defs_8h.html#a9ae4590f558744a447d6df0f2d1d1702">01846</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__int.html" title="cvmx_ila_tx::_int">cvmx_ila_txx_int</a> <a class="code" href="unioncvmx__ila__txx__int.html" title="cvmx_ila_tx::_int">cvmx_ila_txx_int_t</a>;
<a name="l01847"></a>01847 <span class="comment"></span>
<a name="l01848"></a>01848 <span class="comment">/**</span>
<a name="l01849"></a>01849 <span class="comment"> * cvmx_ila_tx#_pkt_cnt#</span>
<a name="l01850"></a>01850 <span class="comment"> */</span>
<a name="l01851"></a><a class="code" href="unioncvmx__ila__txx__pkt__cntx.html">01851</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__pkt__cntx.html" title="cvmx_ila_tx::_pkt_cnt#">cvmx_ila_txx_pkt_cntx</a> {
<a name="l01852"></a><a class="code" href="unioncvmx__ila__txx__pkt__cntx.html#a3c4fa686c4e9b2286e79961ce454e324">01852</a>     uint64_t <a class="code" href="unioncvmx__ila__txx__pkt__cntx.html#a3c4fa686c4e9b2286e79961ce454e324">u64</a>;
<a name="l01853"></a><a class="code" href="structcvmx__ila__txx__pkt__cntx_1_1cvmx__ila__txx__pkt__cntx__s.html">01853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__pkt__cntx_1_1cvmx__ila__txx__pkt__cntx__s.html">cvmx_ila_txx_pkt_cntx_s</a> {
<a name="l01854"></a>01854 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01855"></a>01855 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__pkt__cntx_1_1cvmx__ila__txx__pkt__cntx__s.html#a6940ea815cf4b58d7439702de5bc9c93">reserved_28_63</a>               : 36;
<a name="l01856"></a>01856     uint64_t <a class="code" href="structcvmx__ila__txx__pkt__cntx_1_1cvmx__ila__txx__pkt__cntx__s.html#a79cfaf6dcb6a2f7eab7b06fdd603b18d">tx_pkt</a>                       : 28; <span class="comment">/**&lt; Number of packets transmitted per channel. Wraps on overflow. On overflow, sets</span>
<a name="l01857"></a>01857 <span class="comment">                                                         ILA_TX()_INT[STAT_CNT_OVFL]. */</span>
<a name="l01858"></a>01858 <span class="preprocessor">#else</span>
<a name="l01859"></a><a class="code" href="structcvmx__ila__txx__pkt__cntx_1_1cvmx__ila__txx__pkt__cntx__s.html#a79cfaf6dcb6a2f7eab7b06fdd603b18d">01859</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__pkt__cntx_1_1cvmx__ila__txx__pkt__cntx__s.html#a79cfaf6dcb6a2f7eab7b06fdd603b18d">tx_pkt</a>                       : 28;
<a name="l01860"></a><a class="code" href="structcvmx__ila__txx__pkt__cntx_1_1cvmx__ila__txx__pkt__cntx__s.html#a6940ea815cf4b58d7439702de5bc9c93">01860</a>     uint64_t <a class="code" href="structcvmx__ila__txx__pkt__cntx_1_1cvmx__ila__txx__pkt__cntx__s.html#a6940ea815cf4b58d7439702de5bc9c93">reserved_28_63</a>               : 36;
<a name="l01861"></a>01861 <span class="preprocessor">#endif</span>
<a name="l01862"></a>01862 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__txx__pkt__cntx.html#a8debe3a94b59fffd51190c6a966aeca1">s</a>;
<a name="l01863"></a><a class="code" href="unioncvmx__ila__txx__pkt__cntx.html#a1214f24d4f9e08d02825abc4da499b73">01863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__pkt__cntx_1_1cvmx__ila__txx__pkt__cntx__s.html">cvmx_ila_txx_pkt_cntx_s</a>        <a class="code" href="unioncvmx__ila__txx__pkt__cntx.html#a1214f24d4f9e08d02825abc4da499b73">cn78xx</a>;
<a name="l01864"></a><a class="code" href="unioncvmx__ila__txx__pkt__cntx.html#a640408873b113a7fc27df8392e1badf5">01864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__pkt__cntx_1_1cvmx__ila__txx__pkt__cntx__s.html">cvmx_ila_txx_pkt_cntx_s</a>        <a class="code" href="unioncvmx__ila__txx__pkt__cntx.html#a640408873b113a7fc27df8392e1badf5">cn78xxp1</a>;
<a name="l01865"></a>01865 };
<a name="l01866"></a><a class="code" href="cvmx-ila-defs_8h.html#a625022e87a47ed29fc069acd5d1d3380">01866</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__pkt__cntx.html" title="cvmx_ila_tx::_pkt_cnt#">cvmx_ila_txx_pkt_cntx</a> <a class="code" href="unioncvmx__ila__txx__pkt__cntx.html" title="cvmx_ila_tx::_pkt_cnt#">cvmx_ila_txx_pkt_cntx_t</a>;
<a name="l01867"></a>01867 <span class="comment"></span>
<a name="l01868"></a>01868 <span class="comment">/**</span>
<a name="l01869"></a>01869 <span class="comment"> * cvmx_ila_tx#_rmatch</span>
<a name="l01870"></a>01870 <span class="comment"> */</span>
<a name="l01871"></a><a class="code" href="unioncvmx__ila__txx__rmatch.html">01871</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__rmatch.html" title="cvmx_ila_tx::_rmatch">cvmx_ila_txx_rmatch</a> {
<a name="l01872"></a><a class="code" href="unioncvmx__ila__txx__rmatch.html#a1ebfc42bf03879042dfbe369e2b97c94">01872</a>     uint64_t <a class="code" href="unioncvmx__ila__txx__rmatch.html#a1ebfc42bf03879042dfbe369e2b97c94">u64</a>;
<a name="l01873"></a><a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html">01873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html">cvmx_ila_txx_rmatch_s</a> {
<a name="l01874"></a>01874 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01875"></a>01875 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#add5c867b0f5b625a32d8f75ca5a0e2fc">reserved_50_63</a>               : 14;
<a name="l01876"></a>01876     uint64_t <a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#a774f4eff6f8ba97fbb79edc4d5acf30b">grnlrty</a>                      : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01877"></a>01877     uint64_t <a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#adbd8f064d3422f31361bc25def6902ec">brst_limit</a>                   : 16; <span class="comment">/**&lt; Size of token bucket, also the maximum quantity of data that can be burst across the</span>
<a name="l01878"></a>01878 <span class="comment">                                                         interface before invoking rate-limiting logic. */</span>
<a name="l01879"></a>01879     uint64_t <a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#af5f8d4edb839a7c677c06d4ccfef1f45">time_limit</a>                   : 16; <span class="comment">/**&lt; Number of cycles per time interval. Must be &gt;= 4. */</span>
<a name="l01880"></a>01880     uint64_t <a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#a05a351808b9f8f0d6c3f449082dbc6ec">rate_limit</a>                   : 16; <span class="comment">/**&lt; Number of tokens added to the bucket when the interval timer expires. */</span>
<a name="l01881"></a>01881 <span class="preprocessor">#else</span>
<a name="l01882"></a><a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#a05a351808b9f8f0d6c3f449082dbc6ec">01882</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#a05a351808b9f8f0d6c3f449082dbc6ec">rate_limit</a>                   : 16;
<a name="l01883"></a><a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#af5f8d4edb839a7c677c06d4ccfef1f45">01883</a>     uint64_t <a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#af5f8d4edb839a7c677c06d4ccfef1f45">time_limit</a>                   : 16;
<a name="l01884"></a><a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#adbd8f064d3422f31361bc25def6902ec">01884</a>     uint64_t <a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#adbd8f064d3422f31361bc25def6902ec">brst_limit</a>                   : 16;
<a name="l01885"></a><a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#a774f4eff6f8ba97fbb79edc4d5acf30b">01885</a>     uint64_t <a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#a774f4eff6f8ba97fbb79edc4d5acf30b">grnlrty</a>                      : 2;
<a name="l01886"></a><a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#add5c867b0f5b625a32d8f75ca5a0e2fc">01886</a>     uint64_t <a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html#add5c867b0f5b625a32d8f75ca5a0e2fc">reserved_50_63</a>               : 14;
<a name="l01887"></a>01887 <span class="preprocessor">#endif</span>
<a name="l01888"></a>01888 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ila__txx__rmatch.html#a36d800790b6b4892928a01b2be1b6c63">s</a>;
<a name="l01889"></a><a class="code" href="unioncvmx__ila__txx__rmatch.html#ab4b073f78416c03cc8fa131a033c45a7">01889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html">cvmx_ila_txx_rmatch_s</a>          <a class="code" href="unioncvmx__ila__txx__rmatch.html#ab4b073f78416c03cc8fa131a033c45a7">cn78xx</a>;
<a name="l01890"></a><a class="code" href="unioncvmx__ila__txx__rmatch.html#a49d21dc272b43d3bb87bfd83d8f23a5e">01890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ila__txx__rmatch_1_1cvmx__ila__txx__rmatch__s.html">cvmx_ila_txx_rmatch_s</a>          <a class="code" href="unioncvmx__ila__txx__rmatch.html#a49d21dc272b43d3bb87bfd83d8f23a5e">cn78xxp1</a>;
<a name="l01891"></a>01891 };
<a name="l01892"></a><a class="code" href="cvmx-ila-defs_8h.html#a10642b1021909fb32f55301f342d0996">01892</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ila__txx__rmatch.html" title="cvmx_ila_tx::_rmatch">cvmx_ila_txx_rmatch</a> <a class="code" href="unioncvmx__ila__txx__rmatch.html" title="cvmx_ila_tx::_rmatch">cvmx_ila_txx_rmatch_t</a>;
<a name="l01893"></a>01893 
<a name="l01894"></a>01894 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
