INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado class/clock_alarm/clock_alarm.srcs/sources_1/new/clock_alarm_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_alarm_code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado class/clock_alarm/clock_alarm.srcs/sim_1/new/clock_alarm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_alarm_tb
