<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p103" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_103{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_103{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_103{left:778px;bottom:1141px;letter-spacing:-0.14px;}
#t4_103{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t5_103{left:70px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.57px;}
#t6_103{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t7_103{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_103{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t9_103{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#ta_103{left:70px;bottom:979px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tb_103{left:70px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_103{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#td_103{left:70px;bottom:929px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#te_103{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_103{left:70px;bottom:888px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tg_103{left:70px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_103{left:70px;bottom:854px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#ti_103{left:70px;bottom:837px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tj_103{left:70px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_103{left:70px;bottom:796px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_103{left:70px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_103{left:70px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_103{left:70px;bottom:712px;letter-spacing:-0.08px;}
#to_103{left:156px;bottom:712px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tp_103{left:70px;bottom:688px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tq_103{left:70px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_103{left:70px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_103{left:70px;bottom:638px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tt_103{left:70px;bottom:588px;letter-spacing:-0.09px;}
#tu_103{left:156px;bottom:588px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tv_103{left:70px;bottom:564px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tw_103{left:70px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_103{left:70px;bottom:530px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ty_103{left:752px;bottom:530px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tz_103{left:70px;bottom:513px;letter-spacing:-0.17px;word-spacing:-0.85px;}
#t10_103{left:70px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_103{left:70px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t12_103{left:70px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_103{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t14_103{left:70px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_103{left:70px;bottom:363px;letter-spacing:0.11px;}
#t16_103{left:152px;bottom:363px;letter-spacing:0.16px;}
#t17_103{left:70px;bottom:339px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t18_103{left:70px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t19_103{left:70px;bottom:305px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1a_103{left:70px;bottom:289px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1b_103{left:70px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_103{left:70px;bottom:247px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_103{left:304px;bottom:247px;}
#t1e_103{left:312px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_103{left:70px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_103{left:70px;bottom:206px;}
#t1h_103{left:77px;bottom:206px;}
#t1i_103{left:85px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_103{left:340px;bottom:206px;}
#t1k_103{left:349px;bottom:204px;}
#t1l_103{left:360px;bottom:206px;letter-spacing:-0.15px;}
#t1m_103{left:70px;bottom:182px;letter-spacing:-0.22px;word-spacing:-0.43px;}
#t1n_103{left:213px;bottom:182px;}
#t1o_103{left:221px;bottom:182px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1p_103{left:609px;bottom:182px;}
#t1q_103{left:622px;bottom:182px;letter-spacing:-0.14px;}
#t1r_103{left:652px;bottom:182px;}
#t1s_103{left:663px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1t_103{left:840px;bottom:182px;}
#t1u_103{left:70px;bottom:165px;letter-spacing:-0.19px;word-spacing:-0.37px;}
#t1v_103{left:134px;bottom:165px;}
#t1w_103{left:147px;bottom:165px;}
#t1x_103{left:163px;bottom:165px;}
#t1y_103{left:175px;bottom:165px;}
#t1z_103{left:191px;bottom:165px;}
#t20_103{left:198px;bottom:165px;letter-spacing:-0.11px;}
#t21_103{left:70px;bottom:140px;}
#t22_103{left:77px;bottom:140px;}
#t23_103{left:85px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t24_103{left:341px;bottom:138px;}
#t25_103{left:352px;bottom:140px;letter-spacing:-0.15px;}
#t26_103{left:70px;bottom:116px;}
#t27_103{left:77px;bottom:116px;}
#t28_103{left:84px;bottom:116px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t29_103{left:339px;bottom:114px;}
#t2a_103{left:351px;bottom:116px;letter-spacing:-0.19px;}

.s1_103{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_103{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_103{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_103{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_103{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_103{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s7_103{font-size:11px;font-family:Verdana_13-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts103" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg103Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg103" style="-webkit-user-select: none;"><object width="935" height="1210" data="103/103.svg" type="image/svg+xml" id="pdf103" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_103" class="t s1_103">Vol. 1 </span><span id="t2_103" class="t s1_103">4-17 </span>
<span id="t3_103" class="t s2_103">DATA TYPES </span>
<span id="t4_103" class="t s3_103">By unmasking the invalid operation exception, the programmer can use signaling NaNs to trap to the exception </span>
<span id="t5_103" class="t s3_103">handler. The generality of this approach and the large number of NaN values that are available provide the sophis- </span>
<span id="t6_103" class="t s3_103">ticated programmer with a tool that can be applied to a variety of special situations. </span>
<span id="t7_103" class="t s3_103">For example, a compiler can use signaling NaNs as references to uninitialized (real) array elements. The compiler </span>
<span id="t8_103" class="t s3_103">can preinitialize each array element with a signaling NaN whose significand contains the index (relative position) of </span>
<span id="t9_103" class="t s3_103">the element. Then, if an application program attempts to access an element that it has not initialized, it can use the </span>
<span id="ta_103" class="t s3_103">NaN placed there by the compiler. If the invalid operation exception is unmasked, an interrupt will occur, and the </span>
<span id="tb_103" class="t s3_103">exception handler will be invoked. The exception handler can determine which element has been accessed, since </span>
<span id="tc_103" class="t s3_103">the operand address field of the exception pointer will point to the NaN, and the NaN will contain the index number </span>
<span id="td_103" class="t s3_103">of the array element. </span>
<span id="te_103" class="t s3_103">Quiet NaNs are often used to speed up debugging. In its early testing phase, a program often contains multiple </span>
<span id="tf_103" class="t s3_103">errors. An exception handler can be written to save diagnostic information in memory whenever it is invoked. After </span>
<span id="tg_103" class="t s3_103">storing the diagnostic data, it can supply a quiet NaN as the result of the erroneous instruction, and that NaN can </span>
<span id="th_103" class="t s3_103">point to its associated diagnostic area in memory. The program will then continue, creating a different NaN for each </span>
<span id="ti_103" class="t s3_103">error. When the program ends, the NaN results can be used to access the diagnostic data saved at the time the </span>
<span id="tj_103" class="t s3_103">errors occurred. Many errors can thus be diagnosed and corrected in one test run. </span>
<span id="tk_103" class="t s3_103">In embedded applications that use computed results in further computations, an undetected QNaN can invalidate </span>
<span id="tl_103" class="t s3_103">all subsequent results. Such applications should therefore periodically check for QNaNs and provide a recovery </span>
<span id="tm_103" class="t s3_103">mechanism to be used if a QNaN result is detected. </span>
<span id="tn_103" class="t s4_103">4.8.3.7 </span><span id="to_103" class="t s4_103">QNaN Floating-Point Indefinite </span>
<span id="tp_103" class="t s3_103">For the floating-point data type encodings (single precision, double precision, and double extended precision), one </span>
<span id="tq_103" class="t s3_103">unique encoding (a QNaN) is reserved for representing the special value QNaN floating-point indefinite. The x87 </span>
<span id="tr_103" class="t s3_103">FPU and the Intel SSE/SSE2/SSE3/SSE4.1/AVX extensions return these indefinite values as responses to some </span>
<span id="ts_103" class="t s3_103">masked floating-point exceptions. Table 4-3 shows the encoding used for the QNaN floating-point indefinite. </span>
<span id="tt_103" class="t s4_103">4.8.3.8 </span><span id="tu_103" class="t s4_103">Half Precision Floating-Point Operation </span>
<span id="tv_103" class="t s3_103">Two instructions, VCVTPH2PS and VCVTPS2PH, which provide conversion only between half precision and single </span>
<span id="tw_103" class="t s3_103">precision floating-point values, were introduced with the F16C extensions beginning with the third generation of </span>
<span id="tx_103" class="t s3_103">Intel Core processors based on Ivy Bridge microarchitecture. Starting with the 4th generation Intel </span><span id="ty_103" class="t s3_103">Xeon Scalable </span>
<span id="tz_103" class="t s3_103">Processor Family, an Intel AVX-512 instruction set architecture (ISA) for FP16 was added, supporting a wide range </span>
<span id="t10_103" class="t s3_103">of general-purpose numeric operations for 16-bit half precision floating-point values (binary16 in the IEEE Stan- </span>
<span id="t11_103" class="t s3_103">dard 754-2019 for Floating-Point Arithmetic, aka half precision or FP16). These additions complement the existing </span>
<span id="t12_103" class="t s3_103">32-bit and 64-bit floating-point instructions already available in the Intel Xeon processor-based products. </span>
<span id="t13_103" class="t s3_103">The SIMD floating-point exception behavior of the VCVTPH2PS and VCVTPS2PH instructions, as well as of the other </span>
<span id="t14_103" class="t s3_103">half precision instructions, are described in Section 14.4.1. </span>
<span id="t15_103" class="t s5_103">4.8.4 </span><span id="t16_103" class="t s5_103">Rounding </span>
<span id="t17_103" class="t s3_103">When performing floating-point operations, the processor produces an infinitely precise floating-point result in the </span>
<span id="t18_103" class="t s3_103">destination format (half precision, single precision, double precision, or double extended precision floating-point) </span>
<span id="t19_103" class="t s3_103">whenever possible. However, because only a subset of the numbers in the real number continuum can be repre- </span>
<span id="t1a_103" class="t s3_103">sented in IEEE Standard 754 floating-point formats, it is often the case that an infinitely precise result cannot be </span>
<span id="t1b_103" class="t s3_103">encoded exactly in the format of the destination operand. </span>
<span id="t1c_103" class="t s3_103">For example, the following value (</span><span id="t1d_103" class="t s6_103">a</span><span id="t1e_103" class="t s3_103">) has a 24-bit fraction. The least-significant bit of this fraction (the underlined </span>
<span id="t1f_103" class="t s3_103">bit) cannot be encoded exactly in the single precision format (which has only a 23-bit fraction): </span>
<span id="t1g_103" class="t s3_103">(</span><span id="t1h_103" class="t s6_103">a</span><span id="t1i_103" class="t s3_103">) 1.0001 0000 1000 0011 1001 0111 </span><span id="t1j_103" class="t s3_103">E </span>
<span id="t1k_103" class="t s7_103">2 </span>
<span id="t1l_103" class="t s3_103">101 </span>
<span id="t1m_103" class="t s3_103">To round this result (</span><span id="t1n_103" class="t s6_103">a</span><span id="t1o_103" class="t s3_103">), the processor first selects two representable fractions </span><span id="t1p_103" class="t s6_103">b </span><span id="t1q_103" class="t s3_103">and </span><span id="t1r_103" class="t s6_103">c </span><span id="t1s_103" class="t s3_103">that most closely bracket </span><span id="t1t_103" class="t s6_103">a </span>
<span id="t1u_103" class="t s3_103">in value (</span><span id="t1v_103" class="t s6_103">b </span><span id="t1w_103" class="t s3_103">&lt; </span><span id="t1x_103" class="t s6_103">a </span><span id="t1y_103" class="t s3_103">&lt; </span><span id="t1z_103" class="t s6_103">c</span><span id="t20_103" class="t s3_103">). </span>
<span id="t21_103" class="t s3_103">(</span><span id="t22_103" class="t s6_103">b</span><span id="t23_103" class="t s3_103">) 1.0001 0000 1000 0011 1001 011E </span>
<span id="t24_103" class="t s7_103">2 </span>
<span id="t25_103" class="t s3_103">101 </span>
<span id="t26_103" class="t s3_103">(</span><span id="t27_103" class="t s6_103">c</span><span id="t28_103" class="t s3_103">) 1.0001 0000 1000 0011 1001 100E </span>
<span id="t29_103" class="t s7_103">2 </span>
<span id="t2a_103" class="t s3_103">101 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
