# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../corg_pr1.srcs/sources_1/new/register_16bit.v" \
"../../../../corg_pr1.srcs/sources_1/new/reg_ir.v" \
"../../../../corg_pr1.srcs/sources_1/new/register_8bit.v" \
"../../../../corg_pr1.srcs/sources_1/new/reg_module.v" \
"../../../../corg_pr1.srcs/sources_1/imports/CorgProject1/Memory.v" \
"../../../../corg_pr1.srcs/sources_1/new/arf_module.v" \
"../../../../corg_pr1.srcs/sources_1/new/alu_module.v" \
"../../../../corg_pr1.srcs/sources_1/new/shift_module.v" \
"../../../../corg_pr1.srcs/sources_1/new/reg_flag.v" \
"../../../../corg_pr1.srcs/sources_1/new/top_module.v" \
"../../../../corg_pr1.srcs/sim_1/imports/CorgProject1/TestBench.v" \
"../../../../corg_pr1.srcs/sim_1/imports/Desktop/register_16bit_test.v" \
"../../../../corg_pr1.srcs/sim_1/imports/Desktop/reg_module_test.v" \
"../../../../corg_pr1.srcs/sim_1/imports/Desktop/register_8bit_test.v" \
"../../../../corg_pr1.srcs/sim_1/new/reg_ir_test.v" \
"../../../../corg_pr1.srcs/sim_1/new/alu_module_test.v" \
"../../../../corg_pr1.srcs/sim_1/new/arf_module_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
