{
  "metadata": {
    "schema_version": "review-0.1.0",
    "generated_at": "2025-11-13T04:22:15Z",
    "run_id": "run_20251113T042203Z",
    "source_pdf": "C:\\Users\\admin\\VAI_PLAN\\data\\raw\\sample_ddr5.pdf"
  },
  "summary": {
    "total_requirements": 548
  },
  "requirements": [
    {
      "id": "REQ-0001",
      "title": "JEDEC SOLID STATE TECHNOLOGY ASSOCIATION",
      "description": "JEDEC SOLID STATE TECHNOLOGY ASSOCIATION\nNOTICE \n \nJEDEC standards and publications contain material that has been prepared, reviewed, and \napproved through the JEDEC Board of Directors level and subsequently reviewed and approved\nby the JEDEC legal counsel. \n \nJEDEC standards and publications are designed to serve the public interest through eliminating \nmisunderstandings between manufacturers and purchasers, facilitating interchangeability and \nimprovement of products, and assisting the purcha",
      "confidence": 0.5,
      "source_pages": [
        1
      ],
      "evidence": {
        "start_page": 1,
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0002",
      "title": "te Technology Association 2020 ",
      "description": "te Technology Association 2020 \n3103 North 10th Street \nSuite 240 South \nArlington, VA 22201-2108 \n \n \nJEDEC retains the copyright on this material.  By downloading this file the individual agrees not\nto charge for or resell the resulting material. \n \n \nPRICE: Contact JEDEC \n \n \nPrinted in the U.S.A.  \nAll rights reserved\nDON'T VIOLATE\nTHE\nLAW!\nThis document is copyrighted by JEDEC and may not be\nreproduced without permission.\nFor information, contact:\nJEDEC Solid State Technology Association\n31",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0003",
      "title": "State Technology Association",
      "description": "State Technology Association\n3103 North 10th Street\nSuite 240 South\nArlington, VA 22201-2107\nor refer to www.jedec.org under Standards-Documents/Copyright Information.\nJEDEC Standard No. 79-5\nContents\n1   Scope ......................................................................................................................................................1\n1.1   JM7 Verbal Forms and Terms........................................................................................................1",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0004",
      "title": "]=1BH) - Read Pattern Data1 / LFSR1.........................",
      "description": "]=1BH) - Read Pattern Data1 / LFSR1......................................................47\n3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0) .........................................48\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0005",
      "title": "...............................................47",
      "description": "...............................................47\n3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0) .........................................48\nJEDEC Standard No. 79-5\nContents (Cont’d)\n3.5.31   MR29 (MA[7:0]= DH) - Read Pattern Invert DQU7:0 (DQ15:8)........................................49\n3.5.32   MR30 (MA[7:0]=1EH) - Read LFSR Assignments............................................................50\n3.5.33   MR31 (MA[7:0]=1FH) - Read Training Pattern Address..................",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0006",
      "title": ".84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 Vref",
      "description": ".84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset .....................86\n3.5.85   MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK .............................................87\nJEDEC Standard No. 79-5\n Contents (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0007",
      "title": "CLK and DQL0 VrefDQ Offset .....................86",
      "description": "CLK and DQL0 VrefDQ Offset .....................86\n3.5.85   MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK .............................................87\nJEDEC Standard No. 79-5\n Contents (Cont’d)\n3.5.86   MR142 (MA[7:0]=8EH) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset.....................87\n3.5.87   MR149 (MA[7:0]=95H) - DQL2 DCA for IBCLK and QCLK ..............................................88\n3.5.88   MR150 (MA[7:0]=96H) - DQL2 DCA for QBCLK and DQL2 VrefDQ Offset .....................8",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0008",
      "title": "............................................................",
      "description": "............................................................127\n4.8.2   Write Burst Operation .......................................................................................................128\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0009",
      "title": "..................127",
      "description": "..................127\n4.8.2   Write Burst Operation .......................................................................................................128\nJEDEC Standard No. 79-5\nContents (Cont’d)\n4.8.3   Write Timing Parameters..................................................................................................130\n4.8.4   Write Burst Operation for Optional BL32 Mode................................................................131\n4.8.5   Same Bank Group Write to Write Timings",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0010",
      "title": ".......................................................191",
      "description": ".......................................................191\n4.21.1   Introduction.....................................................................................................................191\nJEDEC Standard No. 79-5\n Contents (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0011",
      "title": "............191",
      "description": "............191\n4.21.1   Introduction.....................................................................................................................191\nJEDEC Standard No. 79-5\n Contents (Cont’d)\n4.21.2   Write Leveling Mode Registers.......................................................................................192\n4.21.3   External Write Leveling Training Operation....................................................................193\n4.21.4   Write Leveling Internal Cycle Alignmen",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0012",
      "title": "............................................................",
      "description": ".................................................................258\n4.38.1   Loopback Output Definition ............................................................................................258\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0013",
      "title": ".......................258",
      "description": ".......................258\n4.38.1   Loopback Output Definition ............................................................................................258\nJEDEC Standard No. 79-5\nContents (Cont’d)\n4.38.2   Loopback Phase.............................................................................................................259\n4.38.3   Loopback Output Mode ..................................................................................................259\n4.38.4   Loopback Timing and Le",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0014",
      "title": "............................................................",
      "description": "....................................................................308\n8.6.1   Rx DQS Jitter Sensitivity Specification .............................................................................308\nJEDEC Standard No. 79-5\n Contents (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0015",
      "title": ".........................308",
      "description": ".........................308\n8.6.1   Rx DQS Jitter Sensitivity Specification .............................................................................308\nJEDEC Standard No. 79-5\n Contents (Cont’d)\n8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests .........................................................311\n8.7   Rx DQS Voltage Sensitivity........................................................................................................315\n8.7.1   Overview......................",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0016",
      "title": "ns .........................................................",
      "description": "ns .......................................................................371\n10.22   3DS DDR5-5600 Speed Bins and Operations .......................................................................373\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0017",
      "title": "................................371",
      "description": "................................371\n10.22   3DS DDR5-5600 Speed Bins and Operations .......................................................................373\nJEDEC Standard No. 79-5\nContents (Cont’d)\n10.23   3DS DDR5-6000 Speed Bins and Operations .......................................................................375\n10.24   3DS DDR5-6400 Speed Bins and Operations .......................................................................377\n10.25   DDR5 Speed Bin Table Notes for Tables 481 thr",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0018",
      "title": "r DDR5 DIMMs................................................",
      "description": "r DDR5 DIMMs........................................................464\nAnnex A   Clock, DQS, and DQ Validation Methodology .........................................................................465\nJEDEC Standard No. 79-5\nTables",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0019",
      "title": ".....................................464",
      "description": ".....................................464\nAnnex A   Clock, DQS, and DQ Validation Methodology .........................................................................465\nJEDEC Standard No. 79-5\nTables\nTable 1 — DDR5 SDRAM X4/8 Ballout Using MO-210................................................................................3\nTable 2 — DDR5 SDRAM X16 Ballout Using MO-210.................................................................................4\nTable 3 — Pinout Description...............",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0020",
      "title": ".......................................................41",
      "description": ".......................................................41\nTable 55 — MR14 Register Definition ........................................................................................................41\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0021",
      "title": "...............41",
      "description": "...............41\nTable 55 — MR14 Register Definition ........................................................................................................41\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 56 — MR15 Register Information.....................................................................................................42\nTable 57 — MR15 Register Definition ........................................................................................................42\nTable 58 — MR16 ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0022",
      "title": "........................................................61",
      "description": "........................................................61\nTable 110 — MR44 Register Definition ......................................................................................................61\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0023",
      "title": "...............61",
      "description": "...............61\nTable 110 — MR44 Register Definition ......................................................................................................61\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 111 — MR45 Register Information ...................................................................................................62\nTable 112 — MR45 Register Definition ......................................................................................................62\nTable 113 — MR46 ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0024",
      "title": "...........................................................8",
      "description": "...........................................................80\nTable 165 — MR113 Register Information .................................................................................................81\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0025",
      "title": "...................80",
      "description": "...................80\nTable 165 — MR113 Register Information .................................................................................................81\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 166 — MR113 Register Definition....................................................................................................81\nTable 167 — MR114 Register Information .................................................................................................82\nTable 168 — MR114 Re",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0026",
      "title": "..........................................................96",
      "description": "..........................................................96\nTable 220 — MR214 Register Definition....................................................................................................96\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0027",
      "title": ".................96",
      "description": ".................96\nTable 220 — MR214 Register Definition....................................................................................................96\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 221 — MR221 Register Information .................................................................................................97\nTable 222 — MR221 Register Definition....................................................................................................97\nTable 223 — MR222 Re",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0028",
      "title": "rence) .....................................................",
      "description": "rence) .....................................................................146\nTable 275 — Self-Refresh Frequency Change Timing Parameters .........................................................146\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0029",
      "title": "....................................146",
      "description": "....................................146\nTable 275 — Self-Refresh Frequency Change Timing Parameters .........................................................146\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 276 — MPSM Configuration Options .............................................................................................147\nTable 277 — Maximum Power Saving Mode Timing Parameters............................................................148\nTable 278 — Mode Register Definition for Ref",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0030",
      "title": "............................................................",
      "description": "................................................................201\nTable 330 — VrefCA/CS Command Definition.........................................................................................202\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0031",
      "title": ".......................201",
      "description": ".......................201\nTable 330 — VrefCA/CS Command Definition.........................................................................................202\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 331 — AC Parameters for VrefCA Command................................................................................203\nTable 332 — VrefCA/CS Command Definition.........................................................................................203\nTable 333 — AC Parameters for VrefCS C",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0032",
      "title": "........................................................272",
      "description": "........................................................272\nTable 384 — Termination State Table......................................................................................................275\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0033",
      "title": "................272",
      "description": "................272\nTable 384 — Termination State Table......................................................................................................275\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 385 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation\nRange; after Proper ZQ Calibration................................................................................276\nTable 386 — Allowable ODTL Offset Combinations ...............................................",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0034",
      "title": "y Test (CT) Mode ...........................................",
      "description": "y Test (CT) Mode ...............................................................324\nTable 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs ........................................325\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0035",
      "title": ".......................................324",
      "description": ".......................................324\nTable 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs ........................................325\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 436 — CMOS Rail to Rail Input Levels for RESET_n ....................................................................326\nTable 437 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire\nOperating Temperature Range; after Proper ZQ Calibration.............................",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0036",
      "title": "ions .......................................................",
      "description": "ions ....................................................................373\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations ....................................................................375\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0037",
      "title": ".................................373",
      "description": ".................................373\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations ....................................................................375\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 489 — 3DS DDR5-6400 Speed Bins and Operations ....................................................................377\nTable 490 — Basic IDD, IDDQ and IPP Measurement Conditions ..........................................................381\nTable 491 — IDD0, IDD0Q, and IPP0 ....................",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0038",
      "title": "ing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400",
      "description": "ing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400.........................462\nTable 527 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs.............................................464\nJEDEC Standard No. 79-5\nFigures",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0039",
      "title": "S-DDR5-5600 to 3DS-DDR5-6400.........................462",
      "description": "S-DDR5-5600 to 3DS-DDR5-6400.........................462\nTable 527 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs.............................................464\nJEDEC Standard No. 79-5\nFigures\nFigure 1 — DDR5 Ball Assignments for the x4/8 Component......................................................................3\nFigure 2 — DDR5 Ball Assignments for the x16 Component.......................................................................4\nFigure 3 — RESET_n and Initialization Sequenc",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0040",
      "title": "g w/ 2-Cycle Exit Command ..................................",
      "description": "g w/ 2-Cycle Exit Command ..................................................139\nFigure 55 — Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command ..................................................140\nJEDEC Standard No. 79-5\nFigures (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0041",
      "title": "...................................139",
      "description": "...................................139\nFigure 55 — Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command ..................................................140\nJEDEC Standard No. 79-5\nFigures (Cont’d)\nFigure 56 — Self-Refresh Entry/Exit Timing in 2N Mode w/ 1-Cycle Exit Command...............................141\nFigure 57 — Power-Down Entry and Exit Mode.......................................................................................143\nFigure 58 — Frequency Change during Self Refresh .....",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0042",
      "title": "e...........................................................",
      "description": "e....................................................................215\nFigure 106 — Vref Full Step from Vrefmax to Vrefmin Case....................................................................215\nJEDEC Standard No. 79-5\n Figures (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0043",
      "title": "...........................215",
      "description": "...........................215\nFigure 106 — Vref Full Step from Vrefmax to Vrefmin Case....................................................................215\nJEDEC Standard No. 79-5\n Figures (Cont’d)\nFigure 107 — VrefDQ Operating Range (VrefDQmin, VrefDQmax) ........................................................217\nFigure 108 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize ............................218\nFigure 109 — VrefDQ_time Timing Diagram...............................",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0044",
      "title": "e 1 - DQ RTT Park to Read...................................",
      "description": "e 1 - DQ RTT Park to Read....................................................280\nFigure 155 — tADC Clarification - Example 2 - DQS RTT Park to Read .................................................280\nJEDEC Standard No. 79-5\nFigures (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0045",
      "title": "....................................280",
      "description": "....................................280\nFigure 155 — tADC Clarification - Example 2 - DQS RTT Park to Read .................................................280\nJEDEC Standard No. 79-5\nFigures (Cont’d)\nFigure 156 — Example 1 of Burst Write Operation ODT Latencies and Control Diagrams .....................281\nFigure 157 — Example 2 of Burst Write Operation ODT Latencies and Control Diagrams .....................282\nFigure 158 — Example 3 of Burst Write Operation ODT Latencies and Control Diagrams ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0046",
      "title": "on .........................................................",
      "description": "on ............................................................................336\nFigure 208 — Example of DDR5 Memory Interconnect – Tx DQS Jitter..................................................337\nJEDEC Standard No. 79-5\n Figures (Cont’d)\nFigure 209 — Example of DDR5 Memory Interconnect – Tx DQ Jitter ....................................................341\nFigure 210 — Example of DDR5 Memory Interconnect – Tx DQ Stressed Eye ......................................345\nFigure 211 — Read Burst E",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0047",
      "title": "ot yet been reviewed or determined to be the working assumpt",
      "description": "ot yet been reviewed or determined to be the working assumption.\nDDR5 SDRAM STANDARD\n(From JEDEC Board Ballot JCB-20-21, formulated under the cognizance of the JC-42.3 Subcommittee on \nDRAM Memories.)\nThis document defines the DDR5 SDRAM specification, including features, functionalities, AC and DC \ncharacteristics, packages, and ball/signal assignments. The purpose of this Standard is to define the \nminimum set of requirements for JEDEC compliant 8Gb through 32Gb for x4, x8, and x16 DDR5 \nSDRAM",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0048",
      "title": "e may be additional rows of inactive balls for ",
      "description": "e may be additional rows of inactive balls for \nmechanical support.\n2.2\nDDR5 SDRAM Ball Pitch\nThe DDR5 SDRAM component shall use a ball pitch of 0.8mm by 0.8mm.\nThe number of depopulated columns is 3.\n2.3\nDDR5 SDRAM Columns for X4, X8\nThe DDR5 SDRAM x4/x8 component shall have 6 electrical columns of balls in 2 sets of 3 columns.\nThere shall be columns between the electrical columns where there are no balls populated. The number of \nthese is 3.\nElectrical is defined as columns that contain signal",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0049",
      "title": "tion",
      "description": "tion\nNOTE 3\nTDQS_c is not available for the x4 configuration\nNOTE 4\nDM_n not valid for the x4 configuration\n1 2 3 4 5 6 7 8 9\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\n1 2 3 4 5 6 7 8 9 1011\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nPopulated ball\nBall not populated\nMO-210-AL (x4/x8)\nMO-210-AN (x4/x8)\nwith support balls\nJEDEC Standard No. 79-5\nPage 4\n2.5\nDDR5 SDRAM X16 Ballout uSing MO-210\nTable 2 provides the DDR5 SDRAM X16 Ballout using MO-210.\nFigure 2 provides the DDR5 Ball Assignments for the x16 component.\nNOTE 1\nAdditio",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0050",
      "title": "Function",
      "description": "Function\nCK_t, CK_c\nInput\nClock: CK_t and CK_c are differential clock inputs. All address and control input signals \nare sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.\nChip Select: All commands are masked when CS_n is registered HIGH. CS_n provides \nfor external Rank selection on systems with multiple Ranks. CS_n is considered part of \nthe command code. CS_n is also used to enter and exit the parts from power down \nmodes.\nDM_n,\nDMU_n, \nDML_n\nInput\nInput Data Mask",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0051",
      "title": ", DQSL_c, and DQSU_c, respectively, ",
      "description": ", DQSL_c, and DQSU_c, respectively, \nto provide differential pair signaling to the system during reads and writes. DDR5 \nSDRAM supports differential data strobe only and does not support single-ended.\nTDQS_t, TDQS_c\nOutput\nTermination Data Strobe: TDQS_t/TDQS_c is applicable for x8 DRAMs only. When \nenabled via MR5:OP[4]=1, the DRAM shall enable the same termination resistance \nfunction on TDQS_t/TDQS_c that is applied to DQS_t/DQS_c. When disabled via \nMR5:OP[4]=0, DM_n/TDQS_t shall provide the",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0052",
      "title": "nly relevant for certain ",
      "description": "nly relevant for certain \ndensities (including stacking) of DRAM component. In the case that CA[13] is not used, \nits ball location, considering whether MIR is used or not, should be connected to VDDQ\nCAI\nInput\nCommand & Address Inversion: With the CAI pin connected to VDDQ, DRAM internally \ninverts the logic level present on all the CA signals. Normally the CAI pin must be \nconnected to VSSQ if no CA inversion is required.\nCA_ODT\nInput\nODT for Command and Address. Apply Group A settings if the ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0053",
      "title": "0~BG2",
      "description": "0~BG2\nBG0~BG1\nBank Address in a BG\nBA0\nBA0\nBA0\n# BG / # Banks per BG / # Banks\n8 / 2 / 16\n8 / 2 / 16\n4 / 2 / 8\nRow Address\nR0~R15\nR0~R15\nR0~R15\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB\nChip IDs / Maximum Stack Height\nCID0~3 / 16H\nCID0~3 / 16H\nCID0~3 / 16H\nTable 5 — 16 Gb Addressing Table\nConfiguration \n4 Gb x4\n2 Gb x8\n1 Gb x16\nBG Address\nBG0~BG2\nBG0~BG2\nBG0~BG1\nBank Address in a BG\nBA0~BA1\nBA0~BA1\nBA0~BA1\n# BG / # Banks per BG / # Banks\n8 / 4 / 32\n8 / 4 / 32\n4 / 4 / 16\nRow Addres",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0054",
      "title": "Bank Address in a BG",
      "description": "Bank Address in a BG\nBA0~BA1\nBA0~BA1\nBA0~BA1\n# BG / # Banks per BG / # Banks\n8 / 4 / 32\n8 / 4 / 32\n4 / 4 / 16\nRow Address\nR0~R17\nR0~R17\nR0~R17\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB\nChip IDs / Maximum Stack Height\nCID0~2 / 8H\nCID0~2 / 8H\nCID0~2 / 8H\nJEDEC Standard No. 79-5\nPage 8\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0055",
      "title": "n for the DDR5 SDRAM consists of a single 16n-bit wide, eigh",
      "description": "n for the DDR5 SDRAM consists of a single 16n-bit wide, eight clock \ndata transfer at the internal DRAM core and sixteen corresponding n-bit wide, one-half clock cycle data \ntransfers at the I/O pins.\nRead and write operation to the DDR5 SDRAM are burst oriented, start at a selected location, and continue \nfor a burst length of sixteen or a ‘chopped’ burst of eight in a programmed sequence. Operation begins \nwith the registration of an ACTIVATE Command, which is then followed by a Read or Write ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0056",
      "title": "Write Latency",
      "description": "Write Latency\nn/a\nWL=RL-2 (CWL=CL-2)\nFixed based on RL (CL)\nWrite Recovery (tWR)\nMR6 OP[3:0]\n0000B\nWR = 48nCK @3200 or 30ns\nRead to Precharge \nDelay (tRTP)\nMR6 OP[7:4]\n0000B\ntRTP=12nCK @3200 or 7.5ns\nVrefDQ Value\nMR10\n0010 1101B\nVREF(DQ) Range: 75% of VDDQ\nVrefCA Value\nMR11\n0010 1101B\nVREF(CA) Range: 75% of VDDQ\nVrefCS Value\nMR12\n0010 1101B\nVREF(CS) Range: 75% of VDDQ\nECS Error Threshold \nCount (ETC)\nMR15\n011B\n256\nPost Package Repair\nMR23 OP[1:0]\n00B\nhPPR & sPPR Disabled\nCK ODT\nMR32 OP[2:0]\nCK O",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0057",
      "title": "(Tc ). At least tINIT2 before RESET_n de-assertion, CS_n is ",
      "description": "(Tc ). At least tINIT2 before RESET_n de-assertion, CS_n is required to be set LOW. \nAll other input signals are “Don’t Care”. The DRAM shall support the ability for RESET_n to be held \nindefinitely.\nDQS_RTT_PARK\nMR33 OP[5:3]\n000B\nRTT OFF\nRTT_PARK\nMR34 OP[2:0]\n000B\nRTT OFF\nRTT_WR\nMR34 OP[5:3]\n001B\n240 Ohm\nRTT_NOM_WR\nMR35 OP[2:0]\n011B\n80 Ohm\nRTT_NOM_RD\nMR35 OP[5:3]\n011B\n80 Ohm\nRTT Loopback\nMR36 OP[2:0]\n000B\nRTT OFF\nTable 10 — Voltage Ramp Conditions\nAfter\nApplication Conditions\nTa is reached\nVPP ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0058",
      "title": "libration.",
      "description": "libration.\nNOTE 6\nPrior to ZQcal completion (Tj ), MPC commands shall be multi-cycle as described in the MPC command Timings section.\nFigure 3 — RESET_n and Initialization Sequence at Power-on Ramping\n4\nAfter RESET_n is de-asserted (Tc ), wait at least tINIT3 before driving CS_n high. \n5\nAfter setting CS_n high (Td ), wait a minimum of tINIT4 to allow the DRAM CMOS based receiver to register the \nexit and allow the CS_n, CK, CA, DQ and DQS ODT to go to the defined strap or MRS state (Te ). Clock",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0059",
      "title": "5 device is ready for normal operation and is able to accept",
      "description": "5 device is ready for normal operation and is able to accept any valid command. Any additional mode \nregisters that have not previously been set up for normal operation should be written at this time.\ntrans\nSTRAP or MR ODT STATE\nSTRAP or MR ODT STATE\ntrans\nCS_RTT_OFF\nSTRAP or MR ODT STATE\ntrans\nReset\nCS CMOS Registration & \nODT Async On\nInitialization\nNote 3\nNote 3\nNote 3\nNote 3\nNote 3\nNote 3\nNote 3\nCMD\nVALID\nMPC\nDLL Reset\nZQCAL Start\nZQCAL Latch\nMode Reg. or \nTraining Oper.\nMode Reg. or \nTraini",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0060",
      "title": "inimum cycles required after CS_n HIGH",
      "description": "inimum cycles required after CS_n HIGH\ntINIT5\n3\n-\nnCK\n1\nMinimum time from Exit Reset to first valid Configuration \nCommand\ntXPR\ntXS\n-\nns\nMinimum stable clock time\ntCKSRX\nSee Self Refresh \nTiming Table\nNOTE 1\nMin number of NOP commands issued after CS_n High (tINIT4)\ntrans\nSTRAP or MR ODT STATE\nSTRAP or MR ODT STATE\ntrans\nCS_RTT_OFF\nSTRAP or MR ODT STATE\ntrans\nReset\nCS CMOS Registration & \nODT Async On\nInitialization\nNote 1\nNote 1\nNote 1\nNote 1\nNote 1\nNote 1\nNote 1\nCMD\nVALID\nMPC\nDLL Reset\nZQCAL S",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0061",
      "title": "NOTE 4",
      "description": "NOTE 4\nDuring ramp up and ramp down [VDDQ-VDD] must be equal or less than 200mV.   \nNOTE 5\nAfter tINIT0, all supplies must be within their specified tolerance, as defined in the DC Operating Tables.\nRail to Rail Requirements\nVDDQ_Ramp_Up_SR\nVDDQ_Ramp_Down_SR\nVDD_Ramp_Up_SR\nVDD_Ramp_Down_SR\nVPP must be equal or greater than VDDQ always\nDuring ramp up and ramp down [VDDQ-VDD] must =<200m V\nJEDEC Standard No. 79-5\nPage 14\n3.4\nMode Register Definition\n3.4.1   Mode Register Read (MRR)\nThe Mode Regist",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0062",
      "title": "17th and 18th bits, while CRC is enabled, the strobe needs t",
      "description": "17th and 18th bits, while CRC is enabled, the strobe needs to toggle for BL18.\nFigure 6 provides mode register read timing. Tables 14 through 19 provide through DQ output mapping for \nvarious devices.\nFigure 6 — Mode Register Read Timing\nTable 14 — DQ Output Mapping for x4 Device\nBL\n0-7\n8\n9\n10\n11\n12\n13\n14\n15\nDQ0\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ1\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ2\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ3\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nNOTE\nThe read pre-ambl",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0063",
      "title": "0",
      "description": "0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ9\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ10\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ11\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ12\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ13\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ14\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ15\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nNOTE 1\nThe read pre-amble and post-amble of MRR are same as normal read.\nNOTE 2\nOutput map excludes per bit DFE, DCA and VrefDQ mode registers (MR103 through MR255)\nT",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0064",
      "title": "P1",
      "description": "P1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ4\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ5\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ6\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ7\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nNOTE 1\nThe read pre-amble and post-amble of MRR are same as normal read.\nNOTE 2\nOutput of mode register data is only duplicated and inverted across the first 8 bits of a x16 device when reading from a DFE register \nassociated with a lower byte DQ or DML.\nNOTE 3\nOutput map is ONLY for per bit DFE, D",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0065",
      "title": "DFE Tap-3, DFE Tap-4 mode registers. Figure 8 provides DFE u",
      "description": "DFE Tap-3, DFE Tap-4 mode registers. Figure 8 provides DFE update setting.\nDQ12\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ13\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ14\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ15\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nNOTE 1\nThe read pre-amble and post-amble of MRR are same as normal read.\nNOTE 2\nOutput of mode register data is only duplicated and inverted across the last 8 bits of a x16 device when reading from a DFE register \nassociated with an upper byte DQ or DMU",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0066",
      "title": "rameter applies only to MRW’s to DFE registers and is define",
      "description": "rameter applies only to MRW’s to DFE registers and is defined as the settling time before a new DFE setting is active.\nTable 21 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)\nCurrent State\nCommand\nIntermediate State\nNext State\nMRR\nMode Register Reading\n(All Banks Idle)\nAll Banks Idle\nMRW\nMode Register Writing\n(All Banks Idle)\nAll Banks Idle\nOld DFE\nSetting\nUpdating DFE Setting\nNew DFE\nSetting\nDFE\nSetting\nAdjustment\nJEDEC Standard No. 79-5\nPage 19\n3.4.4   Mode Register T",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0067",
      "title": "r Mode Register Read (MRR) and Mode Register Write (MRW) com",
      "description": "r Mode Register Read (MRR) and Mode Register Write (MRW) command \nprotocol.\nFor DDR5, the SDRAM shall support up to 8 MRA’s, each with a byte-wide payload. Allowing for up to \n256 byte-wide registers.\n3.5.1   Mode Register Assignment and Definition in DDR5 SDRAM\nTable 24 shows the mode registers for DDR5 SDRAM. Each bit in a register byte (MR#) is denoted as \"R\" \nif it can be read but not written, \"W\" if it can be written but reads shall always produce a ZERO for those \nspecific bits, and \"R/W\" ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0068",
      "title": "AM does not guarantee any ",
      "description": "AM does not guarantee any \noperation of those specific RFU bits. When the host issues an MRR to a defined register (MR#) that \ncontains RFU bits in it, those specific bits shall always produce a ZERO.\nFor cases in which a mode register is specific to a particular device configuration (x16, x8, x4) and/or \ndensity (32Gb, 16Gb, 8Gb), the following rules shall be applied:\n-\nWhen the DRAM is configured as a x4/x8, an entire MR# used only for a x16 shall be considered RFU. These bits \nare don’t care ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0069",
      "title": "efCS Calibration Value",
      "description": "efCS Calibration Value\n13\nRFU\ntCCD_L / tDLLK\n14\nECS Mode\nReset \nECS \nCounter\nRow \nMode/\nCode \nWord \nMode\nRFU\nCID3\nCID2\nCID1\nCID0\n15\nRFU\nAutomatic \nECS in \nSelf \nRefresh\nECS Error Threshold Count (ETC)\n16\nTransparency - Row Address with Max Errors 1 - See Section 3.5.18 for encoding details\n17\nTransparency - Row Address with Max Errors 2 - See Section 3.5.19 for encoding details\n18\n Transparency - Row Address with Max Errors 3 - See Section 3.5.20 for encoding details\n19\nTransparency - Max Row Er",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0070",
      "title": "(s) or QCLK ",
      "description": "(s) or QCLK \nin 4-phase clocks\n44\nRFU\nSign Bit for \nQBCLK in \n4-phase \nclocks\nDCA for QBCLK in 4-phase clocks\n45\nDQS Interval Timer Run Time\n46\nDQS Oscillator Count - LSB\n47\nDQS Oscillator Count - MSB\n48\nWrite Pattern Mode\nWrite CRC \nauto-dis-\nable \nstatus\nWrite CRC \nauto-dis-\nable \nenable\nWrite CRC \nerror \nstatus\nWrite CRC \nenable \nupper    \nnibble\nWrite CRC \nenable\nlower \nnibble\n51\nRFU\nWrite CRC Auto-Disable Threshold - See MR for encoding details\n52\nRFU\nWrite CRC Auto-Disable Window - See MR ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0071",
      "title": "QCLK",
      "description": "QCLK\n104\nRFU\nDQSL_t \nQBCLK \nSign\nRFU\nDQSL_t DCA for QBCLK\n105\nDQSL_c \nIBCLK Sign\nRFU\nDQSL_c DCA for IBCLK\nDQSL_c \nQCLK Sign\nRFU\nDQSL_c DCA for QCLK\n106\nRFU\nDQSL_c \nQBCLK \nSign\nRFU\nDQSL_c DCA for QBCLK\n107\nDQSU_t \nIBCLK Sign\nRFU\nDQSU_t DCA for IBCLK\nDQSU_t \nQCLK Sign\nRFU\nDQSU_t DCA for QCLK\n108\nRFU\nDQSU_t \nQBCLK \nSign\nRFU\nDQSU_t DCA for QBCLK\n109\nDQSU_c \nIBCLK Sign\nRFU\nDQSU_c DCA for IBCLK\nDQSU_c \nQCLK Sign\nRFU\nDQSU_c DCA for QCLK\n110\nRFU\nDQSU_c \nQBCLK \nSign\nRFU\nDQSU_c DCA for QBCLK\n111\nRFU\nGloba",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0072",
      "title": "Section 3.5.79 for encoding details",
      "description": "Section 3.5.79 for encoding details\n133\nDQL0 \nIBCLK Sign\nRFU\nDQL0 DCA for IBCLK\nDQL0 \nQCLK Sign\nRFU\nDQL0 DCA for QCLK\n134\nDQL0 \nVREFDQ \nSign\nDQL0 VREFDQ Offset\nDQL0 \nQBCLK \nSign\nRFU\nDQL0 DCA for QBCLK\n136\nRFU\nDQL1 DFE Gain Bias - See MR for encoding details\n137\nDQL1 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n138\nDQL1 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n139\nDQL1 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n140\nDQL1 DFE Tap-4 Bias - See Section 3.5.79",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0073",
      "title": "g details",
      "description": "g details\n162\nDQL4 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n163\nDQL4 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nJEDEC Standard No. 79-5\nPage 26\n164\nDQL4 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n165\nDQL4 \nIBCLK Sign\nRFU\nDQL4 DCA for IBCLK\nDQL4 \nQCLK Sign\nRFU\nDQL4 DCA for QCLK\n166\nDQL4 \nVREFDQ \nSign\nDQL4 VREFDQ Offset\nDQL4 \nQBCLK \nSign\nRFU\nDQL",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0074",
      "title": "Section 3.5.79 for encoding details",
      "description": "Section 3.5.79 for encoding details\n189\nDQL7 \nIBCLK Sign\nRFU\nDQL6 DCA for IBCLK\nDQL7 \nQCLK Sign\nRFU\nDQL7 DCA for QCLK\n190\nDQL7 \nVREFDQ \nSign\nDQL7 VREFDQ Offset\nDQL7 \nQBCLK \nSign\nRFU\nDQL7 DCA for QBCLK\n192\nRFU\nDQU0 DFE Gain Bias - See MR for encoding details\n193\nDQU0 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n194\nDQU0 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n195\nDQU0 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n196\nDQU0 DFE Tap-4 Bias - See Section 3.5.79",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0075",
      "title": "A for QBCLK",
      "description": "A for QBCLK\n216\nRFU\nDQU3 DFE Gain Bias - See MR for encoding details\n217\nDQU3 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n218\nDQU3 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n219\nDQU3 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n220\nDQU3 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n221\nDQU3 \nIBCLK Sign\nRFU\nDQU3 DCA for IBCLK\nDQU3 \nQCLK Sign\nRFU\nDQU3 DCA for QCLK\n222\nDQU3 \nVREFDQ \nSign\nDQU3 VREFDQ Offset\nDQU3 \nQBCLK \nSign\nRFU\nDQU3 DCA for QBCLK\n22",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0076",
      "title": "ls",
      "description": "ls\n242\nDQU6 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n243\nDQU6 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n244\nDQU6 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n245\nDQU6 \nIBCLK Sign\nRFU\nDQU6 DCA for IBCLK\nDQU6 \nQCLK Sign\nRFU\nDQU6 DCA for QCLK\n246\nDQU6 \nVREFDQ \nSign\nDQU6 VREFDQ Offset\nDQU6 \nQBCLK \nSign\nRFU\nDQU6 DCA for QBCLK\n248\nRFU\nDQU7 DFE Gain Bias - See MR for encoding details\n249\nDQU7 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n250\nDQU7 DF",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0077",
      "title": "ister Information",
      "description": "ister Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPDA Select ID\nPDA Enumerate ID\nTable 28 — MR1 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nPDA Enumerate ID\nR\nOP[3:0]\nThis is a Read Only MR field, which is only \nprogrammed through an MPC command with the \nPDA Enumerate ID opcode.\nxxxxB Encoding is set with MPC command with the \nPDA Enumerate ID opcode. This can only be set \nwhen PDA Enumerate Programming Mode is \nenabled and the associated DRAM’s DQ0 is \nasserte",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0078",
      "title": "rmal Mode (Default)",
      "description": "rmal Mode (Default)\n1B: Write Leveling\n1,2,3\n2N Mode\nR\nOP[2]\n0B: 2N Mode (Default)\n1B: 1N Mode\n4\nMax Power Saving Mode\nR/W\nOP[3]\n0B: Disable (Default)\n1B: Enable\nCS Assertion Duration \n(MPC)\nR/W\nOP[4]\n0B: Only Multiple cycles of CS assertion \nsupported for MPC, VrefCA and VrefCS \ncommands (Default)\n1B: Only a single cycle of CS assertion supported \nfor MPC, VrefCA and VrefCS commands\nDevice 15 Maximum Power \nSavings Mode\nR/W\nOP[5]\n0B: Disable (Default)\n1B: Enable\nReserved\nReserved\nOP[6]\n    Rese",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0079",
      "title": "e",
      "description": "e\nWrite Leveling\n Internal Cycle \nAlignment - Lower Byte\nTable 32 — MR3 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite Leveling\n Internal Cycle \nAlignment - Lower Byte\nR/W\nOP[3:0]\n0000B: 0 tCK (Default)\n0001B: -1 tCK\n0010B: -2 tCK\n0011B: -3 tCK\n0100B: -4 tCK\n0101B: -5 tCK\n0110B: -6 tCK\n(Optional OPcode: 0111B through 1111B)\n0111B: -7 tCK\n1000B: -8 tCK\n...\n1110B: -14 tCK\n1111B: -15 tCK\nWrite Leveling\n Internal Cycle \nAlignment - Upper Byte\nR/W\nOP[7:4]\n0000B: 0 tCK (Default)\n0",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0080",
      "title": "ttings",
      "description": "ttings\nTable 33 — MR4 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTUF \nRFU\nRefresh \ntRFC Mode\nRefresh \nInterval \nRate\nIndicator\nRefresh Rate\nTable 34 — MR4 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRefresh Rate\nR\nOP[2:0]\n000B: RFU\n001B: tREFI x1 (1x Refresh Rate), <80°C nominal\n010B: tREFI x1 (1x Refresh Rate), 80-85°C nominal\n011B: tREFI /2 (2x Refresh Rate), 85-90°C nominal\n100B: tREFI /2 (2x Refresh Rate), 90-95°C nominal\n101B: tREFI /2 (2x Refresh",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0081",
      "title": "Refresh Mode (tRFC1)",
      "description": "Refresh Mode (tRFC1)\n1B: Fine Granularity Refresh Mode (tRFC2)\nTUF \n(Temperature Update \nFlag)\nR\nOP[7]\n0B: No change in OP[3:1] since last MR4 read (default) \n1B: Change in OP[3:1] since last MR4 read\nNOTE 1\nThe refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range. \nThe five ranges defined by OP[2:0] are determined by four temperature thresholds.\nNOTE 2\nThe four temperature thresholds are nominally at 80°C, 85°C, 90°C and ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0082",
      "title": "tion",
      "description": "tion\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPull-Down             \nOutput Driver Impedance\nDM Enable\nTDQS \nEnable\nPODTM \nSupport\nPull-up         \nOutput Driver Impedance\nData \nOutput \nDisable\nTable 36 — MR5 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nData \nOutput \nDisable\nW\nOP[0]\n0B: Normal Operation (Default)\n1B: Outputs Disabled\nPull-up                 \n   Output Driver\nImpedance\nR/W\nOP[2:1]\n00B: RZQ/7 (34)\n01B: RZQ/6 (40)\n10B: RZQ/5 (48)\n11B: RFU\nPackage Output Driv",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0083",
      "title": "RFU",
      "description": "RFU\n1010B: RFU\n1011B: RFU\nAll other encodings reserved\n0000B: 12nCK\n0001B: 14nCK\n0010B: 15nCK\n0011B: 17nCK\n0100B: 18nCK\n0101B: 20nCK\n0110B: 21nCK\n0111B: 23nCK\n1000B: 24nCK\nAll other encodings reserved\nNOTE 1\ntWR is currently defined as 30ns across all bins, this table will convert that value into nCK configuration options\nNOTE 2\ntRTP is currently defined as 7.5ns across all bins, this table will convert that value into nCK configuration options\nNOTE 3\nDefined tWR/tRTP is not supported with data ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0084",
      "title": "gister",
      "description": "gister\nType\nOperand\nData\nNotes\nTM\nW\nOP[7]\n0B: Normal (Default)\n1B: Test Mode\nJEDEC Standard No. 79-5\nPage 37\n3.5.12   MR10 (MA[7:0]=0AH) - VrefDQ Calibration Value\nTable 43 — MR10 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nVrefDQ Calibration Value\nTable 44 — MR10 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nVrefDQ Cal Value\nR/W\nOP[7:0]\n0000:0000B:\n--Thru--\n1111:1111B: See Table 45\nTable 45 — VrefDQ Setting Range\nFunction\nOperand\nNotes\nVrefDQ Cal \nValue ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0085",
      "title": "5%",
      "description": "5%\n0111 1001B: 37.0%\n0000 1110B: 90.5%\n0010 1001B: 77.0%\n0100 0100B: 63.5%\n0101 1111B: 50.0%\n0111 1010B: 36.5%\n0000 1111B: 90.0%\n0010 1010B: 76.5%\n0100 0101B: 63.0%\n0110 0000B: 49.5%\n0111 1011B: 36.0%\n0001 0000B: 89.5%\n0010 1011B: 76.0%\n0100 0110B: 62.5%\n0110 0001B: 49.0%\n0111 1100B: 35.5%\n0001 0001B: 89.0%\n0010 1100B: 75.5%\n0100 0111B: 62.0%\n0110 0010B: 48.5%\n0111 1101B: 35.0%\n0001 0010B: 88.5%\n0010 1101B: 75.0%\n0100 1000B: 61.5%\n0110 0011B: 48.0%\nAll Others: \nReserved\n0001 0011B: 88.0%\n0010 11",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0086",
      "title": "Value for ",
      "description": "Value for \nMR11\nOP\n0000 0000B: 97.5% 0001 1011B: 84.0%\n0011 0110B: 70.5%\n0101 0001B: 57.0%\n0110 1100B: 43.5%\n0000 0001B: 97.0% 0001 1100B: 83.5%\n0011 0111B: 70.0%\n0101 0010B: 56.5%\n0110 1101B: 43.0%\n0000 0010B: 96.5% 0001 1101B: 83.0%\n0011 1000B: 69.5%\n0101 0011B: 56.0%\n0110 1110B: 42.5%\n0000 0011B: 96.0%\n0001 1110B: 82.5%\n0011 1001B: 69.0%\n0101 0100B: 55.5%\n0110 1111B: 42.0%\n0000 0100B: 95.5%\n0001 1111B: 82.0%\n0011 1010B: 68.5%\n0101 0101B: 55.0%\n0111 0000B: 41.5%\n0000 0101B: 95.0% 0010 0000B: 8",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0087",
      "title": "0%",
      "description": "0%\n0010 1110B: 74.5%\n0100 1001B: 61.0%\n0110 0100B: 47.5%\n0001 0100B: 87.5%\n0010 1111B: 74.0%\n0100 1010B: 60.5%\n0110 0101B: 47.0%\n0001 0101B: 87.0% 0011 0000B: 73.5%\n0100 1011B: 60.0%\n0110 0110B: 46.5%\n0001 0110B: 86.5%\n0011 0001B: 73.0%\n0100 1100B: 59.5%\n0110 0111B: 46.0%\n0001 0111B: 86.0%\n0011 0010B: 72.5%\n0100 1101B: 59.0%\n0110 1000B: 45.5%\n0001 1000B: 85.5%\n0011 0011B: 72.0%\n0100 1110B: 58.5%\n0110 1001B: 45.0%\n0001 1001B: 85.0% 0011 0100B: 71.5%\n0100 1111B: 58.0%\n0110 1010B: 44.5%\n0001 1010B:",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0088",
      "title": "0%",
      "description": "0%\n1111 0010B: 40.5%\n1000 0111B: 94.0% 1010 0010B: 80.5%\n1011 1101B: 67.0%\n1101 1000B: 53.5%\n1111 0011B: 40.0%\n1000 1000B: 93.5% 1010 0011B: 80.0%\n1011 1110B: 66.5%\n1101 1001B: 53.0%\n1111 0100B: 39.5%\n1000 1001B: 93.0% 1010 0100B: 79.5%\n1011 1111B: 66.0%\n1101 1010B: 52.5%\n1111 0101B: 39.0%\n1000 1010B: 92.5% 1010 0101B: 79.0%\n1100 0000B: 65.5%\n1101 1011B: 52.0%\n1111 0110B: 38.5%\n1000 1011B: 92.0% 1010 0110B: 78.5%\n1100 0001B: 65.0%\n1101 1100B: 51.5%\n1111 0111B: 38.0%\n1000 1100B: 91.5% 1010 0111B:",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0089",
      "title": "tCCD_L",
      "description": "tCCD_L\nTable 51 — MR13 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\ntCCD_L / tCCD_L_WR / tDLLK\nTable 52 — MR13 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\ntCCD_L / tCCD_L_WR / \ntDLLK\nR\nOP[3:0]\n0000B: \n--Thru--\n1111B: See Table 53\nTable 53 — tCCD_L/tCCD_L_WR/tDLLK Encoding Details\nFunction\nOP[3:0]\ntCCD_L.min\n(nCK)\ntCCD_L_WR.min \n(nCK)\ntDLLK.min\n(nCK)\nDetails\nNotes\n0000\n8\n32\n1024\n2000Mbps< Data Rate ≤ 2100Mbps & \nData Rate = 3200Mbps\n0001\n9\n36\n1024\n320",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0090",
      "title": "1B: ECS counts Code words with errors",
      "description": "1B: ECS counts Code words with errors\n1\nECS Reset Counter\nW\nOP[6]\n0B: Normal (Default)\n1B: Reset ECC Counter\n1,4\nECS Mode\nR/W\nOP[7]\n0B: Manual ECS Mode Disabled (Default)\n1B: Manual ECS Mode Enabled\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data.\nNOTE 2\nCID[3:0] encoding is based on the stack height of the device and varies depending on the number of dies in the stack",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0091",
      "title": "4096",
      "description": "4096\n 110B: RFU\n 111B: RFU\nAutomatic ECS in Self \nRefresh\nW\nOP[3]\n0B: Automatic ECS disabled in Self-Refresh in \nManual ECS mode (default)\n1B: Automatic ECS enabled in Self-Refresh in \nManual ECS mode\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data.\nNOTE 2\nDDR5 performs Automatic ECS operation while in Self-Refresh mode either by enabling MR15:OP[3]=1B (Automatic ECS in ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0092",
      "title": "R11",
      "description": "R11\nR10\nR9\nR8\nTable 61 — MR17 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nMax Row Error Address \nR[15:8]\nR\nOP[7:0]\nContains 8 bits of the row address with the \nhighest error count\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data\nTable 62 — MR18 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nBG2\nBG1\nBG0\nBA1\nBA0\nR17\nR16\nTable 63",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0093",
      "title": "error count range data",
      "description": "error count range data\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data.\nJEDEC Standard No. 79-5\nPage 45\n3.5.25   MR23 (MA [7:0] = 17H) - PPR Settings\n3.5.26   MR24 (MA [7:0] = 18H) - PPR Guard Key\nTable 68 — MR23 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 69 — MR23 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR\nR/W\nOP",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0094",
      "title": "Read Pattern / LFSR Seed UI 2",
      "description": "Read Pattern / LFSR Seed UI 2\nR/W\nOP[2]\nRead Pattern / LFSR Seed UI 3\nR/W\nOP[3]\nRead Pattern / LFSR Seed UI 4\nR/W\nOP[4]\nRead Pattern / LFSR Seed UI 5\nR/W\nOP[5]\nRead Pattern / LFSR Seed UI 6\nR/W\nOP[6]\nRead Pattern / LFSR Seed UI 7\nR/W\nOP[7]\nNOTE 1\nThe default value for the Read Training Pattern Data0/LFSR0 register setting is: 0x5A.\nJEDEC Standard No. 79-5\nPage 47\n3.5.29   MR27 (MA[7:0]=1BH) - Read Pattern Data1 / LFSR1\n \nTable 76 — MR27 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0095",
      "title": "OTE 1",
      "description": "OTE 1\nThe default value for the Read Training Pattern Invert DQL7:0 (DQ7:0) register setting is: 0x00.\nJEDEC Standard No. 79-5\nPage 49\n3.5.31   MR29 (MA[7:0]= DH) - Read Pattern Invert DQU7:0 (DQ15:8)\nTable 80 — MR29 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRead Training Pattern Invert DQU7:0 (DQ15:8)\nTable 81 — MR29 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQ Invert\n (Upper DQ Bits)\nR/W\nOP[0]\nDQU0 (DQ8) \n0B: Normal\n1B: Invert\nR/W\nOP[1]\nDQU1 (DQ9)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0096",
      "title": "Data1/LFSR1",
      "description": "Data1/LFSR1\nLFSR Assignment\nDQL4/DQU4\nR/W\nOP[4]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL5/DQU5\nR/W\nOP[5]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL6/DQU6\nR/W\nOP[6]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nLFSR Assignment\nDQL7/DQU7\nR/W\nOP[7]\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nNOTE 1\nThe default value for the Read LFSR Assignments register setting is: 0xFE.\nTable 84 — MR31 Register Infor",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0097",
      "title": "2 (120)",
      "description": "2 (120)\n100B: RZQ/3 (80)\n101B: RZQ/4 (60)\n110B: RFU\n111B: RZQ/6 (40) Group B default\nCA_ODT \nStrap Value\nR\nOP[6]\n0B: Strap Configured to Group A\n1B: Strap Configured to Group B\n2\nRFU\nRFU\nOP[7]\n    RFU\nNOTE 1\nThis mode register is programmed via an explicit MPC command only.\nNOTE 2\nStrapping for ODT on Command and Address. The DRAM applies to Group A settings if the CA_ODT pin is connected to VSS and \napplies Group B settings if the pin is connected to VDD. This MR is used to confirm the DRAM’s s",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0098",
      "title": "Definition",
      "description": "Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\n000B: RTT_OFF default\n001B: RZQ    (240)\n010B: RZQ/2 (120)\n011B: RZQ/3 (80) \n100B: RZQ/4 (60) \n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)\n000B: RTT_OFF \n001B: RZQ    (240) default\n010B: RZQ/2 (120)\n011B: RZQ/3 (80) \n100B: RZQ/4 (60)\n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)\nRFU\nRFU\nOP[7:6]\n   RFU\nNOTE 1\nThis mode register is programmed via an explicit MPC command only.\nJEDEC Standard No. 79-5\nPage 54\n3.5.37   MR35 (MA[7:0]=2",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0099",
      "title": "FU",
      "description": "FU\nNOTE 1\nWhen Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode this configuration. When Loopback \nis enabled, it is in driver mode.\nJEDEC Standard No. 79-5\nPage 55\n3.5.39   MR37 (MA[7:0]= 25H) - ODTL Write Control Offset\nThis byte is setup to allow the host controller to push out or pull in the Write RTT enable time \n(tODTLon_WR) or the Write RTT disable time (tODTLoff_WR) outside of the default setting. The default \nstate is based on internal DRAM design and",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0100",
      "title": "[7]",
      "description": "[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nODTLoff_WR_NT_Offset\nODTLon_WR_NT_Offset\nTable 99 — MR38 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nODTLon_WR_NT_Offset\nR/W\nOP[2:0]\n000B: RFU\n001B: -4 Clocks\n010B: -3 Clocks\n011B: -2 Clocks\n100B: -1 Clock - Default\n101B: 0 Clock \n110B: +1 Clock\n111B: +2 Clocks\nODTLoff_WR_NT_Offset\nR/W\nOP[5:3]\n000B: RFU\n001B: +4 Clocks\n010B: +3 Clocks\n011B: +2 Clocks\n100B: +1 Clock\n101B: 0 Clock - Default\n110B: -1 Clock\n111B: -2 Clocks\nRFU\nRFU\nO",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0101",
      "title": "RE + Read DQS Offset >= 5 Clocks cannot be supported.",
      "description": "RE + Read DQS Offset >= 5 Clocks cannot be supported.\n3.5.43   MR41 (MA[7:0]=29H) - RFU\nTable 102 — MR40 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nRead DQS offset timing\nTable 103 — MR40 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead DQS offset timing\nR/W\nOP[2:0]\n000B: 0 Clock (DEFAUL)\n001B: 1 Clock\n010B: 2 Clocks\n011B: 3 Clocks\n100B: RFU\n101B: RFU\n110B: RFU\n111B: RFU\nRFU\nRFU\nOP[7:3]\n   RFU\nTable 104 — Operation at Low Speed\ntRPRE\n            \nD",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0102",
      "title": "ng Assist Mode is only supported by DRAMs with DCAs that hav",
      "description": "ng Assist Mode is only supported by DRAMs with DCAs that have 4-phase internal clocks\nJEDEC Standard No. 79-5\nPage 60\n3.5.45   MR43 (MA[7:0]=2BH) - DCA Settings 1\nThis byte is used for configuring TRR\nTable 107 — MR43 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nSign Bit for \nOP[6:4]\nDCA for IBCLK in 4-phase clocks\nSign Bit for \nOP[2:0]\nDCA for single/two-phase clock(s) or QCLK in \n4-phase clocks\nTable 108 — MR43 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNot",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0103",
      "title": "DCA step +7",
      "description": "DCA step +7\nSign Bit for QBCLK in 4-\nphase clocks\nW\nOP[3]\n0B: Positive Offset (default)\n    1B: Negative Offset\n1\nRFU\nRFU\nOP[7:4]\n   RFU\nNOTE 1\nThese settings can only be applied if MR42 OP[1:0]=10B.\nJEDEC Standard No. 79-5\nPage 62\n3.5.47   MR45 (MA[7:0]=2DH) - DQS Interval Control\nTable 111 — MR45 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQS Interval Timer Run Time\nTable 112 — MR45 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQS \nInterval \nTimer \nRu",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0104",
      "title": "nt - MSB",
      "description": "nt - MSB\nTable 113 — MR46 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQS Oscillator Count - LSB\nTable 114 — MR46 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQS Oscillator Count - \nLSB\nR\nOP[7:0]\n0 - 255 LSB DRAM DQS Oscillator Count\n1,2,3\nNOTE 1\nMR46 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the \nDQ data valid window. The value reported by the DRAM in this mode register can be use",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0105",
      "title": "egister Definition",
      "description": "egister Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQL1/DQU1\nR/W\nOP[1]\nDQL2/DQU2\nR/W\nOP[2]\nDQL3/DQU3\nR/W\nOP[3]\nDQL4/DQU4\nR/W\nOP[4]\nDQL5/DQU5\nR/W\nOP[5]\nDQL6/DQU6\nR/W\nOP[6]\nDQL7/DQU7\nR/W\nOP[7]\nNOTE 1\nOP[7:0] can be independently programmed with either “0” or “1”.\nNOTE 2\nDefault is all zeros for OP[7:0]\nTable 119 — MR50 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nRFU\nWrite CRC \nauto-disable \nstatus\nWrite CRC \nauto-dis-\nable enable\nWrite CRC \nerror status\nWrite",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0106",
      "title": "[6]",
      "description": "[6]\nbit[5]\nbit[4]\nbit[3]\nbit[2]\nbit[1]\nbit[0]\nTable 122 — MR51 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite CRC auto-disable \nthreshold\nR/W\nOP[6:0]\n0000000B: 0\n...\n1111111B: 127\nTable 123 — MR52 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nbit[6]\nbit[5]\nbit[4]\nbit[3]\nbit[2]\nbit[1]\nbit[0]\nTable 124 — MR52 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite CRC auto-disable\nwindow\nR/W\nOP[6:0]\n0000000B: 0\n...\n1111111B: 127\nJEDEC Sta",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0107",
      "title": "ve only)",
      "description": "ve only)\n10B: Loopback Select Phase C (4-way interleave only)\n11B: Loopback Select Phase D (4-way interleave only)\nLoopback Output Mode\nR/W\nOP[7]\n 0B: Normal Output (Default)\n 1B: Write Burst Output\n4\nNOTE 1\nWhen Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode per MR36:OP[2:0]. Loopback \nTermination default value is 48-ohms \nNOTE 2\nWhen Loopback is enabled, both LBDQS and LBDQ pins are in driver mode using default RON of 34-ohms\nNOTE 3\nPhase A through D selec",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0108",
      "title": "Resource",
      "description": "Resource\nBG0 Bank 0\nTable 128 — MR54 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR Resource \nBG0 Bank 0\nOP[0]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG0 Bank 1\nOP[1]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG0 Bank 2\nOP[2]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nhPPR Resource \nBG0 Bank 3\nOP[3]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is ava",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0109",
      "title": "Resource ",
      "description": "Resource \nBG2 Bank 1\nOP[1]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG2 Bank 2\nOP[2]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nhPPR Resource \nBG2 Bank 3\nOP[3]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nhPPR Resource \nBG3 Bank 0\nOP[4]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG3 Bank 1\nOP[5]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is ava",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0110",
      "title": "urce ",
      "description": "urce \nBG4 Bank 3\nOP[3]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nhPPR Resource \nBG5 Bank 0\nOP[4]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG5 Bank 1\nOP[5]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG5 Bank 2\nOP[6]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nhPPR Resource \nBG5 Bank 3\nOP[7]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0111",
      "title": "urce ",
      "description": "urce \nBG7 Bank 1\nOP[5]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG7 Bank 2\nOP[6]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nhPPR Resource \nBG7 Bank 3\nOP[7]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,2,3\nNOTE 1\nNot valid for 8Gb\nNOTE 2\nNot valid for x16\nNOTE 3\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in \nthe MR54",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0112",
      "title": "RFU",
      "description": "RFU\nJEDEC Standard No. 79-5\nPage 72\n3.5.62   MR61 (MA[7:0]=3DH) - Package Output Driver Test Mode\nThis MR is used for the characterization of the DRAM package. Refer to Section 4.42 for more details.\n3.5.63   MR62 (MA[7:0]=3EH) - Vendor Specified\nTable 139 — MR61 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRSVD\nPackage Output Driver Test Mode\nTable 140 — MR61 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nPackage Output Driver \nTest Mode\nW\nOP[4:0]\n00000B: ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0113",
      "title": "MRR to address 3Fh.",
      "description": "MRR to address 3Fh.\n3.5.64.1   RCD Control Word Usage Example\nThe following data is for reference only and is not part of the DRAM specification.\nThe method to read an RCD Control Word is as follows:\n•\nThe host controller writes to the RCD’s CW Read Pointer, which selects the RCD control word to be read.\n•\nThe host controller then does an MRW to DRAM MR63. This MRW passes through the RCD to the DRAMs, but \nis modified by the RCD. The RCD will detect this write to MR63 and replace the data from t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0114",
      "title": "this register have no function in the DRAM. Details for this",
      "description": "this register have no function in the DRAM. Details for this function can be found in the DDR5 RCD01 Specification.\nJEDEC Standard No. 79-5\nPage 74\n3.5.65   Mode Register Definitions for DFE (Cont’d)\nTable 144 — Visual Representation of DFE, per bit DCA & per bit VrefDQ Mode Register Mapping\nMRW Address, \nBinary\nFunction\nMRW address bits [2:0]\n000b\n001b\n010b\n011b\n100b\n101b\n110b\n111b\nGain\nTap1\nTap2 \nTap3\nTap4\nMR Address Space not currently used\nJEDEC Standard No. 79-5\nPage 75\n3.5.66   MR103 (MA[7",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0115",
      "title": "6AH) - DQSL_c DCA for QBCLK",
      "description": "6AH) - DQSL_c DCA for QBCLK\nTable 149 — MR105 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQSL_c \nIBCLK Sign\nRFU\nDQSL_c DCA for IBCLK\nDQSL_c QCLK \nsign\nRFU\nDQSL_c DCA for QCLK\nTable 150 — MR105 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSL_c DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSL_c QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQSL_c DCA for ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0116",
      "title": "(Default)",
      "description": "(Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSU_t IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 155 — MR108 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDQSU_t \nQBCLK Sign\nRFU\nDQSU_t DCA for QBCLK\nTable 156 — MR108 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSU_t DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0117",
      "title": "itive (Default)",
      "description": "itive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 79\n3.5.74   MR111 (MA[7:0]=69H) - DFE Global Settings\nTable 161 — MR111 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nGlobal DFE \nTap-4 \nEnable\nGlobal DFE \nTap-3 \nEnable\nGlobal DFE \nTap-2 \nEnable\nGlobal DFE \nTap-1 \nEnable\nGlobal DFE \nGain Enable\nTable 162 — MR111 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nGlobal DFE Gain Enable\nR/W\nOP[0]\n0B: DFE Gain Enabled (DEFAULT)\n1B: DFE Gain Disabled\n1",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0118",
      "title": ": DFE Gain Bias Step 1",
      "description": ": DFE Gain Bias Step 1\n010B: DFE Gain Bias Step 2\n011B: DFE Gain Bias Step 3\n100B: RFU\n101B: RFU\n111B: RFU\nSign Bit \nGain Bias\nR/W\nOP[3]\n0B: Positive DFE Gain Bias (Default)\n1B: Negative DFE Gain Bias\nNOTE 1\nRefer to Section 3.5.65 for information on Step Size, Step Size Tolerance and Range values\nNOTE 2\nThe step size and step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3\nThe number of step size, step values and ran",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0119",
      "title": "min/max ranges specified in the DFE Gain Adjustment and Tap ",
      "description": "min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3\nThe number of step size, step values and range are speed dependent\nJEDEC Standard No. 79-5\nPage 82\n3.5.77   MR114 (MA[7:0]=72H) through MR250 (MA[7:0]=FAH) - DFE Tap-2\nThis definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-2. The MRs are \npositioned every 8 MRs (MR114, MR122, MR130, etc.) until all pins are covered. Refer to Table 24 for \ndetails.\nTable 167 — MR114 Regi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0120",
      "title": "re positioned every 8 MRs (MR115, MR123, MR131, etc.) until ",
      "description": "re positioned every 8 MRs (MR115, MR123, MR131, etc.) until all pins are covered. Refer to Table 24 \nfor details.\nTable 169 — MR115 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nEnable/Disable\nDFE Tap-3\nSign Bit \nDFE Tap-3 \nBias\nDFE Tap-3 Bias Programming\nTable 170 — MR115 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDFE Tap-3 Bias\nR/W\nOP[5:0]\n000000B: DFE Tap-3 Bias Step 0 (Default)\n000001B: DFE Tap-3 Bias Step 1\n000010B: DFE Tap-3 Bias Step 2\n000011B: DF",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0121",
      "title": "2]",
      "description": "2]\nOP[1]\nOP[0]\nEnable/Disable\nDFE Tap-4\nSign Bit \nDFE Tap-4 \nBias\nDFE Tap-4 Bias Programming\nTable 172 — MR116 Register Information\nFunction\nRegister\nType\nOperand\nData\nNotes\nDFE Tap-4 Bias\nR/W\nOP[5:0]\n000000B: DFE Tap-4 Bias Step 0 (Default)\n 000001B: DFE Tap-4 Bias Step 1\n 000010B: DFE Tap-4 Bias Step 2\n 000011B: DFE Tap-4 Bias Step 3\n 000100B: DFE Tap-4 Bias Step 4\n 000101B: DFE Tap-4 Bias Step 5\n 000110B: DFE Tap-4 Bias Step 6\n 000111B: DFE Tap-4 Bias Step 7\n 001000B: DFE Tap-4 Bias Step 8\n 0",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0122",
      "title": "ister Definition",
      "description": "ister Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDMU VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDMU VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\nJEDEC Standard No. 79-5\nPage 86\n3.5.83   MR133 (MA[7:0]=85H) - DQL0 DCA for IBCLK and QCLK\n3.5.84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset\nTable 177 — MR133 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL0 IBCLK \nSign\nRFU\nDQL0 DCA for IBCLK\nDQL0 QCL",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0123",
      "title": "[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK",
      "description": "[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK\n3.5.86   MR142 (MA[7:0]=8EH) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset\nTable 181 — MR141 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL1 IBCLK \nSign\nRFU\nDQL1 DCA for IBCLK\nDQL1 QCLK \nsign\nRFU\nDQL1 DCA for QCLK\nTable 182 — MR141 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL1 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL1",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0124",
      "title": "9 Register Definition",
      "description": "9 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL2 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL2 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL2 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL2 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 187 — MR150 Register Informa",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0125",
      "title": "e (Default)",
      "description": "e (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL3 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 191 — MR158 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL3 \nVREFDQ sign\nDQL3 VREFDQ Offset\nDQL3 QBCLK \nSign\nRFU\nDQL3 DCA for QBCLK\nTable 192 — MR158 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL3 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0126",
      "title": "RFU",
      "description": "RFU\nDQL3 DCA for QBCLK\nTable 196 — MR166 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL4 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL4 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL4 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL4 VREFDQ sign\nW\nOP[7]\n  0B: pos",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0127",
      "title": "0B: positive (Default)",
      "description": "0B: positive (Default)\n  1B: negative\nDQL5 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL5 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 92\n3.5.95   MR181 (MA[7:0]=B5H) - DQL6 DCA for IBCLK and QCLK\n3.5.96   MR182 (MA[7:0]=B6H) - DQL6 DCA for QBCLK and DQL6 VrefDQ Offset\nTable 201 — MR181 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0128",
      "title": "[7:0]=BDH) - DQL7 DCA for IBCLK and QCLK",
      "description": "[7:0]=BDH) - DQL7 DCA for IBCLK and QCLK\n3.5.98   MR190 (MA[7:0]=BEH) - DQL7 DCA for QBCLK and DQL7 VrefDQ Offset\nTable 205 — MR189 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL7 IBCLK \nSign\nRFU\nDQL7 DCA for IBCLK\nDQL7 QCLK \nsign\nRFU\nDQL7 DCA for QCLK\nTable 206 — MR189 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL7 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL7",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0129",
      "title": "7 Register Definition",
      "description": "7 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU0 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU0 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU0 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU0 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 211 — MR198 Register Informa",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0130",
      "title": "e (Default)",
      "description": "e (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU1 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 215 — MR206 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU1 \nVREFDQ sign\nDQU1 VREFDQ Offset\nDQU1 QBCLK \nSign\nRFU\nDQU1 DCA for QBCLK\nTable 216 — MR206 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU1 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0131",
      "title": "RFU",
      "description": "RFU\nDQU2 DCA for QBCLK\nTable 220 — MR214 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU2 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU2 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU2 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU2 VREFDQ sign\nW\nOP[7]\n  0B: pos",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0132",
      "title": "0B: positive (Default)",
      "description": "0B: positive (Default)\n  1B: negative\nDQU3 VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU3 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nJEDEC Standard No. 79-5\nPage 98\n3.5.107   MR229 (MA[7:0]=E5H) - DQU4 DCA for IBCLK and QCLK\n3.5.108   MR230 (MA[7:0]=E6H) - DQU4 DCA for QBCLK and DQU4 VrefDQ Offset\nTable 225 — MR229 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nO",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0133",
      "title": "C Standard No. 79-5",
      "description": "C Standard No. 79-5\nPage 99\n3.5.109   MR237 (MA[7:0]=EDH) - DQU5 DCA for IBCLK and QCLK\n3.5.110   MR238 (MA[7:0]=EEH) - DQU5 DCA for QBCLK and DQU5 VrefDQ Offset\nTable 229 — MR237 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU5 IBCLK \nSign\nRFU\nDQU5 DCA for IBCLK\nDQU5 QCLK \nsign\nRFU\nDQU5 DCA for QCLK\nTable 230 — MR237 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU5 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0134",
      "title": "gn",
      "description": "gn\nRFU\nDQU6 DCA for QCLK\nTable 234 — MR245 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU6 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU6 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU6 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU6 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: ne",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0135",
      "title": "QU7 DCA for IBCLK",
      "description": "QU7 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU7 IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 239 — MR254 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU7 \nVREFDQ sign\nDQU7 VREFDQ Offset\nDQU7 QBCLK \nSign\nRFU\nDQU7 DCA for QBCLK\nTable 240 — MR254 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU7 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  0",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0136",
      "title": "L",
      "description": "L\nR0\nR1\nR2\nR3\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 11,17,20,21,\n23,24\nH\nR4\nR5\nR6\nR7\nR8\nR9\nR10\nR11\nR12\nR13\nR14\nR15\nR16\nCID3/\nR17\nRFU\nRFU\nL\nH\nL\nL\nL\nL\nV\nV\nV\nV\nV\nV\nV\nV\nV\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nRFU\nRFU\nL\nH\nL\nL\nL\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nV\nWrite Pattern \nWRP\nL\nH\nL\nL\nH\nL\nH\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 11,15,18,19,\n20,21,23,24\nH\nV\nC3\nC4\nC5\nC6\nC7\nC8\nC9\nC10\nV\nH\nH\nV\nCID3\nWrite Pattern w/ Auto \nPrecharge\nWRPA\nL\nH\nL\nL\nH\nL\nH\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nD",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0137",
      "title": "D",
      "description": "D\n22,23,24\nRefresh All\nREFab\nL\nH\nH\nL\nL\nH\nCID3\nV\nV\nV or \nRIR\nH\nL\nCID0\nCID1\nCID2/\nDDPID\n3,21,23,24, \n27, 28\nRefresh Management \nAll\nRFMab\nL\nH\nH\nL\nL\nH\nCID3\nV\nV\nV\nL\nL\nCID0\nCID1\nCID2/\nDDPID\n3,20,21,23, \n24\nRefresh Same Bank\nREFsb\nL\nH\nH\nL\nL\nH\nCID3\nBA0\nBA1\nV or \nRIR\nH\nH\nCID0\nCID1\nCID2/\nDDPID\n4,20,21,23, \n24,27, 28\nRefresh Management \nSame Bank\nRFMsb\nL\nH\nH\nL\nL\nH\nCID3\nBA0\nBA1\nV\nL\nH\nCID0\nCID1\nCID2/\nDDPID\n4,20,21,23, \n24\nPrecharge All\nPREab\nL\nH\nH\nL\nH\nL\nCID3\nV\nV\nV\nV\nL\nCID0\nCID1\nCID2/\nDDPID\n5,20,21,23, \n24\nP",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0138",
      "title": "MPC",
      "description": "MPC\nL\nH\nH\nH\nH\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nV/\nDDPID 20,22,23,24\nNOP\nNOP\nL\nH\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nPower Down Exit\nPDX\nL\nH\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nDeselect\nDES\nH\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nNOTE 1\nV means H or L (a defined logic level). X means don't care in which case the signal may be floated.\nNOTE 2\nBank group addresses BG[2:0] and Bank addresses BA[1:0] determine which bank is to be operated upon in a specific bank group.\nNOTE 3\nThe Refresh All and Refresh Management All commands a",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0139",
      "title": "terval Rate indicator bit is ",
      "description": "terval Rate indicator bit is \nenabled (MR4:OP[3]=1), the host will set CA8=H for REF commands issued at the 1x refresh interval rate and CA8=L for REF commands issued at the \n2x refresh interval rate.\nTable 241 — Command Truth Table (Cont’d)\nFunction \nAbbrevia-\ntion\nCS_n\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nJEDEC Standard No. 79-5\nPage 105\n4.2\nBurst Length, Type and Order\nAccesses within a given burst is currently limited to only sequential, interleaved is not suppor",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0140",
      "title": "d logic level (0 or 1), but respective buffer input ignores ",
      "description": "d logic level (0 or 1), but respective buffer input ignores level on input pins. \nNOTE 3\nX: Don’t Care.\nTable 244 — Burst Type and Burst Order for Read BL32\nRead Burst Cycle and Burst Address Sequence\n1-4\n5-8\n9-12\n13-16\n17-20\n21-24\n25-28\n29-32\n0\n0\n0\nV\nV\n0-3\n4-7\n8-B\nC-F\n10-13\n14-17\n18-1B\n1C-1F\n0\n0\n1\nV\nV\n4-7\n0-3\nC-F\n8-B\n14-17\n10-13\n1C-1F\n18-1B\n0\n1\n0\nV\nV\n8-B\nC-F\n0-3\n4-7\n18-1B\n1C-1F\n10-13\n14-17\n0\n1\n1\nV\nV\nC-F\n8-B\n4-7\n0-3\n1C-1F\n18-1B\n14-17\n10-13\n1\n0\n0\nV\nV\n10-13\n14-17\n18-1B\n1C-1F\n0-3\n4-7\n8-B\nC-F\n1\n0\n1\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0141",
      "title": "in that bank (idle state) or if the previously open row is a",
      "description": "in that bank (idle state) or if the previously open row is already in the \nprocess of precharging. However, the precharge period shall be determined by the last PRECHARGE \ncommand issued to the bank.\nIf CA10 on the 2nd pulse of a Read or Write command is LOW, (shown as AP=L in Table 241) then the \nauto-precharge function is engaged. This feature allows the precharge operation to be partially or \ncompletely hidden during burst read cycles (dependent upon CAS latency) thus improving system \nperfor",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0142",
      "title": "arge Same Bank (PREsb) applies precharge to a specific bank ",
      "description": "arge Same Bank (PREsb) applies precharge to a specific bank defined by \nBA[1:0] in all bank groups. In the case of a 3DS DDR5 SDRAM device, CID[3:0] shall also be selected to \nidentify the target die.\nTable 246 shows the different encodes for PREpb, PREab and PREsb.\nTable 245 — Burst Type and Burst Order for Write BL32\nBurst \nType\nC10\nC3\nC2\nC1\nC0\nWrite Burst Cycle and Burst Address Sequence\n1-8\n9-16\n17-24\n25-32\n0\nV\nV\nV\nV\n0-7\n8-F\n17-24\n25-32\nBL16     in \nBL32 OTF\n0\nV\nV\nV\nV\n0-7\n8-F\nX\nX\n1\nV\nV\nV\nV\n1",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0143",
      "title": "CID2/",
      "description": "CID2/\nDDPI\nD\nPrecharge Same Bank PREsb\nL\nH\nH\nL\nH\nL\nCID3\nBA0\nBA1\nV\nV\nH\nCID0\nCID1\nCID2/\nDDPI\nD\nPrecharge \nPREpb\nL\nH\nH\nL\nH\nH\nCID3\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPI\nD\nNOTE\nSee Table 241 for details\nTable 247 — Read Preamble & Postamble\nFunction\nRegister\nType\nOperand\nData\nRead Preamble Settings\nR/W\nOP[2:0]\n000B: 1 tCK - 10 Pattern\n001B: 2 tCK - 0010 Pattern\n010B: 2 tCK - 1110 Pattern (DDR4 Style)\n011B: 3 tCK - 000010 Pattern\n100B: 4 tCK - 00001010 Pattern\n101B: Reserved\n110B: Reserved\n111B: Re",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0144",
      "title": "tCK Preamble: ",
      "description": "tCK Preamble: \n000010 Pattern - MR8:OP[2:0]=011b\n4 tCK Preamble: \n00001010 Pattern - MR8:OP[2:0]=100b\n2 tCK Preamble:\n0010 Pattern - MR8:OP[2:0]=001b\nDDR4 Style Option\n1110 Pattern - MR8:OP[2:0]=010b\n2 tCK Preamble\nw/ 0.5 tCK Postamble\n3 tCK Preamble \nw/ 0.5 tCK Postamble\n4 tCK Preamble \nw/ 0.5 tCK Postamble\nDQS_t,\nDQS_c\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nJEDEC Standard No. 79-5\nPage 109\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. Th",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0145",
      "title": "erentially ",
      "description": "erentially \nlow during Write preamble\ntDQSL_pre\n0.45\n0.55\nTBD\nTBD\nTBD\nTBD\nnCK\n2 tCK Preamble\nw/ 1.5 tCK Postamble\n3 tCK Preamble \nw/ 1.5 tCK Postamble\n4 tCK Preamble \nw/ 1.5 tCK Postamble\nDQS_t,\nDQS_c\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nD0\nD1\nD2\nD14 D15\nD13\nJEDEC Standard No. 79-5\nPage 110\nThe DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of \nDQS_t with data valid), and it requires a postamble after the last latching edge. The p",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0146",
      "title": "t=0.5, Pre=4",
      "description": "t=0.5, Pre=4\nPostamble overlaps Preamble by 2\nFull postamble, preamble shortened by 2\nStrobes toggle in all cases\nPost=0.5, Pre=2\nDDR4 Style\nPostamble touches Preamble\nJEDEC Standard No. 79-5\nPage 111\n4.5.1   Read Interamble Timing Diagrams (Cont’d)\nFigure 18 — Example of Consecutive Reads Operation: tCCD=Min+3\nFigure 19 — Example of Consecutive Reads Operation: tCCD=Min+4\nFigure 20 — Example of Consecutive Reads Operation: tCCD=Min+5\nPreamble\nGap = 3CLK\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPosta",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0147",
      "title": "f Consecutive Writes Operation: tCCD=Min+3",
      "description": "f Consecutive Writes Operation: tCCD=Min+3\nD1\nD2 D13 D14 D15 D0\nD1\nD2 D13 D14 D15\nPost = 0.5, Pre = 2, 3, 4\nPost = 1.5, Pre = 2, 3, 4\nPre = 2\nshown\nPost = 0.5\nshown\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPost = 1.5,\nPre = 2, 3\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPostamble overlaps preamble by 2\nFull postamble, preamble shortened by 1 or 2\nPostamble overlaps preamble by 3\n4tCK preamble is TBD\nPostamble overlaps preamble by 2\nFull postamble, preamble shortened by 2\nPostamble overlaps preamble by 1\nFu",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0148",
      "title": "emains active (or open) for accesses until a precharge ",
      "description": "emains active (or open) for accesses until a precharge \ncommand is issued to that bank or a precharge all command is issued. A bank must be precharged before \nopening a different row in the same bank.\nBank-to-bank command timing for ACTIVATE commands uses two different timing parameters, \ndepending on whether the banks are in the same or different bank group. tRRD_S (short) is used for timing \nbetween banks located in different bank groups. tRRD_L (long) is used for timing between banks located ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0149",
      "title": "the Read Command along with the proper waveform on the DQS i",
      "description": "the Read Command along with the proper waveform on the DQS inputs. Read Latency \n(RL or CL) is defined from the Read command to data and is not affected by the Read DQS offset timing \n(MR40 OP[2:0]).\n4.7.1   Read Burst Operation \nDuring a READ or WRITE command, DDR5 shall support BC8, BL16, BL32 (optional) and BL32 OTF \n(optional) during the READ or WRITE. MR0[1:0] is used to select burst operation mode.\nNOTE 1\nBL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0150",
      "title": "ta+12 ta+13 ta+14",
      "description": "ta+12 ta+13 ta+14\ntb+2\ntb+3\nta+15\ntb\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 115\n4.7.1   Read Burst Operation (Cont’d)\nNOTE 1\nBL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nTwo different examples are shown side by side, the top with the default setting for Read DQS Offset = 0 Clock, the lower ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0151",
      "title": "S",
      "description": "S\nDES\nDES\nDES\nDES\nCMD\nD0\nD1\nD2 D11 D12 D13 D14 D15\ntRPRE\ntRPST\ntRPRE\ntRPST\nRTT_NOM_RD\nRTT_PARK\nRTT_OFF\nMatched - Read DQS Offset Timing set to 0 Clock\nUnmatched - Read DQS Offset Timing set to 1 Clock\ntRPRE\ntRPST\nt RPRE\ntRPST\nDQS_c\nDQS_t\nD0\nD1\nD2\nD14 D15\nD13\nD0\nD1\nD2 D11 D12 D13 D14 D15\nRTT_NOM_RD\nRTT_PARK\nRTT_OFF\nD0\nD1\nD2\nD14 D15\nD13\nDQS_RTT_OFF\nRank 0 DQS\nRank 1 DQS\nRank 0 DQS\nRank 1 DQS\nJEDEC Standard No. 79-5\nPage 116\n4.7.2   Burst Read Operation Followed by a Precharge (Con’td)\nNOTE 1\nBL = ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0152",
      "title": "D11",
      "description": "D11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\ntRPRE\ntRPST\nDQ\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nBA,BG\nCA,\nBL,AP\nBA,BG\nJEDEC Standard No. 79-5\nPage 117\n4.7.2.1    CLK to Read DQS Timing Parameters\nThe following parameters shall be defined for CK to read DQS timings.\nTable 250 — CLK to Read DQS Timing Parameters DDR5-3200 to DDR5-4800\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnits\nNote\nParameter\nSymbol\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQS_t, DQS_c rising edge \noutput tim",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0153",
      "title": "cterization, and may not be subject to production test.",
      "description": "cterization, and may not be subject to production test.\nNOTE 4\nAssume no jitter on input clock signals to the DRAM.\nNOTE 5\nRefer to Section 4.7.1 READ Burst Operation.\nJEDEC Standard No. 79-5\nPage 118\n4.7.2.1   CLK to Read DQS Timing Parameters (Cont’d)\nFigure 32 — TDQSCK Timing Definition\nRising Strobe\nVariance\ntDQSCK,MIN\ntDQSCK,MAX\ntDQSCK,MIN\ntDQSCK,MAX\nRising Strobe\nVariance\nRising Strobe\nVariance\nRising Strobe\nVariance\nRising Strobe\nVariance\nRising Strobe\nVariance\nJEDEC Standard No. 79-5\nPag",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0154",
      "title": "he first RD command.",
      "description": "he first RD command.\nNOTE 5\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 33 — Read Timing for Fixed BL32 and BL32 in BL32 OTF mode\nNOTE 1\nFigure shows BL16 read operation when MR0 is programmed to use BL32 OTF mode. In this case, no dummy RD command is required \nas transfer size is BL16.\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times including commands to allow data \ntransfer",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0155",
      "title": "iming of tCCD_L_WR. ",
      "description": "iming of tCCD_L_WR. \nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 36 — Read to Read to Same Bank Group for BL16 in BL32 OTF\nNOTE 1\nAP bit must be set HIGH for first CAS and LOW for dummy CAS command.\nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 37 — Read with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0156",
      "title": "d to Write",
      "description": "d to Write\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n1,3,4\nMinimum\nWrite to Read\nCWL + WBL/2 + tWTR_L\n2,4,5\nMinimum\nWrite to Read AP, same \nbank\nCWL + WBL/2 + tWTRA\n2,4,6\nMinimum\nRead to Write\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n1,3,4\nMinimum\nWrite to Read\nCWL + WBL/2 + tWTR_S\n2,4\nNOTE 1\nRBL: Read burst length associated with Read command\nRBL = 32 for fixed BL32 and BL32 in BL32 OTF mode\nRBL = 16 for fixed BL16 and BL16 in BL32 OT",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0157",
      "title": "S",
      "description": "S\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 122\n4.7.4   Read and Write Command Interval (Cont’d)\nNOTE 1\nBC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nThe write recovery time (tWR) is referenced from the first rising clock edge after the last write data shown at Ta+",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0158",
      "title": "D3",
      "description": "D3\nD4\nD5\nD6\nD7\nD8\nD9 D10 D11 D12 D13\nD5\nD14 D15\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD8\nD9 D10 D11 D12 D13\nD5\nD14 D15\ntb+3\ntb+4\ntc\ntc+1\ntc+2\ntc+3\ntd\ntd+1\ntd+2\ntd+3\ntd+4\ntd+5\ntd+6\ntd+7\ntd+8\ntd+9\ntd+10 td+11\nte\nte+1\nDES DES DES DES\nDES\nDES\nDES DES DES DES DES DES DES DES DES DES DES\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD5\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD5\nJEDEC Standard No. 79-5\nPage 123\n4.7.5  Read and Write Command Interval for Optional BL32 Modes\nDDR5 x8 and x16 devices will have different write to write same bank group timing",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0159",
      "title": "ode for x4 devices only.",
      "description": "ode for x4 devices only.\nTable 256 — Minimum Write to Write Same Bank Group Timings, x8/x16 Devices\nUnits\nNotes\nBC8\nBL16 Partial Write\nBL16 not Partial Write\nBC8 or BL16\ntCCD_L_WR\ntCCD_L_WR\ntCCD_L_WR2\nTable 257 — Minimum Write to Write Timings – Different Bank Group\nUnits\nNotes\nBL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode\nBL16 in BL32 OTF Mode\ntCCD_S\ntCCD_S\n1\nBL32 in BL32 OTF Mode\n16 Clocks\n16 Clocks\n1\nNOTE 1\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode f",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0160",
      "title": "e to Write",
      "description": "e to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S_slr\nMinimum       \nRead to Read\nnCK\ntCCD_S_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_slr\nMinimum        \nWrite to Read\nnCK\ndifferent\nsame      \nor different\ntCCD_S_dlr\nMinimum       \nRead to Read\nnCK\ntCCD_S_dlr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0161",
      "title": "to Write",
      "description": "to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \nWrite to Read\nnCK\nJEDEC Standard No. 79-5\nPage 127\n4.7.6   Read and Write Command Interval for 3DS (Cont’d)\n4.8\nWrite Operation\nThe Write Operation stores data to the DRAM. It is initiated by the Write command during which the \nbeginning column address and bank/group address for the data to be written to the array is provided. The \ndata is provided to the DRAM on the DQ inputs CAS Write Latency (CWL) cycl",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0162",
      "title": "e to Write",
      "description": "e to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S_slr\nMinimum       \nRead to Read\nnCK\ntCCD_S_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_slr\nMinimum        \nWrite to Read\nnCK\ndifferent\nsame      \nor different\ntCCD_S_dlr\nMinimum       \nRead to Read\nnCK\ntCCD_S_dlr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0163",
      "title": "us the postamble.",
      "description": "us the postamble.\nFigure 42 — Write Burst Operation (BC8)\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 ta+7\nta+8\nta+9\nta+10\ntb+5\ntb+7\ntb+10 tb+11\nD0\nD1\nD2\nD14 D15\nD13\nta+5\ntb+12\ntb\ntb+1\ntb+2\ntb+3\ntb+8\ntb+9\ntb+4\ntb+6\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 ta+7\nta+8\nta+9\nta+10\nta+16\ntb+1\ntb+4\ntb+5\nta+5\ntb+6\nta+11 ta+12 ta+13 ta+14\ntb+2\ntb+3\nta+15\ntb\nWR_P\nCA,\nBL,AP\nBA,",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0164",
      "title": "DES",
      "description": "DES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nta+5\nta+6\nta+7 ta+8\nta+9\nta+10\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nPRE\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nta\nta+1 ta+2\nta+3\nta+4\nta+11\nta+17\nta+19\ntb+1\ntb+2\ntb+3\nta+12 ta+13 ta+14 ta+15\ntb\nta+16\nta+18\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nta+5\nta+6\nta+7 ta+8\nta+9\nta+10\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nDES\nDES\nDES\nDES\nDES\nD",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0165",
      "title": "write timing diagrams, for clarity of illustration, CK and D",
      "description": "write timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS \nand DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be \nappropriate.\nA dummy CAS command is required for second half of the transfer of BL32. If non-target ODT is needed \nin the system then a dummy ODT command must be issued to the non-target rank for second half of the \ntransfer of BL32\nNOTE 1\nBL=32, 2tCK Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0166",
      "title": "D10",
      "description": "D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \n(Dummy)\nD19\n D18\nD21\n D20\nD17\n D16\nD23\n D22\nD27\n D26\nD29\n D28\nD25\n D24\nD31\n D30\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nJEDEC Standard No. 79-5\nPage 132\n4.8.4   Write Burst Operation for Optio",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0167",
      "title": "DES",
      "description": "DES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE\nDES\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \n(Dummy)\nDES\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16 ta+17\nta+5 ta+6",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0168",
      "title": "command is issued with WP=L in CA11.",
      "description": "command is issued with WP=L in CA11.\nTable 263 — Same Bank-Group Write Access to RMW Access Timings\nBL16\ntCCD_L_WR\ntCCD_L_WR\n1,2,3\nBC8\ntCCD_L_WR\ntCCD_L_WR\n1,2,3\nOptional BL32\n8nCK+tCCD_L_WR\n—\n1,2,3,4\nNOTE 1\nBC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01B, where Write command is issued with BL=L in CA5.\nNOTE 2\nOptional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10B or BL32 OTF mode enabled by MR0 OP[1:]=11B, where \nWrite command is issued with BL=L in CA5. \nNOTE 3\nIn Optional BL3",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0169",
      "title": "ing table affects to the 1st Write command only, not the dum",
      "description": "ing table affects to the 1st Write command only, not the dummy Write command.\nNOTE 4\nThere is no BC8 to BL32 case.\nJEDEC Standard No. 79-5\nPage 134\n4.8.7   Write Timing Violations\n4.8.7.1   Motivation\nGenerally, if Write timing parameters are violated, a complete reset/initialization procedure has to be \ninitiated to make sure that the DRAM works properly. However, it is desirable, for certain violations as \nspecified in this section, the DRAM is guaranteed to not “hang up,” and that errors are ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0170",
      "title": "addressed with the offending WRITE command. Subsequent ",
      "description": "addressed with the offending WRITE command. Subsequent \nreads from that location might result in unpredictable read data, however the DRAM will work properly \notherwise with the following constraints:\n1\nBoth Write CRC and data burst OTF are disabled; timing specifications other than tWPRE, tWPST, tDQSS, \ntDQSoffset are not violated.\n2\nThe offending write strobe (and preamble) arrive no earlier or later than six DQS transition edges from the Write-\nLatency position.\n3\nA Read command following an ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0171",
      "title": "ors will propagate indefinitely until the DRAM is put into a",
      "description": "ors will propagate indefinitely until the DRAM is put into an idle state, \ni.e., all banks are in the precharged state with tRP satisfied.\nJEDEC Standard No. 79-5\nPage 135\n4.8.8   Write Enable Timings\nThe following specifies the relationship between the write enable timing window tWPRE_EN_ntck and \nthe DRAM related DQS to CK drift window tDQSD as well as the system related DQS to CK drift window \ntDQSS around the final DQS to CK offset trained pass/fail point  tDQSoffset based on write leveling ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0172",
      "title": "oltage/",
      "description": "oltage/\ntemperature drift window of first \nrising DQS_t pre-amble edge \nrelative to CWL CK_t-CK_c edge\ntDQSS\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\ntCK\n1\nNOTE 1\nMeasured relative to the write leveling feedback, after write leveling training has been completed.\nNOTE 2\nIncludes min DQS and CK timing terms TBD.\nNOTE 3\nWhen measuring the tDQSoffset, tWLS/H are reflected in the tDQSoffset result.\nTable 267 — Write Leveling Setup/Hold Time\nSymbol\nDescript",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0173",
      "title": "text is defined as something that should be considered TBD. ",
      "description": "text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.8.8   Write Enable Timings (Cont’d)\nTable 269 — Write Enable Timing Parameters DDR5 6800 to 8400\nSpeed Bins x4 & x8\nDDR5 5200-6400\nSpeed Bins x16\nDDR5 5200-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\n2-tck Write pre-amble enable \nwindow\ntWPRE_EN\n_2tck\n1.5\n-\n1.5\n-\ntCK\n2\n3-tck Write pre-amble enable \nwindow\ntWP",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0174",
      "title": "nterval, as ",
      "description": "nterval, as \nneeded, based on its own temperature sensor. The internal average periodic refresh interval adjustment \n(increasing, decreasing or staying constant) does not require any external control.\nSelf Refresh entry is command based (SRE), while the Self-Refresh Exit Command is defined by the \ntransition of CS_n LOW to HIGH with a defined pulse width tCSH_SRexit, followed by three or more \nNOP commands (tCSL_SRexit) to ensure DRAM stability in recognizing the exit. This is described in the \n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0175",
      "title": "e if previously applied. During normal operation (DLL on) th",
      "description": "e if previously applied. During normal operation (DLL on) the DLL is \nautomatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) \nupon exiting Self-Refresh.\nWhen the DDR5 SDRAM has entered Self-Refresh mode, all of the external control signals, except CS_n \nand RESET_n, are “don’t care.” For proper Self-Refresh operation, all power supply and reference pins \n(VDD, VDDQ, VSS, VSSQ and VPP) must be at valid levels. DRAM internal VrefDQ and/or VrefCA \ngen",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0176",
      "title": "al clock frequency or halt the ",
      "description": "al clock frequency or halt the \nexternal clock tCKLCS after Self-Refresh entry is registered, however, the clock must be restarted and \nstable tCKSRX before the device can exit Self-Refresh operation.\nThe procedure for exiting Self-Refresh requires a sequence of events. Since the DRAM will switch to a \nCMOS based driver to save power, the DRAM will trigger Self-Refresh exit upon seeing the CS_n \ntransition from low to high and stay high for tCSH_SRExit. tCASRX prior to CS_n transitioning high, t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0177",
      "title": ". If Self Refresh is to be re-entered and no regularly sched",
      "description": ". If Self Refresh is to be re-entered and no regularly scheduled periodic refresh commands have been \nissued, a minimum of one REFab or n*REFsb commands shall be issued prior to Self Refresh re-entry.\nThe exit timing from self-refresh exit to first valid command not requiring a locked DLL is tXS.\nThe value of tXS is (tRFC). This delay is to allow for any refreshes started by the DRAM to complete. \ntRFC continues to grow with higher density devices so tXS will grow as well.\nNOTE 1\nWhile in 2N mod",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0178",
      "title": "fresh",
      "description": "fresh\nFirst cycle of 2-cycle valid\ncommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\ntCSL_SRexit\ntCSH_SRexit\nNOP\nCA Bus Held High\nJEDEC Standard No. 79-5\nPage 140\n4.9   Self Refresh Operation (Cont’d)\nNOTE 1\nWhile in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to \nSection 4.9.1 for more details.\nNOTE 2\nBoth tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation.\nNOTE 3\nWhen tCSH_SRexit,m",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0179",
      "title": "efresh",
      "description": "efresh\nDRAM to transition to\nCMOS based receiver\nEnter Self Refresh\nExit Self Refresh\nFirst Valid 1-cycle\ncommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\ntCSL_SRexit\ntCSH_SRexit\nCA Bus Held High\nNOP\nJEDEC Standard No. 79-5\nPage 141\n4.9.1   Self Refresh in 2N Mode\nFigure 56 shows details for Self Refresh entry/exit in 2N Mode. Only SRX, with a pulsing CS_n (NOP-\nDES-NOP-DES-NOP) during tCSL_SRexit, to a 1-cycle command is shown, but behavior is similar for \nSRX to a 2-cycle command. Behavior is",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0180",
      "title": "not requiring DLL",
      "description": "not requiring DLL\nCS RTT_OFF\nMR ODT STATE\nDES\nDES\nDES/\nNOP\nNOP\ntCSL_SRexit\ntCSH_SRexit\nOptional\nCS Toggle\nOptional\nCS Toggle\nNOP\nCA Bus Held High\nJEDEC Standard No. 79-5\nPage 142\n4.10\nPower Down Mode\nDDR5’s power down mode is new to the DDR family, as it no longer has a CKE pin to control entry and \nexit. Instead, the PDE/PDX move to command based, triggered by the CS_n. Once in PD mode, the CS_n \nacts effectively like the historic CKE pin, waiting for it to transition from HIGH to LOW (with its",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0181",
      "title": "r any in-progress commands are completed, the device ",
      "description": "r any in-progress commands are completed, the device \nwill be in precharge Power-Down mode; if any bank is open after in-progress commands are completed, \nthe device will be in active Power-Down mode.\nEntering power-down deactivates the input and output buffers, excluding CK_t, CK_c, CS_n, RESET_n. If \nCA11=L during the PDE command, CA1 and CA4 will also be excluded, allowing the appropriate NT \nODT command to be passed through and decoded by the non-target SDRAM while the target SDRAM \nremains ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0182",
      "title": "ning ",
      "description": "ning \nto decoding all bits. It is only the time between tCPDED completion and tXP that CA13:5, 3:2, & 0 need \nnot be valid.\nJEDEC Standard No. 79-5\nPage 143\n4.10.1   Power-Down Entry and Exit (Cont’d)\nNOTE 1\nThere is no specific PDX command. In the case of systems with register using CAI, the encoding out of the register may be inverted \nfrom a NOP type command.\nNOTE 2\nDiagram is shown with a valid 2-cycle command after tXP for simplicity. 1-cycle valid commands are also legal.\nNOTE 3\nCS_n shall",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0183",
      "title": "to Power ",
      "description": "to Power \nDown Entry command\ntACTPDEN\n2\nnCK\n1\nTiming of PREab, PREsb or PREpb to \nPower Down Entry command\ntPRPDEN\n2\nnCK\n1\nTiming of RD or RD w/AP to Power \nDown Entry command\ntRDPDEN\nRL+RBL/2+1\nnCK\n4\nTiming of WR to Power Down Entry \ncommand\ntWRPDEN\nWL+WBL/2+(tWR/\ntCK(avg))+1\nnCK\n2, 4\nTiming of WR w/AP to Power Down \nEntry command\ntWRAPDEN\nWL+WBL/2+WR+1\nnCK\n3, 4\nTiming of REFab or REFsb command \nto Power Down Entry command\ntREFPDEN\n2\nnCK\nTiming of MRR to command to Power \nDown Entry command\ntMR",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0184",
      "title": "X(NOP)",
      "description": "X(NOP)\nExit Power Down\nNOTE\nMRR NT ODT commands during Power Down are not supported with Burst on the fly (OTF) modes in MR0:OP[1:0].\nJEDEC Standard No. 79-5\nPage 145\n4.11\nInput Clock Frequency Change\nOnce the DDR5 SDRAM is initialized, the DDR5 SDRAM requires the clock to be “stable” during almost \nall states of normal operation. This means that, once the clock frequency has been set and is to be in the \n“stable state”, the clock period is not allowed to deviate except for what is allowed for b",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0185",
      "title": "lignment, etc.) ",
      "description": "lignment, etc.) \nprior to normal operation.\nThe DDR5 SDRAM input clock frequency is allowed to change only within the minimum and maximum \noperating frequency specified for the particular speed grade.\n4.11.1   Frequency Change Steps \nThe following steps must be taken:\n1\nPrior to SRE command, there are several modes that must or can be configured:\na\nThe host MUST program tCCD_L/tDLLK via MR13:OP[3:0] to the desired target frequency. During this \nstage, the values are set but not enabled.\nb\nThe ho",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0186",
      "title": "E(ab,sb,pb), REF(ab,sb), ",
      "description": "E(ab,sb,pb), REF(ab,sb), \nRFM(ab,sb), SRE, VREFCA & WRP)\n9\nAfter tXS_DLL, normal operations resume and all commands are legal.\nJEDEC Standard No. 79-5\nPage 146\n4.11.1   Frequency Change Steps (Cont’d)\nNOTE 1\nWhile in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to \nSection 4.9.1 for more details.\nNOTE 2\nBoth tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation.\nNOTE 3\nDiagram is shown w",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0187",
      "title": "L_SRexit",
      "description": "L_SRexit\ntCSH_SRexit\nPrevious Clock Frequency\nNew Clock Frequency\nTerminations turn off\nTerminations turn on\nNOP\nCA Bus Held High\nJEDEC Standard No. 79-5\nPage 147\n4.12\nMaximum Power Saving Mode (MPSM)\nWhen Maximum Power Saving Mode is enabled by setting the MPSM enable (MR2:OP[3]) bit to ‘1’ using \nMRW command, the device enters Maximum Power Saving Mode Idle (MPSM Idle) state. When \nMaximum\nPower Saving Mode for Device 15 is enabled by setting the Device 15 MPSM enable bit (MR2:OP[5]) to \n‘1’ u",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0188",
      "title": "W/SRE/PDE.",
      "description": "W/SRE/PDE.\nPDE ODT=L: with NT ODT\nPDE ODT=H: without NT ODT\nBuffer State for Reference\nState Diagram for MPSM\nData retention is not guaranteed\nJEDEC Standard No. 79-5\nPage 148\n4.12.1   MPSM Idle State\nWhen DDR5 SDRAM is in this state, it ignores all types of commands except MRW, ODT, Power Down \nEntry (PDE) and Self Refresh Entry (SRE) commands. MRW, ODT, PDE and SRE commands are \nexecuted normally. DRAM shall not respond to any other command except these four command types. \nDLL status is same ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0189",
      "title": "MPSM Command Timings",
      "description": "MPSM Command Timings\nThe device can exit from the MPSM Idle state by programming the MPSM enable (MR2:OP[1]) bit to ‘0’ \nusing the MRW command.\nMPSM exit to the first valid command delay is tMPSMX.\nFigure 60 — Maximum Power Saving Mode exit timings\nTable 277 — Maximum Power Saving Mode Timing Parameters\nSymbol\nDescription\nmin\nmax\nunit\ntMPSMX\nMPSM exit to first valid command delay\ntMRD\n-\nns\nMPSM\nexit\nMPSM\nPower Down\nPD entry\nPD exit\nValid\nMPSM\nexit\nMPSM Deep\nPower Down\nSR entry\nSR exit\nValid\nJEDE",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0190",
      "title": "rity Refresh mode",
      "description": "rity Refresh mode\nThis section describes the details of the refresh operations and requirements for each of the refresh \noperation types as well as the transitions between the refresh operation types.\nFor Normal Refresh and Fine Granularity Refresh operations, all banks of the SDRAM must be precharged \nand idle for a minimum of the precharge time tRP(min) before the All Bank Refresh command (REFab) \ncan be issued. The refresh addressing is generated by the internal refresh controller during the ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0191",
      "title": "sh commands may be extended to a maximum of 5 x tREFI1.",
      "description": "sh commands may be extended to a maximum of 5 x tREFI1.\nJEDEC Standard No. 79-5\nPage 150\n4.13   Refresh Operation (Cont’d)\nFigure 62 — Refresh Command Timing (Example of Fine Granularity Refresh Mode)\n4.13.1   Refresh Modes\nThe DDR5 SDRAM has two different Refresh modes with two different refresh cycle time (tRFC) settings. \nThere is a Normal Refresh mode setting and a Fine Granularity Refresh (FGR) mode setting. The FGR \nmode provides a shorter refresh cycle time (tRFC2) but also requires All B",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0192",
      "title": "s are allowed after Refresh command is issued until tRFC2(mi",
      "description": "s are allowed after Refresh command is issued until tRFC2(min) expires.\nNOTE 2   Time interval between two Refresh commands may be extended to a maximum of 9 x tREFI2.\nJEDEC Standard No. 79-5\nPage 151\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.13.2   Changing Refresh Mode (Cont’d)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0193",
      "title": "d be considered TBD. The content may be accurate or ",
      "description": "d be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.13.2   Changing Refresh Mode (Cont’d)\nFigure 63 — Refresh Mode Change Command Timing\nThe following conditions must be satisfied before the Refresh mode can be changed. Otherwise, data \nretention of DDR5 SDRAM cannot be guaranteed.\n1\nIn the Normal Refresh mode, the REFab command must complete and tRFC1 must be satisfied before issuing t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0194",
      "title": "hange. This extra Refresh commands is not counted toward the",
      "description": "hange. This extra Refresh commands is not counted toward the computation of the \naverage refresh interval (tREFI). See Figure 65 for 16Gb and higher density DRAM with 4 banks in a bank group \nexample.\nFigure 64 — Refresh Mode Change from FGR 2x to Normal 1x Command Timing\nDES\nREFab\nDES\nDES\nDES\nDES\nDES\nREFab\nVALID\nValid\nDES\nMRW\nDES\nDES\nNOTE 1   Refresh mode is Normal Refresh mode before the MRW and FGR mode after the MRW\nFGR 2x, odd REFab count, to Normal 1x Refresh Mode\nTIME BREAK\nDON'T CARE\nINI",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0195",
      "title": "d REFsb but even REF count, to Normal 1x Refresh Mode",
      "description": "d REFsb but even REF count, to Normal 1x Refresh Mode\nBA[1:0]\n0b00\n0b01\n0b10\n2\nInternal Bank\nCounter\n1\n0\nGlobal Refresh\nCounter\nn\nREFab\nREFab\nVALID\nVALID\nNormal 1x Refresh Mode\nREFab\nREFab\nVALID\nVALID\nNormal 1x Refresh Mode\nMRW\nREFab\nREFab\nVALID\nVALID\nREFab\nNormal 1x Refresh Mode\nMRW\nREFab\nREFab\nVALID\nVALID\nREFab\nNo credit for these\nREFsb Commands\nNo credit for these\nREFsb Commands\nNo credit for these\nREFsb Commands\nJEDEC Standard No. 79-5\nPage 153\n4.13.3    Same Bank Refresh\nSame Bank Refresh c",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0196",
      "title": "ation” count resets the internal bank counter to ",
      "description": "ation” count resets the internal bank counter to \nzero when either:\na)  every bank has received one REFsb command,\nb)  RESET is applied,\nc)  entering/exiting self refresh mode, or\nd)  REFab is issued.\nThe DRAM’s global refresh counter increments when either a REFab is issued or when all banks have \nreceived their one REFsb command and the “Synchronization” count reset to zero. If a REFab command is \nissued when the bank counter is not zero, i.e., in the middle of same-bank refreshing, the SDRAM’",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0197",
      "title": "s in each bank group are accessible and can be ",
      "description": "s in each bank group are accessible and can be \naddressed during this same-bank refresh cycle. When the same-bank refresh cycle has completed, the \nbanks refreshed via the REFsb will be in idle state.\nAfter issuing REFsb command, the following conditions must be met:\n-\ntRFCsb must be satisfied before issuing a REFab command\n-\ntRFCsb must be satisfied before issuing an ACTIVATE command to the same bank\n-\ntREFSBRD must be satisfied before issuing an ACTIVATE command to a different bank.\nTable 279 ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0198",
      "title": "3.3   Same Bank Refresh (Cont’d)",
      "description": "3.3   Same Bank Refresh (Cont’d)\nWhere n is the number of banks in a bank group, a single REFab command can be replaced with n REFsb \ncommands for the purpose of scheduling postponed refresh commands.\n4.13.4   tREFI and tRFC Parameters\nThe maximum average refresh interval (tREFI) requirement for the DDR5 SDRAM depends on the refresh \nmode setting (Normal or FGR), and the device’s case temperature (Tcase). When the refresh mode is set to \nNormal Refresh mode, REFab commands are issued (tRFC1), an",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0199",
      "title": "e indicator is supported. A “0” will be returned ",
      "description": "e indicator is supported. A “0” will be returned \nif not supported.\ntREFI is based on the 8,192 refresh commands that need to be issued within the baseline tREF=32ms \nrefresh period on the DDR5 SDRAM.\n4.13.5   tREFI and tRFC Parameters for 3DS Devices\nTypical platforms are designed with the assumption that no more than one physical rank is refreshed at the \nsame time. In order to limit the maximum refresh current (IDD5B1) for a 3D stacked SDRAM, it will be \nrequired to stagger the refresh comman",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0200",
      "title": "b and REFsb Commands (including 3DS)",
      "description": "b and REFsb Commands (including 3DS)\nCommand\nRefresh Mode\nSymbol & Range\nExpression\nValue\nUnit\nNotes\nREFab\nNormal \ntREFI1\n0C <= TCASE <= 85C\ntREFI\n3.9\nus\n1,2\n85C < TCASE <= 95C\ntREFI/2\n1.95\nus\n1,2\nREFab\nFine Granularity\ntREFI2\n0C <= TCASE <= 85C\ntREFI/2\n1.95\nus\n1,2\n85C < TCASE <= 95C\ntREFI/4\n0.975\nus\n1,2\nREFsb\nFine Granularity\ntREFIsb\n0C <= TCASE <= 85C\ntREFI/(2*n)\n1.95/n\nus\n1,2,3\n85C < TCASE <= 95C\ntREFI/(4*n)\n0.975/n\nus\n1,2,3\nNOTE 1\nAll 3D Stacked (3DS) devices follow the same requ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0201",
      "title": "min)",
      "description": "min)\ntRFC2(min)/3\nns\n3\nFine Granularity Refresh with \n3DS different physical rank\ntRFC2_dpr(min)\ntRFC2min/3\nns\n2, 3\nSame Bank Refresh with\n3DS different logical rank\ntRFCsb_dlr(min)\ntRFCsb(min)/3\nns\n3\nNOTE 1\nAll 3D Stacked (3DS) devices follow the same requirements as the monolith die for same logical ranks\nNOTE 2\nParameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply \nto DIMMs built with higher current capacity PMICs.\nNOTE 3\n3D",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0202",
      "title": "be issued to the DDR5 SDRAM regularly every tREFI interval. ",
      "description": "be issued to the DDR5 SDRAM regularly every tREFI interval. \nTo allow for improved efficiency in scheduling and switching between tasks, some flexibility in the \nabsolute refresh interval is provided.\nIn Normal Refresh mode, a maximum of 4 REFab commands can be postponed, meaning that at no point \nin time more than a total of 4 Refresh commands are allowed to be postponed. In case that 4 REFab \ncommands are postponed in a row, the resulting maximum interval between the surrounding REFab \ncommand",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0203",
      "title": "stponing Refresh Commands (Example of Fine Granularity Refre",
      "description": "stponing Refresh Commands (Example of Fine Granularity Refresh Mode - tRFC2)\n4 REFab Commands postponed\n8 REFab Commands postponed\nJEDEC Standard No. 79-5\nPage 158\n4.13.7   Self Refresh Entry and Exit\nDDR5 SDRAM can enter Self Refresh mode anytime in Normal Refresh and FGR mode without any \nrestriction on the number of Refresh commands that have been issued during the mode before the Self \nRefresh entry. However, upon Self Refresh exit, extra Refresh command(s) may be required depending on \nthe ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0204",
      "title": "h exit. These extra Refresh ",
      "description": "h exit. These extra Refresh \ncommands are not counted toward the computation of the average refresh interval (16Gb and higher density \nDRAM with 4 banks per bank group example: tREFI2. See Figure 69).\nFigure 68 — FGR 2x to SREF Command Timing\nFGR 2x, odd REF count, to Self Refresh\nTIME BREAK\nDON'T CARE\nINIT\nREFab\nVALID\nREFab\nREFab\nREFab\nVALID\nVALID\nFGR 2x Refresh Mode\nFGR 2x Refresh Mode\nEven\nEven\nREF\nCount\nREF\nMode\nFGR 2x, even REF count, to Self Refresh (recommended)\nn+1\nGlobal Refresh\nCounter",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0205",
      "title": "ter",
      "description": "ter\n1\n0\n3\n0\n2\n1\n0\n3\n2\n1\n0\n3\n0\nm+1\nn+1\nm\nGlobal Refresh\nCounter\nn\nFGR 2x Refresh Mode\nFGR 2x Refresh Mode\nEven\nREF\nCount\nREF\nMode\nFGR 2x not all banks received REFsb but even REF count, to Self Refresh\nBA[1:0]\n0b00\n0b01\n0b10\nREFsb REFsb REFsb REFsb\nREFsb REFsb REFsb REFsb\n2\nInternal Bank\nCounter\n1\n3\n0\n2\n1\n0\n3\n2\n1\n0\n3\n0\nm+1\nm\nGlobal Refresh\nCounter\nn\nExtra REFsb\nCommands\nExtra REFsb\nCommands\nNo credit for these\nREFsb Commands\nNo credit for these\nREFsb Commands\nJEDEC Standard No. 79-5\nPage 160\n4.14",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0206",
      "title": "[2:0]=010B. DDR5 devices shall allow for 2°C temperature mar",
      "description": "[2:0]=010B. DDR5 devices shall allow for 2°C temperature margin between \nthe point at which the device updates the MR4 value and the point at which the controller reconfigures the \nsystem accordingly.\nThe four thresholds of the temperature sensor will be nominally 80°C, 85°C, 90°C and 95°C. The 2nd \nthreshold (nominally 85°C) is used by the system to switch to 2x refresh. The 4th threshold (nominally \n95°C) is used by the system to throttle activity to keep the DRAM at a safe operating temperatu",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0207",
      "title": "is 100 ms:",
      "description": "is 100 ms:\n(10°C/s) x (ReadInterval + 32ms + 100ms) ≤ 2°C\nIn this case, ReadInterval shall be no greater than 68 ms.\nTable 286 — Temperature Sensor Parameters\nParameter\nSymbol\nMin/Max\nValue\nUnit\nNotes\nSystem Temperature Gradient\nTempGradient\nMax\nSystem Dependent\n°C/s \nMR4 Read Interval\nReadInterval\nMax\nSystem Dependent\nms\nTemperature Sensor Interval\ntTSI\nMax\n32\nms\nSystem Response Delay \nSysRespDelay\nMax\nSystem Dependent\nms\nDevice Temperature Margin\nTempMargin\nMax\n2\n°C\n1\nTemp Sensor Accuracy, \n2n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0208",
      "title": "0 — Temp Sensor Timing Diagram",
      "description": "0 — Temp Sensor Timing Diagram\n4.14.1   Temperature Sensor Usage for 3D Stacked (3DS) Devices\nIn the case of 3D Stacked devices, the Refresh Rate (MR4) is related to the hottest die in the stack only.\n4.14.2   Temperature Encoding\nThe DDR5 DRAM provides temperature related information to the controller via an encoding on MR4:OP[2:0]. The \nencodings define the proper refresh rate expected by the DRAM to maintain data integrity.\n4.14.3   MR4 Definition – for Reference Only \nSee Section 3.5.6 for d",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0209",
      "title": "Refresh Mode (tRFC1)",
      "description": "Refresh Mode (tRFC1)\n1B: Fine Granularity Refresh Mode (tRFC2)\nTUF \n(Temperature Update \nFlag)\nR\nOP[7]\n0B: No change in OP[2:0] since last MR4 read (default) \n1B: Change in OP[2:0] since last MR4 read\nNOTE 1\nThe refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range. \nThe five ranges defined by OP[2:0] are determined by four temperature thresholds.\nNOTE 2\nThe four temperature thresholds are nominally at 80°C, 85°C, 90°C and ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0210",
      "title": "nitialization sequence (Te).",
      "description": "nitialization sequence (Te).\nNOTE 7\nSee Section 4.14 for information on the recommended frequency of reading MR4\nJEDEC Standard No. 79-5\nPage 164\n4.15\nMulti-Purpose Command (MPC)\n4.15.1   Introduction\nDDR5-SDRAMs use the Multi-Purpose Command (MPC) to issue commands associated with interface \ninitialization, training, and periodic calibration. The MPC command is initiated with CS_n, and CA[4:0] \nasserted to the proper state at the rising edge of CK, as defined in Table 241. The MPC command has e",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0211",
      "title": "MPC Opcodes",
      "description": "MPC Opcodes\nTable 290 specifies the opcode assignments for the MPC operations:\nTable 290 — MPC Command Definition for OP[7:0]\nFunction\nOperand\nData\nNotes\nInitialization\n and \nTraining \nModes\nOP[7:0]\n0000 0000B: Exit CS Training Mode\n0000 0001B: Enter CS Training Mode\n0000 0010B: DLL RESET\n0000 0011B: Enter CA Training Mode\n0000 0100B: ZQCal Latch\n0000 0101B: ZQCal Start\n0000 0110B: Stop DQS Interval Oscillator\n0000 0111B: Start DQS Interval Oscillator\n0000 1000B: Set 2N Command Timing\n0000 1001B",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0212",
      "title": "xxx (See Table 297)",
      "description": "xxx (See Table 297)\n0111 xxxxB: PDA Select ID = xxxx (See Table 298)\n1000 xxxxB: Configure tDLLK/tCCD_L = xxxx (See Section 3.5.15 for MR13 encoding)\nAll Others: Reserved\n1,2,3, \n4,5,6,7,\n8, 9,10, \n11\nNOTE 1\nSee Table 241 for more information. \nNOTE 2\nRefer to Section 4.20 for more information regarding CS Training Mode Entry and Exit.\nNOTE 3\nRefer to Section 4.19 for more information regarding CA Training Mode Entry.\nNOTE 4\nRefer to Section 4.23 for more information regarding ZQCal Start and ZQ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0213",
      "title": "t support MRW.",
      "description": "t support MRW.\nNOTE 11\nMPC command “tDLLK/tCCD_L” sets the settings to the MR13 shadow registers and applies the settings to MR13 when the DRAM \nencounters MPC command “DLL RESET” or SRE with CA9=”L”.\nJEDEC Standard No. 79-5\nPage 166\n4.15.2   MPC Opcodes (Cont’d)\nTable 291 — PDA Enumerate and Select ID Encoding\nMPC Function\nOP[7:4]\nOP[3:0]\nNotes\nPDA Enumerate ID\n0110\n0000B: ID 0\n0001B: ID 1\n0010B: ID 2\n0011B: ID 3\n0100B: ID 4\n0101B: ID 5\n0110B: ID 6\n0111B: ID 7\n1000B: ID 8\n1001B: ID 9\n1010B: ID ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0214",
      "title": "hree cycles after CS_n transitions from low to high. This ad",
      "description": "hree cycles after CS_n transitions from low to high. This additional setup and hold is only \nneeded when MR2:OP[2] is set to 0 (Multi-cycle MPC mode).\nFigure 71 — MPC Command Timing to 1-Cycle Command\nThe DDR5 DRAM will support a MR setting to indicate when a multi-cycle CS_n assertion may be used \nfor the MPC, VrefCA and VrefCS commands.\nFigure 72 — MPC Command Timing to 2-Cycle Command\nDefault value for the CS Assertion Duration is 0, which allows for multi-cycle CS assertions during \ntraining",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0215",
      "title": "d first ",
      "description": "d first \nfalling CS edge (SETUP)\n3\n-\nnCK\n2\ntMC_MPC_Hold\nMin time between first rising CS edge and stable \nMPC command (HOLD)\n3\n-\nnCK\n2\ntMPC_CS\nTime CS_n is held low to register MPC command\n3.5\n8\nnCK\n1\nNOTE 1\nThe minimum tMPC_CS constraint only applies when the CS Assertion Duration setting is 0. The CS Assertion Duration MR setting \nmust be set to enable single cycle MPC commands. The earliest time to set the CS Assertion Duration MR is after CA training is \ncomplete, when MRW commands can be se",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0216",
      "title": "gs and the DQ write timings. The MPC and VrefCA command timi",
      "description": "gs and the DQ write timings. The MPC and VrefCA command timings \nwith extended setup/hold and multi-cycle CS assertion may be used for PDA commands if the CA and CS \ntimings have not yet been trained.\nDDR5 introduces a CA interface-only method for Per DRAM Addressability, by having a unique PDA \nEnumerate ID in each DRAM, and the ability to Group A PDA Select ID in all DRAMs. The unique PDA \nEnumerate ID requires the use of the DQ signals and a PDA Enumerate Programming Mode in the DRAM \nto prog",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0217",
      "title": "MPC",
      "description": "MPC\nApply VrefCA and RTT_CA/CS/CK\nNo\nMPC\nEnter PDA Enumerate Programming Mode\nNo\nMPC\nExit PDA Enumerate Programming Mode\nNo\nMPC\nPDA Enumerate ID\nNo\n1\nMPC\nPDA Select ID\nNo\nMPC\nAll other MPC opcodes\nNo\nNOTE 1\nThe PDA Enumerate ID is the only command that utilizes the PDA Enumerate ID Programming mode.\nJEDEC Standard No. 79-5\nPage 170\n4.16   Per DRAM Addressability (PDA) (Cont’d)\nTable 296 shows the mode register fields that are associated with Per DRAM Addressable operation.",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0218",
      "title": "te ID Programming mode.",
      "description": "te ID Programming mode.\nJEDEC Standard No. 79-5\nPage 170\n4.16   Per DRAM Addressability (PDA) (Cont’d)\nTable 296 shows the mode register fields that are associated with Per DRAM Addressable operation.\n4.16.1   PDA Enumerate ID Programming\n1\nPDA Enumerate Programming Mode is enabled by sending one or more MPC command cycles with \nOP[7:0]=0000 1011B. Data Mask and PDA Enumerate are not supported for use at the same time. Either data \nmask shall be disabled or DM_n driven high, while PDA Enumerate ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0219",
      "title": "te Programming Mode. ",
      "description": "te Programming Mode. \nHolding the signals high will ensure that this DRAM is never set to a PDA Enumerate ID other than the default \nsetting of 0xFH (15). Timing diagram example is shown in Figure 73.\nTable 296 — PDA Mode Register Fields\nMR Address\nOperating Mode\nDescription\nMR1:OP[3:0]\nPDA Enumerate ID[3:0]\nThis is a Read Only MR field, which is only programmed \nthrough an MPC command with the PDA Enumerate ID opcode.\nxxxxB Encoding is set with MPC command with the PDA \nEnumerate ID opcode. Thi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0220",
      "title": "e ",
      "description": "e \nonly one device is programmed prior to exiting PDA Enumerate Programming Mode, but many devices \nmay be programmed prior to exiting PDA Enumerate Programming Mode.\nTable 297 — PDA Enumerate Results\nDQS_t/DQS_c for x4/x8\nDQSL_t/DQSL_c for x16\nDQ0 for x4/x8\nDQL0 for x16 \nPDA Enumerate Result \nNotes\nToggling\nLow - “0”\nEnumerate\nToggling\nHigh - “1”\nDon’t Enumerate\nHigh - “1”\nLow - “0”\nUnknown\n1\nHigh - “1”\nHigh - “1”\nDon’t Enumerate\n2\nDifferentially Low\nValid\nDon’t Enumerate\n3",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0221",
      "title": "umerate Result ",
      "description": "umerate Result \nNotes\nToggling\nLow - “0”\nEnumerate\nToggling\nHigh - “1”\nDon’t Enumerate\nHigh - “1”\nLow - “0”\nUnknown\n1\nHigh - “1”\nHigh - “1”\nDon’t Enumerate\n2\nDifferentially Low\nValid\nDon’t Enumerate\n3\nNOTE 1\nDQS_t/DQS_c are differential signals and small amounts of noise could appear as “toggling,” resulting in “Unknown” PDA \nEnumerate Results”.\nNOTE 2\nThe expected usage case where the DQS signals are high is to have the DQs held high as well.\nNOTE 3\n“Differentially Low” is defined as DQS_t low ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0222",
      "title": "ng mode, only one enumerate command is allowed to a device. ",
      "description": "ng mode, only one enumerate command is allowed to a device. Once the PDA Enumerate \nID is programmed, any change for the PDA Enumerate ID requires DRAM to enter into PDA Enumerate ID Programming mode.\nJEDEC Standard No. 79-5\nPage 172\n4.16.1   PDA Enumerate ID Programming (Cont’d)\nNOTE 1\nThe timing diagram assumes preamble/postamble requirements for DQS.\nNOTE 2\nThe 2nd MPC command at tA+1 is assuming a multi-cycle command and the timings are adjusted to visually show separation between \nspacing t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0223",
      "title": "xit PDA Enum",
      "description": "xit PDA Enum\nProgramming Mode\nEnter PDA Enum\nProgramming Mode\nJEDEC Standard No. 79-5\nPage 173\n4.16.1   PDA Enumerate ID Programming (Cont’d)\nFigure 75 — Timing Diagram Showing “Don’t Enumerate” Case.\n4.16.2   PDA Select ID Operation\nOnce the PDA Enumerate ID’s have been programmed in all the DRAMs, the execution of future MPC/\nMRW/VrefCA commands depend on the value of the PDA Select ID and the type of MPC command. If \nthe PDA Select ID is set to 1111B, all DRAMs will execute the command. For a",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0224",
      "title": "DES",
      "description": "DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDQS_RTT_PARK\nDQS RTT\nPDA Enum \nProgramming\nEntry\nPDA Enum \nProgramming\nExit\nExit PDA Enum\nProgramming Mode\nDQS_t & DQS_c remain HIGH (driven or due to DQS_RTT_PARK)\nDQ signals remain HIGH (driven or due to RTT_PARK)\nEnter PDA Enum\nProgramming Mode\nJEDEC Standard No. 79-5\nPage 174\n4.16.2   PDA Enumerate ID Programming Cont’d)\nNOTE 1\nCommands used such as VREFCA or MRW have different command spacing requirements. Please refer to those specific sections in the \nd",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0225",
      "title": "g ",
      "description": "g \nMode\nExit PDA Enum\nProgramming \nMode\nMPC_Delay\nt\nMPC_Delay\nt\n*NOTE 1\nMPC_Delay\nt\nANY MPC,\nVrefCA or MRW\nANY MPC or VrefCA Multi-Cycle CMD\nJEDEC Standard No. 79-5\nPage 175\n4.17\nRead Training Pattern\n4.17.1   Introduction\nTraining of the Memory Interface requires the ability to read a known pattern from the DRAM, prior to \nenabling writes into the DRAM. Due to the increased frequencies supported by DDR5, a simple repeating \npattern will not be sufficient for read training. A Linear-Feedback Shi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0226",
      "title": ". The timing of the read data return ",
      "description": ". The timing of the read data return \nis the same as for an MRR or Read command, including the operation of the strobes (DQSL_t, DQSL_c, \nDQSU_t, DQSU_c).   The DRAM shall also support non-target ODT.\nAn alternate continuous burst mode is available and is configured with MRW to MR25:OP[3]=1. Once this \nmode is configured, any subsequent MRR (it does not need to be an explicit MRR to MR31) to that DRAM \nwill start the pattern output and will automatically continue to output the appropriate patter",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0227",
      "title": "the Read Pattern Data1/LFSR1 (MR27) register setting is: 0x3",
      "description": "the Read Pattern Data1/LFSR1 (MR27) register setting is: 0x3C. The Read Pattern Invert \n(MR28, MR29) register settings default to 0. The Read LFSR Assignments (MR30) register setting \ndefault is 0xFE.\nThe DRAM will not store the current LFSR state when exiting the Continuous Burst Output Mode and \nmay clear the pattern values stored in MR26-MR30, therefore any subsequent pattern reads will require the \nhost to reprogram the seed, pattern, inversion and LFSR assignments in MR26-MR30.\nThe Read Tra",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0228",
      "title": "ode Registers are programmed with the ",
      "description": "ode Registers are programmed with the \ndata pattern. There are two 8-bit registers to provide a 16 UI pattern length and two 8-bit registers to \nprovide up to x16 data width for per-DQ-lane inversion.\nThe LFSR mode requires an 8-bit Mode Register to program the seed for the 8-bit LFSR. The details of the \nLFSR polynomial and outputs are explained in the following section. The Read Pattern Data0/LFSR0 \nand Read Pattern Data1/LFSR1 registers are re-purposed to program the LFSR seed when the Read \n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0229",
      "title": "OP[3]",
      "description": "OP[3]\nContinuous Burst Mode\n0B: MRR command based (Default)\n1B: Continuous Burst Output\nTable 301 — Read Pattern Data0 / LFSR0\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR26\nUI\n7\n6\n5\n4\n3\n2\n1\n0\nTable 302 — Read Pattern Data1 / LFSR1\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR27\nUI\n15\n14\n13\n12\n11\n10\n9\n8\nJEDEC Standard No. 79-5\nPage 177\n4.17.1   Introduction (Cont’d)\nThe default value for the Read Pattern Invert - Lower DQ Bits register setting is: 0x00.\nThe default value for the R",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0230",
      "title": "register. There are two instances of the same LFSR ",
      "description": "register. There are two instances of the same LFSR \npolynomial. These two instances will have unique seeds/states and supply patterns to any of the DQ \noutputs.\nFigure 77 — Read Training Pattern LFSR\nThe seed location in the figure clarifies the mapping for the Read Pattern Data0/LFRS0 and Read \nPattern Data1/LFSR1 mode registers relative to the LFSR logic. The LFSR output is directed to any \nnumber of the DQ outputs, depending on the LFSR assignment programming. These assignments between \nLFSR0",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0231",
      "title": "the Host will need to reprogram the contents of MR30 if non-",
      "description": "the Host will need to reprogram the contents of MR30 if non-default values \nare desired, prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR \nCommand Based mode).\nThe LFSR output will change at the UI frequency, producing a new output value on every UI. The LFSR \nwill only change state to support the read data after the MRR to the specific (MR31) Read Training Pattern \naddress. When there are no MRR accesses to the (MR31) Read Training Pattern address, the L",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0232",
      "title": "B: Read Pattern Data0/LFSR0",
      "description": "B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP1\nDQL1/DQU1\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP2\nDQL2/DQU2\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP3\nDQL3/DQU3\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP4\nDQL4/DQU4\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP5\nDQL5/DQU5\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP6\nDQL6/DQU6\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP7\nDQL7/DQ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0233",
      "title": "n whether or not ",
      "description": "n whether or not \nthe LFSR state progresses with each MRR to MR31. Only the Read Training Pattern Format and LFSR \nPattern Option settings determine whether the LFSR is actively computing next states.\n4.17.3   Read Training Pattern Examples\nTable 306 shows the bit sequence of the Read Training Pattern, for the following programming: \nRead Training Pattern Format = 0 (Serial)\nLFSR0 Pattern Option = 0 (These are don’t cares when in Serial Read Training Pattern Format)\nLFSR1 Pattern Option = 0 (The",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0234",
      "title": "/LFSR0 = 0x5A",
      "description": "/LFSR0 = 0x5A\nRead Pattern Data1/LFSR1 = 0x3C\nRead LFSR Assignments = 0xFE\nRead Pattern Invert - Lower DQ Bits = 0x00\nRead Pattern Invert - Upper DQ Bits = 0xFF\nTable 307 — LFSR Bit Sequence Example 1\n15\n14\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\nDQL0\n0 (No)\n0\n0\n0\n1\n1\n0\n0\n0\n0\n0\n0\n1\n1\n1\n0\n1\n0\nDQL1\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL2\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL3\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL4\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL5\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0235",
      "title": "1",
      "description": "1\n0\n1\n0\n1\n0\nDQL3\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL4\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL5\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL6\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQL7\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU0\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU1\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU2\n0 (No)\n1\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\n1\n0\nDQU3\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU4\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU5\n1 (Yes)\n0\n1\n1\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0236",
      "title": "very 8 tCK. Figure 79 shows a back to back pattern example:",
      "description": "very 8 tCK. Figure 79 shows a back to back pattern example:\nNOTE\nThe Read Training Pattern shall align to the DDR5 preamble timings. \nFigure 79 — Timing Diagram for Back to Back Read Training Patterns\nNOTE\nThe Read Training Pattern shall align to the DDR5 preamble timings and will exit after the MRW (Continuous Exit encoding) has been \nreceived but before tCont_Exit has expired. During tCont_Exit, the data output may not follow the read pattern data.\nFigure 80 — Timing Diagram for Continuous Bur",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0237",
      "title": "DES",
      "description": "DES\nDES\nDES\nDES\nDES\nDES\nDES\n(Exit Continuous)\nMRW\nValid\n(Exit Continuous)\nMRW\nJEDEC Standard No. 79-5\nPage 183\n4.17.4   Read Training Pattern Timing Diagrams (Cont’d)\n4.18\nRead Preamble Training Mode\n4.18.1   Introduction \nRead preamble training supports read leveling of the host receiver timings. This mode supports MRR \ntransactions that access the Read Training Pattern, and cannot be used during any other data transactions. \nJust like Read Training Pattern, Read Preamble Training needs to be e",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0238",
      "title": "MRW, are still supported in this mode. Once READ ",
      "description": "MRW, are still supported in this mode. Once READ \nPreamble Training is enabled, the device will drive DQS_t LOW and DQS_c HIGH within tSDOn and \nremain at these levels until an MRR command is issued.\nDuring read preamble training, a 1 tCK preamble will be used instead of the programmed DQS preamble \nsetting. Once the MRR command is issued, the device will drive DQS_t/DQS_c after CL-tRPRE (where \ntRPRE=1CK), like a normal READ burst with the Read DQS Offset setting programmed in MR40 applied. \nIn",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0239",
      "title": "d to access",
      "description": "d to access\nthe Read Training Pattern:\nFigure 81 — Timing Diagram for Read Preamble Training Mode Entry, Read Training Pattern \nAccess and Read Preamble Training Mode Exit\n4.19\nCA Training Mode (CATM)\n4.19.1   Introduction    \nThe CA Training Mode is a method to facilitate the loopback of a logical combination of the sampled \nCA[13:0] signals. In this mode, the CK is running, and the CS_n qualifies when the CK samples the CA \nsignals. A loopback equation that includes all the CA signals results ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0240",
      "title": "— Timing Parameters for Preamble Training Mode",
      "description": "— Timing Parameters for Preamble Training Mode\nParameter\nSymbol\nMin\nMax\nDelay from MRW Command \nto DQS Driven\ntSDOn\n-\nMax(12nCK, 20ns)\nDelay from MRW Command \nto DQS Disabled\ntSDOff\n-\nMax(12nCK, 20ns)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 tb\ntb+1\ntb+2\ntc\ntd+4\nta+5\ntc+1 tc+2\ntd\ntd+2\nD0\nD1\nD2  D13 D14 D15\nDQ\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nBA,BG MRA, \nOP\nMRA, \nOP\nRead Preamble Training Mode = Enable: MR2[OP0] = 1\nRead Preamble Training Mode = Disabl",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0241",
      "title": "s enabled as for functional operation. The VrefCA is Group ",
      "description": "s enabled as for functional operation. The VrefCA is Group \nAccording to the functional setting. The timing requirements for the CA bus, CK_t, CK_c, and CS_n are \nthe same as for functional operation.\nThe delay from when the CA signals are sampled during the CS_n assertion and when the output of the \nXOR computation is driven on the DQ pins is specified as tCATM_Valid, as shown in the Figure 82. CS_n \nshall be asserted every 4tCK or with greater than 4tCK separation between assertions, and thus ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0242",
      "title": "b+2",
      "description": "b+2\ntc+2 tc+3\ntc+4\ntc+6\ntc+7\nt c+9\ntc+5\ntd\ntd+2\ntd+1\ntd+3\nDES\nCA DES\nDES\nDES\nNOP\nDES\nXOR(CA) = 0\nXOR(CA) = 1\nCA\nCA\nNOP NOP\nValid\nValid\nJEDEC Standard No. 79-5\nPage 186\n4.19.3.1   CA Loopback Equations\nThe CATM Output is computed based on the CS_n assertion and the values of the CA inputs. Table 313 \nclarifies the output computation.\n4.19.3.2   Output equations\nTable 314 shows which signals will transmit the output of the CA Training Mode loopback equation. \nThese values are driven asynchronously",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0243",
      "title": "ut",
      "description": "ut\nCATM Output\nCATM Output\nDQ4\nCATM Output\nCATM Output\nDQ5\nCATM Output\nCATM Output\nDQ6\nCATM Output\nCATM Output\nDQ7\nCATM Output\nCATM Output\nJEDEC Standard No. 79-5\nPage 187\n4.20\nCS Training Mode (CSTM)\n4.20.1   Introduction    \nThe CS Training Mode is a method to facilitate the loopback of a sampled sequence of the CS_n signal. In \nthis mode, the CK is running, and the CA signals are held in a NOP command encoding state. Once this \nmode is enabled and the DRAM devices are selected to actively sam",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0244",
      "title": "le[1] and Sample[3] ",
      "description": "le[1] and Sample[3] \nresults in a logic 1, the DRAM will drive a 0 on all the DQ signals. There is no requirement to drive any \nstrobes, and the output signal could transition as often as every 4 tCK.\n4.20.2   Entry and Exit for CS Training Mode   \nThe CS Training Mode is enabled when the host sends an MPC command with the opcode for CS Training \nMode Entry. Since CS Training must occur prior to establishing alignment between CK and CS_n signals, \nthe MPC command extends beyond multiple tCK cycl",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0245",
      "title": "Since the timing ",
      "description": "Since the timing \nrelationship between CS_n and CK is understood when exiting CS Training Mode, the host can send either \na multi-cycle CS_n assertion during the MPC command or a single tCK assertion.\n4.20.3   CS Training Mode (CSTM) Operation\nIn CS Training Mode, the CS_n values are sampled on all CK rising edges. Each group of 4 consecutive \nsamples is evaluated in pairs, and then the two pairs are combined with a logical OR prior to sending to the \nDQ output. The samples evaluation to determi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0246",
      "title": "value, ",
      "description": "value, \ndemonstrating the minimum tCSTM_DQ_Window:\nNOTE\nSee Section 4.15 for details on Setup, Hold and command register time.\nFigure 84 — Timing Diagram for CS Training Mode with Output Sample Toggle\nTable 317 — Sample Evaluation for Final CSTM Output\nCSTM Output\nOutput[0]\nOutput[1]\n0\n0\n0\n1\n0\n1\n1\n1\n0\n1\n1\n1\nNOTE\nWhen there is no change on the CSTM Output from previous evaluation, DQ shall continue to drive same value continuously with no \nswitching on the bus.\nt0\nt2\nt1\nta\nta+1\nta\nta+1\ntb\ntb+1\ntb",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0247",
      "title": "igure 85.",
      "description": "igure 85.\nHost should train CS_n timing based on asserting every edge of CS_n to cover multiple DRAMs without \nexiting CSTM.\nNOTE\nSee Section 4.15 for details on Setup, Hold and command register time.\nFigure 85 — Timing Diagram for CS Training Mode with Multiple DRAMs Output Sample Toggle\nTable 318 — AC Parameters for CS Training Mode\nSymbol\nDescription\nMin\nMax\nUnit\nNote\ntCSTM_Entry\nRegistration of CSTM entry command to start of \ntraining samples time\n20\n-\nns\ntCSTM_Min_to_MPC_exit\nMin time betwe",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0248",
      "title": "lues are driven asynchronously, but may switch as often as e",
      "description": "lues are driven asynchronously, but may switch as often as every 4tCK.\nTable 319 — CS Sampled Output per Interface Width\nDQ0\nCSTM Output\nCSTM Output\nCSTM Output\nDQ1\nCSTM Output\nCSTM Output\nCSTM Output\nDQ2\nCSTM Output\nCSTM Output\nCSTM Output\nDQ3\nCSTM Output\nCSTM Output\nCSTM Output\nDQ4\nCSTM Output\nCSTM Output\nDQ5\nCSTM Output\nCSTM Output\nDQ6\nCSTM Output\nCSTM Output\nDQ7\nCSTM Output\nCSTM Output\nJEDEC Standard No. 79-5\nPage 191\n4.21\nWrite Leveling Training Mode\n4.21.1   Introduction\nThe DDR5 memory mo",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0249",
      "title": "for a given DRAM, Write preamble setting, and operating freq",
      "description": "for a given DRAM, Write preamble setting, and operating frequency, that setting may be \nsubsequently restored to the DRAM after reset, power-cycle, or return to a previously used operating \nfrequency.\nThe memory controller can use the ‘write leveling’ feature and feedback from the DDR5 DRAM to adjust \nthe DQS_t - DQS_c to align to the phase and cycle that corresponds to the Write Latency delay after the \nWRITE command. The memory controller involved in the leveling must have adjustable delay set",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0250",
      "title": "c phase and ",
      "description": "c phase and \noffset. During Write Leveling Training (both External and Internal), the DQS_t-DQS_c pattern should \ninclude the full preamble and only the first toggle of the normal data burst sequence.\nWhile in Write Leveling Training Mode (both External and Internal), the DRAM will sample the Internal \nWrite Leveling Pulse with the last rising DQS_t - DQS_c edge sent by the host and feed back the result of \nthis sample on the DQ bus.\nWhile in Write Leveling Mode (both External and Internal), the",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0251",
      "title": "offsets are referred to as WL_ADJ_start and WL_ADJ_end. ",
      "description": "offsets are referred to as WL_ADJ_start and WL_ADJ_end. \nThis will minimize the tDQSoffset variation across different DRAM devices. The WL_ADJ_start and \nWL_ADJ_end values depend on the tWPRE setting.\nWhen External and Internal Write Leveling Training flows are complete and the final WL_ADJ_end offset \nhas been applied to the DQS_t - DQS_c timings, the DQS_t - DQS_c is phase aligned and cycle aligned for \nwrite operations. During the training sequence the DRAM in Write Leveling training mode wil",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0252",
      "title": "QS_t - DQS_c signals that ",
      "description": "QS_t - DQS_c signals that \nwere previously aligned with the pin-level Write Latency timing. The Write Leveling Internal Cycle \nAlignment setting only applies when the Internal Write Timing is Enabled.\nTable 320 — MR2 Register – for Reference Only\nSee Section 3.5.4 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nInternal Write \nTiming \nRFU\nDevice 15 \nMPSM\nCS \nAssertion \nDuration \n(MPC)\nMax Power \nSaving \nMode \n(MPSM)\n2N Mode\nWrite \nLeveling \nTraining\nRead \nPreamble \nTraining\nTable 321",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0253",
      "title": "of the ",
      "description": "of the \nupper diff_DQS(diff_UDQS) to internal Write Leveling pulse relationship whereas the lower data bits \nwould indicate the lower diff_DQS(diff_LDQS) to internal Write Leveling pulse relationship.\nFigure 86 shows the timing sequence to enter Write Leveling Training Mode, operation during Write \nLeveling Training Mode (with Internal Write Timings disabled), and the timing sequence to exit Write \nLeveling Training mode. An MRW command is sent to enable Write Leveling Training Mode. Prior to \ns",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0254",
      "title": "al Write Leveling Pulse alignment during External Write ",
      "description": "al Write Leveling Pulse alignment during External Write \nLeveling Training, and the DQ sample feedback timing.\nFigure 86 — Timing Diagram for Write Leveling Training Mode (External Training, 0 Sample)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0\nJEDEC Standard No. 79-5\nP",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0255",
      "title": "QS_c high prior to sending the MRW command to enable ",
      "description": "QS_c high prior to sending the MRW command to enable \nWrite Leveling Training Mode. The WRITE command must occur after a delay of tWLPEN relative to \nwhen the MRW enabled Write Leveling Training Mode.\nDRAM samples the internal Write Leveling pulse with rising edge of DQS_t - DQS_c and provides \nfeedback on all the DQ bits asynchronously after tWLO timing. There is a DQ output uncertainty of \ntWLOE defined to allow mismatch on DQ bits. The tWLOE period is defined from the transition of the \nearli",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0256",
      "title": "Once this edge ",
      "description": "Once this edge \nhas been aligned, the host will then apply the final WL_ADJ_end setting, which is also dependent on \ntWPRE. This will result in a tDQSoffset offset that is between -0.5tCK and +0.5tCK.\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0\nJEDEC Standard No. 79-5\nP",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0257",
      "title": "final phase alignment to ",
      "description": "final phase alignment to \nthe rising edge of the Write Leveling Internal \nPulse. This will center the Write Leveling \nInternal Pulse rising edge within the preamble \nwindow.\n1.25 tCK\n1.75 tCK\n2.75 tCK\nNOTE 1\nFor tWPRE = 4 tCK, CL is required to be ≥ 30 during Write Leveling Training Mode operation. This is irrespective of the CL setting \nfor tWPRE = 4 tCK during normal operation.\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDE",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0258",
      "title": "the Internal ",
      "description": "the Internal \nCycle Alignment setting will retain the coarse setting that was trained. After every reset, the host must \neither restore these settings or execute the full Write Leveling Training flow.\nFigure 90 shows the timing relationships for the final placement of the host DQS_t - DQS_c timings \nrelative to the Internal Write Leveling Pulse. However, it is not necessary to execute this Write Leveling \nTraining Mode Measurement to finalize the setting—Figure 90 is only for illustration.\nFigur",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0259",
      "title": "the ",
      "description": "the \ncontroller. The host controller will apply termination for the DQ signals.\nTable 323 — Timing Parameter Ranges Associated with Write Leveling Training Mode\nParameter \nSymbol \nMin\nMax\nUnits \nNOTE\nWrite Leveling Pulse Enable - Time \nfrom Write Leveling Training Enable \nMRW to when Internal Write Level-\ning Pulse logic level is valid\ntWLPEN\n0\n15\nns\nWrite leveling output\ntWLO\n0\n9.5\nns\nWrite leveling output error \ntWLOE \n0 \n2\nns\nFinal Trained value of host DQS_t - \nDQS_c timing relative to Write",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0260",
      "title": "bled",
      "description": "bled\nDQS_RTT_PARK\nOff\nNOTE\nTermination for TDQS/DM is not included since TDQS and DM are disabled during Write Leveling Training Mode.\nJEDEC Standard No. 79-5\nPage 198\n4.22\nConnectivity Test (CT) Mode\n4.22.1   Introduction\nThe DDR5 memory device supports a connectivity test (CT) mode, which is designed to greatly speed up \ntesting of electrical continuity of pin interconnection on the PC boards between the DDR5 memory devices \nand the memory controller on the SoC. Designed to work seamlessly wit",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0261",
      "title": "digital pins can be tested via the CT mode. For the purpose ",
      "description": "digital pins can be tested via the CT mode. For the purpose of connectivity check, all pins that are \nused for the digital logic in the DDR5 memory device are classified as one of the following types:\n1\nTest Enable (TEN) pin: when asserted high, this pin causes the DDR5 memory device to enter the CT mode. In \nthis mode, the normal memory function inside the DDR5 memory device is bypassed and the IO pins appear as a \nset of test input and output pins to the external controlling agent. The TEN pin",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0262",
      "title": "ve the output signals. See Table 327.These ",
      "description": "ve the output signals. See Table 327.These \ninternal signals are the same across all interface widths and densities.\nTable 325 — Pin Classification of DDR5 Memory Device in Connectivity Test (CT) Mode\nPin Type in CT Mode\nPin Names during Normal Memory Operation\nTest Outputs\nDQL[7:0], DQU[7:0], DQSU_t, DQSU_c, DQSL_t, DQSL_c, DML_n, DMU_n, DM_n/TDQS_t, \nTDQS_c\nNOTE 1\nTest Outputs may contain the Upper and Lower label identification used with x16 devices. In the case of x4/x8 devices, the lower \n(",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0263",
      "title": "modes initiated with the MPC command: ZQCal Start, and ZQCal",
      "description": "modes initiated with the MPC command: ZQCal Start, and ZQCal Latch.\nZQCal Start initiates the SDRAM’s calibration procedure, and ZQCal Latch captures the result and loads it \ninto the SDRAM's drivers.\nA ZQCal Start command may be issued anytime the DDR5-SDRAM is in a state in which it can receive \nvalid commands. There are two timing parameters associated with ZQ Calibration. tZQCAL is the time \nfrom when the ZQCal Start MPC command is sent to when the host can send the ZQCal Latch MPC \ncommand.",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0264",
      "title": "e 329 — ZQ Calibration Timing Parameters",
      "description": "e 329 — ZQ Calibration Timing Parameters\nParameter\nSymbol\nMin/Max\nValue\nUnit\nZQ Calibration Time\ntZQCAL\nMIN\n1\nus\nZQ Calibration Latch Time\ntZQLAT\nMIN\nmax(30ns,8nCK)\nns\nJEDEC Standard No. 79-5\nPage 202\n4.24.1   Introduction\nThe VrefCA setting must be set prior to training the CS_n and CA bus timings relative to CK. In order to \naccomplish this, DDR5-SDRAMs will support a single UI command specifically for setting the VrefCA \nsetting. This avoids any timing and/or default VrefCA setting issues wit",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0265",
      "title": ", and CA must remain in the proper ",
      "description": ", and CA must remain in the proper \ncommand state for at least one cycle after CS_n transitions from low to high.\nFigure 91 — Timing Diagram for VrefCA Command\nTable 330 — VrefCA/CS Command Definition\nFunction \nAbbrevi-\nation\nCS\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nVrefCA Command\nVrefCA\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nL\nV/\nDDPI\nD\n21,22,23\nVrefCS Command VrefCS\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nH\nV/\nDDPI\nD\n21,22,23\nNOTE 1\nV/DDPID is a multi-mode pin wher",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0266",
      "title": "ings for VrefCS are effectively the same as VrefCA with the ",
      "description": "ings for VrefCS are effectively the same as VrefCA with the \nexception of a different explicit command noted in Table 332 and the fact that it modifies the VREF of the \nchip select pin vs the CA pins.\n4.25.2   VrefCS Command Timing   \nFigure 92 illustrates a timing sequence example for the VrefCS command that occurs prior to CS and CA \ntraining. The command is sampled on every rising edge of CK_t/CK_c. The host must ensure that the CA \nsignals are valid during the entire CS_n assertion time. The",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0267",
      "title": "efCA/CS Command Definition",
      "description": "efCA/CS Command Definition\nFunction \nAbbrevi-\nation\nCS\nNOTES\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nVrefCA Command\nVrefCA\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nL\nV/\nDDPI\nD\n1,2,3\nVrefCS Command\nVrefCS\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nH\nV/\nDDPI\nD\n1,2,3\nNOTE 1\nV/DDPID is a multi-mode pin where the DDPID is used for DDP packages only.\nNOTE 2\nAny command using DDPID shall issue a NOP to non-selected device.\nNOTE 3\nNT-ODT behavior is not influenced by DDPIP value\nJEDEC St",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0268",
      "title": "93 — VrefCA Operating Range (Vrefmin, Vrefmax)",
      "description": "93 — VrefCA Operating Range (Vrefmin, Vrefmax)\nThe VrefCA stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM \nVrefCA step size must be within the range specified.\nThe VrefCA set tolerance is the variation in the VrefCA voltage from the ideal setting. This accounts for \naccumulated error over multiple steps. There are two ranges for VrefCA set tolerance uncertainty. The \nrange of VrefCA set tolerance uncertainty is a function of number of steps n.\nThe VrefCA s",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0269",
      "title": "o. 79-5",
      "description": "o. 79-5\nPage 207\n4.26   VrefCA Training Specification (Cont’d)\nFigure 95 — Vref_time Timing Diagram\nThe minimum time required between two Vref commands is VrefCA_time, shown as Vref_time in Figure 95.\nA VrefCA command is used to store the VREF values into the VREF CA MR11. This mode register is only \nprogrammed via the command but is readable via a normal MRR.\nTable 334 — VREF CA Mode Register\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR11\nUI\nVrefCA Calibration Value\nOld Vref\nSetting\nUpd",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0270",
      "title": "ce",
      "description": "ce\nVrefCA_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCA_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefCA Step Time\nVrefCA_time\n-\n-\n300\nns\n8\nVrefCA Valid Tolerance\nVrefCA_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9\nNOTE 1\nVrefCA DC voltage referenced to VDDQ_DC.\nNOTE 2\nVrefCA stepsize increment/decrement range. VrefCA at DC level.\nNOTE 3\nVrefCA_new = VrefCA_old + n*VrefCA_step; n= number of steps; if increment use \"+\"; If decrement use \"-\"\nNOTE 4\nThe minimum value of VrefCA setting tolerance = VrefCA_new - 1.",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0271",
      "title": "minimum required VrefCS setting range for DDR5 DRAM ",
      "description": "minimum required VrefCS setting range for DDR5 DRAM \ndevices. The minimum range is defined by VrefCSmax and VrefCSmin as depicted in Figure 100.\nFigure 100 — VrefCS Operating Range (Vrefmin, Vrefmax)\nThe VrefCS stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM \nVrefCS step size must be within the range specified.\nThe VrefCS set tolerance is the variation in the VrefCS voltage from the ideal setting. This accounts for \naccumulated error over multiple steps. T",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0272",
      "title": "efCS_val_tol",
      "description": "efCS_val_tol\nStraight Line\n(endpoint Fit)\nActual VrefCS\nOutput\nVrefCS Set\nTolerance\nJEDEC Standard No. 79-5\nPage 213\n4.27   VrefCS Training Specification (Cont’d)\nFigure 102 — Vref_time Timing Diagram\nThe minimum time required between two Vref commands is VrefCS_time, shown as Vref_time in the timing \ndiagrams.\nA VrefCS command is used to store the VREF values into the VREF CS MR12. This mode register is only \nprogrammed via the command but is readable via a normal MRR.\nTable 336 — VREF CS Mode ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0273",
      "title": "ce",
      "description": "ce\nVrefCS_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCS_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefCS Step Time\nVrefCS_time\n-\n-\n300\nns\n8\nVrefCS Valid Tolerance\nVrefCS_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9\nNOTE 1\nVrefCS DC voltage referenced to VDDQ_DC.\nNOTE 2\nVrefCS stepsize increment/decrement range. VrefCS at DC level.\nNOTE 3\nVrefCS_new = VrefCS_old + n*VrefCS_step; n= number of steps; if increment use \"+\"; If decrement use \"-\"\nNOTE 4\nThe minimum value of VrefCA setting tolerance = VrefCS_new - 1.",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0274",
      "title": "mum required VrefDQ setting range for DDR5 DRAM ",
      "description": "mum required VrefDQ setting range for DDR5 DRAM \ndevices. The minimum range is defined by VrefDQmax and VrefDQmin as depicted in Figure 107 .\nFigure 107 — VrefDQ Operating Range (VrefDQmin, VrefDQmax)\nThe VrefDQ stepsize is defined as the stepsize between adjacent steps. For a given design the DRAM \nVrefDQ step size must be within the range specified.\nThe VrefDQ set tolerance is the variation in the VrefDQ voltage from the ideal setting. This accounts for \naccumulated error over multiple steps. ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0275",
      "title": "val_tol",
      "description": "val_tol\nStraight Line\n(endpoint Fit)\nActual VrefDQ\nOutput\nVrefDQ Set\nTolerance\nJEDEC Standard No. 79-5\nPage 219\n4.28   VrefDQ Calibration Specification (Cont’d)\nFigure 109 — VrefDQ_time Timing Diagram\nThe minimum time required between two MRW commands which update VrefDQ settings is \nVrefDQ_time.\nAn MRW command is used to store the global VrefDQ values into the VrefDQ bits of MR10.\nAdditional per-pin VrefDQ trims are available for programming in MR118, MR126, MR134, ..., MR254, \nOP[7:4], up to a",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0276",
      "title": "Q_step",
      "description": "Q_step\n0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefDQ Set Tolerance\nVrefDQ_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefDQ_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefDQ Step Time\nVrefDQ_time\n-\n-\n150\nns\n8,10\n-\n-\n500\nns\nVrefDQ Valid Tolerance\nVrefDQ_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9\nNOTE 1\nVrefDQ DC voltage referenced to VDDQ_DC.   \nNOTE 2\nVrefDQ stepsize increment/decrement range. VrefDQ at DC level.\nNOTE 3\n VrefDQ_new = VrefDQ_old + n*VrefDQstep; n= number of steps;  if increment use \"+\"; If decrement use \"-\"\nNO",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0277",
      "title": "lows a simple and easy repair method in a system. ",
      "description": "lows a simple and easy repair method in a system. \nTwo methods are provided: Hard Post Package Repair (hPPR) for a permanent Row repair and Soft Post \nPackage Repair (sPPR) for a temporary Row repair.\nEntry into hPPR or sPPR is protected through a sequential MRW guard key to prevent unintentional hPPR \nprogramming. The sequential MRW guard key is the same for both hPPR and sPPR.\nThe hPPR/sPPR guard key requires a sequence of four MRW commands to be issued immediately after \nentering hPPR/sPPR, a",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0278",
      "title": "ey Timing Diagram",
      "description": "ey Timing Diagram\nTable 340 — Guard Key Encoding for MR24\nGuard Keys\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nNotes\nMR24 Seq1\n1\n1\n0\n0\n1\n1\n1\n1\nMR24 Seq2\n0\n1\n1\n1\n0\n0\n1\n1\nMR24 Seq3\n1\n0\n1\n1\n1\n0\n1\n1\nMR24 Seq4\n0\n0\n1\n1\n1\n0\n1\n1\nMR24\nSeq4\nACT\nMR24\nSeq2\nPPR Enable\nPPR Available\nFour MR24 Key Sequence Entry\nAny Interuptions of the gurad key sequence \nfrom other MRW/R or non-MR commands \nsuch as ACT,WR, RD is not allowed.\nJEDEC Standard No. 79-5\nPage 224\n4.29.1   Hard PPR (hPPR)\nWith hPPR, DDR5 can c",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0279",
      "title": "nd is used to select the individual DRAM through the ",
      "description": "nd is used to select the individual DRAM through the \nDQ bits and to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can \nbe exited and normal operation can resume.\n4.29.1.1   hPPR Fail Row Address Repair\n1\nSince the mode register address operand allows the user to execute hPPR resource, MRR of hPPR resource \ndesignation (MR 54, 55, 56, 57) needs to be read. After user’s checking the hPPR resource availability of each \nbank from MRR, hPPR mode can be entered. ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0280",
      "title": "cognize repaired row address.",
      "description": "cognize repaired row address.\n10\nExit hPPR by setting MR23:OP[0]=0.\n11\nDDR5 will accept any valid command after tPGMPST(min).\n12\nIn the case of multiple addresses to be repaired, repeat Steps 3 to 10.\nDuring hPPR mode, REF, REFsb commands are allowed, but array contents are not guaranteed. Upon \nreceiving a REF or REFsb command in hPPR mode, the DRAM may ignore the Refresh operation but will \nnot disrupt the repair operation. Other commands except REF/REFsb during tPGM can cause incomplete \nrepa",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0281",
      "title": "ss Setting time",
      "description": "ss Setting time\ntPGMPST\n50\n-\nus\nT1\nTa0\nTd0\nTd1\nTe0\nTe1\nTb0\nTf1\nTIME BREAK\nDON’T CARE\nREF/DES\nMRS23\nDES\nDES\nDES\nDES\nREF/DES\nPRE\nBGf\nBGf\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nMRS23\nREF/DES\nDES\nVALID\nVALID\nREF/DES\nNA\nVALID\nBAf\nBAf\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nVALID\nREF/DES\nNA\nVALID\nVALID\nVALID\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nVALID\nREF/DES\nNA\nVALID\n(OP[0])\n(OP[0])\nPPR Repair\nPPR Recognition\nNormal\nAll Banks\nPrecharged\nand idle state\nMode\nPPR Entry\nPPR Exit\n5 X tMRD\ntRCD\ntP",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0282",
      "title": "ed or the DRAM is RESET, the soft repair will revert to the ",
      "description": "ed or the DRAM is RESET, the soft repair will revert to the \nunrepaired state. hPPR and sPPR may not be enabled at the same time. sPPR must have been disabled and \ncleared prior to entering hPPR mode.\nWith sPPR, DDR5 can repair one Row address per BG. If the hPPR resources for a BG are used up, the \nbank group will have no more available resources for soft PPR. If a repair sequence is issued to a BG with \nno repair resources available, the DRAM will ignore the programming sequence.\n4.29.2.1   sP",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0283",
      "title": "AM will ignore the column address ",
      "description": "AM will ignore the column address \ngiven with the WR command.\nTable 343 — sPPR vs hPPR\nSoft Repair\nHard Repair\nNote\nPersistence of Repair\nVolatile – Repaired as long \nas VDD is within Operating \nRange\nNon-Volatile – repair is \npermanent after the \nrepair cycle.\nSoft Repair is erased when Vdd removed \nor device reset.\nLength of time to complete repair \ncycle\nWL+ 8tCK+tWR\ntPGM_hPPRa or tPG-\nM_hPPRb\nA subsequent sPPR can be performed \nwithout affecting the hPPR previously \nperformed provided a row ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0284",
      "title": "od - WRA",
      "description": "od - WRA\nBank not having row repair \nretains array data \nYes\nNo\nBank having row repair retain \narray data \nYes\nNo\nJEDEC Standard No. 79-5\nPage 227\n4.29.2.1   sPPR Repair of a Fail Row Address (Cont’d)\n8\nAfter WL (WL=WL=RL-2), all of the DQs of the individual Target DRAM should be LOW for 8tCK. If any DQ \nis high during 8tCK burst, then the sPPR protocol will not be executed. If more than one DRAM shares the same \ncommand bus, DRAMs that are not being repaired should have all of their DQ's driven",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0285",
      "title": "VALID",
      "description": "VALID\nNA\nNA\nNA\nNA\nNA\nVALID\nMR23\nREF/DES\nDES\nVALID\nVALID\nREF/DES\nNA\nVALID\nBAf\nBAf\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nVALID\nREF/DES\nNA\nVALID\nVALID\nVALID\nNA\nNA\nVALID\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\nVALID\nREF/DES\nNA\nVALID\n(OP[1])\n(OP[1])\nsPPR Repair\nsPPR Recognition\nNormal\nAll Banks\nPrecharged\nand idle state\nMode\nsPPR Entry\nsPPR Exit\n5 X tMRD\ntRCD\ntPGM_sPPR(min)\ntPGM_sPPR(min)\ntPGM_Exit(min) \ntPGMPST_sPPR(min)\nJEDEC Standard No. 79-5\nPage 228\n4.30\nDecision Feedback Equalization\n4.30.1   Introdu",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0286",
      "title": "equalization techniques (example CTLE). Figure 117 shows an ",
      "description": "equalization techniques (example CTLE). Figure 117 shows an example of a memory subsystem with DFE \ncircuit included on the DRAM.\nFigure 117 — Example of Memory Subsystem with DFE Circuit on the DRAM\n4.30.2   Pulse Response of a Reflective Memory Channel\nA reflection dominated channel such as those found in a memory subsystem is anticipated to have \nsubstantially reduced data eye at the DRAM ball due to the effects of insertion loss and reflections. \nFigure 118 represents how a pulse response of",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0287",
      "title": "xample",
      "description": "xample\nPulse Response (DRAM Rx)\nISI from previous bit may\n  impact future bits.\nIN    OUT\nDQ_SUM\nDQ Slicer\nPost Cursor Tap-2\nT4\nJEDEC Standard No. 79-5\nPage 230\n4.30.3   Components of the DFE (Cont’d)\nThe Mode Registers shown in Table 345 and Table 346 are used by the memory controller to set the strengths of the \ngain amplifier and the strengths of the correction of the Taps to adapt the ISI cancellation in accordance with the \nchannel performance. Optimal values used for the strengths of the g",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0288",
      "title": "-",
      "description": "-\n60\n-\n-\nmV\n2,4\nDFE Tap-3 Bias Min\n-\n-\n-60\n-\n-\n-60\nmV\n2,4\nDFE Tap-4 Bias Max\n45\n-\n-\n45\n-\n-\nmV\n2,4\nDFE Tap-4 Bias Min\n-\n-\n-45\n-\n-\n-45\nmV\n2,4\nDFE Tap Bias Average Step Size\nTBD\n5\nTBD\nTBD\n5\nTBD\nmV\n2,3,4\nDFE Tap Bias DNL\n-2.5\n-\n+2.5\n-2.5\n-\n+2.5\nmV\n2,3,4\nDFE Tap Bias INL\n-2.5\n-\n+2.5\n-2.5\n-\n+2.5\nmV\n2,3,4\nDFE Tap Bias Step Time\ntDFE\ntDFE\nns\n2,3,4\nNOTE 1\nAs speed increases, the impact of loss from the channel makes the bias range of the first cursor asymmetric\nNOTE 2\nValues are defined for the entire vo",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0289",
      "title": "slicer runs at half the speed as received data.",
      "description": "slicer runs at half the speed as received data.\nFigure 122 — 2-Way Interleave 4-Tap DFE Example\nIN    OUT\nDQ_SUM\nDQ Slicer\nPost Cursor Tap-2\nT4\nDQ Slicer\nDQ Slicer\nT1\nJEDEC Standard No. 79-5\nPage 233\n4.30.3   Components of the DFE (Cont’d)\nA 4-way interleaved 4-tap DFE architecture (Figure 123) requires a divided clock. In this case, the output \nof the DQ slicer runs at 1/4 the speed as received data.\nFigure 123 — 4-Way Interleave 4-Tap DFE Example\nDQS\nDQS#\nDQS_0\nDQS_90\nDQS_180\nDQS_270\nSee Mode ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0290",
      "title": "then the MPC [Stop DQS Osc] command should not be used ",
      "description": "then the MPC [Stop DQS Osc] command should not be used \n(illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is \nautomatically stored in MR46 and MR47.\nThe controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less \naccurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and \nvoltage is determined by the following equation:\nWhere:\nRun Time = total time between s",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0291",
      "title": "), ",
      "description": "), \nthen the DQS Oscillator Granularity Error is:\nThis equates to a granularity timing error of 1.28ps.\nAssuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:\nThe result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be \ncounted within the “run time,” determined by the controller. The result is stored in MR46 and MR47. \nMR46 contains the least significant bits (LSB) of the result, and MR47 contains the most sign",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0292",
      "title": "erval Oscillator (Cont’d)",
      "description": "erval Oscillator (Cont’d)\nFigure 124 — Interval Oscillator Offset (OSCoffset)\nOSCMatch = [tRX_DQS2DQ(V,T) - tDQSOSC(V,T) - OSCoffset]\ntDQSOSC(V,T) = \nRuntime\n2 * Count\nJEDEC Standard No. 79-5\nPage 237\n4.31   DQS Interval Oscillator (Cont’d)\nThe interval oscillator count read out timing is provided in Table 348.\n4.32\ntDQS2DQ Offset Due to Temperature and Voltage Variation\nAs temperature and voltage change on the SDRAM die, the DQS clock tree will shift and may require \nretraining. The oscillator ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0293",
      "title": "will be the average of DQS to DQ delay over the runtime peri",
      "description": "will be the average of DQS to DQ delay over the runtime period.\nNOTE 9\nThe matching error and offset of OSC came from DQS2DQ interval oscillator.\nTable 348 — DQS Interval Oscillator Read Out AC Timing\nDDR5-5200 to \n6400\nDDR5-6800 to 8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nDelay time from DQS Interval \nOscillator stop to Mode Register \nReadout\ntOSCO\ntMPC_De-\nlay\n-\ntMPC_Delay\n-\nTBD\n-\nnCK\nDQS Interval Oscillator start gap in \nautomatic stop mode\ntOSCS\ntMPC_Delay + DQS Interval Timer Run Time\nnCK\nNO",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0294",
      "title": "Max",
      "description": "Max\nMin\nMax\nMin\nMax\nMin\nMax\ntDQS2DQ_temp\nDQS to DQ \noffset\ntemperature \nvariation\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nps/℃\n1,2\ntDQS2DQ_volt\nDQS to DQ \noffset\nvoltage\nvariation\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nps/\n50mV\n1,2\nNOTE 1 tDQS2DQ max delay variation as a function of temperature\nNOTE 2 tDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD. It includes the VDDQ and VDD AC \nnoise impact for frequencies >20MHz and max voltage of 45mVpk-pk from DC -20MHz at a fixed temperature on t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0295",
      "title": "hip Selects except during explicit cases such as exiting CAT",
      "description": "hip Selects except during explicit cases such as exiting CATM \nmode.\nTable 351 — MR2 Functional Modes – for Reference Only\nSee Section 3.5.4 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nInternal Write \nTiming \nReserved\nDevice 15 \nMPSM\nCS \nAssertion \nDuration \n(MPC)\nMax Power \nSavings \nMode \n(MPSM)\n2N Mode\nWrite \nLeveling \nTraining\nRead \nPreamble \nTraining\nNOTE\nOP(0-7) can be programed with either “0” or “1”.\nTable 352 — 2N Mode Register Configuration\nFunction\nRegister\nType\nOperand",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0296",
      "title": "N",
      "description": "N\nCA Bus Required Behavior for \nMulti-Cycle CS Assertion / 2N\nCold or Warm Reset Exit\nMulti (default)\nNA\nStatic low for 3+ nCK\nStatic NOP for 3+ nCK\nMPC (includes CSTM \nExit)\nMPC (includes CSTM \nExit)\nSingle\nMulti\nSingle low pulse\nStatic multi-cycle low\nSingle low pulse\nStatic multi-cycle low\nSingle MPC\nStatic MPC surrounding CS_n low by \ntMC_MPC_*\nCATM exit (NOP Com-\nmand)\nDon’t care\nStatic low for 2+ nCK Static low for 2+ nCK\nStatic NOP for the duration of tCAT-\nM_CS_Exit\nPDX\nDon’t care\nSingle",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0297",
      "title": "ncoded WRITE Pattern command, no data is sent on the DQ bus,",
      "description": "ncoded WRITE Pattern command, no data is sent on the DQ bus, no toggling of DQS is \nneeded, and the DRAM does not turn on any internal ODT. ECC parity is based on the Write Pattern Mode \ndata in MR48.\nUpon receiving the command, the DRAM device will source the input for the memory array from the \nWrite Pattern Mode Registers instead of from the DQ bits themselves. The DQ mapping across the burst is \nshown in Table 354. The host will not send any data during this time. All timing constraints are ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0298",
      "title": "ill be used, with each bit of the pattern ",
      "description": "ill be used, with each bit of the pattern \ncorresponding to DQ[7:0] respectively. The same OP value will be repeated over the entire burst for that \nbit. (i.e., DQ0 store OP0 on every UI of the burst)\nIn the case of a x16 SDRAM device, the whole pattern OP[7:0] will be used, with each bit of the pattern \ncorresponding to DQL[7:0] respectively and then that pattern will be repeated for DQU[7:0]. The same OP \nvalue will be repeated over the entire burst for that bit. (i.e., DQ0 store OP0 on every ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0299",
      "title": "M_n",
      "description": "M_n\nINVALID\nINVALID\n-\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\nte+4\nte+7\nte+8\nD0\nD1\nD2\nD14 D15\nD13\ntb+1\nte+9\ntd\ntd+1\ntd+2\nte\nte+5\nte+6\ntWTR\n8 CLKs\nUsed for Write Pattern Command\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nWR_P,\nC,AP\nC,AP\nBA,BG,\nBL\nBA,BG,\nBL\nNo Data sent during this time but normal WL timings persist\nODT returns to default state, RTT_PARK shown as example\nJEDEC Standard No. 79-5\nPage 243\nDDR5 devic",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0300",
      "title": "d in parallel.",
      "description": "d in parallel.\nOn reads, the DRAM corrects any single-bit errors before returning the data to the memory controller. The \nDRAM shall not write the corrected data back to the array during a read cycle.\nOn writes, the DRAM computes ECC and writes data and ECC bits to the array. If the external data \ntransfer size is smaller than the 128 data bits code word (x4 devices), then DRAM will have to perform an \ninternal 'read-modify-write' operation. The DRAM will correct any single-bit errors that resul",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0301",
      "title": "rd",
      "description": "rd\nto Memory\nCheck Bit\nGenerator\nCheck Bits\nCode Word\nfrom Memory\nSyndrome\nSyndrome\nDecode\nNo Error\nCE Error Location\n(Bit#)\nJEDEC Standard No. 79-5\nPage 244\n4.36\nDDR5 ECC Transparency and Error Scrub\nDDR5 ECC Transparency and Error Scrub incorporates an ECC Error Check and Scrub (ECS) mode with \nan error counting scheme for transparency. The ECS mode allows the DRAM to internally read, correct \nsingle bit errors, and write back corrected data bits to the array (scrub errors) while providing tra",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0302",
      "title": "n is shown in Figure 128 while the ECC Error ",
      "description": "n is shown in Figure 128 while the ECC Error \nChecking and Scrub mode, Mode Register (MR14), is shown in Table 356.\nFigure 128 — Example of an ECC Transparency and Error Scrub Functional Block Diagram\nTable 356 — MR14 ECC Transparency and Error Scrub Mode Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nECS Mode\nReset ECS \nCounter\nRow Mode/\nCode Word \nMode\nRFU\nCID3\nCID2\nCID1\nCID0\nGreater Than \nPrevious\n*Denotes internally \ngenerated signals\nECS Address Counters\nECC \nCorrectio",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0303",
      "title": "written to prior to executing ECS operations to avoid genera",
      "description": "written to prior to executing ECS operations to avoid generating false \nfailures.\n4.36.2   ECS Operation \nAll banks shall be precharged and in an idle state prior to executing a manual ECS operation.\nExecuting a manual ECS operation, MPC command with OP[7:0]=0000 1100B, generates the following \ninternally self-timed command sequence: ACTRDWRPRE. ECS operation timing is shown in \nFigure 129.\nFigure 129 — ECS Operation Timing Diagram\nThe minimum time for the ECS operation to execute is tECSc (t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0304",
      "title": "ommand is to be followed by a WR command tRCD later. ",
      "description": "ommand is to be followed by a WR command tRCD later. \nThe WR command will perform an internal Read-Modify-Write cycle on the code word determined by the \ninternal ECS Address Counters' column address.\nThe internal Read-Modify-Write cycle will: \n1\nRead the entire code word (128 data bits and 8 check bits) from the array \n2\nCorrect a single bit error in the code word or check bits, if an error is detected\n3\nWrite the resultant code word back to the DRAM array\nThe WR command is followed by a PRE co",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0305",
      "title": "of Error Check and Scrub is density and configuration ",
      "description": "of Error Check and Scrub is density and configuration \ndependent, as listed in Table 358. The DRAM controller shall track the number of manual ECS operations \nto complete a full scrub of that device.\nIn order to complete a full Error Check and Scrub within the recommended 24 hours, the average periodic \ninterval per ECS operation (tECSint) is 86,400 seconds divided by the total number of manual ECS \noperations to complete one full cycle of ECS. tECSint is included in Table 359.\nTable 358 — Numbe",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0306",
      "title": "efresh operation. Issuing multiple REF commands shall not ex",
      "description": "efresh operation. Issuing multiple REF commands shall not exceed \nthe total number allowed within a 1 x tREFI window, as described in the Refresh Operation Scheduling \nFlexibility section of the spec.\nWhen in Automatic ECS mode, the ECS commands and timing are generated and satisfied internal to the \nDRAM, following the Average Periodic ECS Interval timings to ensure that the Error Check and Scrub is \ncompleted and the transparency registers (MR16-20) are updated within the recommended 24-hour p",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0307",
      "title": "nce the ETC has been exceeded as well.",
      "description": "nce the ETC has been exceeded as well.\nTable 360 — MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells and \nAutomatic ECS in Self-Refresh\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nAutomatic ECS \nin Self-Refresh\nOP[2:0]: 000B = 4\nOP[2:0]: 001B = 16\nOP[2:0]: 010B = 64\nOP[2:0]: 011B = 256 (Default)\nOP[2:0]: 100B = 1024\nOP[2:0]: 101B = 4096\nOP[2:0]: 110B = RFU\nOP[2:0]: 111B = RFU\nJEDEC Standard No. 79-5\nPage 248\n4.36.3   ECS Error Tracking\nThe type of error tracking provided",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0308",
      "title": "max values are defined as EC[x]max = 2 * (ETC * Density(Gb) ",
      "description": "max values are defined as EC[x]max = 2 * (ETC * Density(Gb) * 2x) - 1. The exception is EC7max, \nwhich is unlimited. The corresponding bit will be set if the error count is within the required range.\nWhen the ECC code word error count mode is selected, the Error Counter (EC) increments each time a \ncode word with check bit errors is detected. After all code words, on all rows, in all banks, in all bank \ngroups had ECS commands performed, the result of the Error Counter is loaded into MR20, subje",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0309",
      "title": "red. If the previous row error count ",
      "description": "red. If the previous row error count \nis greater than the present row error count, the previous row error count and register value remains \nunchanged, however the present row error counter is cleared.\nAfter all rows, in all banks, in all bank groups have executed ECS operations, the result of the Previous \nHigh Error Count (address and error count) are latched into MR16:19 when the bank group counter wraps. \nMR16:18 shown in Table  contains the information for the row with the highest number of ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0310",
      "title": "red after being read from, ",
      "description": "red after being read from, \nthey will retain the most recent written data until they are rewritten during a subsequent bank group wrap \nor reset by either issuing a RESET or setting MR14 OP[6] to a 1.\n4.36.4   3DS Operation \nThe ECS feature supports 3DS stacking where the Chip ID, MR14 OP[3:0] (CID3:0 respectively), \ncommand bits steer the ECS command to the proper mode registers MR14-MR20 within the die stack. The \nCID[3:0] bits will be ignored for MRW commands to MR14 or MR15, resulting in ide",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0311",
      "title": "its. Write CRC and data mask functions are not supported at ",
      "description": "its. Write CRC and data mask functions are not supported at the same time and cannot be enabled \ntogether.\nThe CRC polynomial used by DDR5 is the ATM-8 HEC, X^8+X^2+X^1+1 that is same as used on DDR4.\nA combinatorial logic block implementation of this 8-bit CRC for 64-bits of data contains TBD two-input \nXOR gates contained in eight 6 XOR gate deep trees.\nTable 364 shows error detection coverage of DDR5 CRC.\nCRC COMBINATORIAL LOGIC EQUATIONS\nmodule CRC8_D64;\n// polynomial: (0 1 2 8)\n// data widt",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0312",
      "title": "Random Double Bit Error",
      "description": "Random Double Bit Error\n100%\nRandom Odd Count Error\n100%\nRandom Multi-Bit Error within Two adjacent Transfers\n100%\nJEDEC Standard No. 79-5\nPage 251\n4.37.1   CRC Polynomial and Logic Equation (Cont’d)\nD[44] ^ D[43] ^ D[40] ^ D[38] ^ D[35] ^ D[34] ^ D[30] ^\nD[29] ^ D[26] ^ D[25] ^ D[23] ^ D[18] ^ D[16] ^ D[14] ^\nD[13] ^ D[11] ^ D[9] ^ D[7] ^ D[3] ^ D[2] ^ D[1];\nNewCRC[4] = D[63] ^ D[62] ^ D[60] ^\nD[59] ^ D[56] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^ D[46] ^\nD[45] ^ D[44] ^ D[41] ^ D[39] ^ D[36] ^ D[35] ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0313",
      "title": "d30",
      "description": "d30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\nJEDEC Standard No. 79-5\nPage 252\n4.37.3   CRC Data Bit Mapping for x8 Devices\nFigure 131 shows detailed bit mapping for a x8 device. This bit mapping is common between write and \nread CRC operations. x8 devices have two DQ nibbles and each DQ nibble has its own eight CRC bits to \nprotect 64 data bits. Therefore, a x8 device will have two identical CRC trees implemented.\nFigur",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0314",
      "title": "25",
      "description": "25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ6\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ7\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\nd32\nd36\nd40\nd44\nd48\nd52\nd56\nd60 CRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0315",
      "title": "JEDEC Standard No. 79-5",
      "description": "JEDEC Standard No. 79-5\nPage 253\n4.37.5   Write CRC for x4, x8 and x16 Devices\nThe controller generates the CRC checksum and forms the write data frames as shown in Section 4.37.2 to \nSection 4.37.4.\nWrite CRC function can be enabled or disabled per each nibble independently in x8 device. There are two \nseparate write CRC enable MR bits (for upper and lower nibbles) defined for x8. When at least one of two \nwrite CRC enable bits is set to ‘1’ in x8, the timings of write CRC enable mode is applie",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0316",
      "title": "n and overwrite the bad data. Controller ",
      "description": "n and overwrite the bad data. Controller \nis responsible for data coherency.\nThere is no write latency adder when write CRC is enabled.\nJEDEC Standard No. 79-5\nPage 254\n4.37.6   Write CRC Auto-Disable\nWrite CRC auto-disable mode is enabled by programming the Write CRC auto-disable mode enable bit \nMR50:OP[4] to ‘1’. When this mode is enabled, the DDR5 SDRAM counts the number of Write CRC \nerror occurrences per device, regardless of configuration (x4, x8 or x16). When the number of Write CRC \nerr",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0317",
      "title": "CRC error checking can be re-enabled by resetting the Write ",
      "description": "CRC error checking can be re-enabled by resetting the Write CRC auto-disable status bit \nMR50:OP[5] to ‘0’. This will reset the Write CRC error counter and restart the Write CRC Auto-Disable \nWindow.\nPrior to changing the Write CRC Auto-Disable Threshold as programmed in MR51:OP[6:0] or the Write \nCRC Auto-Disable Window as programmed in MR52:OP[6:0], the host shall disable the Write CRC\nAuto-Disable mode, MR50:OP[4]=0. Once the updated values have been programmed in MR51 and/or \nMR52, Write CRC",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0318",
      "title": "considered TBD. The content may be accurate or ",
      "description": "considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.37.7   Read CRC for x4, x8 and x16 Devices\nThe DDR5 SDRAM generates the CRC checksum and forms the read data frames as shown in \nSection 4.37.2 to Section 4.37.4. The controller can check for an error in received code words per nibble \nby comparing the received checksum against the computed checksum and if there is a mismatch in any of \nnib",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0319",
      "title": "AM will set Write CRC Error Status bit in A[3] of MR50 to '1",
      "description": "AM will set Write CRC Error Status bit in A[3] of MR50 to '1' upon detecting a CRC error. The Write \nCRC Error Status bit remains Group At '1' until the host clears it explicitly using an MRW command.\nThe controller upon seeing an error as a pulse width will retry the write transactions. The controller \nunderstands the worst-case delay for ALERT_n (during init) and can back up the transactions accordingly \nor the controller can be made more intelligent and try to correlate the write CRC error to",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0320",
      "title": "ts. In BC8 mode, read CRC and write CRC bits are calculated ",
      "description": "ts. In BC8 mode, read CRC and write CRC bits are calculated with \nthe inputs to the CRC engine for the chopped data bursts replaced by all '1's.\nFigure 134 — CRC Bit Mapping in BC8 Modes for x4 Device\nTable 366 — CRC Error Handling Timing Parameters\nSymbol\nDescription\nmin\nmax\nunit\ntCRC_ALERT\nCRC Alert Delay Time\n3\n13\nns\nCRC_ALERT_PW\nCRC Alert Pulse Width\n12\n20\nnCK\nt0\nt6\nt1\nt7\nt8\nt9\nt10\nta\nta+1\nta+2\nta+4 ta+5\nta+6\nta+7\nta+8\ntb+5\ntb+7\ntb+10 tb+11\nta+3\ntb+12\ntb\ntb+1\ntb+2\ntb+3\ntb+8\ntb+9\ntb+4\ntb+6\nD0",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0321",
      "title": "t half and the second half of the data. CRC bits for the ",
      "description": "t half and the second half of the data. CRC bits for the \nfirst half of the data are transferred on 17th and 18th UI, and CRC bits for the second half of the data are transferred \non 35th and 36th UI.\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\n1\n1\n1\n1\n1\n1\n1\n1\nCRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nDQ4\nd0\nd4\nd8\nd12\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0322",
      "title": "d13",
      "description": "d13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ14\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ15\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nJEDEC Standard No. 79-5\nPage 258\nWith Loopback, DDR5 can feed a received signal or data back out to an external receiver for multiple \npurposes. Loopback allows the host (memory controller or test instrument) to monitor data that was just \nsent to the DRAM without having to store the data in the DRAM or use READ operations to retr",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0323",
      "title": "back requires two output pins (one single-ended Loopback str",
      "description": "back requires two output pins (one single-ended Loopback strobe LBDQS and one single-ended \nLoopback data LBDQ). Pin assignment location for Loopback pins are defined as A9 for LBDQS and A1 \nfor LBDQ.\nThe default RTT state for Loopback is RTT_OFF, designated by MR36:OP[2:0] = 000B. In this state, both \nthe LBDQS and LBDQ outputs are disabled. If the Loopback pins of several DDR5 SDRAM devices are \nconnected together and the “end” device needs termination, there is an RZQ/5 (48ohms) option availa",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0324",
      "title": "Loopback",
      "description": "Loopback\nRTT_Loopback\nLoopback Enabled\nSelected Phase\nSelected Phase and Selected DQ\n1\nNOTE 1\nSelection of an unsupported DM/DQ for the device configuration will result in undefined LBDQS/LBDQ output.\nJEDEC Standard No. 79-5\nPage 259\n4.38.2  Loopback Phase\nDue to the high data rates of the DDR5 SDRAM, Loopback may be implemented with 2-way or 4-way \ninterleaved outputs. With a 2-way implementation, the DQS and selected DM/DQ will be sampled and \noutput every 1 CK or 2 UI. Similarly, with a 4-way",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0325",
      "title": "QS_90; multiplexer input “C” receives data bit C and strobe ",
      "description": "QS_90; multiplexer input “C” receives data bit C and strobe DQS_180; and multiplexer input “D” \nreceives data bit D and DQS_270.\nFigure 137 — Example of 4-Way Interleave Loopback Circuit on a x4 SDRAM\n4.38.3   Loopback Output Mode\nLoopback Output Mode selects whether to output LBDQS and LBDQ in Normal Output Mode or Write \nBurst Output Mode, based on MR53:OP[7]. In the default Normal Output Mode (MR53:OP[7] = 0B), the \nselected DM/DQ state is captured with every DQS_t/DQS_c toggle for the select",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0326",
      "title": "usly driven during Loopback operation. (HiZ state not allowe",
      "description": "usly driven during Loopback operation. (HiZ state not allowed.)\n•\nOnly DSEL and MRW commands applied at command pins during Normal Output Mode.\n•\nRESET is required to exit Loopback Normal Output Mode.\nNo DFE Reset is assumed after first rising edge of DQS_t. DDR5 SDRAM array data is not guaranteed \nafter entering Normal Output Mode.\n4.38.3.2   Loopback Normal Output Mode Timing Diagrams\nLoopback Normal Output Mode entry and output example timing diagrams are shown in Figures 138 \nthrough 142.\nFi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0327",
      "title": "pecial case of WPRE=4CK and selection of Phase C or D for Da",
      "description": "pecial case of WPRE=4CK and selection of Phase C or D for Data \nBurst Bit phase alignment or Phase A or B for Strobe phase alignment. With this behavior, all phases are \ninverted from normal behavior.\nImplementation of 2-way or 4-way interleave Loopback introduces complexity in Write Burst Mode when \nthe DQS toggle is not continuous. If the DQS toggle is continuously generated by Write commands spaced \nBL/2, Loopback will align the LBDQS/LBDQ output with the selected phase for all write bursts. ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0328",
      "title": "D0",
      "description": "D0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nJEDEC Standard No. 79-5\nPage 262\n4.38.3.4   Loopback Write Burst Output Mode Timing Diagrams\nLoopback Write Burst Output Mode timing diagram examples are shown in Figures 143 through 146.\nFigure 143 — Loopback Write Burst Output Mode 4-Way PhaseB WPRE=2CK Example\nFigure 144 — Loopback Write Burst Output Mode 4-Way PhaseC WPRE=2CK Example\nFigure 145 — Loopback Write Burst Output Mode 4-Way ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0329",
      "title": "12",
      "description": "12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD10 D11\nD9\nD12\nD14 D15\nD13\nOptional, state of DQ during\npreamble at D-2\nJEDEC Standard No. 79-5\nPage 263\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.39\nCA_ODT Strap Operation\nWith the introduction of on-die termination",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0330",
      "title": "value.",
      "description": "value.\nThe CA_ODT pin is defined in the pinlist as shown in Table 370.\nMR32 is defined as shown in Table 371 to reflect the need to be able to read the CA_ODT strap value:\nMR33 is defined as follows:\nIf the CA_ODT Strap Value for the DRAM is 0, the CK ODT, CS ODT, and CA ODT values will reflect \nthe default settings for “Group A” ODT values, or will reflect what has been written to these mode \nregisters via the MPC opcodes for Group A CK/CS/CA ODT settings.\nIf the CA_ODT Strap Value for the DRAM",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0331",
      "title": "B: Group A RTT_CA = xxx (See Section 3.5.35 for MR33 ",
      "description": "B: Group A RTT_CA = xxx (See Section 3.5.35 for MR33 \nencoding)\n0100 1xxxB: Group B RTT_CA = xxx (See Section 3.5.35 for MR33 \nencoding)\nJEDEC Standard No. 79-5\nPage 265\n4.40\nDuty Cycle Adjuster (DCA)\nDDR5 SDRAM supports a mode register adjustable DCA to allow the memory controller to adjust the \nDRAM internally generated DQS clock tree and DQ duty cycle to compensate for systemic duty cycle \nerror of all DQS and DQs.\nThe DQS DCA is located before the DQS clock tree or equivalent place. The DCA ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0332",
      "title": "lock(s) scheme, the duty-cycle ratio of all DQS per ",
      "description": "lock(s) scheme, the duty-cycle ratio of all DQS per \ndevice can be adjusted directly according to the internal clock(s) controlled by the DCA code. Note that \ntDQSCK is not changed by DCA code change.\nUsing a 2-phase clock scheme, the rising edge of the 0° clock is the reference edge, while the 180° clock is \nadjusted based on 0° clock. The rising edge of 0° clock is for even burst bit data, and the rising edge of \n180° clock is for odd burst bit data.\nTable 373 — DCA Range\nParameter\nMin/Avg./Ma",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0333",
      "title": "the IBCLK and QBCLK may not be supported on the DRAM with a ",
      "description": "the IBCLK and QBCLK may not be supported on the DRAM with a \n2-phase clock scheme.\nFigure 148 — Relationship between DCA Code Change and the Single/Two-Phase Internal Clock(s)/\nDQS Waveform (Example)\nTable 374 — DCA Range Examples (Not All Possible Combinations)\nGlobal DCA Adjustment\nPer-Pin DCA Adjustment\nTotal DCA Adjustment at Pin\nDCA Step -3\nDCA Step -2\nDCA Step -5\nDCA Step -2\nDCA Step +2\nDCA Step 0\nDCA Step 0\nDCA Step +1\nDCA Step +1\nDCA Step +2\nDCA Step -3\nDCA Step -1\nDCA Step +4\nDCA Step +",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0334",
      "title": "(Cont’d)",
      "description": "(Cont’d)\nFigure 151 — Relationship between DCA Code Change for QBCLK and the 4-Phase Internal \nClocks/DQS Waveform (Example)\n4.40.4   The Relationship between DCA Code Change and DQs Output/DQS Timing\nThe DQS DCA code change effect to DQ Output as follows. The rising edge of DQS_t affects the even \ndata output. The falling edge of DQS_t affects to the falling edge of the odd data output.\nDRAM internal clocks\n(4‐phase)\nDCA Code Increase for QBCLK\nDCA Code Decrease for QBCLK\nLarger odd duty‐cycle ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0335",
      "title": "initiated to all banks on the ",
      "description": "initiated to all banks on the \nDRAM with the RFMab command, or to a single bank address (BA[1:0]) in all bank groups with the \nRFMsb command. A DRAM with MR58 OP[0]=0 set will ignore the RFM command.\nThe RFM command bits are the same as the REF command, except for CA9. If the Refresh Management \nRequired bit is “0”, (MR58 OP[0]=0), CA9 is only required to be valid (“V”). If the Refresh Management \nRequired bit is “1”, (MR58 OP[0]=1), CA9=”H” executes the REF command and CA9=”L” executes \neither ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0336",
      "title": "n all banks to be ",
      "description": "n all banks to be \ndecremented by the RAAIMT value. Issuing an RFMsb command with BA[1:0] allows the RAA count \nonly with that bank address across all bank groups to be decremented by the RAAIMT value\nRFM commands are allowed to accumulate or “postpone”, but the RAA counter shall never exceed a \nvendor specified RAA Maximum Management Threshold (RAAMMT), which is set by the DRAM vendor \nin the read only MR58 opcode bits 7:5 (Table 379). If the RAA counter reaches RAAMMT, no additional \nACT comma",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0337",
      "title": "in",
      "description": "in\ntRFC2,min\nSame Bank Refresh Management (RFMsb)\ntRFMsb,min\ntRFCsb,min\nTable 379 — Mode Register Definition for RAA Maximum Management Threshold (RAAMMT)\nMR58 OP[7:5]\nRAAMMT Value\nNormal Refresh Mode\nRAAMMT Value\nFGR Refresh Mode\n011B\n3x RAAIMT\n6x RAAIMT\n100B\n4x RAAIMT\n8x RAAIMT\n101B\n5x RAAIMT\n10x RAAIMT\n110B\n6x RAAIMT\n12x RAAIMT\nJEDEC Standard No. 79-5\nPage 271\n4.41   Refresh Management (RFM) (Cont’d)\nRFM command scheduling shall meet the same minimum separation requirements as those for the R",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0338",
      "title": "nt per REF Command",
      "description": "nt per REF Command\nNo decrement to the RAA count values is allowed for entering/exiting Self Refresh. The per bank count \nvalues before Self Refresh is entered remain unchanged upon Self Refresh exit.\n4.42\nPackage Output Driver Test Mode (Optional)\nThis optional mode allows for characterization of the DRAM package by allowing the host to individually \nturn on the output driver of a single bit of the DRAM, while all other bits remain terminated. To use this \ntest mode, the host sets MR61:OP[4:0] ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0339",
      "title": "ter – for Reference Only",
      "description": "ter – for Reference Only\nSee Section 3.5.62 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRSVD\nPackage Output Driver Test Mode\nJEDEC Standard No. 79-5\nPage 272\n4.43\nIO Features and Modes\n4.43.1   Data Output Disable\nThe device outputs may be disabled by the Data Output Disable mode register, MR5:OP[0], as shown in \nTable 36. For normal operation, set MR5:OP[0] = 0 (default). Setting MR5:OP[0] = 1 disables the device \noutputs.\n4.43.2   TDQS/DM\nThe DDR5 SDRAM x8 configuration has a p",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0340",
      "title": "input receiver will be turned-off and does not expect any va",
      "description": "input receiver will be turned-off and does not expect any valid logic level.\nTable 383 — x8 TDQS Function Matrix\n0B: Disabled (default)\nMR5:OP[5]\n1B: Enabled\nDisabled\nJEDEC Standard No. 79-5\nPage 273\n5\nOn-Die Termination\n5.1\nOn-Die Termination for DQ\nODT (On-Die Termination) is a feature of the DDR5 SDRAM that allows the DRAM to change \ntermination resistance for each DQ, Unlike previous DDR technologies, DDR5 no longer has a physical \nODT pin and all ODT based control is now command & mode regi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0341",
      "title": "ue of RTT is determined by the ",
      "description": "ue of RTT is determined by the \nsettings of Mode Register bits.\nRTT\nTo\nother\ncircuity\nlike RCV,\nSwitch\nDQ, DQS, DM, TDQS\nJEDEC Standard No. 79-5\nPage 274\n5.2\nODT Modes, Timing Diagrams and State Table\nThe ODT Mode of DDR5 SDRAM has 5 states, Data Termination Disable, RTT_WR, RTT_NOM_RD, \nRTT_NOM_WR and RTT_PARK. The ODT Mode is enabled based on Mode Registers for each RTT \nlisted below. In this case, the value of RTT is determined by the settings of those bits.\nAfter entering Self-Refresh mode, ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0342",
      "title": "-1-tRPRE and stays off for a duration of BL/2+tRPST.",
      "description": "-1-tRPRE and stays off for a duration of BL/2+tRPST.\nThose RTT values have priority as follows: \n1\nData Termination Disable & Strobe Termination Disable \n2\nRTT_WR \n3\nRTT_NOM_RD\n4\nRTT_NOM_WR\n5\nRTT_PARK\nThis means that if there is a WRITE command, then the DRAM turns on RTT_WR, not RTT_NOM_WR \nor RTT_NOM_RD, and also if there is a READ command, then the DRAM disables data termination and \ngoes into Driving mode. If during the second pulse of a READ or WRITE command, a CS enable is sent, \nthen Non-",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0343",
      "title": "Enabled",
      "description": "Enabled\nDis-\nEnabled\nRTT_PARK\nRTT_NOM_WR\nEnabled\nDisabled\nRTT_PARK\nHI-Z (ODT OFF)\n5\nRD/MRR\nEnabled\nDon’t Care\nDisabled\nHI-Z (ODT OFF)\nHI-Z (ODT OFF)\n1,5\nDon’t Care\nEnabled\nHI-Z (ODT OFF)\nRTT_NOM_RD\n1\nNOTE 1\nWhen read command is executed, DRAM termination state of target rank will be Hi-Z for defined period independent of MR setting of \nRTT_PARK/RTT_NOM_RD/RTT_NOM_WR. \nNOTE 2\nIf RTT_WR is enabled, RTT_WR will be activated by Write command for defined period time independent of MR setting of \nRTT_",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0344",
      "title": "0.8* VDDQ ",
      "description": "0.8* VDDQ \n0.9\n1\n1.1\nRZQ/5 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5 \n1,2,3\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/6 \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/6 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/6 \n1,2,3\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/7\n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/7\n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/7\n1,2,3\nDQ-DQ Mismatch \nwithin byte \nVOMdc = 0.8* VDDQ \n0\n-\n8\n% \n1,2,4,5,6\nNOTE 1\nThe tolerance limits are specified after calibration with stable voltage and temperature. For the behav",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0345",
      "title": "us, it is desirable that the ",
      "description": "us, it is desirable that the \ntermination strength of the DDR5 SDRAM can be changed without issuing an MRW command. This \nrequirement is supported by the “Dynamic ODT” feature as described as follows:\n5.3.1   ODT Functional Description\nThe function is described as follows:\n•\n Five RTT values are available: RTT_NOM_RD, RTT_NOM_WR, RTT_PARK, RTT_WR and \nDQS_RTT_PARK.\n-\nThe value for RTT_NOM_RD is preselected via MR35:OP[5:3]\n-\nThe value for RTT_NOM_WR is preselected via MR35:OP[2:0]\n-\nThe value fo",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0346",
      "title": "the Read command, strobe termination is enabled.",
      "description": "the Read command, strobe termination is enabled.\n•\n The termination, RTT_NOM_RD, for the non-target Read command is selected and de-selected by latencies \nODTLon_RD_NT and ODTLoff_RD_NT, respectively.\nThe duration of a Write or Read command is a full burst cycle, BL/2. The termination select \n(\"ODTLon_...\") and de-select (\"ODTLoff_...\") latency settings shall not result in an ODT pulse width \nwhich violates a burst cycle (BL/2) minimum duration. The equation \"ODTLoff_X - ODTLon_X >= BL/2” \nmust ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0347",
      "title": "id",
      "description": "id\n1\nValid\nValid\nValid\nValid\nValid\nValid\nInvalid\n0\nValid\nValid\nValid\nValid\nValid\nInvalid\nInvalid\n-1\nValid\nValid\nValid\nValid\nInvalid\nInvalid\nInvalid\n-2\nValid\nValid\nValid\nInvalid\nInvalid\nInvalid\nInvalid\nNOTE 1\nThe offset combinations apply to the ODTLon and ODTLoff independently for each command type \n(e.g., ODTLon_WR_Offset and ODTLoff_WR_Offset are subject to these restrictions, but there are no \nrestrictions on the setting of ODTLon_WR_Offset with respect to ODTLoff_WR_NT_Offset and \nODTLoff_RD",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0348",
      "title": "Loff_WR_NT = ",
      "description": "Loff_WR_NT = \nWL+BL/2+ \nODTLoff_WR_NT_offset \n1\nData Termination \nDisable\ntODTLoff_RD\nRegistering \nexternal read \ncommand\nDisables the termination upon \ndriving data\nData Termination \nDisable = RL-1\n2\nData Termination \nEnable\ntODTLon_RD\nRegistering \nexternal read \ncommand\nRe-enables the termination after \ndriving data\nData Termination Enable = \nRL+BL/2\n2\nStrobe \nTermination Disable\ntODTLoff \n_RD_DQS\nRegistering \nexternal read \ncommand\nDisables the termination upon \ndriving strobe\nStrobe Terminat",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0349",
      "title": "to RB, the RTT termination resistance during the ",
      "description": "to RB, the RTT termination resistance during the \ntransition must be constrained for the minimum of (RA,RB) to the maximum of (RA, RB).\nJEDEC Standard No. 79-5\nPage 280\n5.3.2   ODT tADC Clarifications\ntADC is defined as the time it takes for the DRAM to transition from one RTT state to the next RTT state, \nin case of the read, it’s the time from the RTT state to the DRAM Drive state. Unless the RTT is \nspecifically disabled, no High-Z state shall be allowed during tADC. During DRAM Drive state, ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0350",
      "title": "2 - DQS RTT Park to Read",
      "description": "2 - DQS RTT Park to Read\nDiagram shows term or driver impact on signal\nRTT_PARK\nRON from driver will pull high prior to data driven in D0\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nt9\nt10\nt14\nt15\nt16\nt11\nt12\nt13\nDiagram shows term or driver impact on signal\ntODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset\nRON from driver will pull high prior to DQS driven\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nta\nta+1\nta+2\nta+6\nta+7\nta+8\nt",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0351",
      "title": "t3",
      "description": "t3\nt4\nta\nta+1\nta+2\nta+3\nta+4\ntb\ntb+1\ntb+2\ntb+3\ntc\ntc+7\ntc+9\ntd+1\ntd+2\nta+5\ntd+3\ntc+1\ntc+2\nt\ntc+5\ntc+10 td\ntc+6\ntc+8\ntODTLon_WR = WL+ODTLon_WR_offset\ntADC.Min\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDQS_RTT_PARK\nDQS RTT\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Windo",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0352",
      "title": "t3",
      "description": "t3\nt4\nta\nta+1\nta+2\nta+3\nta+4\ntb\ntb+1\ntb+2\ntb+3\ntc\ntc+7\ntc+9\ntd+1\ntd+2\nta+5\ntd+3\ntc+1\ntc+2\nt\ntc+5\ntc+10 td\ntc+6\ntc+8\ntODTLon_WR = WL+ODTLon_WR_offset\ntADC.Min\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDQS_RTT_PARK\nDQS RTT\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD10 D11\nD9\nD8\nD7\nD12\nD15\nD14\nD13\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Windo",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0353",
      "title": "_WR time ",
      "description": "_WR time \nso that it says on for the burst.\nNOTE 3\nSystem designs & margins may vary requiring larger RTT_WR windows.\nFigure 159 — Example 4 of Burst Write Operation ODT Latencies and Control Diagrams\nNOTE 1\nODTLon_WR, ODTLon_WR_NT, ODTLoff_WR and ODTLoff_WR_NT are based on Mode Register settings that can push out or \npull in the RTT enable and disable time.\nNOTE 2\nThe entire range of ODTL control is not shown for simplicity.\nFigure 160 — Example of Write to Write Turn Around, Different Ranks\n0\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0354",
      "title": "w",
      "description": "w\n(shown with offset +1 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 284\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nBL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nFigure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI\nNOTE 4\nIn the ca",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0355",
      "title": "13",
      "description": "13\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDue to overlapping ODT, RTT_WR Continues\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\ntODTLon_WR = WL+ODTLon_WR_offset\ntRx_DQS2DQ  =  0.75UI\n tRx_DQS2DQ  =  0.7",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0356",
      "title": "for Burst 1",
      "description": "for Burst 1\nExample of DQS for Burst 2\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 285\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nBL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nFigure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI\nNOTE 4\nRead and Green DQS bursts are shown just for c",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0357",
      "title": "D0",
      "description": "D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nD11\n D10\nD13\n D12\nD9\n D8\nD15\n D14\nta+20 ta+21 ta+22\nta+19\nta+23\nta+25\nta+24\nt11\nt12\nt13\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_of",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0358",
      "title": "R for Burst 1",
      "description": "R for Burst 1\nRTT_WR for Burst 1\ntRx_DQS2DQ  =  0.75UI\nExample of DQS for Burst 2\nExample of DQS for Burst 1\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nJEDEC Standard No. 79-5\nPage 286\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nODTLon_WR, ODTLon_WR_NT, ODTLoff_WR and ODTLoff_WR_NT are based on Mode Register settings that can push out or \npull in the RTT enable and disable time.\nNOTE 2\nODTLon_RD_NT and ODTLoff_RD_NT are based on Mode Register sett",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0359",
      "title": "+ ODTLoff_WR_NT_offset",
      "description": "+ ODTLoff_WR_NT_offset\ntADC.Max\ntADC.Min\ntODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset\ntODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset\ntODTLon_RD = RL+BL/2\nODTLon_WL_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_WL_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nODTLon_RD_NT_offset \nMode Register Control Window\n(sh",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0360",
      "title": "endently set and ",
      "description": "endently set and \ncalculated from RL.\nFigure 167 — Example of Burst Read Operation with ODTLon_RD_NT_offset Set Incorrectly\nODTLon_RD_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_RD_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tb+3\ntc\ntc+1\ntc+2\nte+2\ntf\ntf+3\ntf+4\nD0\nD1\nD2\nD14 D15\nD13\ntb+1\ntf+5\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nte+1\nte+3\ntADC.Min\ntODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset\ntODTLon_RD_NT = RL+ODT",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0361",
      "title": "Figure 169 — A Functional Representation of the On-Die Termi",
      "description": "Figure 169 — A Functional Representation of the On-Die Termination\nRTT\nTo other\ncircuitry\nlike RCV, \n...\nChip in termination mode\nRTT\nTo other\ncircuitry\nlike RCV, \n...\nJEDEC Standard No. 79-5\nPage 289\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n5.4.1   Supported On-Die Termination Values\nOn-die termination effectiv",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0362",
      "title": "CS",
      "description": "CS\nMR33 for CA \n40\nVOLdc= 0.5* VDDQ\n0.9\n1\n1.25\nRZQ/6\n1,2,3,5\nVOMdc= 0.8* VDDQ\n0.9\n1\n1.1\nRZQ/6\n1,2,3,5\nVOHdc= 0.95* VDDQ\n0.8\n1\n1.1\nRZQ/6\n1,2,3,5\nMismatch CA-CA within \nDevice\n0.8* VDDQ\n0\n10\n%\n1,2,4,5\nNOTE 1\nThe tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance \nlimits if temperature or voltage changes after calibration, see Chapter 6.\nNOTE 2\nPull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0363",
      "title": "240Ω +/-1% Entire Temperature Operation ",
      "description": "240Ω +/-1% Entire Temperature Operation \nRange; after Proper ZQ Calibration; VDD=VDDQ–\nRTT\nVout\nMin\nNom\nMax\nUnit\nNOTE\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/5 \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/5 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5 \n1,2,3\nMismatch LBDQS - LBDQ \nwithin device \nVOMdc = 0.8* VDDQ \n0\n8\n% \n1,2,3,4\nNOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if \ntemperature or voltage changes after calibr",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0364",
      "title": "relative to Vss",
      "description": "relative to Vss\n-0.3 ~ 1.4\nV \n1,3\nVPP\nVoltage on VPP pin relative to Vss\n-0.3 ~ 2.1\nV\n4\nVIN, VOUT \nVoltage on any pin relative to Vss\n-0.3 ~ 1.4\nV \n1,3,5\nTSTG \nStorage Temperature \n-55 to +100\n°C \n1,2\nNOTE 1\nStresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress \nrating only and functional operation of the device at these or any other conditions exceeding those indicated in the operational sections \nof this specification is ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0365",
      "title": "oltage noise from DC to 2 MHz at the DRAM package ball.",
      "description": "oltage noise from DC to 2 MHz at the DRAM package ball.\nNOTE 4\nZ(f) is defined for all pins per voltage domain. Z(f) does not include the DRAM package and silicon die.\nJEDEC Standard No. 79-5\nPage 292\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n6.2   Recommended DC Operating Conditions (Cont’d)\nA simplified electri",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0366",
      "title": "392 — Recommended DC Operating Temperature Range",
      "description": "392 — Recommended DC Operating Temperature Range\nSymbol\nParameter\nRatings\nUnits\nNotes\nTOPER\nNormal Operating Temperature Range\n0 to 85\n°C\n1,2,3\nExtended Operating Temperature Range\n85 to 95\n°C\n1,2,3,4\nNOTE 1\nOperating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement condi-\ntions, please refer to JESD51-2 standard. \nNOTE 2\nThe Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During \noperation, t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0367",
      "title": "Range support and tREFI requirements ",
      "description": "Range support and tREFI requirements \nin the Extended Temperature Range.\nJEDEC Standard No. 79-5\nPage 293\n7\nAC & DC Global Definitions\n7.1\nTransmitter (Tx), Receiver (Rx) and Channel Definitions \nTBD\n7.2.1   Introduction\nThis section provides an overview of the Bit Error Rate (BER) and the desired Statistical Level of \nConfidence.\n7.2.2   General Equation\nn = number of bits in a trial\nSLC = statistical level of confidence\nBER = Bit Error Rate\nk = intermediate number of specific errors found in t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0368",
      "title": "able 393 — Estimated Number of Transmitted Bits (n) for the ",
      "description": "able 393 — Estimated Number of Transmitted Bits (n) for the Confidence Level of 70% to 99.5%\n99.5%\n99%\n95%\n90%\n85%\n80%\n75%\n70%\n0\n5.298/BER\n4.61/BER\n2.99/BER\n2.3/BER\n1.90/BER\n1.61/BER\n1.39/BER\n1.20/BER\nTable 394 — Minimum BER Requirements for Rx/Tx Timing and Voltage Tests for\nDDR5-3200 to 6400\nDDR5\n5200-6400\nUnit\nNotes\nMin\nNom\nMax\nMin\nNom\nMax\nAverage UI \nUIAVG\n0.999* \nnominal\n1000/f\n1.001* \nnominal\n0.999* \nnominal\n1000/f\n1.001* \nnominal\nps\n1\nNumber of UI (min)\nNMin_UI_Validation\n5.3x109\n-\n-\n5.3x",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0369",
      "title": "itions",
      "description": "itions\nThis document describes the UI and NUI Jitter definitions associated with the Jitter parameters specified in \nRx Stressed Eye, Tx DQS Jitter, Tx DQ Jitter and Input Clock Jitter specifications.\n7.3.1   Unit Interval (UI)\nThe times at which the differential crossing points of the clock occur are defined at t1, t2, …, tn-1, tn,..., \ntK. The UI at index “n” is defined as shown in <Bold>Figure 173 (with n=1,2,…) from an arbitrary time in \nsteady state, where n=0 is chosen as the starting cros",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0370",
      "title": "rting point.",
      "description": "rting point.\n1 UI = one bit, which means 2 UI = one full cycle or time period of the forwarded strobe. Example: For 6.4 \nGT/s signaling, the forwarded strobe frequency is 3.2 GHz, or 1 UI = 156.25 ps.\nDeterministic jitter is analyzed in terms of the peak-to-peak value and in terms of specific frequency \ncomponents present in the jitter, isolating the causes for each frequency. Random jitter is unbounded and \nanalyzed in terms of statistical distribution to convert to a bit error rate (BER) for t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0371",
      "title": "nd and address (CA) including CS input receiver compliance m",
      "description": "nd and address (CA) including CS input receiver compliance mask for voltage and timing is \nshown in Figure 179. All CA, CS signals apply the same compliance mask and operate in single data rate \nmode.\nThe CA input receiver mask for voltage and timing is shown in Figure 179 is applied across all CA pins. \nThe receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the \nDRAM input receiver to be expected to be able to successfully capture a valid input signal;",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0372",
      "title": "ligned",
      "description": "ligned\nCK_t, CK_c Data-in at DRAM Pin\nTcIVW for all CA signals is defined as centered on\nthe CK_t/CK_c crossing at the DRAM pin.\nVcent_CA\nRx Mask\nRx Mask\nRx Mask\nVcIVW\nJEDEC Standard No. 79-5\nPage 299\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.2   CA Rx Voltage and Timings (Cont’d)\nTable 395 — DRAM CA, CS Parame",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0373",
      "title": "Min",
      "description": "Min\nMax\nMin\nMax\nRx Mask voltage - p-p\nVciVW\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,4\nRx Timing Window\nTcIVW\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI*\n1,2,3,4,\n8\nCA Input Pulse Amplitude\nVIHL_AC\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n7\nCA Input Pulse Width\nTcIPW\nTBD\nTBD\nTBD\nTBD\nUI*\n5,8\nInput Slew Rate over \nVcIVW\nSRIN_cIVW\n1\n7\n1\n7\n1\n7\n1\n7\nV/ns\n6\nNOTE 1 1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.\nNOTE 2 Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).\nN",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0374",
      "title": "4800",
      "description": "4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDRAM Reference \nclock frequency\ntCK\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\n1.0001*\nf0\n0.9999*\nf0\n1.0001*\nf0\nMHz\n1,11\nDuty Cycle Error \ntCK_Duty_UI_Error\n-\n0.05\n-\n0.05\n-\n0.05\n-\n0.05\n0.05\nUI\n1,4,11\nRj RMS value of 1-\nUI Jitter\ntCK_1UI_R-\nj_NoBUJ\n-\n0.0037\n-\n0.0037\n-\n0.0037\n-\n0.0037\n-\n0.0037\nUI\n(RMS)\n3,5,11\nDj pp value of 1-UI \nJitter\ntCK_1UI_D-\nj_NoBUJ\n-\n0.030\n-\n0.030\n-\n0.030\n-\n0.030\n-\n0.030\nUI\n3,6,11\nTj value of 1-U",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0375",
      "title": "BUJ, where ",
      "description": "BUJ, where \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,\n12\nTj value of N-UI Jit-\nter, N=4,5,6,...,30\ntCK_NUI_T-\nj_NoBUJ, where \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,\n12\nNOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600\nNOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock \nNOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes togg",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0376",
      "title": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dua",
      "description": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-\nDirac fitting, after software correction of DCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered\noptional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16\nTable 398 — DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400\nBUJ=Bounded Uncorrelated Jitte",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0377",
      "title": "Notes",
      "description": "Notes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nJEDEC Standard No. 79-5\nPage 302\nDj pp value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nTj value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Tj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0378",
      "title": ",30",
      "description": ",30\ntCK_NUI_Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nTj value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Tj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nNOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600\nNOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock \nNOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes togg",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0379",
      "title": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dua",
      "description": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-\nDirac fitting, after software correction of DCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered\noptional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16\nTable 398 — DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400 (Cont’d)\nBUJ=Bounded Uncorrela",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0380",
      "title": ", where N=2,3",
      "description": ", where N=2,3\ntCK_NUI_Rj_NoBUJ,\nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,7,11\nDj pp value of N-UI Jitter, \nwhere N=2,3\ntCK_NUI_Dj_NoBUJ,\nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,7,11\nTj value of N-UI Jitter, \nwhere N=2,3\ntCK_NUI_Tj_NoBUJ, \nwhere N=2,3\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,11\nRj RMS value of N-UI \nJitter, where \nN=4,5,6,...,30\ntCK_NUI_Rj_NoBUJ,\nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,9,11,12\nDj pp value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NU",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0381",
      "title": "Dj_NoBUJ, ",
      "description": "Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nTj value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Tj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nNOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600\nNOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock \nNOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes togg",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0382",
      "title": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dua",
      "description": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-Dirac fitting, after software correction of \nDCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered optional. Tj is defined as Dj + 16.2*Rj for\nJEDEC Standard No. 79-5\nPage 304\nLIGHT GREY - All Light Grey text is defined as something that should be considered ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0383",
      "title": "DDR5-6800",
      "description": "DDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit Notes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nClock differential input\ncrosspoint voltage \nratio\nVIX_CK_Ratio\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n%\n1,2\nNOTE 1\nThe VIX_CK voltage is referenced to Vswing/2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI\nNOTE 2\nVIX_CK_Ratio = (VIX_CK / Vdiffpk-pk)*100%, where Vdiffpk-pk = |CK_t voltage - CK_c voltage|*2\nJEDEC Standard No. 79-5\nPage 305\n8.5\nDifferential Input Clock Voltage Sens",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0384",
      "title": "ameter for DDR5-5200 to 6400",
      "description": "ameter for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nInput Clock Voltage Sensitivity \n(differential pp)\nVRx_CK\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nJEDEC Standard No. 79-5\nPage 306\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may b",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0385",
      "title": "rameter",
      "description": "rameter\nDDR5\n6800-8400\nNote\nVIHdiffCK\nDifferential input high measurement level (CK_t, CK_c)\n0.75 x Vdiffpk-pk\n1,2\nVILdiffCK\nDifferential input low measurement level (CK_t, CK_c)\n0.25 x Vdiffpk-pk\n1,2\nNOTE 1\nVdiffpk-pk defined in Figure 188 \nNOTE 2\nVdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples\nNOTE 3\nAll parameters are defined over the entire clock common mode range\nDifferential Input Voltage: CK_t, CK_c\nJEDEC Standard No. 79-5\nPage 307\nLIGHT GREY - All Light Gr",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0386",
      "title": "6000",
      "description": "6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDifferential Input Slew Rate \nfor CK_t, CK_c\nSRIdiff_CK\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDifferential Input Slew \nRate for CK_t, CK_c\nSRIdiff\n_CK\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/\nns\ndelta TRdiff\ndelta TFdiff\nJEDEC Standard No. 79-5\nPage 308\n8.6\nRx DQS Jitter Sensitivity\nThe receiver DQS jitter sensitivity test provides the me",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0387",
      "title": "8,9,",
      "description": "8,9,\n10\nDegradation of timing width \ncompared to tRx_DQ _tMargin, \nwith Rj injection in DQS\ntRx_DQ_tMar-\ngin_DQS_Rj\n-\n0.09\n-\n0.09\n-\n0.09\n-\n0.09\n-\n0.09\nUI \n1,5,8,9,\n10\nJEDEC Standard No. 79-5\nPage 309\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nDegradation of timing width \ncompared to tRx_DQ_tMargin, \nwith both DCD",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0388",
      "title": "in DQS",
      "description": "in DQS\ntRx_DQ_tMar-\ngin_DQS_DCD_Rj\n-\n0.15\n-\n0.15\n-\n0.15\n-\n0.15\n-\n0.15\nUI\n1,2,6,8,\n9,10\nDelay of any data lane relative \nto the DQS_t/DQS_c crossing\ntRx_DQS2DQ\n1\n3\n1\n3\n1\n3\n1\n3.25\n1\n3.5\nUI\n1,7,8,9,\n10\nNOTE 1\nValidation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter\nNOTE 2\nEach of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up \nto 5% if tRx_DQ_tMargin exceeds the spec by 5% or more\nNOTE 3\nDQ Timing Wid",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0389",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nTable 413 — Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQ Timing Width\ntRx_DQ_tMargin\n0.850\n-\n0.850\n-\n0.850\n-\n0.850\n-\nUI\n1,2,3,8,",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0390",
      "title": "j injection in DQS",
      "description": "j injection in DQS\ntRx_DQ_tMargin_D-\nQS_DCD_Rj\n-\n0.125\n-\n0.125\n-\n0.125\n-\n0.125\nUI\n1,2,6,8,9,\n10\nDelay of any data lane relative to \nthe DQS_t/DQS_c crossing\ntRx_DQS2DQ\n1\n3\n1\n3\n1\n3\n1\n3\nUI\n1,7,8,9, \n10\nNOTE 1\nValidation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter\nNOTE 2\nEach of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up \nto 5% if tRx_DQ_tMargin exceeds the spec by 5% or more\nNOTE 3\nDQ Timing Wi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0391",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nTable 413 — Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400 (Cont’d)\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nJEDEC Standard No. 79-5\nPage 311\nLIGHT GREY - All Light Grey text",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0392",
      "title": "tRx_DQ_tMargin_",
      "description": "tRx_DQ_tMargin_\nDQS_DCD_Rj\n-\n0.12\n5\n-\n0.12\n5\n-\n0.125\n-\n0.125\n-\n0.125\nUI\n1,2,6,8,\n9,10\nDelay of any data lane relative \nto the DQS_t/DQS_c crossing\ntRx_DQS2DQ_ske\nw\n1\n3\n1\n3\n1\n3\n1\n3\n1\n3\nUI\n1,7,8,9,\n10\nNOTE 1\n1. Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter\nNOTE 1\n2. Each of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up to 5% if \ntRx_DQ_tMargin exceeds the spec by 5% or more\nNOTE 1\n3. DQ T",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0393",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ \ninput voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 312\n8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests (Cont’d)\nTable 415 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nApplied D",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0394",
      "title": "D_Rj",
      "description": "D_Rj\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\nUI\n1,2,5,6, \n7,9, 10\nNOTE 1\nWhile imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The \nspecified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding \nthe specifications, for t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0395",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 313\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.6.2   Test Conditions for Rx DQS Jitt",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0396",
      "title": "BD",
      "description": "BD\n-\nTBD\nUI\n1,2,3,6,7,10\nApplied Rj RMS to the \nDQS\ntRx_DQS_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n1,2,4,6,8,10\nApplied DCD and Rj \nRMS to the DQS\ntRx_DQS_DCD_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,5,6,7,9,10\nNOTE 1\nWhile imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The \nspecified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding \nthe specifications, for t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0397",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 314\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.6.2   Test Conditions for Rx DQS Jitt",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0398",
      "title": "-",
      "description": "-\nTBD\nUI\n3,6,7,10\nApplied Rj RMS to \nthe DQS\ntRx_DQS_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n4,6,8,10\nApplied DCD and \nRj RMS to the DQS\ntRx_DQS_DCD_\nRj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n5,6,7,9,10\nNOTE 1\nWhile imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The specified voltages are at \nthe Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for thi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0399",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input \nvoltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 315\n8.7\nRx DQS Voltage Sensitivity\nThe receiver DQS (strobe) input voltage sensitivity test provides the methodology for testing the receiver’s \nsensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) \nand crosstalk no",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0400",
      "title": "s for DDR5",
      "description": "s for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nNOTE 3\nTest using clock like pattern of repeating 3 “1s” and 3 “0s”\nJEDEC Standard No. 79-5\nPage 316\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.7.2   Receiver DQS Voltage Sensitivity Parameter (Cont’d)\nTable 420 —",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0401",
      "title": "has not yet been reviewed or determined to be the working as",
      "description": "has not yet been reviewed or determined to be the working assumption.\n8.8.1   Differential Input Levels for DQS\nTable 423 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-6800 to DDR5-8400\n8.8.2   Differential Input Slew Rate for DQS_t, DQS_c\nInput slew rate for differential signals are defined and measured as shown in Figure 193 and Tables 424 \nthrough 426.\nFigure 193 — Differential Input Slew Rate Definition for DQS_t, DQS_c\nTable 422 — Differential Input Levels for DQS (DQS_t, DQS_",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0402",
      "title": "TRdiff",
      "description": "TRdiff\n1,2,3\nDifferential Input slew rate for falling edge (DQS_t, \nDQS_c)\nVIHdiffDQS\nVILdiffDQS\n(VIHdiffDQS - VILdiffDQS) /deltaTFdiff\n1,2,3\ndelta TRdiff\ndelta TFdiff\nJEDEC Standard No. 79-5\nPage 318\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.8.2   Differential Input Slew Rate for DQS_t, DQS_c (Cont’d)\nTable 42",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0403",
      "title": "ting the receiver’s ",
      "description": "ting the receiver’s \nsensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) \nand crosstalk noise.\nFigure 194 — Example of DDR5 Memory Interconnect\n8.9.2   Receiver DQ Input Voltage Sensitivity Parameters\nInput single-ended VRx_DQ is defined and measured as shown in Tables 428 and 429, and Figure 195. \nThe receiver must pass the minimum BER requirements for DDR5 (see Section 7.2.3). These parameters \nare tested on the CTC2 card with neither ad",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0404",
      "title": "been reviewed or determined to be the working assumption.",
      "description": "been reviewed or determined to be the working assumption.\n8.9.2   Receiver DQ Input Voltage Sensitivity Parameters (Cont’d)\nTable 430 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-6800 to 8400\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMinimum DQ Rx input voltage \nsensitivity applied around Vref\nVRx_DQ\n-\n85\n-\n75\n-\n70\n-\n65\n-\n65\nmV\n1,2,3\nNOTE 1\n1. Refer to the minimum BER requirements for DDR5\nNOTE 2\n2. The validation methodology fo",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0405",
      "title": "d_Eye_-",
      "description": "d_Eye_-\nGolden_Ref_Channel_1\n-\n0.25\n-\n0.25\n-\n0.25\n-\n0.25\n-\n0.25\nUI\n1,2,3,\n4,5,6,\n7,8\nVswing stress to meet the \ndata eye\nVswing_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\n600\n-\n600\n-\n600\n-\n600\n-\n600\nmV\n1.2\nInjected sinusoidal jitter at \n200 MHz to meet the data \neye\nSj_Stressed_Eye_Gold-\nen_Ref_Channel_1\n0\n0.45\n0\n0.45\n0\n0.45\n0\n0.45\n0\n0.45\nUI\np-p\n1,2\nInjected Random wide band \n(10 MHz-1 GHz) Jitter to \nmeet the data eye\nRj_Stressed_Eye_Gold-\nen_Ref_Channel_1\n0\n0.04\n0\n0.04\n0\n0.04\n0\n0.04\n0\n0.04\nUI\nRMS\n1",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0406",
      "title": "amond shape",
      "description": "amond shape\nNOTE 8\nThe VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications, \nfor this test, including the limits placed in Note 3\nTable 432 — Test Conditions for Rx Stressed Eye Tests for DDR5-5200 to 6400\nBER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye height of stressed eye for \nGol",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0407",
      "title": "e_Gold-",
      "description": "e_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV \np-p\n1,2\nGolden Reference Channel 1 \nCharacteristics as measured at \nTBD\nGolden_Ref_Chan-\nnel_1_Characteristics\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\ndB\n3\nNOTE 1\nMust meet minimum BER requirement with eye at receiver after equalization\nNOTE 2\nThese parameters are applied on the defined golden reference channel with parameters TBD.\nNOTE 3\nDFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| + |",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0408",
      "title": "t",
      "description": "t\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye height of stressed eye \nfor Golden Reference \nChannel 1\nRxEH_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,\n4,5,6, \n7,8\nEye width of stressed eye \nGolden Reference\nChannel 1\nRxEW_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,\n4,5,6,\n7,8\nVswing stress to meet the \ndata eye\nVswing_Stressed_Eye_-\nGolden_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1.2\nInjected sinusoidal jitter at \n200 MH",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0409",
      "title": "as needed, without exceeding the specifications, ",
      "description": "as needed, without exceeding the specifications, \nfor this test, including the limits placed in Note 3\nJEDEC Standard No. 79-5\nPage 324\n8.11\nConnectivity Test Mode - Input level and Timing Requirement\nDuring CT Mode, input levels are defined as follows. \nTEN pin: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ\nCS_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ. \nTest Input pins: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.\nRESET_n: CMOS rail-to-ra",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0410",
      "title": "Input",
      "description": "Input\nJEDEC Standard No. 79-5\nPage 325\n8.11.1   Connectivity Test (CT) Mode Input Levels\nThe input parameters in Table 435 will be applied for DDR5 SDRAM Input Signals during Connectivity \nTest Mode.\nFigure 199 — TEN Input Slew Rate Definition\nTable 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs\nParameter \nSymbol\nMin\nMax\nUnit\nNotes\nTEN AC Input High Voltage \nVIH(AC)_TEN \n0.8 * VDDQ \nVDDQ \nV\n1\nTEN DC Input High Voltage \nVIH(DC)_TEN \n0.7 * VDDQ \nVDDQ \nV\nTEN DC Input Low Voltage",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0411",
      "title": "0.7*VDDQ",
      "description": "0.7*VDDQ\nVDDQ\nV\n2\nDC Input Low Voltage \nVIL(DC)_RESET \nVSS\n0.3*VDDQ\nV\n1\nAC Input Low Voltage \nVIL(AC)_RESET \nVSS\n0.2*VDDQ\nV\n6\nRising time \nTR_RESET \n-\n1.0\nus\nRESET pulse width \ntPW_RESET \n1.0\n-\nus\n3,4\nNOTE 1\nAfter RESET_n is registered LOW, RESET_n level shall be maintained below VIL(DC)_RESET during tPW_RESET, otherwise, \nSDRAM may not be reset.\nNOTE 2\nOnce RESET_n is registered HIGH, RESET_n level must be maintained above VIH(DC)_RESET, otherwise, SDRAM operation will \nnot be guaranteed until ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0412",
      "title": "7",
      "description": "7\n1,2\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/7\n1,2\nVOLdc= 0.5*VDDQ  \n0.8\n1\n1.1\nRZQ/5\n1,2\nVOMdc= 0.8* VDDQ  \n0.9\n1\n1.1\nRZQ/5\n1,2\nVOHdc= 0.95* VDDQ \n0.9\n1\n1.25\nRZQ/5\n1,2\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/5\n1,2\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/5\n1,2\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5\n1,2\nI out\nunder the condition that RONPd is off\nI out\nunder the condition that RONPu is off\nTo\nother\ncircuity\nlike\nRCV, ...\nJEDEC Standard No. 79-5\nPage 328\n9.2\nOutput Driver DC Electrical Characteristics for Loopback Signals ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0413",
      "title": "iver DC Electrical Characteristics, Assuming RZQ = 240ohm; E",
      "description": "iver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire \nOperating Temperature Range; after Proper ZQ Calibration (Cont’d)\nRONNOM \nResistor \nVout\nMin\nNom\nMax\nUnit\nNOTE\nMMPuPd = \nRONPu -RONPd\nMMPudd = \nRONPuMax -RONPuMin\nMMPddd = \nRONPdMax -RONPdMin\nI out\nunder the condition that RONPd is off\nI out\nunder the condition that RONPu is off\nTo\nother\ncircuity\nlike\nRCV, ...\nJEDEC Standard No. 79-5\nPage 329\n9.2   Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ (Cont",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0414",
      "title": "DD ",
      "description": "DD \nseparately; Ronnom is the nominal Ron value\nNOTE 4\nRON variance range ratio to RON Nominal value in a given component, including LBDQS and LBDQ.\nMMPuPd = \nRONPu -RONPd\nMMPudd = \nRONPuMax -RONPuMin\nMMPddd = \nRONPdMax -RONPdMin\nJEDEC Standard No. 79-5\nPage 330\n9.3\nLoopback Output Timing\nLoopback strobe LBDQS to Loopback data LBDQ relationship is illustrated in Figure 203.\n-\ntLBQSH describes the single-ended LBDQS strobe high pulse width\n-\ntLBQSL describes the single-ended LBDQS strobe low puls",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0415",
      "title": "DQS Output High Time",
      "description": "DQS Output High Time\ntLBQSH\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK\n1\nLoopback LBDQS to LBDQ Skew\ntLBDQSQ\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nLoopback LBDQ Output Time from LBDQS\ntLBQH\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nLoopback Data valid window (tLBQH-tLBD-\nQSQ) of each UI per DRAM\ntLBDVW\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nNOTE 1\nBased on Loopback 4-way interleave setting (see Section 3.5.54)\nJEDEC Standard No. 79-5\nPage 331\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0416",
      "title": "DQ",
      "description": "DQ\n0.4\n1.1\nRZQ/7\nVOHdc = 0.95* VDDQ\n0.4\n1.25\nRZQ/7\nl  Iout  l\nunder the condition that RONPu is off\nJEDEC Standard No. 79-5\nPage 333\n9.3.2   Output Driver Characteristic of Connectivity Test (CT) Mode\nFollowing Output driver impedance RON will be applied to the Test Output Pin during Connectivity Test \n(CT) Mode.\nThe individual pull-up and pull-down resistors (RONPu_CT and RONPd_CT) are defined as follows:\nFigure 205 — Output Driver\nTable 443 — RONNOM_CT Vout Values\nRONNOM_CT\nResistor\nVout\nMax\nU",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0417",
      "title": "k",
      "description": "k\nV\n1\nNOTE 1\nVpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nSymbol\nParameter\nDDR5-6800-8400\nUnits Notes\nVOH\nOutput high measurement level (for output SR)\n0.75 x Vpk-pk\nV\n1\nVOL\nOutput low measurement level (for output SR)\n0.25 x Vpk-pk\nV\n1\nNOTE 1\nVpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nTable 446 — Single-Ended Output Levels for Loopback Signals DDR5-3200 to DDR5-6400\nSymbol\nParameter\nDDR5-3200-6400\nUnits\nNotes\nVOH\nOutput high measur",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0418",
      "title": "OH-VOL] / delta TFse",
      "description": "OH-VOL] / delta TFse\nNOTE 1\nOutput slew rate is verified by design and characterization, and may not be subject to production test.\nTable 449 — Single-Ended Output Slew Rate for DDR5-3200 to DDR5-4800\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nSingle ended output slew rate\nSRQse\n8\n18\n8\n18\n8\n18\n8\n18\n8\n18\nV/ns\nTable 450 — Single-Ended Output Slew Rate for DDR5-5200 to DDR5-6400\nSpeed\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0419",
      "title": "al output low measurement level (for output SR)",
      "description": "al output low measurement level (for output SR)\n0.25 x Vdiffpk-pk\nV\n1\nNOTE 1\nVdiffpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nSymbol\nParameter\nDDR5-6800-8400\nUnits\nNotes\nVOHdiff\nDifferential output high measurement level (for output SR)\n0.7 x Vpeak2peak\nV\n1\nVOLdiff\nDifferential output low measurement level (for output SR)\n0.3 x Vpeak2peak\nV\n1\nNOTE 1\nVdiffpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\nTable 454 — Differential Output Slew ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0420",
      "title": "36",
      "description": "36\n16\n36\n16\n36\n16\n36\nV/ns\nTable 456 — Differential Output Slew Rate for DDR5-5200 to DDR5-6400\nSpeed\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nDifferential output slew rate\nSRQdiff\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\nSpeed\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nDifferential output slew rate\nSRQdiff\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\nJEDEC Standard No",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0421",
      "title": "UI_Rj_",
      "description": "UI_Rj_\nNoBUJ\n+\n0.002\n1,2,3,5,6, \n7,8,9,10, \n11,12\nDj pp Value of N-UI Jit-\nter without BUJ, \nwhere 1<N < 4\ntTx_D-\nQS_NUI_D-\nj_NoBUJ\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\nUI\n1,2,3,5,6, \n7,8,9,10, \n11\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error e",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0422",
      "title": "ntinuous MRR commands. The MR25 OP[3] is set to “1” to enabl",
      "description": "ntinuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 339\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.9   Tx DQS Jitter (Cont’d)\nTable 459",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0423",
      "title": "8,9,10, ",
      "description": "8,9,10, \n11\nStrobe Duty Cycle Error\ntTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5,6, \n7,8,9,10, \n11,12\nStrobe Duty Cycle Error\ntTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5,6, \n7,8,9,10, \n11\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error e",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0424",
      "title": "ntinuous MRR commands. The MR25 OP[3] is set to “1” to enabl",
      "description": "ntinuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 340\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.9   Tx DQS Jitter (Cont’d)\nTable 460",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0425",
      "title": "BD",
      "description": "BD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n1,2,3,5\n,6,7,8,\n9,10,1\n1,12\nDj pp Value of N-UI \nJitter without BUJ, \nwhere 1<N < 4\ntTx_DQS_NUI_\nDj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5\n,6,7,8,\n9,10,1\n1\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter \nmeasurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even w",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0426",
      "title": "tinuous ",
      "description": "tinuous \nMRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 341\nThe Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic \nJitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified \nin Table 461.\nFigure 209 — Example of DDR5 Memory Interc",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0427",
      "title": "0",
      "description": "0\n-\n0.150\n-\n0.150\nUI\n3,6,7, \n8,9,10, \n11,12,13\nDelay of any data \nlane relative to \nstrobe lane\ntTx_D-\nQS2DQ\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\nUI\n3,5,6,7,9,\n10,11,12,\n13\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error e",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0428",
      "title": "continuous MRR commands. The MR25 OP[3] is set to “1” to ena",
      "description": "continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 343\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.10.2   Tx DQ Jitter Parameters (Cont",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0429",
      "title": "_NUI_D-",
      "description": "_NUI_D-\nj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,10,11, \n12,13,14, \n15,16,17\nDelay of any data \nlane relative to strobe \nlane\ntTx_DQS2DQ\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\nUI\n3,9,10,11,13,\n14, 15,16,17\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error e",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0430",
      "title": "continuous MRR commands. The MR25 OP[3] is set to “1” to ena",
      "description": "continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 344\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.10.2   Tx DQ Jitter Parameters (Cont",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0431",
      "title": "TBD",
      "description": "TBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,10,11, \n12,13,14, \n15,16,17\nDelay of any data \nlane relative to \nstrobe lane\ntTx_DQS2D\nQ\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\nUI\n3,9,10, \n11,13,14, \n15,16,17\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter \nmeasurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even w",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0432",
      "title": "continuous ",
      "description": "continuous \nMRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NU_NoBUJ can be 6mUI RMS\nJEDEC Standard No. 79-5\nPage 345\n9.11\nTx DQ Stressed Eye\nTx DQ stressed eye height and eye width must meet minimum specification values at BER=E-9 and \nconfidence level 99.5%. Tx DQ Stressed Eye shows the DQS to DQ skew for both Eye Width and Eye \nHeight. In order to support different Host Receiver",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0433",
      "title": "72",
      "description": "72\n-\n0.72\n-\n0.72\n-\n0.72\n-\nUI\n1,2,3,4,\n6,7,8,9,\n10\nEye Height specified at \nthe transmitter with a \nskew between DQ and \nDQS of 2UI\nTxEH_DQ_SES_2UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nmV\n1,2,3,4,\n6,7,8,9,\n10\nEye Width specified at the \ntransmitter with a skew \nbetween DQ and DQS of \n2UI\n-\n0.72\n-\n0.72\n-\n0.72\n-\n0.72\n-\nUI\n1,2,3,4,\n6,7,8,9,\n10\nEye Height specified at \nthe transmitter with a \nskew between DQ and \nDQS of 3UI\nTxEH_DQ_SES_3UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nmV\n1,2,3,4,\n6,7,8,9,\n10\nEye Width spec",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0434",
      "title": ",",
      "description": ",\n5,6,7,8,\n9,10\nJEDEC Standard No. 79-5\nPage 347\nEye Width specified at the \ntransmitter with a skew \nbetween DQ and DQS of \n5UI\nTxEW_DQ_SES_5UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nUI\n1,2,3,4,\n5,6,7,8,\n9,10\nNOTE 1\nMinimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2\nRefer to Section 7.2.3\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballot(s)\nNOTE 4\nMismatch is defined as DQS to DQ mismatch, in UI increments\nNOTE 5\nThe number of UI’s accumulated will depend ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0435",
      "title": "464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800 (C",
      "description": "464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800 (Cont’d)\nEH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nJEDEC Standard No. 79-5\nPage 348\n9.11.1   Tx DQ Stressed Eye Parameters (Cont’d)\nTable 465 — Tx DQ Stressed Eye Parameters for DDR5-5200 to 6400\nEH=Eye Height, EW=Eye Width; BER=Bit Error Rate\nDDR5-\n6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye Height specified at the transmitter \nwith a skew ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0436",
      "title": "I",
      "description": "I\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4, \n5,6,7,8, \n9,10\nEye Width specified at the transmitter \nwith a skew between DQ and DQS of \n5UI\nTxEW_DQ_SES_5UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4, \n5,6,7,8, \n9,10\nNOTE 1\nMinimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2\nRefer to Section 7.2.3\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballot(s)\nNOTE 4\nMismatch is defined as DQS to DQ mismatch, in UI increments\nNOTE 5\nThe number of UI’s accumulated will depend ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0437",
      "title": "Eye Parameters (Cont’d)",
      "description": "Eye Parameters (Cont’d)\nTable 466 — Tx DQ Stressed Eye Parameters for DDR5-6800 to 8400\n[EH=Eye Height, EW=Eye Width; BER=Bit Error Rate]\nDDR5-\n8400\nUni\nt\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye Height specified at the transmit-\nter with a skew between DQ and \nDQS of 1UI\nTxEH_DQ_SES_1UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4\n,6,7,8,\n9,10\nEye Width specified at the transmit-\nter with a skew between DQ and \nDQS of 1UI\nTxEW_DQ_SES_1U\nI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\n,6,7,8,\n9,",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0438",
      "title": "TBD",
      "description": "TBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4\n,5,6,7,\n8,9,10\nEye Width specified at the transmit-\nter with a skew between DQ and \nDQS of 5UI\nTxEW_DQ_SES_5U\nI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\n,5,6,7,\n8,9,10\nNOTE 1\nMinimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2\nRefer to the minimum Bit Error Rate (BER) requirements for DDR5\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballot(s)\nNOTE 4\nMismatch is defined as DQS to DQ mismatch, in UI increments\nNOTE 5\nTh",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0439",
      "title": "d Bins and Operations",
      "description": "d Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-3200A\nDDR5-3200B\nDDR5-3200C\nUnit\nNOTE\nCL-nRCD-nRP\n22-22-22\n26-26-26\n28-28-28\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n13.750\n16.250\n17.500\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n13.750\n16.250\n17.500\nns\n7\nRow Precharge Time \ntRP\n13.750\n16.250\n17.500\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x \ntREFI1\nns\n7\nACT to ACT or REF",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0440",
      "title": "I1",
      "description": "I1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.430\n48.650 \n(48.250)5,7\n49.760 \n(49.500)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=CL-2\n(24)\nCWL=CL-2\n(28)\nCWL=CL-2\n(30)\nns\ntAAmin (ns)\nRead CL \nWrite CWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<= 1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0441",
      "title": "32.00",
      "description": "32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.000\n48.000\n50.000\n(49.500)5,7\nns\n7\nCAS Write Latency\nCWL\nCWL=CL-2\n(26)\nCWL=CL-2\n(30)\nCWL=CL-2\n(34)\nns\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK(AVG)\n0.952 (2100)\n<= 1.010 \n(980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<= 1.010 \n(1980)\nns\n1,2,3,6,9\n13.750\nCL=22, \nCWL=20\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.250\nCL=26 \nCWL=24\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0442",
      "title": "5-4400B",
      "description": "5-4400B\nDDR5-4400C\nUnit\nNOTE\nCL-nRCD-nRP\n32-32-32\n36-36-36\n40-40-40\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.528\n16.344\n(16.000)5,7\n18.160\n(17.500)5,7\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.528\n16.344\n(16.000)5,7\n18.160\n(17.500)5,7\nns\n7\nRow Precharge Time \ntRP\n14.528\n16.344\n(16.000)5,7\n18.160\n(17.500)5,7\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntR",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0443",
      "title": "0.500 (4000)",
      "description": "0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n(Optional)5,7\n20.000\nCL=40, \nCWL=38\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nR",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0444",
      "title": "<0.681 ",
      "description": "<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n14.430\nCL=26 \nCWL=24\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.650\nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0445",
      "title": "5-5200B",
      "description": "5-5200B\nDDR5-5200C\nUnit\nNOTE\nCL-nRCD-nRP\n38-38-38\n42-42-42\n46-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.592\n16.128\n(16.000)5,7\n17.664\n(17.472)5,7\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.592\n16.128\n(16.000)5,7\n17.664\n(17.472)5,7\nns\n7\nRow Precharge Time \ntRP\n14.592\n16.128\n(16.000)5,7\n17.664\n(17.472)5,7\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntR",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0446",
      "title": "(4000)",
      "description": "(4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n18.160\nCL=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.640\nCL=40, \nCWL=38\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n17.47",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0447",
      "title": "ax",
      "description": "ax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.280\n16.422\n(16.000)5,7\n17.850\n(17.472)5,7\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.280\n16.422\n(16.000)5,7\n17.850\n(17.472)5,7\nns\n7\nRow Precharge Time \ntRP\n14.280\n16.422\n(16.000)5,7\n17.850\n(17.472)5,7\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.280\n48.422\n(48.000)5,7\n49.850\n(49.472)5,7\nns\n7\nCAS Write Latency, \nCWL\nCWL=CL-2\n(38)\nCWL=CL-2",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0448",
      "title": "6, ",
      "description": "6, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n18.160\nCL=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\nRESERVED\nRESERVED\nRESER",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0449",
      "title": ",48,50,52",
      "description": ",48,50,52\n22,(28),(32),36,40,(42),(46),\n48,50,52\nnCK\n8\nTable 473 — DDR5-5600 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-5600A\nDDR5-5600B\nDDR5-5600C\nUnit\nNOTE\nCL-nRCD-nRP\n40-40-40\n46-46-46\n50-50-50\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 359\n10.8\nDDR5-6000 Speed Bins and Operations\nTable 474 — DDR5-6000 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6000A\nDDR5-6000B\nDDR5-6000",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0450",
      "title": ",2,3,4",
      "description": ",2,3,4\n16.650\nCL=30, \nCWL=28\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n19.980\nCL=36, \nCWL=34\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0451",
      "title": "0.384 (5200)",
      "description": "0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n17.664\nCL=46, \nCWL=44\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n(Optional)5,7\n19.968\nCL=52, \nCWL=50\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n14.280\nCL=40, \nCWL=38\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.422\nCL=46, \nCWL=44\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nR",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0452",
      "title": "ter",
      "description": "ter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to \nfirst data \ntAA\n14.352\n16.224\n(16.000)5,7\n17.472\nns\n7\nACT to internal read or \nwrite delay time \ntRCD\n14.352\n16.224\n(16.000)5,7\n17.472\nns\n7\nRow Precharge Time \ntRP\n14.352\n16.224\n(16.000)5,7\n17.472\nns\n7\nACT to PRE command \nperiod \ntRAS\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\n32.00\n5 x\ntREFI1\nns\n7\nACT to ACT or REF com-\nmand period \ntRC\n46.352\n48.224\n(48.000)5,7\n49.472\nns\n7\nCAS Write Latency, \nCWL\nCWL=CL-2\n(44)\nCWL=CL-2\n(50)\nCWL=CL-2\n(54)\nns\nS",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0453",
      "title": "ED",
      "description": "ED\nns\n1,2,3,4\n18.160\nCL=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.640\nCL=40, \nCWL=38\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n17.472\nCL=42, \nCWL=40\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n14.592\nCL=38, \nCWL=36\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0454",
      "title": "2),46,50,52,54,56",
      "description": "2),46,50,52,54,56\n22,28,32,36,40,42,46,50,54,\n56\nnCK\n8\nTable 475 — DDR5-6400 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6400A\nDDR5-6400B\nDDR5-6400C\nUnit\nNOTE\nCL-nRCD-nRP\n46-46-46\n52-52-52\n56-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 363\n10.10 DDR5 Speed Bin Table Notes for Tables 467 through 475",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0455",
      "title": "-6400B",
      "description": "-6400B\nDDR5-6400C\nUnit\nNOTE\nCL-nRCD-nRP\n46-46-46\n52-52-52\n56-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 363\n10.10 DDR5 Speed Bin Table Notes for Tables 467 through 475\nNOTE 1\ntCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy.\nNOTE 2\nThe CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making \na selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0456",
      "title": "ation.",
      "description": "ation.\nNOTE 18\nAny DDR5-6400 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.\nJEDEC Standard No. 79-5\nPage 364\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n10.11 DDR5-6800 Speed Bins and Operati",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0457",
      "title": "eriod ",
      "description": "eriod \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\nJEDEC Standard No. 79-5\nPage 365\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n10.13 DDR5-7600 Speed Bins and Operations - (Future Bin Placeholder)\nTa",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0458",
      "title": "eriod ",
      "description": "eriod \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\nJEDEC Standard No. 79-5\nPage 366\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n10.15 DDR5-8400 Speed Bins and Operations - (Future Bin Placeholder)\nTa",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0459",
      "title": "CL Write ",
      "description": "CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\n<0.681 \n(2933)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.750\nCL=30, \nCWL=28\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\nns\n1,2,3\nSupported CL\n22,26,30,32\n22,30,32\n22,32\nnCK\n8\nJEDEC Standard No. 79-5\nPage 367\n10.17 3DS DDR5-3600 Speed Bins and Operations\nTable 482 — 3DS DDR5-3600 S",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0460",
      "title": ",3",
      "description": ",3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\nSupported CL\n22,30,32,34,36\n22,(30),32,34,36\n22,(32),34,36\nnCK\n8\nJEDEC Standard No. 79-5\nPage 368\n10.18 3DS DDR5-4000 Speed Bins and Operations\nTable 483 — 3DS DDR5-4000 Spe",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0461",
      "title": "0 ",
      "description": "0 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\n<0.555 \n(36",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0462",
      "title": ", ",
      "description": ", \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.750\nCL=30, \nCWL=28\n0.625 (3200)\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n21.250\nCL=34, \nCWL=32\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0463",
      "title": "0.25.",
      "description": "0.25.\nSpeed Bin\nDDR5-4800A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n40-34-34\n46-40-40\n48-42-42\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntAA\n16.640\n19.136\n(18.750)5,7\n19.968\nns\n7\nACT to internal read or write delay \ntime \ntRCD\n14.144\n16.640\n(16.000)5,7\n17.472\nns\n7\nRow Precharge Time \ntRP\n14.144\n16.640\n(16.000)5,7\n17.472\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n46.",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0464",
      "title": "CWL=42",
      "description": "CWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 \n(4400)\n<0.500 \n(4000)\nns\n1,2,3\n16.640\nCL=40, \nCWL=38\n<0.454 \n(4400)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.136\nCL=46, \nCWL=44\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n19.968\nCL=48, \nCWL=46\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n<0.454 \n(4400)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40, \n42,44,46,48\n22,(30),32,(34),36, \n(38),40,(42),44,46,48\n22,32,36,40,44, 48\nnCK\n8\nJEDEC Standard No. 79-5\nPage 371",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0465",
      "title": ",3",
      "description": ",3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=40, \nCWL=38\n<0.",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0466",
      "title": "ont’d)",
      "description": "ont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5200A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n44-38-38\n48-42-42\n52-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 373\n10.22 3DS DDR5-5600 Speed Bins and Operations\nTable 487 — 3DS DDR5-5600 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5600A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n46-40-40\n52-46-46\n56-50-50\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read command to first \ndata \ntA",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0467",
      "title": "5 (3600)",
      "description": "5 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\nRESERVED\nRESERVED",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0468",
      "title": "ED",
      "description": "ED\nns\n1,2,3,4\n18.564\nCL=52, \nCWL=50\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\n19.992\nCL=56, \nCWL=54\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40, \n42,44,46,48,52,56\n22,(30),32,34,36,(38), \n40,(42),44,46,(48),52,56\n22,(32),34,(36),38,40,44,(\n48),(52),56\nnCK\n8\nTable 487 — 3DS DDR5-5600 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5600A\n3DS\nUnit\nNOTE\nCL-nRCD-n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0469",
      "title": "L=30",
      "description": "L=30\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n(Optional)5,7\n21.250\nCL=34, \nCWL=32\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\n16.650\nCL=30 \nCWL=28\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.870\nCL=34, \nCWL=32\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0470",
      "title": "00)",
      "description": "00)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.968\nCL=52, \nCWL=50\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\n16.422\nCL=46, \nCWL=44\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.564\nCL=52, \nCWL=50\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.992\nCL=56, \nCWL=54\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3\n(Optional)5,7\n21.420\nCL=60, \nCWL=58\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0471",
      "title": ",7",
      "description": ",7\n17.472\nns\n7\nACT to PRE command period \ntRAS\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\n32.00\n5 x       \ntREFI1\nns\n7\nACT to ACT or REF command \nperiod \ntRC\n46.352\n48.244\n(48.000)5,7\n49.472\nns\n7\nCAS Write Latency\nCWL\nCWL=\nCL-2\n(50)\ntAAmin (ns)\nRead CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 (2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n18.",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0472",
      "title": "416 (4800)",
      "description": "416 (4800)\n<0.454 \n(4400)\n<0.454 \n(4400)\nns\n1,2,3\n16.896\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.432\nCL=48, \nCWL=46\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.968\nCL=52, \nCWL=50\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 \n(5200)\n<0.416 \n(4800)\nns\n1,2,3\n16.422\nCL=46, \nCWL=44\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\nJEDEC Standard No. 79-5\nPage 378\n18.564\nCL=52,",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0473",
      "title": "in",
      "description": "in\nDDR5-6400A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n52-46-46\n60-52-52\n64-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nJEDEC Standard No. 79-5\nPage 379\n10.25 DDR5 Speed Bin Table Notes for Tables 481 through 489\nNOTE 1\ntCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy.\nNOTE 2\n The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When \nmaking a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0474",
      "title": "n.",
      "description": "n.\nNOTE 18\nAny DDR5-3DS-6400 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.\nJEDEC Standard No. 79-5\nPage 380\n11\nIDD, IDDQ, IPP Specification Parameters and Test conditions\n11.1\nIDD, IPP and IDDQ Measurement Conditions\nIn this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. \nFigure 213 shows the setup and test load for IDD, IPP ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0475",
      "title": "wer of the DDR5 SDRAM. They can be ",
      "description": "wer of the DDR5 SDRAM. They can be \nused to support correlation of simulated IO power to actual IO power as outlined in Figure 214.\nFor IDD, IPP and IDDQ measurements, the following definitions apply:\n•\n“0” and “LOW” is defined as VIN <= VILAC(max).\n•\n“1” and “HIGH” is defined as VIN >= VIHAC(min).\n•\n“MID-LEVEL” is defined as inputs are VREF = 0.75 * VDDQ.\n•\nTimings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table TBD.\n•\nBasic IDD, IPP and IDDQ Measurement Conditions ar",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0476",
      "title": "IPP and IDDQ Measurements",
      "description": "IPP and IDDQ Measurements\nFigure 214 — Correlation from Simulated Channel IO Power to Actual Channel IO Power \nSupported by IDDQ Measurement.\nTable 491 — Basic IDD, IDDQ and IPP Measurement Conditions\nOperating One Bank Active-Precharge Current\nExternal clock: On; tCK, nRC, nRAS, nRP, nRRD: see Table TBD; BL: 161; CS_n: High between ACT and \nPRE; CA Inputs: partially toggling according to Table 502; Data IO: VDDQ; DM_n: stable at 1; Bank \nActivity: Cycling with one bank active at a time: 0,0,1,1",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0477",
      "title": "nt",
      "description": "nt\nSame condition with IDD2N, however measuring IDDQ current instead of IDD current\nIPP2N \nPrecharge Standby IPP Current\nSame condition with IDD2N, however measuring IPP current instead of IDD current\nPrecharge Standby Non-Target Command Current\nExternal clock: On; tCK: see Table TBD; BL: 161; CS_n: High between WRITE commands; CS_n, CA \nInputs: partially toggling according to Table 505; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all \nbanks closed; Output Buffer and RTT: Enabled in Mode Re",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0478",
      "title": "rent ",
      "description": "rent \nSame condition with IDD3N, however measuring IDDQ current instead of IDD current\nIPP3N\nActive Standby IPP Current \nSame condition with IDD3N, however measuring IPP current instead of IDD current\nActive Power-Down Current\nDevice in Active Power-Down, External clock: On; tCK: see Table TBD; CS_n: stable at 1 after Power \nDown Entry command; CA Inputs: stable at 1; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks \nopen; Output Buffer and RTT: Enabled in Mode Registers2;\nIDDQ3P\nActiv",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0479",
      "title": "t Read IPP Current ",
      "description": "t Read IPP Current \nSame condition with IDD4R, however measuring IPP current instead of IDD current\nTable 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)\nJEDEC Standard No. 79-5\nPage 383\nOperating Burst Write Current\nExternal clock: On; tCK, nCCD, CL: see Table TBD; BL: 161; CS_n: High between WR; CA Inputs: \npartially toggling according to Table 507; Data IO: seamless write data burst with different data between one \nburst and the next one according to Table 507; DM_n: stable at 1",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0480",
      "title": "fresh Mode)",
      "description": "fresh Mode)\ntRFC=tRFC2, Other conditions: see IDD5B\nIDDQ5F\nBurst Refresh IDDQPP Current (Fine Granularity Refresh Mode)\nSame condition with IDD5F, however measuring IDDQ current instead of IDD current\nIPP5F\nBurst Refresh IPP Current (Fine Granularity Refresh Mode)\nSame condition with IDD5F, however measuring IPP current instead of IDD current\nBurst Refresh Current (Same Bank Refresh Mode)\nExternal clock: On; tCK, nRFCsb: see Table TBD; BL: 161; CS_n: High between REF; CA Inputs: partially \ntoggl",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0481",
      "title": "ration; Output ",
      "description": "ration; Output \nBuffer and RTT: Enabled in Mode Registers2\nIDDQ6E\nSelf Refresh IDDQ Current: Extended Temperature Range\nSame condition with IDD6E, however measuring IDDQ current instead of IDD current\nIPP6E\nSelf Refresh IPP Current: Extended Temperature Range\nSame condition with IDD6E, however measuring IPP current instead of IDD current\nOperating Bank Interleave Read Current\nExternal clock: On; tCK, nRC, nRAS, nRCD, nRRD_S, nFAW, tCCD_S CL: see Table TBD; BL: 161; \nCS_n: High between ACT and RD",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0482",
      "title": "d of IDD current",
      "description": "d of IDD current\nIPP8\nMaximum Power Saving Deep Power Down IPP Current\nSame condition with IDD8, however measuring IPP current instead of IDD current\nNOTE 1\nBurst Length: BL16 fixed by MR0 OP[1:0]=00.\nNOTE 2\nOutput Buffer Enable \n-\nset MR5 OP[0] = 0] : Qoff = Output buffer enabled \n-\nset MR5 OP[2:1] = 00] : Pull-Up Output Driver Impedance Control = RZQ/7 \n-\nset MR5 OP[7:6] = 00] : Pull-Down Output Driver Impedance Control = RZQ/7 \nRTT_Nom enable \n-\n set MR35 OP[5:0] = 110110: RTT_NOM_WR = RTT_NO",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0483",
      "title": "IDDQ2P, IDDQ3P, IPP2N, IPP3N, ",
      "description": "IDDQ2P, IDDQ3P, IPP2N, IPP3N, \nIPP2P, IPP3P\nExecutes DESELECT commands while exercising all command/address pins in a predefined pattern. All notes apply to entire table.\nSequence\nCommand\nCS\nC/A[13:0]\nTable 495 — IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT\nExecutes Non-Target WRITE commands simulating Rank to Rank timing while exercising all C/A bits. \nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n0\nACTIVE\nL\n0x0",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0484",
      "title": "IPP5B",
      "description": "IPP5B\nExecutes Refresh (all banks) commands at minimum tREFI1. All notes apply to entire table.\nSequence Command\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBA \n[1:0]\nSpecial Instructions\n0\nREF\nL\n0x0003\nL \n0x0\nTable 500 — IDD5SB, IDDQSB and IPPSB\n(same bank) commands at minimum tREFI1. All notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nSpecial Instruction\ns\n0\nREF\nL\n0x0003\nL \n0x0\nTable 501 — IDD7, IDDQ7, and IPP7\nExecutes ACTVATE, READ/A commands with tightest timing poss",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0485",
      "title": "13C",
      "description": "13C\n0x03FFF\n0x0\n0x01\n0x0\nna\nH\n0x03FF\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 389\nRepeat sequence 55 - 62 to satisfy \ntRAS(min), truncate if required\n63\nPRE(pb)\nL\n0x011B\n \n0x0\n0x01\n0x0\nRepeat sequence 64 - 71 to satisfy \ntRP(min), truncate if required\n72\nACTIVATE\nL\n0x0200\n0x00000\n0x0\n0x02\n0x0\n \nH\n0x0000\nRepeat sequence 73 - 80 to satisfy \ntRAS(mi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0486",
      "title": "7:0]",
      "description": "7:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 392\nRepeat sequence 136 - 143 to\nsatisfy tRP(min), truncate if required\n144\nACTIVATE\nL\n0x0400\n0x00000\n0x0\n0x04\n0x0\n \nH\n0x0000\nRepeat sequence 145 - 152 to\nsatisfy tRAS(min), truncate if \nrequired\n153\nPRE(pb)\nL\n0x041B\n \n0x0\n0x04\n0x0\nRepeat sequence 154 - 161 to\nsatisfy tRP(min), truncate if required\n162\nACTIVATE\nL\n0x043C\n0x00FFF\n0x0\n0x04\n0x0\n \nH\n0x00FF\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0487",
      "title": "0x06",
      "description": "0x06\n0x0\nRepeat sequence 226 - 233 to\nsatisfy tRP(min), truncate if required\n234\nACTIVATE\nL\n0x063C\n0x00FFF\n0x0\n0x06\n0x0\n \nH\n0x00FF\nRepeat sequence 235 - 242 to\nsatisfy tRAS(min), truncate if \nrequired\n243\nPRE(pb)\nL\n0x061B\n \n0x0\n0x06\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 396\nRepeat sequence 244 - 251 to\nsatisfy tRP(min), truncate if require",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0488",
      "title": "288 to",
      "description": "288 to\nsatisfy tRP(min), truncate if required\n289 - 576\n0x1\nRepeat sequence 0-288 using\nBA = 0x1\n577 - 865\n0x2\nRepeat sequence 0-288 using\nBA = 0x2\n866 - 1154\n0x3\nRepeat sequence 0-288 using\nBA = 0x3\nNOTE 1\nUtilize DESELECTs between commands while toggling all C/A bits as defined.\nNOTE 2\nTime between Activates reflect tRAS (min).\nNOTE 3\nTime between PreCharge reflect tRP (min).\nNOTE 4\nx8 or x16 may have different Bank or Bank Group Address.\nNOTE 5\nFor sequence 289 - 1,154 due to changing the Ban",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0489",
      "title": "14 to satisfy ",
      "description": "14 to satisfy \ntRAS(min), truncate if required\n15\nPRE(pb)\nL\n0x001B\n \n0x0\n0x00\n0x0\nRepeat sequence 15-19 to satisfy\ntRC(min)/4, truncate if required\n20\nACTIVATE\nL\n0x033C\n0x03FFF\n0x0\n0x03\n0x0\n \nH\n0x03FF\nRepeat sequence 21-24 to satisfy \ntRAS(min), truncate if required\n25\nPRE(pb)\nL\n0x011B\n \n0x0\n0x01\n0x0\nJEDEC Standard No. 79-5\nPage 399\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0490",
      "title": "eat sequence 60-63 to satisfy ",
      "description": "eat sequence 60-63 to satisfy \ntRAS(min), truncate if required\n64\nPRE(pb)\nL\n0x051B\n \n0x0\n0x05\n0x0\nRepeat sequence 65-68 to satisfy\ntRC(min)/4, truncate if required\n66\nDES\nH\n0x0CCC\n69\nACTIVATE\nL\n0x007C\n0x00000\n0x1\n0x00\n0x0\n \nH\n0x0000\nRepeat sequence 70-73 to satisfy \ntRAS(min), truncate if required\n74\nPRE(pb)\nL\n0x061B\n \n0x0\n0x06\n0x0\nRepeat sequence 75-78 to satisfy\ntRC(min)/4, truncate if required\n76\nDES\nH\n0x0CCC\n79\nACTIVATE\nL\n0x0140\n0x03FFF\n0x1\n0x01\n0x0\n \nH\n0x03FF\nRepeat sequence 78-81 to satisf",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0491",
      "title": "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
      "description": "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 402\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 113-115 to satisfy\ntRC(min)/4, truncate if required\n116\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0492",
      "title": "satisfy tRC(min)/4, truncate if ",
      "description": "satisfy tRC(min)/4, truncate if \nrequired\n156\nACTIVATE\nL\n0x0180\n0x03FFF\n0x2\n0x01\n0x0\n \nH\n0x03FF\nRepeat sequence 157-160 to\nsatisfy tRAS(min), truncate if \nrequired\n161\nPRE(pb)\nL\n0x075B\n \n0x1\n0x07\n0x0\nRepeat sequence 162-165 to\nsatisfy tRC(min)/4, truncate if \nrequired\n166\nACTIVATE\nL\n0x0280\n0x00000\n0x2\n0x02\n0x0\n \nH\n0x0000\nRepeat sequence 167-170 to\nsatisfy tRAS(min), truncate if \nrequired\n171\nPRE(pb)\nL\n0x009B\n \n0x2\n0x00\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0493",
      "title": "text is defined as something that should be considered TBD. ",
      "description": "text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 202-205 to\nsatisfy tRC(min)4, truncate if \nrequired\n206\nACTIVATE\nL\n0x0680\n0x00000\n0x2\n0x06\n0x0\n \nH\n0x0000\nRepeat sequence 207-210 to\nsatisfy tRAS(min), truncate if \nrequired\n211\nPRE(pb)\nL\n0x049B\n \n0x2\n0x04\n0x0\nRepeat sequence 212-215 to\nsatisfy tRC(min)/4, truncate if \nrequired\n216\nA",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0494",
      "title": "satisfy tRC(min)/4, truncate if ",
      "description": "satisfy tRC(min)/4, truncate if \nrequired\n306\nACTIVATE\nL\n0x03FC\n0x03FFF\n0x3\n0x03\n0x0\n \nH\n0x03FF\nRepeat sequence 307-310 to\nsatisfy tRAS(min), truncate if \nrequired\n311\nPRE(pb)\nL\n0x01DB\n \n0x3\n0x01\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 407\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0495",
      "title": "satisfy tRC(min)/4, truncate if ",
      "description": "satisfy tRC(min)/4, truncate if \nrequired\n346\nACTIVATE\nL\n0x07C0\n0x03FFF\n0x3\n0x07\n0x0\n \nH\n0x03FF\nRepeat sequence 347-350 to\nsatisfy tRAS(min), truncate if \nrequired\n351\nPRE(pb)\nL\n0x05DB\n \n0x3\n0x05\n0x0\nRepeat sequence 352-355 to\nsatisfy tRC(min)/4, truncate if \nrequired\n356\nACTIVATE\nL\n0x00000\n0x00000\n0x0\n0x00\n0x0\n \nH\n0x0000\nRepeat sequence 357-360 to\nsatisfy tRAS(min), truncate if \nrequired\n361\nPRE(pb)\nL\n0x06DB\n \n0x3\n0x06\n0x0\nRepeat sequence 367-370 to\nsatisfy tRC(min)/4, truncate if \nrequired\n376",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0496",
      "title": "x0 to the correct active logical rank",
      "description": "x0 to the correct active logical rank\nTable 504 — IDD2N, IDD2P, IDDQ2N, IDDQ2P, IPP2N, IPP2P, IDD3N, IDD3P,\nIDDQ3N, IDDQ3P, IPP3N, IPP3P\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nNOTE 1\nData is pulled to VDDQ\nNOTE 2\nDQS_t and DQS_c are pulled to VDDQ\nNOTE 3\nCommand / Address ODT is disabled\nNOTE 4\nRepeat sequence 0 through 3...\nNOTE 5\nAll banks of all logical ranks mimic the same test \ncondition.\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSeq",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0497",
      "title": "tructions",
      "description": "tructions\n0\nREAD\nL\n0x003D\n0x000\n0x00\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n1\nDES\nH\n0x3FFF\n \nRepeat sequence 1-2 to sat-\nisfy tCCD_S(min)\n2\nDES\nH\n0x0000\n3\nREAD\nL\n0x017D\n0x3F0\n0x01\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\n4\nDES\nH\n0x3FFF\n \nRepeat sequence 4-5 to sat-\nisfy tCCD_S(min)\n5\nDES\nH\n0x0000\n6\nREAD\nL\n0x02BD\n0x000\n0x02\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n7\nDES\nH\n0x3FFF\n \nRepeat sequence 7-8 to sat-\nisfy tCCD_S(min)\n8\nDES\nH\n0x0000\n9\nREAD\nL\n0x03FD\n0x3F0\n0x03\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n10\nDES\nH\n0x3FFF\n \nRepeat sequen",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0498",
      "title": "Repeat sequence 37-38 to ",
      "description": "Repeat sequence 37-38 to \nsatisfy tCCD_S(min)\n38\nDES\nH\n0x0000\n39\nREAD\nL\n0x057D\n0x000\n0x05\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n40\nDES\nH\n0x3FFF\n \nRepeat sequence 40-41 to \nsatisfy tCCD_S(min)\n41\nDES\nH\n0x0000\n42\nREAD\nL\n0x06BD\n0x3F0\n0x06\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n43\nDES\nH\n0x3FFF\n \nRepeat sequence 43-44 to \nsatisfy tCCD_S(min)\n44\nDES\nH\n0x0000\n45\nREAD\nL\n0x07FD\n0x000\n0x07\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\n46\nDES\nH\n0x3FFF\n \nRepeat sequence 46-47 to \nsatisfy tCCD_S(min)\n47\nDES\nH\n0x0000\nTable 506 — IDD4R, IDDQ4",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0499",
      "title": "1",
      "description": "1\nDES\nH\n0x0000\n72\nREAD\nL\n0x007D\n0x3F0\n0x00\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 414\n73\nDES\nH\n0x3FFF\n \nRepeat sequence 73-74 to \nsatisfy tCCD_S(min)\n74\nDES\nH\n0x0000\n75\nREAD\nL\n0x01BD\n0x000\n0x01\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n76\nDES\nH\n0x3FFF\n \nRepeat sequence 76-77 to \nsatisfy tCCD_S(min)\n77\nDES\nH\n0x0000\n78\nREAD",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0500",
      "title": "sequence 100-101 ",
      "description": "sequence 100-101 \nto satisfy tCCD_S(min)\n101\nDES\nH\n0x0000\n102\nREAD\nL\n0x023D\n0x000\n0x02\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n103\nDES\nH\n0x3FFF\n \nRepeat sequence 103-104 \nto satisfy tCCD_S(min)\n104\nDES\nH\n0x0000\n105\nREAD\nL\n0x037D\n0x3F0\n0x03\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\n106\nDES\nH\n0x3FFF\n \nRepeat sequence 106-107 \nto satisfy tCCD_S(min)\n107\nDES\nH\n0x0000\n108\nREAD\nL\n0x04BD\n0x000\n0x04\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n109\nDES\nH\n0x3FFF\n \nRepeat sequence 109-110 \nto satisfy tCCD_S(min)\n110\nDES\nH\n0x0000\n111\nREAD\nL\n0x",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0501",
      "title": "sequence 133-134 ",
      "description": "sequence 133-134 \nto satisfy tCCD_S(min)\n134\nDES\nH\n0x0000\n135\nREAD\nL\n0x05FD\n0x000\n0x05\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\n136\nDES\nH\n0x3FFF\n \nRepeat sequence 136-137 \nto satisfy tCCD_S(min)\n137\nDES\nH\n0x0000\n138\nREAD\nL\n0x063D\n0x3F0\n0x06\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n139\nDES\nH\n0x3FFF\n \nRepeat sequence 139-140 \nto satisfy tCCD_S(min)\n140\nDES\nH\n0x0000\n141\nREAD\nL\n0x077D\n0x000\n0x07\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n142\nDES\nH\n0x3FFF\n \nRepeat sequence 142-143 \nto satisfy tCCD_S(min)\n143\nDES\nH\n0x0000\n144\nREAD\nL\n0x",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0502",
      "title": "sequence 166-167 ",
      "description": "sequence 166-167 \nto satisfy tCCD_S(min)\n167\nDES\nH\n0x0000\n168\nREAD\nL\n0x00FD\n0x3F0\n0x00\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n169\nDES\nH\n0x3FFF\n \nRepeat sequence 169-170 \nto satisfy tCCD_S(min)\n170\nDES\nH\n0x0000\n171\nREAD\nL\n0x013D\n0x000\n0x01\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n172\nDES\nH\n0x3FFF\n \nRepeat sequence 172-173 \nto satisfy tCCD_S(min)\n173\nDES\nH\n0x0000\n174\nREAD\nL\n0x027D\n0x3F0\n0x02\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0503",
      "title": "sequence 187-188 ",
      "description": "sequence 187-188 \nto satisfy tCCD_S(min)\n188\nDES\nH\n0x0000\n189\nREAD\nL\n0x07BD\n0x000\n0x07\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n190\nDES\nH\n0x3FFF\n \nRepeat sequence 190-191 \nto satisfy tCCD_S(min)\n191\nDES\nH\n0x0000\nNOTE 1\nUtilize DESELECTs between commands while toggling all C/A bits 100% each cycle (0x3FFF, 0x0000, 0x3FFF, 0x0000...).\nNOTE 2\nTime between READs reflect tCCD_S (min).\nNOTE 3\nREADs performed with Auto Precharge = H, Burst Chop = H\nNOTE 4\nx8 or x16 may have different Bank or Bank Group Address.\nN",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0504",
      "title": "L",
      "description": "L\n0x02AD\n0x000\n0x02\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 11 - 14 to \nsatisfy tCCD(min)\n15\nWRITE\nL\n0x03ED\n0x3F0\n0x03\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 16 - 19 to \nsatisfy tCCD(min)\n20\nWRITE\nL\n0x042D\n0x000\n0x04\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 21 - 24 to \nsatisfy tCCD(min)\nJEDEC Standard No. 79-5\nPage 420\n25\nWRITE\nL\n0x056D\n0x3F0\n0x05\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 26 - 29 to \nsatisfy  tCCD(min)\n30\nWRITE\nL\n0x06AD\n0x000\n0x06\n0x2\n0x0\nPattern A\nna\nH\n0x1",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0505",
      "title": "ntire table.",
      "description": "ntire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 422\n80\nWRITE\nL\n0x006D\n0x000\n0x00\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 81 - 84 to \nsatisfy tCCD(min)\n85\nWRITE\nL\n0x01AD\n0x3F0\n0x01\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 86 - 89 to \nsatisfy tCCD(min)\n90\nWRITE\nL\n0x02ED\n0x000\n0x02\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 91 - 94 to \nsatisfy tCCD(min)\n95\nWRITE\nL\n0x032D\n0x3F0\n0x03\n0x0\n0x0\nPatter",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0506",
      "title": "0",
      "description": "0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 136 - 139 \nto satisfy tCCD(min)\n137\nDES\nH\n0x3FFF\n140\nWRITE\nL\n0x046D\n0x3F0\n0x04\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 141 - 144 \nto satisfy tCCD(min)\n145\nWRITE\nL\n0x05AD\n0x000\n0x05\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 146 - 149 \nto satisfy tCCD(min)\n150\nWRITE\nL\n0x06ED\n0x3F0\n0x06\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 151 - 154 \nto satisfy tCCD(min)\n155\nWRITE\nL\n0x072D\n0x000\n0x07\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 156 - 1",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0507",
      "title": "Repeat sequence 196 -199 ",
      "description": "Repeat sequence 196 -199 \nto satisfy tCCD(min)\n197\nDES\nH\n0x3FFF\n200\nWRITE\nL\n0x00AD\n0x3F0\n0x00\n0x2\n0x0\nPattern B\nna\n201\nDES\nH\n0x0000\n \nRepeat sequence 201 - 204 \nto satisfy tCCD(min)\n202\nDES\nH\n0x3FFF\n205\nWRITE\nL\n0x03ED\n0x000\n0x01\n0x3\n0x0\nPattern A\nna\n206\nDES\nH\n0x0000\n \nRepeat sequence 206 - 209 \nto satisfy tCCD(min)\n207\nDES\nH\n0x3FFF\n210\nWRITE\nL\n0x032D\n0x3F0\n0x02\n0x0\n0x0\nPattern B\nna\n211\nDES\nH\n0x0000\n \nRepeat sequence 211 - 214 \nto satisfy tCCD(min)\n212\nDES\nH\n0x3FFF\n215\nWRITE\nL\n0x036D\n0x000\n0x03\n0",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0508",
      "title": "DES",
      "description": "DES\nH\n0x3FFF\n255\nWRITE\nL\n0x03AD\n0x3F0\n0x03\n0x2\n0x0\nPattern B\nna\n256\nDES\nH\n0x0000\n \nRepeat sequence 256 - 259 \nto satisfy  tCCD(min)\n257\nDES\nH\n0x3FFF\n260\nWRITE\nL\n0x04ED\n0x000\n0x04\n0x3\n0x0\nPattern A\nna\n261\nDES\nH\n0x0000\n \nRepeat sequence 261 - 264 \nto satisfy  tCCD(min)\n262\nDES\nH\n0x3FFF\n265\nWRITE\nL\n0x052D\n0x3F0\n0x05\n0x0\n0x0\nPattern B\nna\n266\nDES\nH\n0x0000\n \nRepeat sequence 266 - 269 \nto satisfy  tCCD(min)\n267\nDES\nH\n0x3FFF\n270\nWRITE\nL\n0x066D\n0x000\n0x06\n0x1\n0x0\nPattern A\nna\nTable 507 — IDD4W, IDDQ4W, I",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0509",
      "title": "x066D",
      "description": "x066D\n0x3F0\n0x06\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 311 -314 \nto satisfy tCCD(min)\n315\nWRITE\nL\n0x07AD\n0x000\n0x07\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 316 -319 \nto satisfy tCCD(min)\nNOTE 1\nUtilize DESELECTs between commands as specified. \nNOTE 2\nTime between WRITEs reflect tCCD (min).\nNOTE 3\nWRITEs performed with Auto Precharge = H, Burst Chop = H\nNOTE 4\nx8 or x16 may have different Bank or Bank Group Address.\nNOTE 5\nRow address is set to 0x0000 \nNOTE 6\nData reflects burst len",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0510",
      "title": "DDQ.",
      "description": "DDQ.\nNOTE 3\nRepeat sequences 0 through 9 for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank\nNOTE 4\nAll banks of all “non-target” logical ranks are Idd2N condition\nTable 509 — IDD5B, IDDQ5B, IPP5B\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nCA[10]\nCID [2:0]\nSpecial Instructions\n0\nREF\nL\n0x0213\nL \n0x0\nRepeat sequence 1 - 4 to satisfy tRFC1(min), truncate if \nrequired\n5\nREF\nL\n0x03D3\nL \n0x0\nRepeat sequence 6 - 9 to satisfy tRFCI1(min), truncat",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0511",
      "title": "JEDEC Standard No. 79-5",
      "description": "JEDEC Standard No. 79-5\nPage 433\nRepeat sequence 31 - 34 to satisfy \ntRFCsb(min), truncate if required\n35\nREFsb\nL\n0x07D3\n0x3\nH\n0x0\nRepeat sequence 36 - 39 to satisfy \ntRFCsb(min), truncate if required\nNOTE 1\nUtilize DESELECTs between commands as specified.\nNOTE 2\nDQ signals are VDDQ.\nNOTE 3\nRepeat sequences 0 through 9 for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank\nNOTE 4\nAll banks of all “non-target” logical ranks are Idd2N condition\nTable 511 — IDD6, I",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0512",
      "title": "ACT",
      "description": "ACT\nL\n0x0200\n0x00000\nna\n0x0\n0x2\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n11 - 14 to satisfy \ntRRD_S(min)\n15\nACT\nL\n0x033C\n0x03FFF\nna\n0x0\n0x3\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n16 - 19 to satisfy \ntRRD_S(min)\n20\nACT\nL\n0x0400\n0x00000\nna\n0x0\n0x4\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n21 -24 to satisfy \ntRRD_S(min)\nJEDEC Standard No. 79-5\nPage 435\n25\nACT\nL\n0x053C\n0x03FFF\nna\n0x0\n0x5\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n26 - 29 to satisfy \ntRRD_S(min)\n30\nACT\nL\n0x0600\n0x00000\nna\n0x0\n0x6\n0x0\nna\nna\nH\n0x0000\nRepeat se",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0513",
      "title": "fy ",
      "description": "fy \ntCCD(min)\n76\nREAD/A\nL\n0x063D\nna\n0x3F0\n0x0\n0x6\n0x0\nPattern A\nna\nH\n0x1EFC\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 437\n77\nACT\nL\n0x0640\n0x00000\nna\n0x1\n0x6\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n78 - 81 to satisfy \ntCCD(min)\n82\nREAD/A\nL\n0x073D\nna\n0x000\n0x0\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n83\nACT\nL\n0x077C\n0x03FFF\nna\n0x1\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepea",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0514",
      "title": "ACT",
      "description": "ACT\nL\n0x0680\n0x00000\nna\n0x2\n0x6\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 439\nRepeat sequence\n126 - 129 to satisfy \ntCCD(min)\n130\nREAD/A\nL\n0x077D\nna\n0x000\n0x1\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n131\nACT\nL\n0x07BC\n0x03FFF\nna\n0x2\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n132 - 135 to satisfy \ntCCD(min)\n136\nREAD/A\nL\n0x00BD\nna\n0x3F0\n0x2",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0515",
      "title": "ble 512 — IDD7, IDD7Q, IPP7 (Cont’d)",
      "description": "ble 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 441\nRepeat sequence\n174 - 177 to satisfy \ntCCD(min)\n178\nREAD/A\nL\n0x07BD\nna\n0x000\n0x2\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n179\nACT\nL\n0x07FC\n0x03FFF\nna\n0x3\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n180 - 183 to satisfy \ntCCD(min)\n184\nREAD/A\nL\n0x00FD\nna\n0x3F0\n0x3\n0x0\n0x0\nPattern A\nna\nH\n0x1EFC\n185\nACT\nL\n0x0000\n0x000",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0516",
      "title": "pply to entire table.",
      "description": "pply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\nJEDEC Standard No. 79-5\nPage 443\nRepeat sequence\n222 - 225 to satisfy \ntCCD(min)\n226\nREAD/A\nL\n0x07FD\nna\n0x000\n0x3\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n227\nACT\nL\n0x073C\n0x03FFF\nna\n0x0\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n228 - 231 to satisfy \ntCCD(min)\nNOTE 1\nUtilize DESELECTs between commands as specified.\nNOTE 2\nREADs performed with Auto Precharge = H, Burst Chop = H\nNOTE 3\nx8 or x",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0517",
      "title": "-5200/5600/",
      "description": "-5200/5600/\n6000/6400\nUnit\nNOTE\nmin\nmax\nmin\nmax\nmin\nmax\nCIO \nInput/output capacitance \n0.45\n0.9\n0.45\n0.9\nTBD\nTBD\npF \n1,2,3\nCDIO \nInput/output capacitance delta \n-0.1\n0.1\n-0.1\n0.1\nTBD\nTBD\npF \n1,2,3,\n11\nCDDQS\nInput/output capacitance delta DQS_t \nand DQS_c\n0.04\n0.04\nTBD\nTBD\npF \n1,2,3,5\nCCK \nInput capacitance, CK_t and CK_c\n0.2\n0.7\n0.2\n0.6\nTBD\nTBD\npF \n1,3\nCDCK \nInput capacitance delta CK_t and \nCK_c\n0.05\n0.05\nTBD\nTBD\npF \n1,3,4\nCI \nInput capacitance(CTRL & ADD pins \nonly) \n0.2\n0.7\n0.2\n0.6\nTBD\nTBD\npF",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0518",
      "title": "ut capacitance of ALERT ",
      "description": "ut capacitance of ALERT \n0.4\n1.5\n0.4\n1.5\nTBD\nTBD\npF \n1,3\nCLoopback \nInput/output capacitance of Loop-\nback\n0.3\n1.0\n0.3\n1.0\nTBD\nTBD\npF\nCTEN \nInput capacitance of TEN \n0.2\n2.3\n0.2\n2.3\nTBD\nTBD\npF \n1,3,12\nNOTE 1\nThis parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated \nby de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VPP applied with all other \nsignal pins floating. Measurem",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0519",
      "title": "Input/output capacitance ",
      "description": "Input/output capacitance \nTBD\nTBD\nTBD\nTBD\npF \n1,2,3\nCDIO \nInput/output capacitance delta \nTBD\nTBD\nTBD\nTBD\npF \n1,2,3,11\nCDDQS\nInput/output capacitance delta DQS_t and \nDQS_c\nTBD\nTBD\nTBD\nTBD\npF \n1,2,3,5\nCCK \nInput capacitance, CK_t and CK_c\nTBD\nTBD\nTBD\nTBD\npF \n1,3\nCDCK \nInput capacitance delta CK_t and CK_c\nTBD\nTBD\nTBD\nTBD\npF \n1,3,4\nCI \nInput capacitance(CTRL & ADD pins only) \nTBD\nTBD\nTBD\nTBD\npF \n1,3,6\nCDI_ CTRL \nInput capacitance delta(All CTRL pins only) \nTBD\nTBD\nTBD\nTBD\npF \n1,3,7,8\nCDI_ ADD \nIn",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0520",
      "title": "ernally pulled low through a weak pull-down resistor to VSS.",
      "description": "ernally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and \nsystem shall verify TEN signal with Vendor specific information.\nJEDEC Standard No. 79-5\nPage 446\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n12   Input/Output Capacitance (Cont’d)\nTable 515 — DRAM Package Electri",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0521",
      "title": "D",
      "description": "D\nTBD\nW\n1,2,5,10,11\nALERT Delay \nTpkg_delay_ALERT\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nLoopback Zpkg \nZpkg_Loopback\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nLoopback Delay \nTpkg_delay_Loopback\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nNOTE 1\nThis parameter is not subject to production test. \nNOTE 2\nThis parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Zpkg_xx over the interval \nTpkg_delay_xx \nNOTE 3\nThis parameter is validated by using TDR data. Measurement methodology is TBD.\nNOTE 4\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0522",
      "title": "NOTE",
      "description": "NOTE\nmin\nmax\nmin\nmax\nInput/output Zpkg \nZpkg_DQ\n45\n75\nTBD\nTBD\nW\n1,2,4,5,10,\n11\nInput/output Pkg Delay \nTpkg_delay_DQ\n10\n40\nTBD\nTBD\nps\n1,3,4,5,11\nDQS_t, DQS_c Zpkg \nZpkg_DQS\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nDQS_t, DQS_c Pkg Delay \nTpkg_delay_DQS\n10\n40\nTBD\nTBD\nps\n1,3,5,10,11\nDelta Zpkg DQS_t, DQS_c\nDZpkg_DQS \n-\n5\nTBD\nTBD\nW\n1,2,5,7,10\nDelta Delay DQS_t, DQS_c \nDTpkg_delay_DQS\n-\n2\nTBD\nTBD\n ps \n1,3,5,7,10\nInput- CTRL pins Zpkg \nZpkg_CTRL\n45\n75\nTBD\nTBD\nW\n1,2,5,9,10,\n11\nInput- CTRL pins Pkg Delay \nTpkg_dela",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0523",
      "title": "D",
      "description": "D\nTBD\nW\n1,2,5,10,11\nALERT Delay \nTpkg_delay_ALERT\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nLoopback Zpkg \nZpkg_Loopback\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nLoopback Delay \nTpkg_delay_Loopback\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nNOTE 1\nThis parameter is not subject to production test. \nNOTE 2\nThis parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Zpkg_xx over the interval \nTpkg_delay_xx \nNOTE 3\nThis parameter is validated by using TDR data. Measurement methodology is TBD.\nNOTE 4\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0524",
      "title": "devices",
      "description": "devices\nNOTE 2\nRefer to ESDA / JEDEC Joint Standard JS-001 for measurement procedures.\nNOTE 3\nRefer to ESDA / JEDEC Joint Standard JS-002 f for measurement procedures\nJEDEC Standard No. 79-5\nPage 449\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13\nElectrical Characteristics & AC Timing\n13.1\n Reference Load for AC Ti",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0525",
      "title": "ns, generally one or more coaxial transmission lines termina",
      "description": "ns, generally one or more coaxial transmission lines terminated \nat the tester electronics.\nFigure 215 — Reference Load for AC Timing and Output Slew Rate\nTiming Reference Point\nTiming Reference Point\nJEDEC Standard No. 79-5\nPage 450\n13.2\nRounding Definitions and Algorithms\nSoftware algorithms for calculation of timing parameters are subject to rounding errors from many \nsources. For example, a system may use a memory clock with a nominal frequency of 2200 MHz, or a \nclock period of 0.454545... ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0526",
      "title": "n (RD) to the nearest ps) yielding a ratio of clock units (n",
      "description": "n (RD) to the nearest ps) yielding a ratio of clock units (nCK), a correction factor of 1% or (0.01)is \nsubtracted, then the result (is rounded up) and set to the next higher integer number of clocks:\n•\nInteger math is used in the industry to calculate nCK values by expressing timing values in ps based integers, \nscaling the specified parameter value up by 1000, dividing by the application clock period (rounded down (RD) to \n1ps range), adding an inverse correction factor of 99.0% or (990), divi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0527",
      "title": "nteger Math to Convert tAA(min) from ns to nCK",
      "description": "nteger Math to Convert tAA(min) from ns to nCK\nThis algorithm subtracts a 1.0% correction factor from nCK and rounds up to the next integer value.\nint MTB, FTB, TaaMin, ClockPeriod, TempNck, TaaInNck;\nTaaMin = 16.250;              (datarate = 3200)                   // tAAmin in ns\nCorrection = 0.01                                                            // 1.0%, per rounding algorithm\nClockPeriod = ApplicationTckInNs (RD);                         // Clock period is application specific\nTempN",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0528",
      "title": "e 2, Using Integer Math to Convert tWR(min) from ns to nCK",
      "description": "e 2, Using Integer Math to Convert tWR(min) from ns to nCK\nThis algorithm adds 99.0% of an nCK and truncates down to the next lower integer value.\nint MTB, FTB, TwrMin, ClockPeriod, TempNck, TwrInNck;\nTwrMin = 30000;      (Data rate=3200)                             // tWRmin in ps\nClockPeriod = ApplicationTckInPs (RD);                         // Clock period is application specific\nTempNck = (TwrMin * 1000) / ApplicationTckInPs;          // Preliminary nCK calculation, scaled by 1000\nTempNck = ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0529",
      "title": "lock Period",
      "description": "lock Period\ntCK(avg)\n0.625\n<0.681\n0.555\n<0.625\n0.500\n<0.555\n1\nCommand and Address Timing\nCAS_n to CAS_n command delay for \nsame bank group\ntCCD_L\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nnCK\nWRITE CAS_n to WRITE CAS_n com-\nmand delay for same bank group\ntCCD_L_WR\nMax(32nCK, \n20ns)\n-\nMax(32nCK, \n20ns)\n-\nMax(32nCK, \n20ns)\n-\nnCK\nWRITE CAS_n to WRITE CAS_n com-\nmand delay for same bank group, sec-\nond write not RMW\ntCCD_L_WR2\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n-\nMax(16nCK, \n10ns)\n-\nnCK\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0530",
      "title": "ith auto pre-",
      "description": "ith auto pre-\ncharge command for same bank\ntWTRA\n=tWR-tRTP\n=tWR-tRTP\n=tWR-tRTP\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\nMax(12nCK, \n7.5ns)\n-\nMax(12nCK, \n7.5ns)\n-\nMax(12nCK, \n7.5ns)\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\n30.000\n-\n29.970\n-\n30.000\n-\nns\nNOTE 1\nTiming Parameters that scale are rounded down to 1ps of accuracy.\nJEDEC Standard No. 79-5\nPage 454\nLIGHT GREY - All Light Grey text is defined as something that should be consi",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0531",
      "title": "ent bank group for 2KB ",
      "description": "ent bank group for 2KB \npage size\ntRRD_S(1K)\n8\n-\n8\n-\n8\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 2KB page \nsize\ntRRD_L(2K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nACTIVATE to ACTIVATE Command \ndelay to same bank group for 1KB page \nsize\ntRRD_L(1K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \n18.160ns)\nMax(40nCK, \n16.640ns)\nMax(40nCK, \n15.360ns)\n-\nns\n1\nFour activate window for 1KB page size\n",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0532",
      "title": "e defined using the tCKmin in the associated data rate.",
      "description": "e defined using the tCKmin in the associated data rate.\nTable 522 — Timing Parameters for DDR5-5600 to DDR5-6400\nSpeed\nDDR5-5600\nDDR5-6000\nDDR5-6400\nUnits\nNOTE\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nAverage Clock Period\ntCK(avg)\n0.357\n<0.384\n0.333\n<0.357\n0.312\n<0.333\n1\nCommand and Address Timing\nCAS_n to CAS_n command delay for \nsame bank group\ntCCD_L\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nWRITE CAS_n to WRITE CAS_n com-\nmand delay for same bank group\ntCCD_L_WR\nmax(32nCK, \n20ns",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0533",
      "title": "nternal write trans-",
      "description": "nternal write trans-\naction to internal read with auto pre-\ncharge command for same bank\ntWTRA\n=tWR-tRTP\n=tWR-tRTP\n=tWR-tRTP\nns\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\n7.5\n7.5\n7.5\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\nTBD\n-\nTBD\n-\nTBD\n-\nns\nNOTE 1\nTiming Parameters that scale are rounded down to 1ps of accuracy.\nJEDEC Standard No. 79-5\nPage 456\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0534",
      "title": "1KB page size",
      "description": "1KB page size\ntFAW_1K\nMax(32nCK, \nxxns)\nMax(32nCK, \nxxns)\n-\nns\n34\nDelay from start of internal write trans-\naction to internal read command for dif-\nferent bank group\ntWTR_S\n2.5\n2.5\n2.5\n-\nns\n1,2,e,\n34\nDelay from start of internal write trans-\naction to internal read command for \nsame bank group\ntWTR_L\n10\n10\n10\n-\nns\n1,34\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\n7.5\n7.5\n7.5\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\nTBD\n-\nTBD\n-\nTBD\n-\nn",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0535",
      "title": "ax(8nCK,",
      "description": "ax(8nCK,\n5ns)\n-\nnCK\n34\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \nxxns)\nMax(40nCK, \nxxns)\nns\n34\nFour activate window for 1KB page size\ntFAW_1K\nMax(32nCK, \nxxns)\nMax(32nCK, \nxxns)\nns\n34\nDelay from start of internal write transaction to \ninternal read command for different bank group\ntWTR_S\n2.5\n2.5\nns\n1,2,e,34\nDelay from start of internal write transaction to \ninternal read command for same bank group\ntWTR_L\n10\n10\nns\n1,34\nInternal READ Command to PRECHARGE \nCommand delay\ntRTP\n7.5\n7",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0536",
      "title": "Write to Read command ",
      "description": "Write to Read command \ndelay for same bank group in same \nlogical rank\ntCCD_L_\nWTR_slr\nCWL + WBL/2 + tWTR_L\nnCK\n4.6,8\nMinimum Read to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_slr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Write to Write command \ndelay for different bank group in \nsame logical rank\ntCCD_S_ \nWR_slr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Read to Write command \ndelay for different bank group in \nsame logical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + t",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0537",
      "title": "-",
      "description": "-\n16\n-\nnCK\n4\nActivate window by DIMM channel\ntDCAW\n128\n-\n128\n-\n128\n-\nnCK\n4,10,1\n1,13\nDIMM Channel Activate Command \nCount in tDCAW\nnDCAC\n-\n32\n-\n32\n-\n32\nACT\n4,10,1\n1,13\nJEDEC Standard No. 79-5\nPage 459\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nReset/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring ",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0538",
      "title": "set/Self Refresh Timing",
      "description": "set/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nNOTE 1\nFor x4 devices only. x8 device timings are TBD.\nNOTE 2\nUpon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks \nbefore it is put back into Self-Refresh Mode.\nNOTE 3\nThis parameter utilizes a component that varies based on de",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0539",
      "title": "nt) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not ",
      "description": "nt) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not \napply to DIMMs built with higher current capacity PMICs\nTable 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000 (Cont’d)\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nUnit\ns\nNotes\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nJEDEC Standard No. 79-5\nPage 460\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been r",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0540",
      "title": "tCCD_S_ ",
      "description": "tCCD_S_ \nWR_slr\n8\n-\n8\n-\nTBD\n-\nnCK\n4\nMinimum Read to Write command \ndelay for different bank group in \nsame logical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n4,5,7,8\nMinimum Write to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_\nWTR_slr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nMinimum Read to Read command \ndelay in different logical ranks\ntCCD_dlr\n8\n-\n8\n-\nTBD\n-\nnCK\n4\nMinimum Write to Write command \ndelay in different logical ranks\ntCCD_ \nWR_dl",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0541",
      "title": "the same as previous technologies but has not yet been revie",
      "description": "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nReset/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0542",
      "title": "set/Self Refresh Timing",
      "description": "set/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nNOTE 1\nFor x4 devices only. x8 device timings are TBD.\nNOTE 2\nUpon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks \nbefore it is put back into Self-Refresh Mode.\nNOTE 3\nThis parameter utilizes a component that varies based on de",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0543",
      "title": "nt) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not a",
      "description": "nt) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply \nto DIMMs built with higher current capacity PMICs\nTable 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200 (Cont’d)\nSpeed\nDDR5-4400\nDDR5-4800\nDDR5-5200\nUnits\nNotes\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nJEDEC Standard No. 79-5\nPage 462\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been re",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0544",
      "title": "gical rank",
      "description": "gical rank\ntCCD_S_ \nWR_slr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Read to Write command \ndelay for different bank group in \nsame logical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\nMinimum Write to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_\nWTR_slr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nMinimum Read to Read command \ndelay in different logical ranks\ntCCD_dlr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Write to Write command \ndelay in different logical ranks\ntCCD_S_ \nWR_d",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0545",
      "title": "set/Self Refresh Timing",
      "description": "set/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,  \ntRFC_ \nslr1(min) \n+10ns)\nNOTE 1\nFor x4 devices only. x8 device timings are TBD.\nNOTE 2\nUpon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks \nbefore it is put back into Self-Refresh Mode.\nNOTE 3\nThis parameter utilizes a component that varies based on de",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0546",
      "title": "d be considered TBD. The content may be accurate or ",
      "description": "d be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n14\nDDR5 Module Rank and Channel Timings\n14.1\nModule Rank and Channel Limitations for DDR5 DIMMs\nTo achieve efficient module power supply design for JEDEC-standard DDR5 DIMMs, minimum timings as well as \nlimitations in the number of DRAMs are provided for Refresh, and Write operations occurring on a single module. As \nwell, since these mo",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0547",
      "title": "No restriction",
      "description": "No restriction\n5\n10\nSR x4\nNo restriction\nDR x4\nNo restriction\n10\n20\nDR x4 (2H 3DS)\nNo restriction\n40\n10\n20\nDR x4 (4H 3DS)\n30\n40\n10\n20\nDR x4 (8H 3DS)\n30\n40\n10\n20\nNotes\n1, 2, 3, 4, 7, 8, 9\n1, 5, 6, 7, 9\nNOTE 1\nAny combination of commands with up to the maximum of die per channel and per DIMM, per condition is allowed. \nNOTE 2\nRefresh commands to different channels do not require stagger.\nNOTE 3\ntRFC_dlr must be met for refresh commands to different logical ranks within a package rank on the same c",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    },
    {
      "id": "REQ-0548",
      "title": "ious technologies but has not yet been reviewed or determine",
      "description": "ious technologies but has not yet been reviewed or determined to be the working assumption.\nAnnex A\nClock, DQS and DQ Validation Methodology\n*THIS AREA IS SUBJECT TO CHANGE BASED ON SUPPLIER FEEDBACK*\nA.1\nOverview\nThis Annex describes the methodologies for validating specifications described in this document. Note that \nsome of the methodologies in this document may reference qualitative means (for example, “slowly”, “a \nlot”). In such cases this document attempts to give some guidance as to wha",
      "confidence": 0.5,
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      }
    }
  ],
  "chunks_overview": {
    "count": 13858,
    "sample": [
      {
        "type": "text",
        "page": 1,
        "id": null
      },
      {
        "type": "text",
        "page": 1,
        "id": null
      },
      {
        "type": "text",
        "page": 1,
        "id": null
      },
      {
        "type": "text",
        "page": 1,
        "id": null
      },
      {
        "type": "text",
        "page": 1,
        "id": null
      },
      {
        "type": "text",
        "page": 2,
        "id": null
      },
      {
        "type": "text",
        "page": 2,
        "id": null
      },
      {
        "type": "text",
        "page": 2,
        "id": null
      },
      {
        "type": "text",
        "page": 2,
        "id": null
      },
      {
        "type": "text",
        "page": 2,
        "id": null
      },
      {
        "type": "text",
        "page": 2,
        "id": null
      },
      {
        "type": "text",
        "page": 2,
        "id": null
      },
      {
        "type": "text",
        "page": 3,
        "id": null
      },
      {
        "type": "text",
        "page": 3,
        "id": null
      },
      {
        "type": "text",
        "page": 3,
        "id": null
      },
      {
        "type": "text",
        "page": 3,
        "id": null
      },
      {
        "type": "text",
        "page": 3,
        "id": null
      },
      {
        "type": "text",
        "page": 3,
        "id": null
      },
      {
        "type": "text",
        "page": 5,
        "id": null
      },
      {
        "type": "text",
        "page": 5,
        "id": null
      }
    ]
  }
}