Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 16:15:56 2015
| Host              : xsjrdevl13 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : bgm
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.848ns  (required time - arrival time)
  Source:                 a5_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a5_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 1.599ns (18.179%)  route 7.197ns (81.821%))
  Logic Levels:           22  (CARRY4=6 LUT2=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 9.548 - 6.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X49Y295        net (fo=4755, unplaced)      1.442     3.809    a5_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y295        FDRE (Prop_fdre_C_Q)         0.152     3.961    a5_add/fract_out_q_reg[5]/Q
    SLICE_X49Y293        net (fo=8, unplaced)         0.691     4.652    a5_add/u4/u6/fract_in[25]
    SLICE_X49Y293        LUT6 (Prop_lut6_I1_O)        0.043     4.695    a5_add/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X49Y294        net (fo=1, unplaced)         0.266     4.961    a5_add/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X49Y294        LUT6 (Prop_lut6_I3_O)        0.043     5.004    a5_add/u4/u6/fi_ldz[1]_INST_0_i_4/O
    SLICE_X49Y294        net (fo=1, unplaced)         0.278     5.282    a5_add/u4/u6/fi_ldz[1]_INST_0_i_4_n_22
    SLICE_X49Y294        LUT6 (Prop_lut6_I3_O)        0.043     5.325    a5_add/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X49Y294        net (fo=1, unplaced)         0.182     5.507    a5_add/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X49Y294        LUT5 (Prop_lut5_I2_O)        0.043     5.550    a5_add/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X49Y296        net (fo=1, unplaced)         0.182     5.732    a5_add/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X49Y296        LUT6 (Prop_lut6_I4_O)        0.043     5.775    a5_add/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X48Y298        net (fo=11, unplaced)        0.324     6.099    a5_add/u4/u6_n_26
    SLICE_X48Y298        LUT2 (Prop_lut2_I1_O)        0.043     6.142    a5_add/u4/out[29]_INST_0_i_32/O
    SLICE_X48Y298        net (fo=2, unplaced)         0.193     6.335    a5_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X48Y298        LUT6 (Prop_lut6_I3_O)        0.043     6.378    a5_add/u4/out[29]_INST_0_i_14/O
    SLICE_X49Y298        net (fo=1, unplaced)         0.217     6.595    a5_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X49Y298        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.797    a5_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X49Y299        net (fo=1, unset)            0.000     6.797    a5_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X49Y299        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     6.911    a5_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X48Y299        net (fo=1, unplaced)         0.493     7.404    a5_add/u4/exp_next_mi[8]
    SLICE_X48Y299        LUT5 (Prop_lut5_I0_O)        0.043     7.447    a5_add/u4/out[29]_INST_0_i_7/O
    SLICE_X50Y297        net (fo=16, unplaced)        0.317     7.764    a5_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X50Y297        LUT6 (Prop_lut6_I2_O)        0.043     7.807    a5_add/u4/out[29]_INST_0_i_27/O
    SLICE_X50Y297        net (fo=2, unset)            0.456     8.263    a5_add/u4/out[29]_INST_0_i_27_n_22
    SLICE_X50Y297        LUT6 (Prop_lut6_I0_O)        0.043     8.306    a5_add/u4/out[29]_INST_0_i_12/O
    SLICE_X51Y298        net (fo=47, unplaced)        0.872     9.178    a5_add/u4/out[29]_INST_0_i_12_n_22
    SLICE_X51Y298        LUT2 (Prop_lut2_I0_O)        0.043     9.221    a5_add/u4/out[11]_INST_0_i_4/O
    SLICE_X51Y298        net (fo=1, unset)            0.011     9.232    a5_add/u4/p_0_in51_in[11]
    SLICE_X51Y298        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     9.406    a5_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X51Y299        net (fo=1, unset)            0.000     9.406    a5_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X51Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.460    a5_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X51Y300        net (fo=1, unset)            0.000     9.460    a5_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X51Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.514    a5_add/u4/out[29]_INST_0_i_8/CO[3]
    SLICE_X51Y301        net (fo=1, unset)            0.000     9.514    a5_add/u4/out[29]_INST_0_i_8_n_22
    SLICE_X51Y301        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     9.671    a5_add/u4/out[29]_INST_0_i_2/O[3]
    SLICE_X50Y299        net (fo=10, unplaced)        0.934    10.605    a5_add/u4/fract_out_pl1[23]
    SLICE_X50Y299        LUT5 (Prop_lut5_I1_O)        0.047    10.652    a5_add/u4/out[30]_INST_0_i_1/O
    SLICE_X52Y301        net (fo=25, unplaced)        0.584    11.236    a5_add/u4/out[30]
    SLICE_X52Y301        LUT6 (Prop_lut6_I3_O)        0.043    11.279    a5_add/u4/out[13]_INST_0/O
    SLICE_X54Y300        net (fo=2, unplaced)         0.548    11.827    a5_add/u4_n_39
    SLICE_X54Y300        LUT6 (Prop_lut6_I0_O)        0.043    11.870    a5_add/out_o1[31]_i_7/O
    SLICE_X54Y300        net (fo=1, unplaced)         0.407    12.277    a5_add/out_o1[31]_i_7_n_22
    SLICE_X54Y300        LUT6 (Prop_lut6_I2_O)        0.043    12.320    a5_add/out_o1[31]_i_2/O
    SLICE_X54Y300        net (fo=1, unplaced)         0.190    12.510    a5_add/out_o1[31]_i_2_n_22
    SLICE_X54Y300        LUT6 (Prop_lut6_I1_O)        0.043    12.553    a5_add/out_o1[31]_i_1/O
    SLICE_X54Y300        net (fo=1, unset)            0.052    12.605    a5_add/out_o1[31]_i_1_n_22
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X54Y300        net (fo=4755, unplaced)      1.378     9.548    a5_add/clk
                         clock pessimism              0.197     9.745    
                         clock uncertainty           -0.035     9.709    
    SLICE_X54Y300        FDRE (Setup_fdre_C_D)        0.047     9.756    a5_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                 -2.848    

Slack (VIOLATED) :        -2.390ns  (required time - arrival time)
  Source:                 a3_add/fract_out_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a3_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.824ns (22.122%)  route 6.421ns (77.877%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 9.328 - 6.000 ) 
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X61Y292        net (fo=4755, unplaced)      1.315     3.682    a3_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y292        FDRE (Prop_fdre_C_Q)         0.152     3.834    a3_add/fract_out_q_reg[1]/Q
    SLICE_X61Y292        net (fo=10, unset)           0.672     4.506    a3_add/u4/u6/fract_in[21]
    SLICE_X61Y292        LUT6 (Prop_lut6_I0_O)        0.043     4.549    a3_add/u4/u6/fi_ldz[0]_INST_0_i_6/O
    SLICE_X61Y292        net (fo=1, unplaced)         0.146     4.695    a3_add/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
    SLICE_X61Y292        LUT6 (Prop_lut6_I3_O)        0.043     4.738    a3_add/u4/u6/fi_ldz[0]_INST_0_i_3/O
    SLICE_X64Y292        net (fo=1, unplaced)         0.289     5.027    a3_add/u4/u6/fi_ldz[0]_INST_0_i_3_n_22
    SLICE_X64Y292        LUT6 (Prop_lut6_I0_O)        0.043     5.070    a3_add/u4/u6/fi_ldz[0]_INST_0_i_2/O
    SLICE_X67Y292        net (fo=1, unplaced)         0.215     5.285    a3_add/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
    SLICE_X67Y292        LUT6 (Prop_lut6_I5_O)        0.043     5.328    a3_add/u4/u6/fi_ldz[0]_INST_0_i_1/O
    SLICE_X67Y292        net (fo=1, unset)            0.268     5.596    a3_add/u4/u6/fi_ldz[0]_INST_0_i_1_n_22
    SLICE_X67Y292        LUT5 (Prop_lut5_I4_O)        0.043     5.639    a3_add/u4/u6/fi_ldz[0]_INST_0/O
    SLICE_X68Y293        net (fo=12, unplaced)        0.295     5.934    a3_add/u4/u6_n_27
    SLICE_X68Y293        LUT2 (Prop_lut2_I0_O)        0.043     5.977    a3_add/u4/out[29]_INST_0_i_32/O
    SLICE_X69Y295        net (fo=2, unset)            0.281     6.258    a3_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X69Y295        LUT6 (Prop_lut6_I3_O)        0.043     6.301    a3_add/u4/out[29]_INST_0_i_14/O
    SLICE_X69Y293        net (fo=1, unplaced)         0.192     6.493    a3_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X69Y293        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.695    a3_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X69Y294        net (fo=1, unset)            0.000     6.695    a3_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X69Y294        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     6.809    a3_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X69Y295        net (fo=1, unplaced)         0.431     7.240    a3_add/u4/exp_next_mi[8]
    SLICE_X69Y295        LUT5 (Prop_lut5_I0_O)        0.043     7.283    a3_add/u4/out[29]_INST_0_i_7/O
    SLICE_X69Y296        net (fo=16, unset)           0.324     7.607    a3_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X69Y296        LUT6 (Prop_lut6_I2_O)        0.043     7.650    a3_add/u4/out[29]_INST_0_i_27/O
    SLICE_X69Y296        net (fo=2, unplaced)         0.478     8.128    a3_add/u4/out[29]_INST_0_i_27_n_22
    SLICE_X69Y296        LUT6 (Prop_lut6_I0_O)        0.043     8.171    a3_add/u4/out[29]_INST_0_i_12/O
    SLICE_X70Y295        net (fo=47, unplaced)        0.533     8.704    a3_add/u4/out[29]_INST_0_i_12_n_22
    SLICE_X70Y295        LUT2 (Prop_lut2_I0_O)        0.051     8.755    a3_add/u4/out[3]_INST_0_i_4/O
    SLICE_X70Y295        net (fo=1, unset)            0.011     8.766    a3_add/u4/out[3]_INST_0_i_4_n_22
    SLICE_X70Y295        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.049    a3_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X70Y296        net (fo=1, unset)            0.000     9.049    a3_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X70Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.103    a3_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X70Y297        net (fo=1, unset)            0.000     9.103    a3_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X70Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.157    a3_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X70Y298        net (fo=1, unset)            0.000     9.157    a3_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X70Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.211    a3_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X70Y299        net (fo=1, unset)            0.000     9.211    a3_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X70Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.265    a3_add/u4/out[29]_INST_0_i_8/CO[3]
    SLICE_X70Y300        net (fo=1, unset)            0.000     9.265    a3_add/u4/out[29]_INST_0_i_8_n_22
    SLICE_X70Y300        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     9.422    a3_add/u4/out[29]_INST_0_i_2/O[3]
    SLICE_X71Y298        net (fo=10, unplaced)        0.471     9.893    a3_add/u4/fract_out_pl1[23]
    SLICE_X71Y298        LUT5 (Prop_lut5_I1_O)        0.047     9.940    a3_add/u4/out[30]_INST_0_i_1/O
    SLICE_X72Y298        net (fo=25, unset)           0.584    10.524    a3_add/u4/out[30]
    SLICE_X72Y298        LUT6 (Prop_lut6_I3_O)        0.043    10.567    a3_add/u4/out[13]_INST_0/O
    SLICE_X74Y297        net (fo=2, unset)            0.574    11.141    a3_add/u4_n_39
    SLICE_X74Y297        LUT6 (Prop_lut6_I0_O)        0.043    11.184    a3_add/out_o1[31]_i_7/O
    SLICE_X74Y297        net (fo=1, unplaced)         0.423    11.607    a3_add/out_o1[31]_i_7_n_22
    SLICE_X74Y297        LUT6 (Prop_lut6_I2_O)        0.043    11.650    a3_add/out_o1[31]_i_2/O
    SLICE_X74Y297        net (fo=1, unplaced)         0.182    11.832    a3_add/out_o1[31]_i_2_n_22
    SLICE_X74Y297        LUT6 (Prop_lut6_I1_O)        0.043    11.875    a3_add/out_o1[31]_i_1/O
    SLICE_X74Y297        net (fo=1, unset)            0.052    11.927    a3_add/out_o1[31]_i_1_n_22
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X74Y297        net (fo=4755, unplaced)      1.158     9.328    a3_add/clk
                         clock pessimism              0.197     9.525    
                         clock uncertainty           -0.035     9.489    
    SLICE_X74Y297        FDRE (Setup_fdre_C_D)        0.047     9.536    a3_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                 -2.390    

Slack (VIOLATED) :        -2.356ns  (required time - arrival time)
  Source:                 a8_add/fract_out_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a8_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 1.824ns (22.088%)  route 6.434ns (77.912%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 9.691 - 6.000 ) 
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X42Y345        net (fo=4755, unplaced)      1.631     3.998    a8_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y345        FDRE (Prop_fdre_C_Q)         0.152     4.150    a8_add/fract_out_q_reg[1]/Q
    SLICE_X42Y346        net (fo=10, unset)           0.650     4.800    a8_add/u4/u6/fract_in[21]
    SLICE_X42Y346        LUT6 (Prop_lut6_I0_O)        0.043     4.843    a8_add/u4/u6/fi_ldz[0]_INST_0_i_6/O
    SLICE_X42Y346        net (fo=1, unplaced)         0.242     5.085    a8_add/u4/u6/fi_ldz[0]_INST_0_i_6_n_22
    SLICE_X42Y346        LUT6 (Prop_lut6_I3_O)        0.043     5.128    a8_add/u4/u6/fi_ldz[0]_INST_0_i_3/O
    SLICE_X43Y346        net (fo=1, unplaced)         0.190     5.318    a8_add/u4/u6/fi_ldz[0]_INST_0_i_3_n_22
    SLICE_X43Y346        LUT6 (Prop_lut6_I0_O)        0.043     5.361    a8_add/u4/u6/fi_ldz[0]_INST_0_i_2/O
    SLICE_X44Y345        net (fo=1, unplaced)         0.215     5.576    a8_add/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
    SLICE_X44Y345        LUT6 (Prop_lut6_I5_O)        0.043     5.619    a8_add/u4/u6/fi_ldz[0]_INST_0_i_1/O
    SLICE_X45Y345        net (fo=1, unplaced)         0.315     5.934    a8_add/u4/u6/fi_ldz[0]_INST_0_i_1_n_22
    SLICE_X45Y345        LUT5 (Prop_lut5_I4_O)        0.043     5.977    a8_add/u4/u6/fi_ldz[0]_INST_0/O
    SLICE_X44Y347        net (fo=12, unplaced)        0.290     6.267    a8_add/u4/u6_n_27
    SLICE_X44Y347        LUT2 (Prop_lut2_I0_O)        0.043     6.310    a8_add/u4/out[29]_INST_0_i_32/O
    SLICE_X44Y347        net (fo=2, unset)            0.281     6.591    a8_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X44Y347        LUT6 (Prop_lut6_I3_O)        0.043     6.634    a8_add/u4/out[29]_INST_0_i_14/O
    SLICE_X45Y347        net (fo=1, unplaced)         0.192     6.826    a8_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X45Y347        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.028    a8_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X45Y348        net (fo=1, unset)            0.000     7.028    a8_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X45Y348        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.142    a8_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X46Y348        net (fo=1, unplaced)         0.404     7.546    a8_add/u4/exp_next_mi[8]
    SLICE_X46Y348        LUT5 (Prop_lut5_I0_O)        0.043     7.589    a8_add/u4/out[29]_INST_0_i_7/O
    SLICE_X47Y348        net (fo=16, unset)           0.236     7.825    a8_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X47Y348        LUT6 (Prop_lut6_I5_O)        0.043     7.868    a8_add/u4/out[29]_INST_0_i_28/O
    SLICE_X47Y348        net (fo=1, unplaced)         0.423     8.291    a8_add/u4/out[29]_INST_0_i_28_n_22
    SLICE_X47Y348        LUT6 (Prop_lut6_I1_O)        0.043     8.334    a8_add/u4/out[29]_INST_0_i_12/O
    SLICE_X48Y347        net (fo=47, unplaced)        0.689     9.023    a8_add/u4/out[29]_INST_0_i_12_n_22
    SLICE_X48Y347        LUT2 (Prop_lut2_I0_O)        0.051     9.074    a8_add/u4/out[3]_INST_0_i_4/O
    SLICE_X48Y347        net (fo=1, unset)            0.011     9.085    a8_add/u4/out[3]_INST_0_i_4_n_22
    SLICE_X48Y347        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.368    a8_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X48Y348        net (fo=1, unset)            0.000     9.368    a8_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X48Y348        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.422    a8_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X48Y349        net (fo=1, unset)            0.000     9.422    a8_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X48Y349        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.476    a8_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X48Y350        net (fo=1, unset)            0.000     9.476    a8_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X48Y350        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.530    a8_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X48Y351        net (fo=1, unset)            0.000     9.530    a8_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X48Y351        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.584    a8_add/u4/out[29]_INST_0_i_8/CO[3]
    SLICE_X48Y352        net (fo=1, unset)            0.000     9.584    a8_add/u4/out[29]_INST_0_i_8_n_22
    SLICE_X48Y352        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     9.741    a8_add/u4/out[29]_INST_0_i_2/O[3]
    SLICE_X49Y352        net (fo=10, unplaced)        0.362    10.103    a8_add/u4/fract_out_pl1[23]
    SLICE_X49Y352        LUT5 (Prop_lut5_I1_O)        0.047    10.150    a8_add/u4/out[30]_INST_0_i_1/O
    SLICE_X51Y354        net (fo=25, unset)           1.083    11.233    a8_add/u4/out[30]
    SLICE_X51Y354        LUT6 (Prop_lut6_I3_O)        0.043    11.276    a8_add/u4/out[10]_INST_0/O
    SLICE_X51Y351        net (fo=2, unplaced)         0.360    11.636    a8_add/u4_n_42
    SLICE_X51Y351        LUT6 (Prop_lut6_I2_O)        0.043    11.679    a8_add/out_o1[31]_i_8/O
    SLICE_X50Y351        net (fo=1, unplaced)         0.249    11.928    a8_add/out_o1[31]_i_8_n_22
    SLICE_X50Y351        LUT6 (Prop_lut6_I4_O)        0.043    11.971    a8_add/out_o1[31]_i_2/O
    SLICE_X50Y351        net (fo=1, unplaced)         0.190    12.161    a8_add/out_o1[31]_i_2_n_22
    SLICE_X50Y351        LUT6 (Prop_lut6_I1_O)        0.043    12.204    a8_add/out_o1[31]_i_1/O
    SLICE_X50Y351        net (fo=1, unset)            0.052    12.256    a8_add/out_o1[31]_i_1_n_22
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X50Y351        net (fo=4755, unplaced)      1.521     9.691    a8_add/clk
                         clock pessimism              0.197     9.888    
                         clock uncertainty           -0.035     9.852    
    SLICE_X50Y351        FDRE (Setup_fdre_C_D)        0.047     9.899    a8_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.899    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                 -2.356    

Slack (VIOLATED) :        -2.342ns  (required time - arrival time)
  Source:                 a4_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a4_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 1.824ns (22.424%)  route 6.310ns (77.576%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 9.451 - 6.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X63Y303        net (fo=4755, unplaced)      1.501     3.868    a4_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y303        FDRE (Prop_fdre_C_Q)         0.152     4.020    a4_add/fract_out_q_reg[5]/Q
    SLICE_X64Y306        net (fo=8, unplaced)         0.636     4.656    a4_add/u4/u6/fract_in[25]
    SLICE_X64Y306        LUT6 (Prop_lut6_I1_O)        0.043     4.699    a4_add/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X64Y306        net (fo=1, unset)            0.315     5.014    a4_add/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X64Y306        LUT6 (Prop_lut6_I3_O)        0.043     5.057    a4_add/u4/u6/fi_ldz[1]_INST_0_i_4/O
    SLICE_X64Y307        net (fo=1, unplaced)         0.312     5.369    a4_add/u4/u6/fi_ldz[1]_INST_0_i_4_n_22
    SLICE_X64Y307        LUT6 (Prop_lut6_I3_O)        0.043     5.412    a4_add/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X64Y307        net (fo=1, unplaced)         0.215     5.627    a4_add/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X64Y307        LUT5 (Prop_lut5_I2_O)        0.043     5.670    a4_add/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X67Y308        net (fo=1, unset)            0.276     5.946    a4_add/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X67Y308        LUT6 (Prop_lut6_I4_O)        0.043     5.989    a4_add/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X69Y308        net (fo=11, unplaced)        0.236     6.225    a4_add/u4/u6_n_26
    SLICE_X69Y308        LUT2 (Prop_lut2_I1_O)        0.043     6.268    a4_add/u4/out[29]_INST_0_i_32/O
    SLICE_X69Y308        net (fo=2, unset)            0.288     6.556    a4_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X69Y308        LUT6 (Prop_lut6_I3_O)        0.043     6.599    a4_add/u4/out[29]_INST_0_i_14/O
    SLICE_X70Y309        net (fo=1, unplaced)         0.190     6.789    a4_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X70Y309        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.991    a4_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X70Y310        net (fo=1, unset)            0.000     6.991    a4_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X70Y310        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.105    a4_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X71Y310        net (fo=1, unplaced)         0.308     7.413    a4_add/u4/exp_next_mi[8]
    SLICE_X71Y310        LUT5 (Prop_lut5_I0_O)        0.043     7.456    a4_add/u4/out[29]_INST_0_i_7/O
    SLICE_X71Y311        net (fo=16, unset)           0.320     7.776    a4_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X71Y311        LUT6 (Prop_lut6_I5_O)        0.043     7.819    a4_add/u4/out[29]_INST_0_i_28/O
    SLICE_X69Y311        net (fo=1, unplaced)         0.422     8.241    a4_add/u4/out[29]_INST_0_i_28_n_22
    SLICE_X69Y311        LUT6 (Prop_lut6_I1_O)        0.043     8.284    a4_add/u4/out[29]_INST_0_i_12/O
    SLICE_X68Y311        net (fo=47, unplaced)        0.541     8.825    a4_add/u4/out[29]_INST_0_i_12_n_22
    SLICE_X68Y311        LUT2 (Prop_lut2_I0_O)        0.051     8.876    a4_add/u4/out[3]_INST_0_i_4/O
    SLICE_X68Y311        net (fo=1, unset)            0.011     8.887    a4_add/u4/out[3]_INST_0_i_4_n_22
    SLICE_X68Y311        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.170    a4_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X68Y312        net (fo=1, unset)            0.000     9.170    a4_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X68Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.224    a4_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X68Y313        net (fo=1, unset)            0.000     9.224    a4_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X68Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.278    a4_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X68Y314        net (fo=1, unset)            0.000     9.278    a4_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X68Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.332    a4_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X68Y315        net (fo=1, unset)            0.000     9.332    a4_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X68Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.386    a4_add/u4/out[29]_INST_0_i_8/CO[3]
    SLICE_X68Y316        net (fo=1, unset)            0.000     9.386    a4_add/u4/out[29]_INST_0_i_8_n_22
    SLICE_X68Y316        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     9.543    a4_add/u4/out[29]_INST_0_i_2/O[3]
    SLICE_X70Y315        net (fo=10, unplaced)        0.447     9.990    a4_add/u4/fract_out_pl1[23]
    SLICE_X70Y315        LUT5 (Prop_lut5_I1_O)        0.047    10.037    a4_add/u4/out[30]_INST_0_i_1/O
    SLICE_X72Y315        net (fo=25, unplaced)        0.658    10.695    a4_add/u4/out[30]
    SLICE_X72Y315        LUT6 (Prop_lut6_I3_O)        0.043    10.738    a4_add/u4/out[19]_INST_0/O
    SLICE_X72Y316        net (fo=2, unset)            0.447    11.185    a4_add/u4_n_33
    SLICE_X72Y316        LUT6 (Prop_lut6_I0_O)        0.043    11.228    a4_add/out_o1[31]_i_6/O
    SLICE_X72Y316        net (fo=1, unset)            0.454    11.682    a4_add/out_o1[31]_i_6_n_22
    SLICE_X72Y316        LUT6 (Prop_lut6_I1_O)        0.043    11.725    a4_add/out_o1[31]_i_2/O
    SLICE_X72Y316        net (fo=1, unplaced)         0.182    11.907    a4_add/out_o1[31]_i_2_n_22
    SLICE_X72Y316        LUT6 (Prop_lut6_I1_O)        0.043    11.950    a4_add/out_o1[31]_i_1/O
    SLICE_X72Y316        net (fo=1, unset)            0.052    12.002    a4_add/out_o1[31]_i_1_n_22
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X72Y316        net (fo=4755, unplaced)      1.281     9.451    a4_add/clk
                         clock pessimism              0.197     9.648    
                         clock uncertainty           -0.035     9.612    
    SLICE_X72Y316        FDRE (Setup_fdre_C_D)        0.047     9.659    a4_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                 -2.342    

Slack (VIOLATED) :        -2.335ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 1.179ns (14.336%)  route 7.045ns (85.664%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 9.423 - 6.000 ) 
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X48Y276        net (fo=4755, unplaced)      1.376     3.743    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y276        FDRE (Prop_fdre_C_Q)         0.175     3.918    x6_mul/u5/prod_reg[2]/Q
    SLICE_X48Y278        net (fo=10, unplaced)        0.556     4.474    x6_mul/u4/u6/fract_in[2]
    SLICE_X48Y278        LUT6 (Prop_lut6_I1_O)        0.043     4.517    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X43Y279        net (fo=1, unplaced)         0.319     4.836    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I1_O)        0.043     4.879    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X43Y279        net (fo=1, unplaced)         0.284     5.163    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I1_O)        0.043     5.206    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, unplaced)         0.283     5.489    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.532    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, unset)            0.215     5.747    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.790    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, unset)            0.215     6.005    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.048    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, unset)            0.270     6.318    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.361    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, unplaced)        0.387     6.748    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     6.791    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, unplaced)         0.226     7.017    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.060    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, unplaced)         0.300     7.360    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.562    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, unset)            0.000     7.562    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.676    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, unplaced)         0.359     8.035    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.078    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, unplaced)        0.236     8.314    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT3 (Prop_lut3_I1_O)        0.043     8.357    x6_mul/u4/out[0]_INST_0_i_9/O
    SLICE_X46Y279        net (fo=2, unplaced)         0.586     8.943    x6_mul/u4/out[0]_INST_0_i_9_n_22
    SLICE_X46Y279        LUT6 (Prop_lut6_I0_O)        0.043     8.986    x6_mul/u4/out[0]_INST_0_i_4/O
    SLICE_X48Y279        net (fo=4, unplaced)         0.206     9.192    x6_mul/u4/out[0]_INST_0_i_4_n_22
    SLICE_X48Y279        LUT5 (Prop_lut5_I3_O)        0.043     9.235    x6_mul/u4/out[0]_INST_0_i_1/O
    SLICE_X50Y279        net (fo=3, unset)            0.441     9.676    x6_mul/u4/out[0]_INST_0_i_1_n_22
    SLICE_X50Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.719    x6_mul/u4/out[23]_INST_0_i_1/O
    SLICE_X51Y281        net (fo=56, unset)           1.066    10.785    x6_mul/u4/out[23]_INST_0_i_1_n_22
    SLICE_X51Y281        LUT3 (Prop_lut3_I1_O)        0.043    10.828    x6_mul/u4/out[7]_INST_0_i_2/O
    SLICE_X51Y282        net (fo=1, unplaced)         1.044    11.872    x6_mul/u4/out[7]_INST_0_i_2_n_22
    SLICE_X51Y282        LUT6 (Prop_lut6_I1_O)        0.043    11.915    x6_mul/u4/out[7]_INST_0/O
    SLICE_X51Y282        net (fo=1, unset)            0.052    11.967    x6_mul/u4_n_45
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X51Y282        net (fo=4755, unplaced)      1.253     9.423    x6_mul/clk
                         clock pessimism              0.197     9.620    
                         clock uncertainty           -0.035     9.584    
    SLICE_X51Y282        FDRE (Setup_fdre_C_D)        0.047     9.631    x6_mul/out_o1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                 -2.335    

Slack (VIOLATED) :        -2.332ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 1.887ns (22.878%)  route 6.361ns (77.122%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT4=2 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 9.450 - 6.000 ) 
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X48Y276        net (fo=4755, unplaced)      1.376     3.743    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y276        FDRE (Prop_fdre_C_Q)         0.175     3.918    x6_mul/u5/prod_reg[2]/Q
    SLICE_X48Y278        net (fo=10, unplaced)        0.556     4.474    x6_mul/u4/u6/fract_in[2]
    SLICE_X48Y278        LUT6 (Prop_lut6_I1_O)        0.043     4.517    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X43Y279        net (fo=1, unplaced)         0.319     4.836    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I1_O)        0.043     4.879    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X43Y279        net (fo=1, unplaced)         0.284     5.163    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I1_O)        0.043     5.206    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, unplaced)         0.283     5.489    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.532    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, unset)            0.215     5.747    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.790    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, unset)            0.215     6.005    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.048    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, unset)            0.270     6.318    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.361    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, unplaced)        0.387     6.748    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     6.791    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, unplaced)         0.226     7.017    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.060    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, unplaced)         0.300     7.360    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.562    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, unset)            0.000     7.562    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.676    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, unplaced)         0.359     8.035    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.078    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, unplaced)        0.320     8.398    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT5 (Prop_lut5_I2_O)        0.043     8.441    x6_mul/u4/out[0]_INST_0_i_12/O
    SLICE_X47Y279        net (fo=2, unset)            0.433     8.874    x6_mul/u4/out[0]_INST_0_i_12_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I3_O)        0.043     8.917    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, unplaced)         0.321     9.238    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.281    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, unplaced)        0.346     9.627    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043     9.670    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, unset)            0.012     9.682    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.931    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, unset)            0.000     9.931    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.985    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, unset)            0.000     9.985    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.039    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, unset)            0.000    10.039    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.093    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, unset)            0.000    10.093    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.147    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, unset)            0.000    10.147    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.304    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X48Y283        net (fo=10, unplaced)        0.411    10.715    x6_mul/u4/fract_out_pl1[23]
    SLICE_X48Y283        LUT4 (Prop_lut4_I2_O)        0.043    10.758    x6_mul/u4/out[30]_INST_0_i_1/O
    SLICE_X48Y283        net (fo=2, unplaced)         0.434    11.192    x6_mul/u4/out[30]_INST_0_i_1_n_22
    SLICE_X48Y283        LUT6 (Prop_lut6_I0_O)        0.043    11.235    x6_mul/u4/out[22]_INST_0_i_3/O
    SLICE_X46Y283        net (fo=23, unset)           0.436    11.671    x6_mul/u4/out[22]_INST_0_i_3_n_22
    SLICE_X46Y283        LUT6 (Prop_lut6_I3_O)        0.043    11.714    x6_mul/u4/out[22]_INST_0/O
    SLICE_X46Y283        net (fo=1, unset)            0.182    11.896    x6_mul/u4_n_30
    SLICE_X46Y283        LUT5 (Prop_lut5_I0_O)        0.043    11.939    x6_mul/out_o1[22]_i_1/O
    SLICE_X46Y283        net (fo=1, unset)            0.052    11.991    x6_mul/out_o1_reg0[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X46Y283        net (fo=4755, unplaced)      1.280     9.450    x6_mul/clk
                         clock pessimism              0.197     9.647    
                         clock uncertainty           -0.035     9.611    
    SLICE_X46Y283        FDRE (Setup_fdre_C_D)        0.047     9.658    x6_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 -2.332    

Slack (VIOLATED) :        -2.315ns  (required time - arrival time)
  Source:                 x10_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x10_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 2.017ns (24.676%)  route 6.157ns (75.324%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT4=2 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 9.604 - 6.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y131         net (fo=4755, unset)         1.587     3.953    x10_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y131         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.301    x10_mul/u5/prod_reg__0/P[5]
    SLICE_X44Y326        net (fo=12, unplaced)        0.686     4.987    x10_mul/u4/u6/fract_in[22]
    SLICE_X44Y326        LUT6 (Prop_lut6_I0_O)        0.043     5.030    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X44Y326        net (fo=1, unplaced)         0.334     5.364    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X44Y326        LUT6 (Prop_lut6_I0_O)        0.043     5.407    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X44Y326        net (fo=1, unset)            0.215     5.622    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X44Y326        LUT6 (Prop_lut6_I2_O)        0.043     5.665    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X44Y326        net (fo=1, unplaced)         0.315     5.980    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X44Y326        LUT5 (Prop_lut5_I0_O)        0.043     6.023    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X45Y326        net (fo=1, unset)            0.270     6.293    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X45Y326        LUT5 (Prop_lut5_I0_O)        0.043     6.336    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X45Y327        net (fo=1, unplaced)         0.270     6.606    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X45Y327        LUT6 (Prop_lut6_I0_O)        0.043     6.649    x10_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X45Y327        net (fo=11, unset)           0.203     6.852    x10_mul/u4/u6_n_26
    SLICE_X45Y327        LUT2 (Prop_lut2_I0_O)        0.043     6.895    x10_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X46Y328        net (fo=2, unplaced)         0.280     7.175    x10_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X46Y328        LUT6 (Prop_lut6_I4_O)        0.043     7.218    x10_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X46Y330        net (fo=1, unplaced)         0.284     7.502    x10_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X46Y330        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.704    x10_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X46Y331        net (fo=1, unset)            0.000     7.704    x10_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.818    x10_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X47Y331        net (fo=1, unplaced)         0.371     8.189    x10_mul/u4/exp_next_mi[8]
    SLICE_X47Y331        LUT5 (Prop_lut5_I0_O)        0.043     8.232    x10_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y332        net (fo=16, unset)           0.320     8.552    x10_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y332        LUT6 (Prop_lut6_I1_O)        0.043     8.595    x10_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y331        net (fo=17, unset)           0.604     9.199    x10_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y331        LUT6 (Prop_lut6_I0_O)        0.043     9.242    x10_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y331        net (fo=1, unplaced)         0.284     9.526    x10_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y331        LUT5 (Prop_lut5_I1_O)        0.043     9.569    x10_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X44Y330        net (fo=45, unplaced)        0.268     9.837    x10_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X44Y330        LUT4 (Prop_lut4_I2_O)        0.043     9.880    x10_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X44Y330        net (fo=1, unset)            0.012     9.892    x10_mul/u4/p_0_in51_in[1]
    SLICE_X44Y330        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    10.141    x10_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X44Y331        net (fo=1, unset)            0.000    10.141    x10_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.195    x10_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X44Y332        net (fo=1, unset)            0.000    10.195    x10_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.249    x10_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X44Y333        net (fo=1, unset)            0.000    10.249    x10_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.303    x10_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X44Y334        net (fo=1, unset)            0.000    10.303    x10_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.357    x10_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X44Y335        net (fo=1, unset)            0.000    10.357    x10_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.514    x10_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X46Y334        net (fo=10, unplaced)        0.393    10.907    x10_mul/u4/fract_out_pl1[23]
    SLICE_X46Y334        LUT4 (Prop_lut4_I2_O)        0.043    10.950    x10_mul/u4/out[30]_INST_0_i_1/O
    SLICE_X46Y335        net (fo=2, unset)            0.434    11.384    x10_mul/u4/out[30]_INST_0_i_1_n_22
    SLICE_X46Y335        LUT6 (Prop_lut6_I0_O)        0.043    11.427    x10_mul/u4/out[22]_INST_0_i_3/O
    SLICE_X46Y336        net (fo=23, unset)           0.347    11.774    x10_mul/u4/out[22]_INST_0_i_3_n_22
    SLICE_X46Y336        LUT5 (Prop_lut5_I3_O)        0.043    11.817    x10_mul/u4/out[0]_INST_0/O
    SLICE_X46Y336        net (fo=1, unset)            0.215    12.032    x10_mul/u4_n_52
    SLICE_X46Y336        LUT5 (Prop_lut5_I0_O)        0.043    12.075    x10_mul/out_o1[0]_i_1/O
    SLICE_X46Y336        net (fo=1, unset)            0.052    12.127    x10_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X46Y336        net (fo=4755, unplaced)      1.434     9.604    x10_mul/clk
                         clock pessimism              0.197     9.801    
                         clock uncertainty           -0.035     9.765    
    SLICE_X46Y336        FDRE (Setup_fdre_C_D)        0.047     9.812    x10_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                 -2.315    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 x10_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x10_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 2.017ns (24.742%)  route 6.135ns (75.258%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.583ns = ( 9.583 - 6.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y131         net (fo=4755, unset)         1.587     3.953    x10_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y131         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.301    x10_mul/u5/prod_reg__0/P[5]
    SLICE_X44Y326        net (fo=12, unplaced)        0.686     4.987    x10_mul/u4/u6/fract_in[22]
    SLICE_X44Y326        LUT6 (Prop_lut6_I0_O)        0.043     5.030    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X44Y326        net (fo=1, unplaced)         0.334     5.364    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X44Y326        LUT6 (Prop_lut6_I0_O)        0.043     5.407    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X44Y326        net (fo=1, unset)            0.215     5.622    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X44Y326        LUT6 (Prop_lut6_I2_O)        0.043     5.665    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X44Y326        net (fo=1, unplaced)         0.315     5.980    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X44Y326        LUT5 (Prop_lut5_I0_O)        0.043     6.023    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X45Y326        net (fo=1, unset)            0.270     6.293    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X45Y326        LUT5 (Prop_lut5_I0_O)        0.043     6.336    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X45Y327        net (fo=1, unplaced)         0.270     6.606    x10_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X45Y327        LUT6 (Prop_lut6_I0_O)        0.043     6.649    x10_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X45Y327        net (fo=11, unset)           0.203     6.852    x10_mul/u4/u6_n_26
    SLICE_X45Y327        LUT2 (Prop_lut2_I0_O)        0.043     6.895    x10_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X46Y328        net (fo=2, unplaced)         0.280     7.175    x10_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X46Y328        LUT6 (Prop_lut6_I4_O)        0.043     7.218    x10_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X46Y330        net (fo=1, unplaced)         0.284     7.502    x10_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X46Y330        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.704    x10_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X46Y331        net (fo=1, unset)            0.000     7.704    x10_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X46Y331        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.818    x10_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X47Y331        net (fo=1, unplaced)         0.371     8.189    x10_mul/u4/exp_next_mi[8]
    SLICE_X47Y331        LUT5 (Prop_lut5_I0_O)        0.043     8.232    x10_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y332        net (fo=16, unset)           0.320     8.552    x10_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y332        LUT6 (Prop_lut6_I1_O)        0.043     8.595    x10_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X47Y331        net (fo=17, unset)           0.604     9.199    x10_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X47Y331        LUT6 (Prop_lut6_I0_O)        0.043     9.242    x10_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y331        net (fo=1, unplaced)         0.284     9.526    x10_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y331        LUT5 (Prop_lut5_I1_O)        0.043     9.569    x10_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X44Y330        net (fo=45, unplaced)        0.268     9.837    x10_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X44Y330        LUT4 (Prop_lut4_I2_O)        0.043     9.880    x10_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X44Y330        net (fo=1, unset)            0.012     9.892    x10_mul/u4/p_0_in51_in[1]
    SLICE_X44Y330        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    10.141    x10_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X44Y331        net (fo=1, unset)            0.000    10.141    x10_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X44Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.195    x10_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X44Y332        net (fo=1, unset)            0.000    10.195    x10_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X44Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.249    x10_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X44Y333        net (fo=1, unset)            0.000    10.249    x10_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X44Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.303    x10_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X44Y334        net (fo=1, unset)            0.000    10.303    x10_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X44Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.357    x10_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X44Y335        net (fo=1, unset)            0.000    10.357    x10_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X44Y335        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.514    x10_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X45Y335        net (fo=10, unplaced)        0.418    10.932    x10_mul/u4/fract_out_pl1[23]
    SLICE_X45Y335        LUT6 (Prop_lut6_I0_O)        0.043    10.975    x10_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X46Y335        net (fo=1, unset)            0.435    11.410    x10_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X46Y335        LUT6 (Prop_lut6_I2_O)        0.043    11.453    x10_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X46Y336        net (fo=23, unplaced)        0.332    11.785    x10_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X46Y336        LUT6 (Prop_lut6_I4_O)        0.043    11.828    x10_mul/u4/out[22]_INST_0/O
    SLICE_X46Y336        net (fo=1, unplaced)         0.182    12.010    x10_mul/u4_n_30
    SLICE_X46Y336        LUT5 (Prop_lut5_I0_O)        0.043    12.053    x10_mul/out_o1[22]_i_1/O
    SLICE_X46Y336        net (fo=1, unset)            0.052    12.105    x10_mul/out_o1_reg0[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X46Y336        net (fo=4755, unplaced)      1.413     9.583    x10_mul/clk
                         clock pessimism              0.197     9.780    
                         clock uncertainty           -0.035     9.744    
    SLICE_X46Y336        FDRE (Setup_fdre_C_D)        0.047     9.791    x10_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 1.869ns (22.885%)  route 6.298ns (77.115%))
  Logic Levels:           25  (CARRY4=7 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 9.458 - 6.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, unplaced)      1.444     3.811    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     3.986    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, unplaced)        0.584     4.570    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.613    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, unplaced)         0.182     4.795    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.838    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.362     5.200    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.243    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.215     5.458    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.501    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, unset)            0.215     5.716    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.759    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, unplaced)         0.190     5.949    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     5.992    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, unset)            0.215     6.207    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.250    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y288        net (fo=11, unset)           0.366     6.616    x1_mul/u4/u6_n_26
    SLICE_X41Y288        LUT5 (Prop_lut5_I1_O)        0.043     6.659    x1_mul/u4/out[28]_INST_0_i_18/O
    SLICE_X40Y288        net (fo=2, unplaced)         0.363     7.022    x1_mul/u4/out[28]_INST_0_i_18_n_22
    SLICE_X40Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.065    x1_mul/u4/out[28]_INST_0_i_22/O
    SLICE_X40Y288        net (fo=1, unset)            0.011     7.076    x1_mul/u4/out[28]_INST_0_i_22_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.314    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, unset)            0.000     7.314    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.428    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, unplaced)         0.349     7.777    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     7.820    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, unset)           0.242     8.062    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.105    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, unplaced)        0.601     8.706    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     8.749    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, unplaced)         0.182     8.931    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     8.974    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=45, unplaced)        0.597     9.571    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y287        LUT4 (Prop_lut4_I2_O)        0.043     9.614    x1_mul/u4/out[7]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=1, unset)            0.012     9.626    x1_mul/u4/p_0_in51_in[5]
    SLICE_X29Y287        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.875    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, unset)            0.000     9.875    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.929    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, unset)            0.000     9.929    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.983    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, unset)            0.000     9.983    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, unset)            0.000    10.037    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.194    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, unplaced)        0.614    10.808    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    10.851    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, unset)            0.423    11.274    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.317    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X30Y288        net (fo=23, unset)           0.341    11.658    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X30Y288        LUT6 (Prop_lut6_I4_O)        0.043    11.701    x1_mul/u4/out[22]_INST_0/O
    SLICE_X30Y288        net (fo=1, unplaced)         0.182    11.883    x1_mul/u4_n_30
    SLICE_X30Y288        LUT5 (Prop_lut5_I0_O)        0.043    11.926    x1_mul/out_o1[22]_i_1/O
    SLICE_X30Y288        net (fo=1, unset)            0.052    11.978    x1_mul/out_o1_reg0[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X30Y288        net (fo=4755, unplaced)      1.288     9.458    x1_mul/clk
                         clock pessimism              0.197     9.655    
                         clock uncertainty           -0.035     9.619    
    SLICE_X30Y288        FDRE (Setup_fdre_C_D)        0.047     9.666    x1_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.300ns  (required time - arrival time)
  Source:                 a7_add/fract_out_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a7_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 1.847ns (22.524%)  route 6.353ns (77.476%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 9.514 - 6.000 ) 
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X67Y326        net (fo=4755, unplaced)      1.456     3.823    a7_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y326        FDRE (Prop_fdre_C_Q)         0.175     3.998    a7_add/fract_out_q_reg[6]/Q
    SLICE_X69Y329        net (fo=8, unset)            0.654     4.652    a7_add/u4/u6/fract_in[26]
    SLICE_X69Y329        LUT6 (Prop_lut6_I0_O)        0.043     4.695    a7_add/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X69Y329        net (fo=1, unplaced)         0.190     4.885    a7_add/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X69Y329        LUT6 (Prop_lut6_I3_O)        0.043     4.928    a7_add/u4/u6/fi_ldz[1]_INST_0_i_4/O
    SLICE_X69Y329        net (fo=1, unset)            0.215     5.143    a7_add/u4/u6/fi_ldz[1]_INST_0_i_4_n_22
    SLICE_X69Y329        LUT6 (Prop_lut6_I3_O)        0.043     5.186    a7_add/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X67Y329        net (fo=1, unset)            0.190     5.376    a7_add/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X67Y329        LUT5 (Prop_lut5_I2_O)        0.043     5.419    a7_add/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X67Y328        net (fo=1, unplaced)         0.263     5.682    a7_add/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X67Y328        LUT6 (Prop_lut6_I4_O)        0.043     5.725    a7_add/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X66Y328        net (fo=11, unplaced)        0.228     5.953    a7_add/u4/u6_n_26
    SLICE_X66Y328        LUT2 (Prop_lut2_I1_O)        0.043     5.996    a7_add/u4/out[29]_INST_0_i_32/O
    SLICE_X66Y329        net (fo=2, unplaced)         0.321     6.317    a7_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X66Y329        LUT6 (Prop_lut6_I3_O)        0.043     6.360    a7_add/u4/out[29]_INST_0_i_14/O
    SLICE_X65Y329        net (fo=1, unplaced)         0.300     6.660    a7_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X65Y329        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.862    a7_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X65Y330        net (fo=1, unset)            0.000     6.862    a7_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X65Y330        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     6.976    a7_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X64Y330        net (fo=1, unplaced)         0.324     7.300    a7_add/u4/exp_next_mi[8]
    SLICE_X64Y330        LUT5 (Prop_lut5_I0_O)        0.043     7.343    a7_add/u4/out[29]_INST_0_i_7/O
    SLICE_X65Y331        net (fo=16, unset)           0.269     7.612    a7_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X65Y331        LUT6 (Prop_lut6_I5_O)        0.043     7.655    a7_add/u4/out[29]_INST_0_i_28/O
    SLICE_X63Y331        net (fo=1, unplaced)         0.407     8.062    a7_add/u4/out[29]_INST_0_i_28_n_22
    SLICE_X63Y331        LUT6 (Prop_lut6_I1_O)        0.043     8.105    a7_add/u4/out[29]_INST_0_i_12/O
    SLICE_X62Y329        net (fo=47, unplaced)        0.626     8.731    a7_add/u4/out[29]_INST_0_i_12_n_22
    SLICE_X62Y329        LUT2 (Prop_lut2_I0_O)        0.051     8.782    a7_add/u4/out[3]_INST_0_i_4/O
    SLICE_X62Y329        net (fo=1, unset)            0.011     8.793    a7_add/u4/out[3]_INST_0_i_4_n_22
    SLICE_X62Y329        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.076    a7_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X62Y330        net (fo=1, unset)            0.000     9.076    a7_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X62Y330        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.130    a7_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X62Y331        net (fo=1, unset)            0.000     9.130    a7_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X62Y331        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.184    a7_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X62Y332        net (fo=1, unset)            0.000     9.184    a7_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X62Y332        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.238    a7_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X62Y333        net (fo=1, unset)            0.000     9.238    a7_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X62Y333        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.292    a7_add/u4/out[29]_INST_0_i_8/CO[3]
    SLICE_X62Y334        net (fo=1, unset)            0.000     9.292    a7_add/u4/out[29]_INST_0_i_8_n_22
    SLICE_X62Y334        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     9.449    a7_add/u4/out[29]_INST_0_i_2/O[3]
    SLICE_X63Y333        net (fo=10, unplaced)        0.447     9.896    a7_add/u4/fract_out_pl1[23]
    SLICE_X63Y333        LUT5 (Prop_lut5_I1_O)        0.047     9.943    a7_add/u4/out[30]_INST_0_i_1/O
    SLICE_X63Y333        net (fo=25, unset)           0.593    10.536    a7_add/u4/out[30]
    SLICE_X63Y333        LUT6 (Prop_lut6_I3_O)        0.043    10.579    a7_add/u4/out[12]_INST_0/O
    SLICE_X59Y334        net (fo=2, unset)            0.659    11.238    a7_add/u4_n_40
    SLICE_X59Y334        LUT6 (Prop_lut6_I1_O)        0.043    11.281    a7_add/out_o1[31]_i_7/O
    SLICE_X58Y333        net (fo=1, unset)            0.422    11.703    a7_add/out_o1[31]_i_7_n_22
    SLICE_X58Y333        LUT6 (Prop_lut6_I2_O)        0.043    11.746    a7_add/out_o1[31]_i_2/O
    SLICE_X58Y333        net (fo=1, unplaced)         0.182    11.928    a7_add/out_o1[31]_i_2_n_22
    SLICE_X58Y333        LUT6 (Prop_lut6_I1_O)        0.043    11.971    a7_add/out_o1[31]_i_1/O
    SLICE_X58Y333        net (fo=1, unset)            0.052    12.023    a7_add/out_o1[31]_i_1_n_22
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X58Y333        net (fo=4755, unplaced)      1.344     9.514    a7_add/clk
                         clock pessimism              0.197     9.711    
                         clock uncertainty           -0.035     9.675    
    SLICE_X58Y333        FDRE (Setup_fdre_C_D)        0.047     9.722    a7_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                 -2.300    

Slack (VIOLATED) :        -2.281ns  (required time - arrival time)
  Source:                 x7_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x7_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 1.982ns (24.388%)  route 6.145ns (75.612%))
  Logic Levels:           23  (CARRY4=8 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 9.475 - 6.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X5Y121         net (fo=4755, unset)         1.471     3.837    x7_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y121         DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.348     4.185    x7_mul/u5/prod_reg__0/P[6]
    SLICE_X76Y303        net (fo=11, unplaced)        0.740     4.925    x7_mul/u4/u6/fract_in[23]
    SLICE_X76Y303        LUT4 (Prop_lut4_I0_O)        0.043     4.968    x7_mul/u4/u6/fi_ldz[3]_INST_0_i_2/O
    SLICE_X77Y303        net (fo=4, unset)            0.262     5.230    x7_mul/u4/u6/fi_ldz[3]_INST_0_i_2_n_22
    SLICE_X77Y303        LUT6 (Prop_lut6_I0_O)        0.043     5.273    x7_mul/u4/u6/fi_ldz[2]_INST_0_i_6/O
    SLICE_X75Y305        net (fo=1, unplaced)         0.412     5.685    x7_mul/u4/u6/fi_ldz[2]_INST_0_i_6_n_22
    SLICE_X75Y305        LUT6 (Prop_lut6_I4_O)        0.043     5.728    x7_mul/u4/u6/fi_ldz[2]_INST_0_i_5/O
    SLICE_X75Y306        net (fo=1, unset)            0.312     6.040    x7_mul/u4/u6/fi_ldz[2]_INST_0_i_5_n_22
    SLICE_X75Y306        LUT5 (Prop_lut5_I4_O)        0.043     6.083    x7_mul/u4/u6/fi_ldz[2]_INST_0_i_1/O
    SLICE_X75Y307        net (fo=1, unset)            0.270     6.353    x7_mul/u4/u6/fi_ldz[2]_INST_0_i_1_n_22
    SLICE_X75Y307        LUT6 (Prop_lut6_I0_O)        0.043     6.396    x7_mul/u4/u6/fi_ldz[2]_INST_0/O
    SLICE_X77Y308        net (fo=10, unplaced)        0.510     6.906    x7_mul/u4/u6_n_25
    SLICE_X77Y308        LUT6 (Prop_lut6_I4_O)        0.043     6.949    x7_mul/u4/out[28]_INST_0_i_17/O
    SLICE_X76Y308        net (fo=2, unplaced)         0.311     7.260    x7_mul/u4/out[28]_INST_0_i_17_n_22
    SLICE_X76Y308        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     7.513    x7_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X76Y309        net (fo=1, unset)            0.000     7.513    x7_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X76Y309        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.627    x7_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X77Y309        net (fo=1, unplaced)         0.271     7.898    x7_mul/u4/exp_next_mi[8]
    SLICE_X77Y309        LUT5 (Prop_lut5_I0_O)        0.043     7.941    x7_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X77Y311        net (fo=16, unplaced)        0.322     8.263    x7_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X77Y311        LUT6 (Prop_lut6_I1_O)        0.043     8.306    x7_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X75Y311        net (fo=17, unplaced)        0.584     8.890    x7_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X75Y311        LUT6 (Prop_lut6_I0_O)        0.043     8.933    x7_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X75Y311        net (fo=1, unplaced)         0.328     9.261    x7_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X75Y311        LUT5 (Prop_lut5_I1_O)        0.043     9.304    x7_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X74Y308        net (fo=45, unplaced)        0.361     9.665    x7_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X74Y308        LUT4 (Prop_lut4_I2_O)        0.043     9.708    x7_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X74Y308        net (fo=1, unset)            0.012     9.720    x7_mul/u4/p_0_in51_in[1]
    SLICE_X74Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.969    x7_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X74Y309        net (fo=1, unset)            0.000     9.969    x7_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X74Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.023    x7_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X74Y310        net (fo=1, unset)            0.000    10.023    x7_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X74Y310        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.077    x7_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X74Y311        net (fo=1, unset)            0.000    10.077    x7_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X74Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.131    x7_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X74Y312        net (fo=1, unset)            0.000    10.131    x7_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X74Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.185    x7_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X74Y313        net (fo=1, unset)            0.000    10.185    x7_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X74Y313        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.342    x7_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X72Y314        net (fo=10, unplaced)        0.418    10.760    x7_mul/u4/fract_out_pl1[23]
    SLICE_X72Y314        LUT6 (Prop_lut6_I0_O)        0.043    10.803    x7_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X73Y314        net (fo=1, unset)            0.407    11.210    x7_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X73Y314        LUT6 (Prop_lut6_I2_O)        0.043    11.253    x7_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X75Y312        net (fo=23, unplaced)        0.383    11.636    x7_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X75Y312        LUT5 (Prop_lut5_I2_O)        0.043    11.679    x7_mul/u4/out[0]_INST_0/O
    SLICE_X75Y312        net (fo=1, unset)            0.190    11.869    x7_mul/u4_n_52
    SLICE_X75Y312        LUT5 (Prop_lut5_I0_O)        0.043    11.912    x7_mul/out_o1[0]_i_1/O
    SLICE_X75Y312        net (fo=1, unset)            0.052    11.964    x7_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X75Y312        net (fo=4755, unplaced)      1.305     9.475    x7_mul/clk
                         clock pessimism              0.197     9.672    
                         clock uncertainty           -0.035     9.636    
    SLICE_X75Y312        FDRE (Setup_fdre_C_D)        0.047     9.683    x7_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                 -2.281    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 a0_add/fract_out_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a0_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.092ns  (logic 1.847ns (22.825%)  route 6.245ns (77.175%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 9.452 - 6.000 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X35Y259        net (fo=4755, unplaced)      1.471     3.838    a0_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y259        FDRE (Prop_fdre_C_Q)         0.175     4.013    a0_add/fract_out_q_reg[6]/Q
    SLICE_X35Y258        net (fo=8, unplaced)         0.392     4.405    a0_add/u4/u6/fract_in[26]
    SLICE_X35Y258        LUT3 (Prop_lut3_I0_O)        0.043     4.448    a0_add/u4/u6/fi_ldz[0]_INST_0_i_5/O
    SLICE_X32Y261        net (fo=1, unset)            0.522     4.970    a0_add/u4/u6/fi_ldz[0]_INST_0_i_5_n_22
    SLICE_X32Y261        LUT6 (Prop_lut6_I2_O)        0.043     5.013    a0_add/u4/u6/fi_ldz[0]_INST_0_i_3/O
    SLICE_X32Y261        net (fo=1, unset)            0.215     5.228    a0_add/u4/u6/fi_ldz[0]_INST_0_i_3_n_22
    SLICE_X32Y261        LUT6 (Prop_lut6_I0_O)        0.043     5.271    a0_add/u4/u6/fi_ldz[0]_INST_0_i_2/O
    SLICE_X32Y262        net (fo=1, unset)            0.215     5.486    a0_add/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
    SLICE_X32Y262        LUT6 (Prop_lut6_I5_O)        0.043     5.529    a0_add/u4/u6/fi_ldz[0]_INST_0_i_1/O
    SLICE_X32Y262        net (fo=1, unplaced)         0.270     5.799    a0_add/u4/u6/fi_ldz[0]_INST_0_i_1_n_22
    SLICE_X32Y262        LUT5 (Prop_lut5_I4_O)        0.043     5.842    a0_add/u4/u6/fi_ldz[0]_INST_0/O
    SLICE_X34Y263        net (fo=12, unplaced)        0.305     6.147    a0_add/u4/u6_n_27
    SLICE_X34Y263        LUT2 (Prop_lut2_I0_O)        0.043     6.190    a0_add/u4/out[29]_INST_0_i_32/O
    SLICE_X34Y263        net (fo=2, unplaced)         0.226     6.416    a0_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X34Y263        LUT6 (Prop_lut6_I3_O)        0.043     6.459    a0_add/u4/out[29]_INST_0_i_14/O
    SLICE_X33Y263        net (fo=1, unplaced)         0.284     6.743    a0_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X33Y263        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.945    a0_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X33Y264        net (fo=1, unset)            0.000     6.945    a0_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X33Y264        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.059    a0_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X34Y264        net (fo=1, unplaced)         0.324     7.383    a0_add/u4/exp_next_mi[8]
    SLICE_X34Y264        LUT5 (Prop_lut5_I0_O)        0.043     7.426    a0_add/u4/out[29]_INST_0_i_7/O
    SLICE_X33Y265        net (fo=16, unset)           0.324     7.750    a0_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X33Y265        LUT6 (Prop_lut6_I2_O)        0.043     7.793    a0_add/u4/out[29]_INST_0_i_27/O
    SLICE_X31Y264        net (fo=2, unset)            0.433     8.226    a0_add/u4/out[29]_INST_0_i_27_n_22
    SLICE_X31Y264        LUT6 (Prop_lut6_I0_O)        0.043     8.269    a0_add/u4/out[29]_INST_0_i_12/O
    SLICE_X32Y263        net (fo=47, unplaced)        0.526     8.795    a0_add/u4/out[29]_INST_0_i_12_n_22
    SLICE_X32Y263        LUT2 (Prop_lut2_I0_O)        0.051     8.846    a0_add/u4/out[3]_INST_0_i_4/O
    SLICE_X32Y263        net (fo=1, unset)            0.011     8.857    a0_add/u4/out[3]_INST_0_i_4_n_22
    SLICE_X32Y263        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.140    a0_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X32Y264        net (fo=1, unset)            0.000     9.140    a0_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X32Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.194    a0_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X32Y265        net (fo=1, unset)            0.000     9.194    a0_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X32Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.248    a0_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X32Y266        net (fo=1, unset)            0.000     9.248    a0_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X32Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.302    a0_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X32Y267        net (fo=1, unset)            0.000     9.302    a0_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X32Y267        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.356    a0_add/u4/out[29]_INST_0_i_8/CO[3]
    SLICE_X32Y268        net (fo=1, unset)            0.000     9.356    a0_add/u4/out[29]_INST_0_i_8_n_22
    SLICE_X32Y268        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     9.513    a0_add/u4/out[29]_INST_0_i_2/O[3]
    SLICE_X34Y268        net (fo=10, unplaced)        0.488    10.001    a0_add/u4/fract_out_pl1[23]
    SLICE_X34Y268        LUT5 (Prop_lut5_I1_O)        0.047    10.048    a0_add/u4/out[30]_INST_0_i_1/O
    SLICE_X37Y268        net (fo=25, unset)           0.593    10.641    a0_add/u4/out[30]
    SLICE_X37Y268        LUT6 (Prop_lut6_I3_O)        0.043    10.684    a0_add/u4/out[13]_INST_0/O
    SLICE_X37Y267        net (fo=2, unset)            0.452    11.136    a0_add/u4_n_39
    SLICE_X37Y267        LUT6 (Prop_lut6_I0_O)        0.043    11.179    a0_add/out_o1[31]_i_7/O
    SLICE_X39Y267        net (fo=1, unplaced)         0.404    11.583    a0_add/out_o1[31]_i_7_n_22
    SLICE_X39Y267        LUT6 (Prop_lut6_I2_O)        0.043    11.626    a0_add/out_o1[31]_i_2/O
    SLICE_X39Y266        net (fo=1, unset)            0.209    11.835    a0_add/out_o1[31]_i_2_n_22
    SLICE_X39Y266        LUT6 (Prop_lut6_I1_O)        0.043    11.878    a0_add/out_o1[31]_i_1/O
    SLICE_X39Y266        net (fo=1, unset)            0.052    11.930    a0_add/out_o1[31]_i_1_n_22
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X39Y266        net (fo=4755, unplaced)      1.282     9.452    a0_add/clk
                         clock pessimism              0.197     9.649    
                         clock uncertainty           -0.035     9.613    
    SLICE_X39Y266        FDRE (Setup_fdre_C_D)        0.047     9.660    a0_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 a1_add/fract_out_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a1_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 1.824ns (22.375%)  route 6.328ns (77.625%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 9.473 - 6.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X30Y276        net (fo=4755, unplaced)      1.432     3.799    a1_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y276        FDRE (Prop_fdre_C_Q)         0.152     3.951    a1_add/fract_out_q_reg[7]/Q
    SLICE_X31Y276        net (fo=9, unplaced)         0.549     4.500    a1_add/u4/u6/fract_in[27]
    SLICE_X31Y276        LUT3 (Prop_lut3_I1_O)        0.043     4.543    a1_add/u4/u6/fi_ldz[0]_INST_0_i_5/O
    SLICE_X31Y277        net (fo=1, unset)            0.435     4.978    a1_add/u4/u6/fi_ldz[0]_INST_0_i_5_n_22
    SLICE_X31Y277        LUT6 (Prop_lut6_I2_O)        0.043     5.021    a1_add/u4/u6/fi_ldz[0]_INST_0_i_3/O
    SLICE_X34Y279        net (fo=1, unplaced)         0.312     5.333    a1_add/u4/u6/fi_ldz[0]_INST_0_i_3_n_22
    SLICE_X34Y279        LUT6 (Prop_lut6_I0_O)        0.043     5.376    a1_add/u4/u6/fi_ldz[0]_INST_0_i_2/O
    SLICE_X34Y280        net (fo=1, unplaced)         0.270     5.646    a1_add/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
    SLICE_X34Y280        LUT6 (Prop_lut6_I5_O)        0.043     5.689    a1_add/u4/u6/fi_ldz[0]_INST_0_i_1/O
    SLICE_X35Y280        net (fo=1, unset)            0.215     5.904    a1_add/u4/u6/fi_ldz[0]_INST_0_i_1_n_22
    SLICE_X35Y280        LUT5 (Prop_lut5_I4_O)        0.043     5.947    a1_add/u4/u6/fi_ldz[0]_INST_0/O
    SLICE_X35Y280        net (fo=12, unplaced)        0.205     6.152    a1_add/u4/u6_n_27
    SLICE_X35Y280        LUT2 (Prop_lut2_I0_O)        0.043     6.195    a1_add/u4/out[29]_INST_0_i_32/O
    SLICE_X37Y280        net (fo=2, unplaced)         0.280     6.475    a1_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X37Y280        LUT6 (Prop_lut6_I3_O)        0.043     6.518    a1_add/u4/out[29]_INST_0_i_14/O
    SLICE_X36Y280        net (fo=1, unplaced)         0.190     6.708    a1_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X36Y280        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.910    a1_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X36Y281        net (fo=1, unset)            0.000     6.910    a1_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X36Y281        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.024    a1_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X37Y281        net (fo=1, unplaced)         0.418     7.442    a1_add/u4/exp_next_mi[8]
    SLICE_X37Y281        LUT5 (Prop_lut5_I0_O)        0.043     7.485    a1_add/u4/out[29]_INST_0_i_7/O
    SLICE_X38Y281        net (fo=16, unplaced)        0.242     7.727    a1_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X38Y281        LUT6 (Prop_lut6_I2_O)        0.043     7.770    a1_add/u4/out[29]_INST_0_i_27/O
    SLICE_X39Y281        net (fo=2, unplaced)         0.467     8.237    a1_add/u4/out[29]_INST_0_i_27_n_22
    SLICE_X39Y281        LUT6 (Prop_lut6_I0_O)        0.043     8.280    a1_add/u4/out[29]_INST_0_i_12/O
    SLICE_X40Y280        net (fo=47, unplaced)        0.532     8.812    a1_add/u4/out[29]_INST_0_i_12_n_22
    SLICE_X40Y280        LUT2 (Prop_lut2_I0_O)        0.051     8.863    a1_add/u4/out[3]_INST_0_i_4/O
    SLICE_X40Y280        net (fo=1, unset)            0.011     8.874    a1_add/u4/out[3]_INST_0_i_4_n_22
    SLICE_X40Y280        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.157    a1_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X40Y281        net (fo=1, unset)            0.000     9.157    a1_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X40Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.211    a1_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X40Y282        net (fo=1, unset)            0.000     9.211    a1_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X40Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.265    a1_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X40Y283        net (fo=1, unset)            0.000     9.265    a1_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X40Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.319    a1_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X40Y284        net (fo=1, unset)            0.000     9.319    a1_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X40Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.373    a1_add/u4/out[29]_INST_0_i_8/CO[3]
    SLICE_X40Y285        net (fo=1, unset)            0.000     9.373    a1_add/u4/out[29]_INST_0_i_8_n_22
    SLICE_X40Y285        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     9.530    a1_add/u4/out[29]_INST_0_i_2/O[3]
    SLICE_X41Y285        net (fo=10, unplaced)        0.437     9.967    a1_add/u4/fract_out_pl1[23]
    SLICE_X41Y285        LUT5 (Prop_lut5_I1_O)        0.047    10.014    a1_add/u4/out[30]_INST_0_i_1/O
    SLICE_X41Y285        net (fo=25, unplaced)        0.584    10.598    a1_add/u4/out[30]
    SLICE_X41Y285        LUT6 (Prop_lut6_I3_O)        0.043    10.641    a1_add/u4/out[18]_INST_0/O
    SLICE_X41Y284        net (fo=2, unplaced)         0.558    11.199    a1_add/u4_n_34
    SLICE_X41Y284        LUT6 (Prop_lut6_I1_O)        0.043    11.242    a1_add/out_o1[31]_i_6/O
    SLICE_X42Y283        net (fo=1, unset)            0.356    11.598    a1_add/out_o1[31]_i_6_n_22
    SLICE_X42Y283        LUT6 (Prop_lut6_I1_O)        0.043    11.641    a1_add/out_o1[31]_i_2/O
    SLICE_X42Y283        net (fo=1, unset)            0.215    11.856    a1_add/out_o1[31]_i_2_n_22
    SLICE_X42Y283        LUT6 (Prop_lut6_I1_O)        0.043    11.899    a1_add/out_o1[31]_i_1/O
    SLICE_X42Y283        net (fo=1, unset)            0.052    11.951    a1_add/out_o1[31]_i_1_n_22
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X42Y283        net (fo=4755, unplaced)      1.303     9.473    a1_add/clk
                         clock pessimism              0.197     9.670    
                         clock uncertainty           -0.035     9.634    
    SLICE_X42Y283        FDRE (Setup_fdre_C_D)        0.047     9.681    a1_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x2_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 2.017ns (24.914%)  route 6.079ns (75.086%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 9.582 - 6.000 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    DSP48_X2Y129         net (fo=4755, unset)         1.585     3.951    x2_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y129         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.348     4.299    x2_mul/u5/prod_reg__0/P[5]
    SLICE_X45Y322        net (fo=12, unplaced)        0.778     5.077    x2_mul/u4/u6/fract_in[22]
    SLICE_X45Y322        LUT6 (Prop_lut6_I0_O)        0.043     5.120    x2_mul/u4/u6/fi_ldz[1]_INST_0_i_7/O
    SLICE_X45Y322        net (fo=1, unplaced)         0.157     5.277    x2_mul/u4/u6/fi_ldz[1]_INST_0_i_7_n_22
    SLICE_X45Y322        LUT6 (Prop_lut6_I0_O)        0.043     5.320    x2_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X46Y322        net (fo=1, unset)            0.190     5.510    x2_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X46Y322        LUT6 (Prop_lut6_I2_O)        0.043     5.553    x2_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X47Y321        net (fo=1, unset)            0.190     5.743    x2_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X47Y321        LUT5 (Prop_lut5_I0_O)        0.043     5.786    x2_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X47Y321        net (fo=1, unset)            0.269     6.055    x2_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X47Y321        LUT5 (Prop_lut5_I0_O)        0.043     6.098    x2_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X47Y321        net (fo=1, unset)            0.182     6.280    x2_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X47Y321        LUT6 (Prop_lut6_I0_O)        0.043     6.323    x2_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X47Y320        net (fo=11, unset)           0.274     6.597    x2_mul/u4/u6_n_26
    SLICE_X47Y320        LUT2 (Prop_lut2_I0_O)        0.043     6.640    x2_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X46Y320        net (fo=2, unplaced)         0.295     6.935    x2_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X46Y320        LUT6 (Prop_lut6_I4_O)        0.043     6.978    x2_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y320        net (fo=1, unplaced)         0.300     7.278    x2_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y320        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.480    x2_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y321        net (fo=1, unset)            0.000     7.480    x2_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y321        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.594    x2_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X44Y321        net (fo=1, unplaced)         0.276     7.870    x2_mul/u4/exp_next_mi[8]
    SLICE_X44Y321        LUT5 (Prop_lut5_I0_O)        0.043     7.913    x2_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X44Y318        net (fo=16, unset)           0.335     8.248    x2_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X44Y318        LUT6 (Prop_lut6_I1_O)        0.043     8.291    x2_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X43Y318        net (fo=17, unplaced)        0.602     8.893    x2_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X43Y318        LUT6 (Prop_lut6_I0_O)        0.043     8.936    x2_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X40Y318        net (fo=1, unplaced)         0.215     9.151    x2_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X40Y318        LUT5 (Prop_lut5_I1_O)        0.043     9.194    x2_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X36Y315        net (fo=45, unplaced)        0.485     9.679    x2_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X36Y315        LUT4 (Prop_lut4_I2_O)        0.043     9.722    x2_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X36Y315        net (fo=1, unset)            0.012     9.734    x2_mul/u4/p_0_in51_in[1]
    SLICE_X36Y315        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.983    x2_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X36Y316        net (fo=1, unset)            0.000     9.983    x2_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X36Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x2_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X36Y317        net (fo=1, unset)            0.000    10.037    x2_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X36Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.091    x2_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X36Y318        net (fo=1, unset)            0.000    10.091    x2_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X36Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.145    x2_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X36Y319        net (fo=1, unset)            0.000    10.145    x2_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X36Y319        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.199    x2_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X36Y320        net (fo=1, unset)            0.000    10.199    x2_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X36Y320        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.356    x2_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X39Y319        net (fo=10, unplaced)        0.390    10.746    x2_mul/u4/fract_out_pl1[23]
    SLICE_X39Y319        LUT6 (Prop_lut6_I0_O)        0.043    10.789    x2_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X39Y319        net (fo=1, unset)            0.430    11.219    x2_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X39Y319        LUT6 (Prop_lut6_I2_O)        0.043    11.262    x2_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X39Y318        net (fo=23, unplaced)        0.379    11.641    x2_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X39Y318        LUT5 (Prop_lut5_I2_O)        0.043    11.684    x2_mul/u4/out[0]_INST_0/O
    SLICE_X39Y318        net (fo=1, unset)            0.268    11.952    x2_mul/u4_n_52
    SLICE_X39Y318        LUT5 (Prop_lut5_I0_O)        0.043    11.995    x2_mul/out_o1[0]_i_1/O
    SLICE_X39Y318        net (fo=1, unset)            0.052    12.047    x2_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X39Y318        net (fo=4755, unplaced)      1.412     9.582    x2_mul/clk
                         clock pessimism              0.197     9.779    
                         clock uncertainty           -0.035     9.743    
    SLICE_X39Y318        FDRE (Setup_fdre_C_D)        0.047     9.790    x2_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 a2_add/fract_out_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            a2_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 1.824ns (22.569%)  route 6.258ns (77.431%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 9.589 - 6.000 ) 
    Source Clock Delay      (SCD):    3.970ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X38Y311        net (fo=4755, unplaced)      1.603     3.970    a2_add/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y311        FDRE (Prop_fdre_C_Q)         0.152     4.122    a2_add/fract_out_q_reg[11]/Q
    SLICE_X37Y311        net (fo=8, unplaced)         0.457     4.579    a2_add/u4/u6/fract_in[31]
    SLICE_X37Y311        LUT2 (Prop_lut2_I0_O)        0.043     4.622    a2_add/u4/u6/fi_ldz[0]_INST_0_i_4/O
    SLICE_X36Y312        net (fo=1, unplaced)         0.454     5.076    a2_add/u4/u6/fi_ldz[0]_INST_0_i_4_n_22
    SLICE_X36Y312        LUT6 (Prop_lut6_I1_O)        0.043     5.119    a2_add/u4/u6/fi_ldz[0]_INST_0_i_3/O
    SLICE_X35Y312        net (fo=1, unplaced)         0.209     5.328    a2_add/u4/u6/fi_ldz[0]_INST_0_i_3_n_22
    SLICE_X35Y312        LUT6 (Prop_lut6_I0_O)        0.043     5.371    a2_add/u4/u6/fi_ldz[0]_INST_0_i_2/O
    SLICE_X35Y312        net (fo=1, unset)            0.182     5.553    a2_add/u4/u6/fi_ldz[0]_INST_0_i_2_n_22
    SLICE_X35Y312        LUT6 (Prop_lut6_I5_O)        0.043     5.596    a2_add/u4/u6/fi_ldz[0]_INST_0_i_1/O
    SLICE_X36Y309        net (fo=1, unplaced)         0.209     5.805    a2_add/u4/u6/fi_ldz[0]_INST_0_i_1_n_22
    SLICE_X36Y309        LUT5 (Prop_lut5_I4_O)        0.043     5.848    a2_add/u4/u6/fi_ldz[0]_INST_0/O
    SLICE_X36Y309        net (fo=12, unset)           0.372     6.220    a2_add/u4/u6_n_27
    SLICE_X36Y309        LUT2 (Prop_lut2_I0_O)        0.043     6.263    a2_add/u4/out[29]_INST_0_i_32/O
    SLICE_X38Y308        net (fo=2, unset)            0.224     6.487    a2_add/u4/out[29]_INST_0_i_32_n_22
    SLICE_X38Y308        LUT6 (Prop_lut6_I3_O)        0.043     6.530    a2_add/u4/out[29]_INST_0_i_14/O
    SLICE_X39Y308        net (fo=1, unplaced)         0.192     6.722    a2_add/u4/out[29]_INST_0_i_14_n_22
    SLICE_X39Y308        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.924    a2_add/u4/out[29]_INST_0_i_6/CO[3]
    SLICE_X39Y309        net (fo=1, unset)            0.000     6.924    a2_add/u4/out[29]_INST_0_i_6_n_22
    SLICE_X39Y309        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.038    a2_add/u4/out[29]_INST_0_i_21/O[0]
    SLICE_X40Y308        net (fo=1, unplaced)         0.401     7.439    a2_add/u4/exp_next_mi[8]
    SLICE_X40Y308        LUT5 (Prop_lut5_I0_O)        0.043     7.482    a2_add/u4/out[29]_INST_0_i_7/O
    SLICE_X41Y306        net (fo=16, unset)           0.323     7.805    a2_add/u4/out[29]_INST_0_i_7_n_22
    SLICE_X41Y306        LUT6 (Prop_lut6_I2_O)        0.043     7.848    a2_add/u4/out[29]_INST_0_i_27/O
    SLICE_X39Y306        net (fo=2, unset)            0.352     8.200    a2_add/u4/out[29]_INST_0_i_27_n_22
    SLICE_X39Y306        LUT6 (Prop_lut6_I0_O)        0.043     8.243    a2_add/u4/out[29]_INST_0_i_12/O
    SLICE_X35Y304        net (fo=47, unplaced)        0.639     8.882    a2_add/u4/out[29]_INST_0_i_12_n_22
    SLICE_X35Y304        LUT2 (Prop_lut2_I0_O)        0.051     8.933    a2_add/u4/out[3]_INST_0_i_4/O
    SLICE_X35Y304        net (fo=1, unset)            0.011     8.944    a2_add/u4/out[3]_INST_0_i_4_n_22
    SLICE_X35Y304        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.227    a2_add/u4/out[3]_INST_0_i_3/CO[3]
    SLICE_X35Y305        net (fo=1, unset)            0.000     9.227    a2_add/u4/out[3]_INST_0_i_3_n_22
    SLICE_X35Y305        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.281    a2_add/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X35Y306        net (fo=1, unset)            0.000     9.281    a2_add/u4/out[7]_INST_0_i_3_n_22
    SLICE_X35Y306        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.335    a2_add/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X35Y307        net (fo=1, unset)            0.000     9.335    a2_add/u4/out[11]_INST_0_i_3_n_22
    SLICE_X35Y307        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.389    a2_add/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X35Y308        net (fo=1, unset)            0.000     9.389    a2_add/u4/out[15]_INST_0_i_3_n_22
    SLICE_X35Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.443    a2_add/u4/out[29]_INST_0_i_8/CO[3]
    SLICE_X35Y309        net (fo=1, unset)            0.000     9.443    a2_add/u4/out[29]_INST_0_i_8_n_22
    SLICE_X35Y309        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     9.600    a2_add/u4/out[29]_INST_0_i_2/O[3]
    SLICE_X36Y308        net (fo=10, unplaced)        0.481    10.081    a2_add/u4/fract_out_pl1[23]
    SLICE_X36Y308        LUT5 (Prop_lut5_I1_O)        0.047    10.128    a2_add/u4/out[30]_INST_0_i_1/O
    SLICE_X38Y306        net (fo=25, unplaced)        0.569    10.697    a2_add/u4/out[30]
    SLICE_X38Y306        LUT6 (Prop_lut6_I3_O)        0.043    10.740    a2_add/u4/out[12]_INST_0/O
    SLICE_X37Y307        net (fo=2, unset)            0.542    11.282    a2_add/u4_n_40
    SLICE_X37Y307        LUT6 (Prop_lut6_I1_O)        0.043    11.325    a2_add/out_o1[31]_i_7/O
    SLICE_X43Y307        net (fo=1, unset)            0.407    11.732    a2_add/out_o1[31]_i_7_n_22
    SLICE_X43Y307        LUT6 (Prop_lut6_I2_O)        0.043    11.775    a2_add/out_o1[31]_i_2/O
    SLICE_X42Y307        net (fo=1, unplaced)         0.182    11.957    a2_add/out_o1[31]_i_2_n_22
    SLICE_X42Y307        LUT6 (Prop_lut6_I1_O)        0.043    12.000    a2_add/out_o1[31]_i_1/O
    SLICE_X42Y307        net (fo=1, unset)            0.052    12.052    a2_add/out_o1[31]_i_1_n_22
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X42Y307        net (fo=4755, unplaced)      1.419     9.589    a2_add/clk
                         clock pessimism              0.197     9.786    
                         clock uncertainty           -0.035     9.750    
    SLICE_X42Y307        FDRE (Setup_fdre_C_D)        0.047     9.797    a2_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.797    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.217ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x6_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 1.887ns (23.342%)  route 6.197ns (76.658%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 9.401 - 6.000 ) 
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X48Y276        net (fo=4755, unplaced)      1.376     3.743    x6_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y276        FDRE (Prop_fdre_C_Q)         0.175     3.918    x6_mul/u5/prod_reg[2]/Q
    SLICE_X48Y278        net (fo=10, unplaced)        0.556     4.474    x6_mul/u4/u6/fract_in[2]
    SLICE_X48Y278        LUT6 (Prop_lut6_I1_O)        0.043     4.517    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X43Y279        net (fo=1, unplaced)         0.319     4.836    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I1_O)        0.043     4.879    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X43Y279        net (fo=1, unplaced)         0.284     5.163    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X43Y279        LUT6 (Prop_lut6_I1_O)        0.043     5.206    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X43Y278        net (fo=1, unplaced)         0.283     5.489    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X43Y278        LUT6 (Prop_lut6_I2_O)        0.043     5.532    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X43Y278        net (fo=1, unset)            0.215     5.747    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X43Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.790    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y278        net (fo=1, unset)            0.215     6.005    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y278        LUT5 (Prop_lut5_I0_O)        0.043     6.048    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y278        net (fo=1, unset)            0.270     6.318    x6_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.361    x6_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X44Y279        net (fo=11, unplaced)        0.387     6.748    x6_mul/u4/u6_n_26
    SLICE_X44Y279        LUT2 (Prop_lut2_I0_O)        0.043     6.791    x6_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X44Y278        net (fo=2, unplaced)         0.226     7.017    x6_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X44Y278        LUT6 (Prop_lut6_I4_O)        0.043     7.060    x6_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X45Y278        net (fo=1, unplaced)         0.300     7.360    x6_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X45Y278        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.562    x6_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X45Y279        net (fo=1, unset)            0.000     7.562    x6_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X45Y279        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.676    x6_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y280        net (fo=1, unplaced)         0.359     8.035    x6_mul/u4/exp_next_mi[8]
    SLICE_X45Y280        LUT5 (Prop_lut5_I0_O)        0.043     8.078    x6_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X46Y280        net (fo=16, unplaced)        0.320     8.398    x6_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X46Y280        LUT5 (Prop_lut5_I2_O)        0.043     8.441    x6_mul/u4/out[0]_INST_0_i_12/O
    SLICE_X47Y279        net (fo=2, unset)            0.433     8.874    x6_mul/u4/out[0]_INST_0_i_12_n_22
    SLICE_X47Y279        LUT6 (Prop_lut6_I3_O)        0.043     8.917    x6_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X47Y279        net (fo=1, unplaced)         0.321     9.238    x6_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X47Y279        LUT5 (Prop_lut5_I1_O)        0.043     9.281    x6_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X49Y277        net (fo=45, unplaced)        0.346     9.627    x6_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X49Y277        LUT4 (Prop_lut4_I2_O)        0.043     9.670    x6_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X49Y277        net (fo=1, unset)            0.012     9.682    x6_mul/u4/p_0_in51_in[1]
    SLICE_X49Y277        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.931    x6_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X49Y278        net (fo=1, unset)            0.000     9.931    x6_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X49Y278        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.985    x6_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X49Y279        net (fo=1, unset)            0.000     9.985    x6_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X49Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.039    x6_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X49Y280        net (fo=1, unset)            0.000    10.039    x6_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X49Y280        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.093    x6_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X49Y281        net (fo=1, unset)            0.000    10.093    x6_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X49Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.147    x6_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X49Y282        net (fo=1, unset)            0.000    10.147    x6_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X49Y282        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.304    x6_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X48Y283        net (fo=10, unplaced)        0.411    10.715    x6_mul/u4/fract_out_pl1[23]
    SLICE_X48Y283        LUT4 (Prop_lut4_I2_O)        0.043    10.758    x6_mul/u4/out[30]_INST_0_i_1/O
    SLICE_X48Y283        net (fo=2, unplaced)         0.434    11.192    x6_mul/u4/out[30]_INST_0_i_1_n_22
    SLICE_X48Y283        LUT6 (Prop_lut6_I0_O)        0.043    11.235    x6_mul/u4/out[22]_INST_0_i_3/O
    SLICE_X48Y280        net (fo=23, unplaced)        0.272    11.507    x6_mul/u4/out[22]_INST_0_i_3_n_22
    SLICE_X48Y280        LUT5 (Prop_lut5_I3_O)        0.043    11.550    x6_mul/u4/out[0]_INST_0/O
    SLICE_X48Y280        net (fo=1, unset)            0.182    11.732    x6_mul/u4_n_52
    SLICE_X48Y280        LUT5 (Prop_lut5_I0_O)        0.043    11.775    x6_mul/out_o1[0]_i_1/O
    SLICE_X48Y280        net (fo=1, unset)            0.052    11.827    x6_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X48Y280        net (fo=4755, unplaced)      1.231     9.401    x6_mul/clk
                         clock pessimism              0.197     9.598    
                         clock uncertainty           -0.035     9.562    
    SLICE_X48Y280        FDRE (Setup_fdre_C_D)        0.047     9.609    x6_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                 -2.217    

Slack (VIOLATED) :        -2.203ns  (required time - arrival time)
  Source:                 x4_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x4_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 1.265ns (15.854%)  route 6.714ns (84.146%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 9.396 - 6.000 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X41Y267        net (fo=4755, unplaced)      1.462     3.829    x4_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y267        FDRE (Prop_fdre_C_Q)         0.175     4.004    x4_mul/u5/prod_reg[2]/Q
    SLICE_X41Y267        net (fo=10, unset)           0.590     4.594    x4_mul/u4/u6/fract_in[2]
    SLICE_X41Y267        LUT6 (Prop_lut6_I1_O)        0.043     4.637    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X44Y267        net (fo=1, unplaced)         0.315     4.952    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X44Y267        LUT6 (Prop_lut6_I1_O)        0.043     4.995    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X44Y268        net (fo=1, unset)            0.215     5.210    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X44Y268        LUT6 (Prop_lut6_I1_O)        0.043     5.253    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X45Y268        net (fo=1, unset)            0.270     5.523    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X45Y268        LUT6 (Prop_lut6_I2_O)        0.043     5.566    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X46Y268        net (fo=1, unset)            0.270     5.836    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X46Y268        LUT5 (Prop_lut5_I0_O)        0.043     5.879    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X46Y268        net (fo=1, unset)            0.269     6.148    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X46Y268        LUT5 (Prop_lut5_I0_O)        0.043     6.191    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X46Y268        net (fo=1, unset)            0.182     6.373    x4_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X46Y268        LUT6 (Prop_lut6_I0_O)        0.043     6.416    x4_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X45Y268        net (fo=11, unset)           0.192     6.608    x4_mul/u4/u6_n_26
    SLICE_X45Y268        LUT2 (Prop_lut2_I0_O)        0.043     6.651    x4_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X45Y268        net (fo=2, unset)            0.322     6.973    x4_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X45Y268        LUT6 (Prop_lut6_I4_O)        0.043     7.016    x4_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X44Y270        net (fo=1, unplaced)         0.190     7.206    x4_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X44Y270        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.408    x4_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X44Y271        net (fo=1, unset)            0.000     7.408    x4_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X44Y271        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.522    x4_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X45Y271        net (fo=1, unplaced)         0.185     7.707    x4_mul/u4/exp_next_mi[8]
    SLICE_X45Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.750    x4_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X47Y269        net (fo=16, unplaced)        0.462     8.212    x4_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X47Y269        LUT3 (Prop_lut3_I1_O)        0.043     8.255    x4_mul/u4/out[0]_INST_0_i_9/O
    SLICE_X46Y269        net (fo=2, unset)            0.576     8.831    x4_mul/u4/out[0]_INST_0_i_9_n_22
    SLICE_X46Y269        LUT6 (Prop_lut6_I0_O)        0.043     8.874    x4_mul/u4/out[0]_INST_0_i_4/O
    SLICE_X45Y272        net (fo=4, unset)            0.389     9.263    x4_mul/u4/out[0]_INST_0_i_4_n_22
    SLICE_X45Y272        LUT6 (Prop_lut6_I3_O)        0.043     9.306    x4_mul/u4/out[23]_INST_0_i_3/O
    SLICE_X48Y272        net (fo=1, unplaced)         0.564     9.870    x4_mul/u4/out[23]_INST_0_i_3_n_22
    SLICE_X48Y272        LUT6 (Prop_lut6_I0_O)        0.043     9.913    x4_mul/u4/out[23]_INST_0_i_1/O
    SLICE_X49Y274        net (fo=56, unplaced)        0.689    10.602    x4_mul/u4/out[23]_INST_0_i_1_n_22
    SLICE_X49Y274        LUT4 (Prop_lut4_I0_O)        0.043    10.645    x4_mul/u4/out[30]_INST_0_i_1/O
    SLICE_X49Y274        net (fo=2, unplaced)         0.434    11.079    x4_mul/u4/out[30]_INST_0_i_1_n_22
    SLICE_X49Y274        LUT6 (Prop_lut6_I0_O)        0.043    11.122    x4_mul/u4/out[22]_INST_0_i_3/O
    SLICE_X48Y272        net (fo=23, unset)           0.366    11.488    x4_mul/u4/out[22]_INST_0_i_3_n_22
    SLICE_X48Y272        LUT5 (Prop_lut5_I3_O)        0.043    11.531    x4_mul/u4/out[0]_INST_0/O
    SLICE_X48Y272        net (fo=1, unplaced)         0.182    11.713    x4_mul/u4_n_52
    SLICE_X48Y272        LUT5 (Prop_lut5_I0_O)        0.043    11.756    x4_mul/out_o1[0]_i_1/O
    SLICE_X48Y272        net (fo=1, unset)            0.052    11.808    x4_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X48Y272        net (fo=4755, unplaced)      1.226     9.396    x4_mul/clk
                         clock pessimism              0.197     9.593    
                         clock uncertainty           -0.035     9.557    
    SLICE_X48Y272        FDRE (Setup_fdre_C_D)        0.047     9.604    x4_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                 -2.203    

Slack (VIOLATED) :        -2.197ns  (required time - arrival time)
  Source:                 x9_mul/u5/prod_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x9_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.950ns  (logic 1.887ns (23.736%)  route 6.063ns (76.264%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 9.469 - 6.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X54Y316        net (fo=4755, unplaced)      1.558     3.925    x9_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y316        FDRE (Prop_fdre_C_Q)         0.175     4.100    x9_mul/u5/prod_reg[13]/Q
    SLICE_X55Y316        net (fo=13, unplaced)        0.597     4.697    x9_mul/u4/u6/fract_in[13]
    SLICE_X55Y316        LUT6 (Prop_lut6_I1_O)        0.043     4.740    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_9/O
    SLICE_X55Y316        net (fo=1, unset)            0.239     4.979    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_9_n_22
    SLICE_X55Y316        LUT6 (Prop_lut6_I0_O)        0.043     5.022    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X54Y316        net (fo=1, unplaced)         0.270     5.292    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X54Y316        LUT6 (Prop_lut6_I1_O)        0.043     5.335    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X54Y317        net (fo=1, unset)            0.270     5.605    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X54Y317        LUT6 (Prop_lut6_I2_O)        0.043     5.648    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X54Y317        net (fo=1, unplaced)         0.215     5.863    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X54Y317        LUT5 (Prop_lut5_I0_O)        0.043     5.906    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X54Y318        net (fo=1, unset)            0.270     6.176    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X54Y318        LUT5 (Prop_lut5_I0_O)        0.043     6.219    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X55Y319        net (fo=1, unset)            0.270     6.489    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X55Y319        LUT6 (Prop_lut6_I0_O)        0.043     6.532    x9_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X57Y319        net (fo=11, unplaced)        0.387     6.919    x9_mul/u4/u6_n_26
    SLICE_X57Y319        LUT2 (Prop_lut2_I0_O)        0.043     6.962    x9_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X57Y320        net (fo=2, unplaced)         0.226     7.188    x9_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X57Y320        LUT6 (Prop_lut6_I4_O)        0.043     7.231    x9_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X56Y320        net (fo=1, unplaced)         0.190     7.421    x9_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X56Y320        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.623    x9_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X56Y321        net (fo=1, unset)            0.000     7.623    x9_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X56Y321        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.737    x9_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X57Y321        net (fo=1, unplaced)         0.185     7.922    x9_mul/u4/exp_next_mi[8]
    SLICE_X57Y321        LUT5 (Prop_lut5_I0_O)        0.043     7.965    x9_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X57Y322        net (fo=16, unplaced)        0.323     8.288    x9_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X57Y322        LUT6 (Prop_lut6_I1_O)        0.043     8.331    x9_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X59Y322        net (fo=17, unset)           0.492     8.823    x9_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X59Y322        LUT6 (Prop_lut6_I0_O)        0.043     8.866    x9_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X60Y321        net (fo=1, unplaced)         0.321     9.187    x9_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X60Y321        LUT5 (Prop_lut5_I1_O)        0.043     9.230    x9_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X61Y319        net (fo=45, unplaced)        0.346     9.576    x9_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X61Y319        LUT4 (Prop_lut4_I2_O)        0.043     9.619    x9_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X61Y319        net (fo=1, unset)            0.012     9.631    x9_mul/u4/p_0_in51_in[1]
    SLICE_X61Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.880    x9_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X61Y320        net (fo=1, unset)            0.000     9.880    x9_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X61Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.934    x9_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X61Y321        net (fo=1, unset)            0.000     9.934    x9_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X61Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.988    x9_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X61Y322        net (fo=1, unset)            0.000     9.988    x9_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X61Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.042    x9_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X61Y323        net (fo=1, unset)            0.000    10.042    x9_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X61Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.096    x9_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X61Y324        net (fo=1, unset)            0.000    10.096    x9_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X61Y324        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.253    x9_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X62Y324        net (fo=10, unplaced)        0.391    10.644    x9_mul/u4/fract_out_pl1[23]
    SLICE_X62Y324        LUT6 (Prop_lut6_I0_O)        0.043    10.687    x9_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X62Y324        net (fo=1, unset)            0.435    11.122    x9_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X62Y324        LUT6 (Prop_lut6_I2_O)        0.043    11.165    x9_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X62Y323        net (fo=23, unset)           0.302    11.467    x9_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X62Y323        LUT5 (Prop_lut5_I2_O)        0.043    11.510    x9_mul/u4/out[0]_INST_0/O
    SLICE_X62Y324        net (fo=1, unset)            0.270    11.780    x9_mul/u4_n_52
    SLICE_X62Y324        LUT5 (Prop_lut5_I0_O)        0.043    11.823    x9_mul/out_o1[0]_i_1/O
    SLICE_X62Y324        net (fo=1, unset)            0.052    11.875    x9_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X62Y324        net (fo=4755, unplaced)      1.299     9.469    x9_mul/clk
                         clock pessimism              0.197     9.666    
                         clock uncertainty           -0.035     9.630    
    SLICE_X62Y324        FDRE (Setup_fdre_C_D)        0.047     9.677    x9_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.677    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                 -2.197    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 x9_mul/u5/prod_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x9_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 1.887ns (23.829%)  route 6.032ns (76.171%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 9.448 - 6.000 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X54Y316        net (fo=4755, unplaced)      1.558     3.925    x9_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y316        FDRE (Prop_fdre_C_Q)         0.175     4.100    x9_mul/u5/prod_reg[13]/Q
    SLICE_X55Y316        net (fo=13, unplaced)        0.597     4.697    x9_mul/u4/u6/fract_in[13]
    SLICE_X55Y316        LUT6 (Prop_lut6_I1_O)        0.043     4.740    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_9/O
    SLICE_X55Y316        net (fo=1, unset)            0.239     4.979    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_9_n_22
    SLICE_X55Y316        LUT6 (Prop_lut6_I0_O)        0.043     5.022    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X54Y316        net (fo=1, unplaced)         0.270     5.292    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X54Y316        LUT6 (Prop_lut6_I1_O)        0.043     5.335    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X54Y317        net (fo=1, unset)            0.270     5.605    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X54Y317        LUT6 (Prop_lut6_I2_O)        0.043     5.648    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X54Y317        net (fo=1, unplaced)         0.215     5.863    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X54Y317        LUT5 (Prop_lut5_I0_O)        0.043     5.906    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X54Y318        net (fo=1, unset)            0.270     6.176    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X54Y318        LUT5 (Prop_lut5_I0_O)        0.043     6.219    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X55Y319        net (fo=1, unset)            0.270     6.489    x9_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X55Y319        LUT6 (Prop_lut6_I0_O)        0.043     6.532    x9_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X57Y319        net (fo=11, unplaced)        0.387     6.919    x9_mul/u4/u6_n_26
    SLICE_X57Y319        LUT2 (Prop_lut2_I0_O)        0.043     6.962    x9_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X57Y320        net (fo=2, unplaced)         0.226     7.188    x9_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X57Y320        LUT6 (Prop_lut6_I4_O)        0.043     7.231    x9_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X56Y320        net (fo=1, unplaced)         0.190     7.421    x9_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X56Y320        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.623    x9_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X56Y321        net (fo=1, unset)            0.000     7.623    x9_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X56Y321        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.737    x9_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X57Y321        net (fo=1, unplaced)         0.185     7.922    x9_mul/u4/exp_next_mi[8]
    SLICE_X57Y321        LUT5 (Prop_lut5_I0_O)        0.043     7.965    x9_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X57Y322        net (fo=16, unplaced)        0.323     8.288    x9_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X57Y322        LUT6 (Prop_lut6_I1_O)        0.043     8.331    x9_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X59Y322        net (fo=17, unset)           0.492     8.823    x9_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X59Y322        LUT6 (Prop_lut6_I0_O)        0.043     8.866    x9_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X60Y321        net (fo=1, unplaced)         0.321     9.187    x9_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X60Y321        LUT5 (Prop_lut5_I1_O)        0.043     9.230    x9_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X61Y319        net (fo=45, unplaced)        0.346     9.576    x9_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X61Y319        LUT4 (Prop_lut4_I2_O)        0.043     9.619    x9_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X61Y319        net (fo=1, unset)            0.012     9.631    x9_mul/u4/p_0_in51_in[1]
    SLICE_X61Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.880    x9_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X61Y320        net (fo=1, unset)            0.000     9.880    x9_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X61Y320        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.934    x9_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X61Y321        net (fo=1, unset)            0.000     9.934    x9_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X61Y321        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.988    x9_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X61Y322        net (fo=1, unset)            0.000     9.988    x9_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X61Y322        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.042    x9_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X61Y323        net (fo=1, unset)            0.000    10.042    x9_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X61Y323        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.096    x9_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X61Y324        net (fo=1, unset)            0.000    10.096    x9_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X61Y324        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.253    x9_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X62Y324        net (fo=10, unplaced)        0.391    10.644    x9_mul/u4/fract_out_pl1[23]
    SLICE_X62Y324        LUT6 (Prop_lut6_I0_O)        0.043    10.687    x9_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X62Y324        net (fo=1, unset)            0.435    11.122    x9_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X62Y324        LUT6 (Prop_lut6_I2_O)        0.043    11.165    x9_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X62Y325        net (fo=23, unset)           0.278    11.443    x9_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X62Y325        LUT6 (Prop_lut6_I4_O)        0.043    11.486    x9_mul/u4/out[22]_INST_0/O
    SLICE_X60Y325        net (fo=1, unplaced)         0.263    11.749    x9_mul/u4_n_30
    SLICE_X60Y325        LUT5 (Prop_lut5_I0_O)        0.043    11.792    x9_mul/out_o1[22]_i_1/O
    SLICE_X60Y325        net (fo=1, unset)            0.052    11.844    x9_mul/out_o1_reg0[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X60Y325        net (fo=4755, unplaced)      1.278     9.448    x9_mul/clk
                         clock pessimism              0.197     9.645    
                         clock uncertainty           -0.035     9.609    
    SLICE_X60Y325        FDRE (Setup_fdre_C_D)        0.047     9.656    x9_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.656    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.180ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 1.869ns (23.261%)  route 6.166ns (76.739%))
  Logic Levels:           25  (CARRY4=7 LUT4=1 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 9.457 - 6.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, unplaced)      1.444     3.811    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     3.986    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, unplaced)        0.584     4.570    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.613    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, unplaced)         0.182     4.795    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.838    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.362     5.200    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.243    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.215     5.458    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.501    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, unset)            0.215     5.716    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.759    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, unplaced)         0.190     5.949    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     5.992    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, unset)            0.215     6.207    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.250    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y288        net (fo=11, unset)           0.366     6.616    x1_mul/u4/u6_n_26
    SLICE_X41Y288        LUT5 (Prop_lut5_I1_O)        0.043     6.659    x1_mul/u4/out[28]_INST_0_i_18/O
    SLICE_X40Y288        net (fo=2, unplaced)         0.363     7.022    x1_mul/u4/out[28]_INST_0_i_18_n_22
    SLICE_X40Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.065    x1_mul/u4/out[28]_INST_0_i_22/O
    SLICE_X40Y288        net (fo=1, unset)            0.011     7.076    x1_mul/u4/out[28]_INST_0_i_22_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.314    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, unset)            0.000     7.314    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.428    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, unplaced)         0.349     7.777    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     7.820    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, unset)           0.242     8.062    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.105    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, unplaced)        0.601     8.706    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     8.749    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, unplaced)         0.182     8.931    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     8.974    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=45, unplaced)        0.597     9.571    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y287        LUT4 (Prop_lut4_I2_O)        0.043     9.614    x1_mul/u4/out[7]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=1, unset)            0.012     9.626    x1_mul/u4/p_0_in51_in[5]
    SLICE_X29Y287        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.875    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, unset)            0.000     9.875    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.929    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, unset)            0.000     9.929    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.983    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, unset)            0.000     9.983    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, unset)            0.000    10.037    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.194    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, unplaced)        0.614    10.808    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    10.851    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, unset)            0.423    11.274    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.317    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X30Y286        net (fo=23, unset)           0.209    11.526    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X30Y286        LUT5 (Prop_lut5_I2_O)        0.043    11.569    x1_mul/u4/out[0]_INST_0/O
    SLICE_X30Y286        net (fo=1, unplaced)         0.182    11.751    x1_mul/u4_n_52
    SLICE_X30Y286        LUT5 (Prop_lut5_I0_O)        0.043    11.794    x1_mul/out_o1[0]_i_1/O
    SLICE_X30Y286        net (fo=1, unset)            0.052    11.846    x1_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X30Y286        net (fo=4755, unplaced)      1.287     9.457    x1_mul/clk
                         clock pessimism              0.197     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X30Y286        FDRE (Setup_fdre_C_D)        0.047     9.665    x1_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                 -2.180    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.826ns (22.607%)  route 6.251ns (77.393%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 9.512 - 6.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, unplaced)      1.444     3.811    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     3.986    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, unplaced)        0.584     4.570    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.613    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, unplaced)         0.182     4.795    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.838    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.362     5.200    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.243    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.215     5.458    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.501    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, unset)            0.215     5.716    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.759    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, unplaced)         0.190     5.949    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     5.992    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, unset)            0.215     6.207    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.250    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y288        net (fo=11, unset)           0.366     6.616    x1_mul/u4/u6_n_26
    SLICE_X41Y288        LUT5 (Prop_lut5_I1_O)        0.043     6.659    x1_mul/u4/out[28]_INST_0_i_18/O
    SLICE_X40Y288        net (fo=2, unplaced)         0.363     7.022    x1_mul/u4/out[28]_INST_0_i_18_n_22
    SLICE_X40Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.065    x1_mul/u4/out[28]_INST_0_i_22/O
    SLICE_X40Y288        net (fo=1, unset)            0.011     7.076    x1_mul/u4/out[28]_INST_0_i_22_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.314    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, unset)            0.000     7.314    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.428    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, unplaced)         0.349     7.777    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     7.820    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, unset)           0.242     8.062    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.105    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, unplaced)        0.601     8.706    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     8.749    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, unplaced)         0.182     8.931    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     8.974    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=45, unplaced)        0.597     9.571    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y287        LUT4 (Prop_lut4_I2_O)        0.043     9.614    x1_mul/u4/out[7]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=1, unset)            0.012     9.626    x1_mul/u4/p_0_in51_in[5]
    SLICE_X29Y287        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.875    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, unset)            0.000     9.875    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.929    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, unset)            0.000     9.929    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.983    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, unset)            0.000     9.983    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, unset)            0.000    10.037    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.194    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, unplaced)        0.614    10.808    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    10.851    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, unset)            0.423    11.274    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.317    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X28Y288        net (fo=23, unset)           0.476    11.793    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X28Y288        LUT6 (Prop_lut6_I4_O)        0.043    11.836    x1_mul/u4/out[19]_INST_0/O
    SLICE_X28Y288        net (fo=1, unset)            0.052    11.888    x1_mul/u4_n_33
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X28Y288        net (fo=4755, unplaced)      1.342     9.512    x1_mul/clk
                         clock pessimism              0.197     9.709    
                         clock uncertainty           -0.035     9.673    
    SLICE_X28Y288        FDRE (Setup_fdre_C_D)        0.047     9.720    x1_mul/out_o1_reg[19]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.826ns (22.607%)  route 6.251ns (77.393%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 9.512 - 6.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, unplaced)      1.444     3.811    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     3.986    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, unplaced)        0.584     4.570    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.613    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, unplaced)         0.182     4.795    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.838    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.362     5.200    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.243    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.215     5.458    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.501    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, unset)            0.215     5.716    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.759    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, unplaced)         0.190     5.949    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     5.992    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, unset)            0.215     6.207    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.250    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y288        net (fo=11, unset)           0.366     6.616    x1_mul/u4/u6_n_26
    SLICE_X41Y288        LUT5 (Prop_lut5_I1_O)        0.043     6.659    x1_mul/u4/out[28]_INST_0_i_18/O
    SLICE_X40Y288        net (fo=2, unplaced)         0.363     7.022    x1_mul/u4/out[28]_INST_0_i_18_n_22
    SLICE_X40Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.065    x1_mul/u4/out[28]_INST_0_i_22/O
    SLICE_X40Y288        net (fo=1, unset)            0.011     7.076    x1_mul/u4/out[28]_INST_0_i_22_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.314    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, unset)            0.000     7.314    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.428    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, unplaced)         0.349     7.777    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     7.820    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, unset)           0.242     8.062    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.105    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, unplaced)        0.601     8.706    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     8.749    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, unplaced)         0.182     8.931    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     8.974    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=45, unplaced)        0.597     9.571    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y287        LUT4 (Prop_lut4_I2_O)        0.043     9.614    x1_mul/u4/out[7]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=1, unset)            0.012     9.626    x1_mul/u4/p_0_in51_in[5]
    SLICE_X29Y287        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.875    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, unset)            0.000     9.875    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.929    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, unset)            0.000     9.929    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.983    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, unset)            0.000     9.983    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, unset)            0.000    10.037    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.194    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, unplaced)        0.614    10.808    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    10.851    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, unset)            0.423    11.274    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.317    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X28Y288        net (fo=23, unset)           0.476    11.793    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X28Y288        LUT6 (Prop_lut6_I4_O)        0.043    11.836    x1_mul/u4/out[20]_INST_0/O
    SLICE_X28Y288        net (fo=1, unset)            0.052    11.888    x1_mul/u4_n_32
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X28Y288        net (fo=4755, unplaced)      1.342     9.512    x1_mul/clk
                         clock pessimism              0.197     9.709    
                         clock uncertainty           -0.035     9.673    
    SLICE_X28Y288        FDRE (Setup_fdre_C_D)        0.047     9.720    x1_mul/out_o1_reg[20]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.826ns (22.607%)  route 6.251ns (77.393%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 9.512 - 6.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, unplaced)      1.444     3.811    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     3.986    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, unplaced)        0.584     4.570    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.613    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, unplaced)         0.182     4.795    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.838    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.362     5.200    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.243    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.215     5.458    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.501    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, unset)            0.215     5.716    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.759    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, unplaced)         0.190     5.949    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     5.992    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, unset)            0.215     6.207    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.250    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y288        net (fo=11, unset)           0.366     6.616    x1_mul/u4/u6_n_26
    SLICE_X41Y288        LUT5 (Prop_lut5_I1_O)        0.043     6.659    x1_mul/u4/out[28]_INST_0_i_18/O
    SLICE_X40Y288        net (fo=2, unplaced)         0.363     7.022    x1_mul/u4/out[28]_INST_0_i_18_n_22
    SLICE_X40Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.065    x1_mul/u4/out[28]_INST_0_i_22/O
    SLICE_X40Y288        net (fo=1, unset)            0.011     7.076    x1_mul/u4/out[28]_INST_0_i_22_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.314    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, unset)            0.000     7.314    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.428    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, unplaced)         0.349     7.777    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     7.820    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, unset)           0.242     8.062    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.105    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, unplaced)        0.601     8.706    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     8.749    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, unplaced)         0.182     8.931    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     8.974    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=45, unplaced)        0.597     9.571    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y287        LUT4 (Prop_lut4_I2_O)        0.043     9.614    x1_mul/u4/out[7]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=1, unset)            0.012     9.626    x1_mul/u4/p_0_in51_in[5]
    SLICE_X29Y287        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.875    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, unset)            0.000     9.875    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.929    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, unset)            0.000     9.929    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.983    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, unset)            0.000     9.983    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, unset)            0.000    10.037    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.194    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, unplaced)        0.614    10.808    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    10.851    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, unset)            0.423    11.274    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.317    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X28Y288        net (fo=23, unplaced)        0.476    11.793    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X28Y288        LUT6 (Prop_lut6_I4_O)        0.043    11.836    x1_mul/u4/out[21]_INST_0/O
    SLICE_X28Y288        net (fo=1, unset)            0.052    11.888    x1_mul/u4_n_31
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X28Y288        net (fo=4755, unplaced)      1.342     9.512    x1_mul/clk
                         clock pessimism              0.197     9.709    
                         clock uncertainty           -0.035     9.673    
    SLICE_X28Y288        FDRE (Setup_fdre_C_D)        0.047     9.720    x1_mul/out_o1_reg[21]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.160ns  (required time - arrival time)
  Source:                 x5_mul/u5/prod_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x5_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 1.887ns (23.573%)  route 6.118ns (76.427%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT4=2 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 9.324 - 6.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X73Y278        net (fo=4755, unplaced)      1.321     3.688    x5_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y278        FDRE (Prop_fdre_C_Q)         0.175     3.863    x5_mul/u5/prod_reg[13]/Q
    SLICE_X74Y277        net (fo=13, unplaced)        0.596     4.459    x5_mul/u4/u6/fract_in[13]
    SLICE_X74Y277        LUT6 (Prop_lut6_I1_O)        0.043     4.502    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_9/O
    SLICE_X74Y277        net (fo=1, unplaced)         0.320     4.822    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_9_n_22
    SLICE_X74Y277        LUT6 (Prop_lut6_I0_O)        0.043     4.865    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X73Y278        net (fo=1, unset)            0.209     5.074    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X73Y278        LUT6 (Prop_lut6_I1_O)        0.043     5.117    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X72Y279        net (fo=1, unplaced)         0.278     5.395    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X72Y279        LUT6 (Prop_lut6_I2_O)        0.043     5.438    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X72Y279        net (fo=1, unset)            0.182     5.620    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X72Y279        LUT5 (Prop_lut5_I0_O)        0.043     5.663    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X72Y278        net (fo=1, unset)            0.182     5.845    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X72Y278        LUT5 (Prop_lut5_I0_O)        0.043     5.888    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X71Y278        net (fo=1, unplaced)         0.276     6.164    x5_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X71Y278        LUT6 (Prop_lut6_I0_O)        0.043     6.207    x5_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X68Y278        net (fo=11, unset)           0.292     6.499    x5_mul/u4/u6_n_26
    SLICE_X68Y278        LUT2 (Prop_lut2_I0_O)        0.043     6.542    x5_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X68Y279        net (fo=2, unset)            0.281     6.823    x5_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X68Y279        LUT6 (Prop_lut6_I4_O)        0.043     6.866    x5_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X69Y279        net (fo=1, unplaced)         0.300     7.166    x5_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X69Y279        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.368    x5_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X69Y280        net (fo=1, unset)            0.000     7.368    x5_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X69Y280        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.482    x5_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X68Y278        net (fo=1, unplaced)         0.269     7.751    x5_mul/u4/exp_next_mi[8]
    SLICE_X68Y278        LUT5 (Prop_lut5_I0_O)        0.043     7.794    x5_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X66Y278        net (fo=16, unplaced)        0.345     8.139    x5_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X66Y278        LUT6 (Prop_lut6_I4_O)        0.043     8.182    x5_mul/u4/out[22]_INST_0_i_16/O
    SLICE_X66Y279        net (fo=1, unset)            0.511     8.693    x5_mul/u4/out[22]_INST_0_i_16_n_22
    SLICE_X66Y279        LUT6 (Prop_lut6_I1_O)        0.043     8.736    x5_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X66Y280        net (fo=1, unset)            0.266     9.002    x5_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X66Y280        LUT5 (Prop_lut5_I1_O)        0.043     9.045    x5_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X66Y281        net (fo=45, unplaced)        0.348     9.393    x5_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X66Y281        LUT4 (Prop_lut4_I2_O)        0.043     9.436    x5_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X66Y281        net (fo=1, unset)            0.012     9.448    x5_mul/u4/p_0_in51_in[1]
    SLICE_X66Y281        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.697    x5_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X66Y282        net (fo=1, unset)            0.000     9.697    x5_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X66Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.751    x5_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X66Y283        net (fo=1, unset)            0.000     9.751    x5_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X66Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.805    x5_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X66Y284        net (fo=1, unset)            0.000     9.805    x5_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X66Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.859    x5_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X66Y285        net (fo=1, unset)            0.000     9.859    x5_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X66Y285        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.913    x5_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X66Y286        net (fo=1, unset)            0.000     9.913    x5_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X66Y286        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.070    x5_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X69Y285        net (fo=10, unplaced)        0.305    10.375    x5_mul/u4/fract_out_pl1[23]
    SLICE_X69Y285        LUT4 (Prop_lut4_I2_O)        0.043    10.418    x5_mul/u4/out[30]_INST_0_i_1/O
    SLICE_X69Y285        net (fo=2, unplaced)         0.434    10.852    x5_mul/u4/out[30]_INST_0_i_1_n_22
    SLICE_X69Y285        LUT6 (Prop_lut6_I0_O)        0.043    10.895    x5_mul/u4/out[22]_INST_0_i_3/O
    SLICE_X68Y287        net (fo=23, unset)           0.391    11.286    x5_mul/u4/out[22]_INST_0_i_3_n_22
    SLICE_X68Y287        LUT6 (Prop_lut6_I3_O)        0.043    11.329    x5_mul/u4/out[22]_INST_0/O
    SLICE_X69Y287        net (fo=1, unplaced)         0.269    11.598    x5_mul/u4_n_30
    SLICE_X69Y287        LUT5 (Prop_lut5_I0_O)        0.043    11.641    x5_mul/out_o1[22]_i_1/O
    SLICE_X69Y287        net (fo=1, unset)            0.052    11.693    x5_mul/out_o1_reg0[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X69Y287        net (fo=4755, unplaced)      1.154     9.324    x5_mul/clk
                         clock pessimism              0.197     9.521    
                         clock uncertainty           -0.035     9.485    
    SLICE_X69Y287        FDRE (Setup_fdre_C_D)        0.047     9.532    x5_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          9.532    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                 -2.160    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 1.826ns (22.633%)  route 6.242ns (77.367%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 9.511 - 6.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, unplaced)      1.444     3.811    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     3.986    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, unplaced)        0.584     4.570    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.613    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, unplaced)         0.182     4.795    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.838    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.362     5.200    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.243    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.215     5.458    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.501    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, unset)            0.215     5.716    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.759    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, unplaced)         0.190     5.949    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     5.992    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, unset)            0.215     6.207    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.250    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y288        net (fo=11, unset)           0.366     6.616    x1_mul/u4/u6_n_26
    SLICE_X41Y288        LUT5 (Prop_lut5_I1_O)        0.043     6.659    x1_mul/u4/out[28]_INST_0_i_18/O
    SLICE_X40Y288        net (fo=2, unplaced)         0.363     7.022    x1_mul/u4/out[28]_INST_0_i_18_n_22
    SLICE_X40Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.065    x1_mul/u4/out[28]_INST_0_i_22/O
    SLICE_X40Y288        net (fo=1, unset)            0.011     7.076    x1_mul/u4/out[28]_INST_0_i_22_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.314    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, unset)            0.000     7.314    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.428    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, unplaced)         0.349     7.777    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     7.820    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, unset)           0.242     8.062    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.105    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, unplaced)        0.601     8.706    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     8.749    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, unplaced)         0.182     8.931    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     8.974    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=45, unplaced)        0.597     9.571    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y287        LUT4 (Prop_lut4_I2_O)        0.043     9.614    x1_mul/u4/out[7]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=1, unset)            0.012     9.626    x1_mul/u4/p_0_in51_in[5]
    SLICE_X29Y287        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.875    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, unset)            0.000     9.875    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.929    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, unset)            0.000     9.929    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.983    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, unset)            0.000     9.983    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, unset)            0.000    10.037    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.194    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, unplaced)        0.614    10.808    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    10.851    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, unset)            0.423    11.274    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.317    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X27Y287        net (fo=23, unset)           0.467    11.784    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X27Y287        LUT6 (Prop_lut6_I4_O)        0.043    11.827    x1_mul/u4/out[12]_INST_0/O
    SLICE_X27Y287        net (fo=1, unset)            0.052    11.879    x1_mul/u4_n_40
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X27Y287        net (fo=4755, unplaced)      1.341     9.511    x1_mul/clk
                         clock pessimism              0.197     9.708    
                         clock uncertainty           -0.035     9.672    
    SLICE_X27Y287        FDRE (Setup_fdre_C_D)        0.047     9.719    x1_mul/out_o1_reg[12]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 1.826ns (22.633%)  route 6.242ns (77.367%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 9.511 - 6.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, unplaced)      1.444     3.811    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     3.986    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, unplaced)        0.584     4.570    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.613    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, unplaced)         0.182     4.795    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.838    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.362     5.200    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.243    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.215     5.458    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.501    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, unset)            0.215     5.716    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.759    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, unplaced)         0.190     5.949    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     5.992    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, unset)            0.215     6.207    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.250    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y288        net (fo=11, unset)           0.366     6.616    x1_mul/u4/u6_n_26
    SLICE_X41Y288        LUT5 (Prop_lut5_I1_O)        0.043     6.659    x1_mul/u4/out[28]_INST_0_i_18/O
    SLICE_X40Y288        net (fo=2, unplaced)         0.363     7.022    x1_mul/u4/out[28]_INST_0_i_18_n_22
    SLICE_X40Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.065    x1_mul/u4/out[28]_INST_0_i_22/O
    SLICE_X40Y288        net (fo=1, unset)            0.011     7.076    x1_mul/u4/out[28]_INST_0_i_22_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.314    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, unset)            0.000     7.314    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.428    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, unplaced)         0.349     7.777    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     7.820    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, unset)           0.242     8.062    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.105    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, unplaced)        0.601     8.706    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     8.749    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, unplaced)         0.182     8.931    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     8.974    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=45, unplaced)        0.597     9.571    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y287        LUT4 (Prop_lut4_I2_O)        0.043     9.614    x1_mul/u4/out[7]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=1, unset)            0.012     9.626    x1_mul/u4/p_0_in51_in[5]
    SLICE_X29Y287        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.875    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, unset)            0.000     9.875    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.929    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, unset)            0.000     9.929    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.983    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, unset)            0.000     9.983    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, unset)            0.000    10.037    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.194    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, unplaced)        0.614    10.808    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    10.851    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, unset)            0.423    11.274    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.317    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X28Y288        net (fo=23, unplaced)        0.467    11.784    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X28Y288        LUT6 (Prop_lut6_I4_O)        0.043    11.827    x1_mul/u4/out[16]_INST_0/O
    SLICE_X28Y288        net (fo=1, unset)            0.052    11.879    x1_mul/u4_n_36
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X28Y288        net (fo=4755, unplaced)      1.341     9.511    x1_mul/clk
                         clock pessimism              0.197     9.708    
                         clock uncertainty           -0.035     9.672    
    SLICE_X28Y288        FDRE (Setup_fdre_C_D)        0.047     9.719    x1_mul/out_o1_reg[16]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 1.826ns (22.633%)  route 6.242ns (77.367%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 9.511 - 6.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, unplaced)      1.444     3.811    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     3.986    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, unplaced)        0.584     4.570    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.613    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, unplaced)         0.182     4.795    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.838    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.362     5.200    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.243    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.215     5.458    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.501    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, unset)            0.215     5.716    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.759    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, unplaced)         0.190     5.949    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     5.992    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, unset)            0.215     6.207    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.250    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y288        net (fo=11, unset)           0.366     6.616    x1_mul/u4/u6_n_26
    SLICE_X41Y288        LUT5 (Prop_lut5_I1_O)        0.043     6.659    x1_mul/u4/out[28]_INST_0_i_18/O
    SLICE_X40Y288        net (fo=2, unplaced)         0.363     7.022    x1_mul/u4/out[28]_INST_0_i_18_n_22
    SLICE_X40Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.065    x1_mul/u4/out[28]_INST_0_i_22/O
    SLICE_X40Y288        net (fo=1, unset)            0.011     7.076    x1_mul/u4/out[28]_INST_0_i_22_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.314    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, unset)            0.000     7.314    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.428    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, unplaced)         0.349     7.777    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     7.820    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, unset)           0.242     8.062    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.105    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, unplaced)        0.601     8.706    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     8.749    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, unplaced)         0.182     8.931    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     8.974    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=45, unplaced)        0.597     9.571    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y287        LUT4 (Prop_lut4_I2_O)        0.043     9.614    x1_mul/u4/out[7]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=1, unset)            0.012     9.626    x1_mul/u4/p_0_in51_in[5]
    SLICE_X29Y287        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.875    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, unset)            0.000     9.875    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.929    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, unset)            0.000     9.929    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.983    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, unset)            0.000     9.983    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, unset)            0.000    10.037    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.194    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, unplaced)        0.614    10.808    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    10.851    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, unset)            0.423    11.274    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.317    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X31Y288        net (fo=23, unset)           0.467    11.784    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X31Y288        LUT6 (Prop_lut6_I4_O)        0.043    11.827    x1_mul/u4/out[17]_INST_0/O
    SLICE_X31Y288        net (fo=1, unset)            0.052    11.879    x1_mul/u4_n_35
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X31Y288        net (fo=4755, unplaced)      1.341     9.511    x1_mul/clk
                         clock pessimism              0.197     9.708    
                         clock uncertainty           -0.035     9.672    
    SLICE_X31Y288        FDRE (Setup_fdre_C_D)        0.047     9.719    x1_mul/out_o1_reg[17]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 1.826ns (22.633%)  route 6.242ns (77.367%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 9.511 - 6.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, unplaced)      1.444     3.811    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     3.986    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, unplaced)        0.584     4.570    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.613    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, unplaced)         0.182     4.795    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.838    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.362     5.200    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.243    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.215     5.458    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.501    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, unset)            0.215     5.716    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.759    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, unplaced)         0.190     5.949    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     5.992    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, unset)            0.215     6.207    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.250    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y288        net (fo=11, unset)           0.366     6.616    x1_mul/u4/u6_n_26
    SLICE_X41Y288        LUT5 (Prop_lut5_I1_O)        0.043     6.659    x1_mul/u4/out[28]_INST_0_i_18/O
    SLICE_X40Y288        net (fo=2, unplaced)         0.363     7.022    x1_mul/u4/out[28]_INST_0_i_18_n_22
    SLICE_X40Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.065    x1_mul/u4/out[28]_INST_0_i_22/O
    SLICE_X40Y288        net (fo=1, unset)            0.011     7.076    x1_mul/u4/out[28]_INST_0_i_22_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.314    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, unset)            0.000     7.314    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.428    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, unplaced)         0.349     7.777    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     7.820    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, unset)           0.242     8.062    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.105    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, unplaced)        0.601     8.706    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     8.749    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, unplaced)         0.182     8.931    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     8.974    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=45, unplaced)        0.597     9.571    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y287        LUT4 (Prop_lut4_I2_O)        0.043     9.614    x1_mul/u4/out[7]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=1, unset)            0.012     9.626    x1_mul/u4/p_0_in51_in[5]
    SLICE_X29Y287        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.875    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, unset)            0.000     9.875    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.929    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, unset)            0.000     9.929    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.983    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, unset)            0.000     9.983    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, unset)            0.000    10.037    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.194    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, unplaced)        0.614    10.808    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    10.851    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, unset)            0.423    11.274    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.317    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X31Y288        net (fo=23, unset)           0.467    11.784    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X31Y288        LUT6 (Prop_lut6_I4_O)        0.043    11.827    x1_mul/u4/out[18]_INST_0/O
    SLICE_X31Y288        net (fo=1, unset)            0.052    11.879    x1_mul/u4_n_34
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X31Y288        net (fo=4755, unplaced)      1.341     9.511    x1_mul/clk
                         clock pessimism              0.197     9.708    
                         clock uncertainty           -0.035     9.672    
    SLICE_X31Y288        FDRE (Setup_fdre_C_D)        0.047     9.719    x1_mul/out_o1_reg[18]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.154ns  (required time - arrival time)
  Source:                 x3_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x3_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 1.887ns (23.579%)  route 6.116ns (76.421%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 9.336 - 6.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X68Y265        net (fo=4755, unplaced)      1.329     3.696    x3_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y265        FDRE (Prop_fdre_C_Q)         0.175     3.871    x3_mul/u5/prod_reg[2]/Q
    SLICE_X68Y266        net (fo=10, unset)           0.590     4.461    x3_mul/u4/u6/fract_in[2]
    SLICE_X68Y266        LUT6 (Prop_lut6_I1_O)        0.043     4.504    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X67Y267        net (fo=1, unplaced)         0.263     4.767    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X67Y267        LUT6 (Prop_lut6_I1_O)        0.043     4.810    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X66Y267        net (fo=1, unset)            0.284     5.094    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X66Y267        LUT6 (Prop_lut6_I1_O)        0.043     5.137    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X65Y267        net (fo=1, unset)            0.215     5.352    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X65Y267        LUT6 (Prop_lut6_I2_O)        0.043     5.395    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X64Y268        net (fo=1, unset)            0.270     5.665    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X64Y268        LUT5 (Prop_lut5_I0_O)        0.043     5.708    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X64Y268        net (fo=1, unset)            0.215     5.923    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X64Y268        LUT5 (Prop_lut5_I0_O)        0.043     5.966    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X65Y268        net (fo=1, unset)            0.270     6.236    x3_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X65Y268        LUT6 (Prop_lut6_I0_O)        0.043     6.279    x3_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X66Y270        net (fo=11, unplaced)        0.287     6.566    x3_mul/u4/u6_n_26
    SLICE_X66Y270        LUT2 (Prop_lut2_I0_O)        0.043     6.609    x3_mul/u4/out[28]_INST_0_i_30/O
    SLICE_X66Y270        net (fo=2, unset)            0.193     6.802    x3_mul/u4/out[28]_INST_0_i_30_n_22
    SLICE_X66Y270        LUT6 (Prop_lut6_I4_O)        0.043     6.845    x3_mul/u4/out[28]_INST_0_i_16/O
    SLICE_X64Y270        net (fo=1, unplaced)         0.277     7.122    x3_mul/u4/out[28]_INST_0_i_16_n_22
    SLICE_X64Y270        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     7.324    x3_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X64Y271        net (fo=1, unset)            0.000     7.324    x3_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X64Y271        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.438    x3_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X66Y271        net (fo=1, unplaced)         0.185     7.623    x3_mul/u4/exp_next_mi[8]
    SLICE_X66Y271        LUT5 (Prop_lut5_I0_O)        0.043     7.666    x3_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X64Y272        net (fo=16, unplaced)        0.324     7.990    x3_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X64Y272        LUT6 (Prop_lut6_I1_O)        0.043     8.033    x3_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X64Y272        net (fo=17, unset)           0.590     8.623    x3_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X64Y272        LUT6 (Prop_lut6_I0_O)        0.043     8.666    x3_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X64Y273        net (fo=1, unplaced)         0.215     8.881    x3_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X64Y273        LUT5 (Prop_lut5_I1_O)        0.043     8.924    x3_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X65Y271        net (fo=45, unplaced)        0.369     9.293    x3_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X65Y271        LUT4 (Prop_lut4_I2_O)        0.043     9.336    x3_mul/u4/out[0]_INST_0_i_7/O
    SLICE_X65Y271        net (fo=1, unset)            0.012     9.348    x3_mul/u4/p_0_in51_in[1]
    SLICE_X65Y271        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.597    x3_mul/u4/out[0]_INST_0_i_2/CO[3]
    SLICE_X65Y272        net (fo=1, unset)            0.000     9.597    x3_mul/u4/out[0]_INST_0_i_2_n_22
    SLICE_X65Y272        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.651    x3_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X65Y273        net (fo=1, unset)            0.000     9.651    x3_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X65Y273        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.705    x3_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X65Y274        net (fo=1, unset)            0.000     9.705    x3_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X65Y274        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.759    x3_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X65Y275        net (fo=1, unset)            0.000     9.759    x3_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X65Y275        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.813    x3_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X65Y276        net (fo=1, unset)            0.000     9.813    x3_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X65Y276        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     9.970    x3_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X64Y275        net (fo=10, unplaced)        0.417    10.387    x3_mul/u4/fract_out_pl1[23]
    SLICE_X64Y275        LUT6 (Prop_lut6_I0_O)        0.043    10.430    x3_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X64Y275        net (fo=1, unplaced)         0.435    10.865    x3_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X64Y275        LUT6 (Prop_lut6_I2_O)        0.043    10.908    x3_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X62Y274        net (fo=23, unplaced)        0.383    11.291    x3_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X62Y274        LUT5 (Prop_lut5_I2_O)        0.043    11.334    x3_mul/u4/out[0]_INST_0/O
    SLICE_X62Y274        net (fo=1, unplaced)         0.270    11.604    x3_mul/u4_n_52
    SLICE_X62Y274        LUT5 (Prop_lut5_I0_O)        0.043    11.647    x3_mul/out_o1[0]_i_1/O
    SLICE_X62Y274        net (fo=1, unset)            0.052    11.699    x3_mul/out_o1_reg0[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X62Y274        net (fo=4755, unplaced)      1.166     9.336    x3_mul/clk
                         clock pessimism              0.197     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X62Y274        FDRE (Setup_fdre_C_D)        0.047     9.544    x3_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                 -2.154    

Slack (VIOLATED) :        -2.153ns  (required time - arrival time)
  Source:                 x1_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            x1_mul/out_o1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clock rise@6.000ns - clock rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 1.826ns (22.652%)  route 6.235ns (77.348%))
  Logic Levels:           24  (CARRY4=7 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 9.510 - 6.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AW30                                              0.000     0.000    clock
    AW30                 net (fo=0)                   0.000     0.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.680     0.680    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.594     2.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.367    clock_IBUF_BUFG_inst/O
    SLICE_X40Y292        net (fo=4755, unplaced)      1.444     3.811    x1_mul/u5/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.175     3.986    x1_mul/u5/prod_reg[2]/Q
    SLICE_X40Y292        net (fo=10, unplaced)        0.584     4.570    x1_mul/u4/u6/fract_in[2]
    SLICE_X40Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.613    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10/O
    SLICE_X41Y291        net (fo=1, unplaced)         0.182     4.795    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_10_n_22
    SLICE_X41Y291        LUT6 (Prop_lut6_I1_O)        0.043     4.838    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.362     5.200    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_8_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I1_O)        0.043     5.243    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6/O
    SLICE_X42Y289        net (fo=1, unplaced)         0.215     5.458    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_6_n_22
    SLICE_X42Y289        LUT6 (Prop_lut6_I2_O)        0.043     5.501    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3/O
    SLICE_X42Y288        net (fo=1, unset)            0.215     5.716    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_3_n_22
    SLICE_X42Y288        LUT5 (Prop_lut5_I0_O)        0.043     5.759    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2/O
    SLICE_X42Y287        net (fo=1, unplaced)         0.190     5.949    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_2_n_22
    SLICE_X42Y287        LUT5 (Prop_lut5_I0_O)        0.043     5.992    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1/O
    SLICE_X42Y287        net (fo=1, unset)            0.215     6.207    x1_mul/u4/u6/fi_ldz[1]_INST_0_i_1_n_22
    SLICE_X42Y287        LUT6 (Prop_lut6_I0_O)        0.043     6.250    x1_mul/u4/u6/fi_ldz[1]_INST_0/O
    SLICE_X41Y288        net (fo=11, unset)           0.366     6.616    x1_mul/u4/u6_n_26
    SLICE_X41Y288        LUT5 (Prop_lut5_I1_O)        0.043     6.659    x1_mul/u4/out[28]_INST_0_i_18/O
    SLICE_X40Y288        net (fo=2, unplaced)         0.363     7.022    x1_mul/u4/out[28]_INST_0_i_18_n_22
    SLICE_X40Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.065    x1_mul/u4/out[28]_INST_0_i_22/O
    SLICE_X40Y288        net (fo=1, unset)            0.011     7.076    x1_mul/u4/out[28]_INST_0_i_22_n_22
    SLICE_X40Y288        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.314    x1_mul/u4/out[28]_INST_0_i_11/CO[3]
    SLICE_X40Y289        net (fo=1, unset)            0.000     7.314    x1_mul/u4/out[28]_INST_0_i_11_n_22
    SLICE_X40Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.428    x1_mul/u4/out[28]_INST_0_i_14/O[0]
    SLICE_X39Y288        net (fo=1, unplaced)         0.349     7.777    x1_mul/u4/exp_next_mi[8]
    SLICE_X39Y288        LUT5 (Prop_lut5_I0_O)        0.043     7.820    x1_mul/u4/out[28]_INST_0_i_9/O
    SLICE_X37Y287        net (fo=16, unset)           0.242     8.062    x1_mul/u4/out[28]_INST_0_i_9_n_22
    SLICE_X37Y287        LUT6 (Prop_lut6_I1_O)        0.043     8.105    x1_mul/u4/out[28]_INST_0_i_3/O
    SLICE_X35Y286        net (fo=17, unplaced)        0.601     8.706    x1_mul/u4/out[28]_INST_0_i_3_n_22
    SLICE_X35Y286        LUT6 (Prop_lut6_I0_O)        0.043     8.749    x1_mul/u4/out[22]_INST_0_i_13/O
    SLICE_X34Y286        net (fo=1, unplaced)         0.182     8.931    x1_mul/u4/out[22]_INST_0_i_13_n_22
    SLICE_X34Y286        LUT5 (Prop_lut5_I1_O)        0.043     8.974    x1_mul/u4/out[22]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=45, unplaced)        0.597     9.571    x1_mul/u4/out[22]_INST_0_i_6_n_22
    SLICE_X29Y287        LUT4 (Prop_lut4_I2_O)        0.043     9.614    x1_mul/u4/out[7]_INST_0_i_6/O
    SLICE_X29Y287        net (fo=1, unset)            0.012     9.626    x1_mul/u4/p_0_in51_in[5]
    SLICE_X29Y287        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     9.875    x1_mul/u4/out[7]_INST_0_i_3/CO[3]
    SLICE_X29Y288        net (fo=1, unset)            0.000     9.875    x1_mul/u4/out[7]_INST_0_i_3_n_22
    SLICE_X29Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.929    x1_mul/u4/out[11]_INST_0_i_3/CO[3]
    SLICE_X29Y289        net (fo=1, unset)            0.000     9.929    x1_mul/u4/out[11]_INST_0_i_3_n_22
    SLICE_X29Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.983    x1_mul/u4/out[15]_INST_0_i_3/CO[3]
    SLICE_X29Y290        net (fo=1, unset)            0.000     9.983    x1_mul/u4/out[15]_INST_0_i_3_n_22
    SLICE_X29Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.037    x1_mul/u4/out[23]_INST_0_i_8/CO[3]
    SLICE_X29Y291        net (fo=1, unset)            0.000    10.037    x1_mul/u4/out[23]_INST_0_i_8_n_22
    SLICE_X29Y291        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    10.194    x1_mul/u4/out[23]_INST_0_i_2/O[3]
    SLICE_X30Y286        net (fo=10, unplaced)        0.614    10.808    x1_mul/u4/fract_out_pl1[23]
    SLICE_X30Y286        LUT6 (Prop_lut6_I0_O)        0.043    10.851    x1_mul/u4/out[22]_INST_0_i_10/O
    SLICE_X30Y286        net (fo=1, unset)            0.423    11.274    x1_mul/u4/out[22]_INST_0_i_10_n_22
    SLICE_X30Y286        LUT6 (Prop_lut6_I2_O)        0.043    11.317    x1_mul/u4/out[22]_INST_0_i_4/O
    SLICE_X28Y285        net (fo=23, unset)           0.460    11.777    x1_mul/u4/out[22]_INST_0_i_4_n_22
    SLICE_X28Y285        LUT6 (Prop_lut6_I4_O)        0.043    11.820    x1_mul/u4/out[1]_INST_0/O
    SLICE_X28Y285        net (fo=1, unset)            0.052    11.872    x1_mul/u4_n_51
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.000     6.000    
    AW30                                              0.000     6.000    clock
    AW30                 net (fo=0)                   0.000     6.000    clock
    AW30                 IBUF (Prop_ibuf_I_O)         0.573     6.573    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.514     8.087    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.170    clock_IBUF_BUFG_inst/O
    SLICE_X28Y285        net (fo=4755, unplaced)      1.340     9.510    x1_mul/clk
                         clock pessimism              0.197     9.707    
                         clock uncertainty           -0.035     9.671    
    SLICE_X28Y285        FDRE (Setup_fdre_C_D)        0.047     9.718    x1_mul/out_o1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                 -2.153    




