library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic is
	generic(
		BITS: natural := 18;
		ETAPAS: natural := 2
	);
	port( 
		clk	: in std_logic;
		rst	: in std_logic;
		--start : in std_logic;
		modo : in std_logic;
		-- Entrada
		xi : in std_logic_vector(BITS-1 downto 0);
		yi : in std_logic_vector(BITS-1 downto 0);
		zi : in std_logic_vector(BITS-1 downto 0);
		-- Salida
		xo : out std_logic_vector(BITS-1 downto 0);
		yo : out std_logic_vector(BITS-1 downto 0);
		zo : out std_logic_vector(BITS-1 downto 0)
	);
end cordic;

architecture cordic_arq of cordic is
	
	component cordic_desenrollada is
		generic(
			BITS: natural := 18;
			ETAPAS: natural := 2
		);
		port(
			clk : in std_logic;
			num_etapa : in unsigned(ETAPAS-1 downto 0);
			-- RotaciÃ³n = 0
			-- VectorizaciÃ³n = 1
			modo : in std_logic;
			-- Entrada
			xi : in std_logic_vector(BITS-1 downto 0);
			yi : in std_logic_vector(BITS-1 downto 0);
			zi : in std_logic_vector(BITS-1 downto 0);
			-- Salida
			xo : out std_logic_vector(BITS-1 downto 0);
			yo : out std_logic_vector(BITS-1 downto 0);
			zo : out std_logic_vector(BITS-1 downto 0)
		);
	end component;
	
	type signals is array (0 to ETAPAS-1) of std_logic_vector(BITS-1 downto 0);
	
	signal x : signals;
	signal y : signals;
	signal z : signals;
	
begin
	
	cordic_i: for i in 0 to ETAPAS-1 generate
		cordic_desenrollada_inst: cordic_desenrollada 
		port map(
			clk => clk,
			xi => x(i),
			yi => y(i),
			zi => z(i),
			xo => x(i+1),
			yo => y(i+1),
			zo => z(i+1),
			num_etapa => "1",
			modo => modo
		);
	end generate;
	x(0) <= xi;
	y(0) <= yi;
	z(0) <= zi;
	
	xo <= x(ETAPAS);
	yo <= y(ETAPAS);
	zo <= z(ETAPAS);
	
end cordic_arq;