# Risc-V
Risc-V single cycle core design using verilog HDL.
<img width="972" alt="Screenshot 2024-06-23 at 4 45 59â€¯PM" src="https://github.com/Omm355/Risc-V/assets/173472616/3ae4194b-58bb-475e-a443-953c7728031d">




