-- Quartus II VHDL Template
-- Single-Port ROM

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sbox_rom is

	generic 
	(
		DATA_WIDTH : integer := 8;
		ADDR_WIDTH : integer := 8
	);

	port 
	(
		clk		: in std_logic;
		addr	: in integer range 0 to 2**ADDR_WIDTH - 1;
		q		: out std_logic_vector((DATA_WIDTH -1) downto 0)
	);

end entity;

architecture rtl of sbox_rom is

	-- Build a 2-D array type for the RoM
	subtype word_t is std_logic_vector((DATA_WIDTH-1) downto 0);
	type memory_t is array(2**ADDR_WIDTH-1 downto 0) of word_t;

	signal rom : memory_t ;

	
	
	process
  file mif_file : text open read_mode is "AESsbox.mif";
  variable line_in : line;
begin
  -- Initialize ROM from the MIF file
  for i in 0 to 255 loop
    readline(mif_file, line_in);  -- Read a line from the file
    read(line_in, rom(i));        -- Assign the data to the memory
  end loop;
  wait;
end process;
	

	process(clk)
	begin
	if(rising_edge(clk)) then
		q <= rom(addr);
	end if;
	end process;

end rtl;
