VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob086_lfsr5_test.sv:65: $finish called at 22216 (1ps)
Hint: Output 'q' has 4000 mismatches. First mismatch occurred at time 40.
Hint: Total mismatched samples is 4000 out of 4443 samples

Simulation finished at 22216 ps
Mismatches: 4000 in 4443 samples
