INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:12:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/stq_addr_5_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.010ns period=4.020ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.010ns period=4.020ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.020ns  (clk rise@4.020ns - clk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.078ns (27.516%)  route 2.840ns (72.484%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.503 - 4.020 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1804, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X17Y106        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_5_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y106        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/stq_addr_5_q_reg[2]/Q
                         net (fo=6, routed)           0.601     1.325    lsq2/handshake_lsq_lsq2_core/stq_addr_5_q[2]
    SLICE_X17Y107        LUT6 (Prop_lut6_I2_O)        0.043     1.368 f  lsq2/handshake_lsq_lsq2_core/q_storeEn_INST_0_i_48/O
                         net (fo=1, routed)           0.219     1.586    lsq2/handshake_lsq_lsq2_core/q_storeEn_INST_0_i_48_n_0
    SLICE_X17Y107        LUT5 (Prop_lut5_I2_O)        0.043     1.629 r  lsq2/handshake_lsq_lsq2_core/q_storeEn_INST_0_i_39/O
                         net (fo=4, routed)           0.253     1.882    lsq2/handshake_lsq_lsq2_core/q_storeEn_INST_0_i_39_n_0
    SLICE_X15Y107        LUT4 (Prop_lut4_I1_O)        0.043     1.925 r  lsq2/handshake_lsq_lsq2_core/q_loadEn_INST_0_i_48/O
                         net (fo=5, routed)           0.338     2.263    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_4_5
    SLICE_X14Y107        LUT4 (Prop_lut4_I0_O)        0.043     2.306 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_19/O
                         net (fo=1, routed)           0.000     2.306    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_19_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.544 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.544    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[31]_i_8_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.594 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.594    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[30]_i_5_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.746 f  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[31]_i_7/O[1]
                         net (fo=1, routed)           0.260     3.006    lsq2/handshake_lsq_lsq2_core/TEMP_42_double_out10_out[9]
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.121     3.127 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[26]_i_5/O
                         net (fo=33, routed)          0.340     3.467    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[26]_i_5_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.043     3.510 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_4_q_i_3/O
                         net (fo=1, routed)           0.293     3.804    lsq2/handshake_lsq_lsq2_core/ldq_issue_4_q_i_3_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.043     3.847 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_4_q_i_2/O
                         net (fo=2, routed)           0.225     4.072    lsq2/handshake_lsq_lsq2_core/ldq_issue_4_q_i_2_n_0
    SLICE_X12Y111        LUT5 (Prop_lut5_I4_O)        0.043     4.115 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_1/O
                         net (fo=33, routed)          0.311     4.426    lsq2/handshake_lsq_lsq2_core/p_13_in
    SLICE_X11Y109        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.020     4.020 r  
                                                      0.000     4.020 r  clk (IN)
                         net (fo=1804, unset)         0.483     4.503    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X11Y109        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[24]/C
                         clock pessimism              0.000     4.503    
                         clock uncertainty           -0.035     4.467    
    SLICE_X11Y109        FDRE (Setup_fdre_C_CE)      -0.194     4.273    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[24]
  -------------------------------------------------------------------
                         required time                          4.273    
                         arrival time                          -4.426    
  -------------------------------------------------------------------
                         slack                                 -0.153    




