// Seed: 3364629140
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6,
    input uwire id_7,
    output supply0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output wire id_11,
    input wire id_12,
    output wor id_13
);
  assign id_9 = id_2;
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6
);
  always disable id_8;
  module_0(
      id_2, id_8, id_5, id_1, id_1, id_1, id_5, id_6, id_8, id_1, id_0, id_8, id_5, id_8
  );
  wire id_9;
  always @(posedge 1) begin
    id_8 = id_5;
  end
  nor (id_1, id_0, id_5, id_2, id_4);
endmodule
