<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>hmereg.h source code [netbsd/sys/dev/ic/hmereg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/hmereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='hmereg.h.html'>hmereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: hmereg.h,v 1.22 2009/05/07 06:46:54 jdc Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1999 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Paul Kranenburg.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * HME Shared Ethernet Block register offsets</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/HME_SEBI_RESET" data-ref="_M/HME_SEBI_RESET">HME_SEBI_RESET</dfn>	(0*4)</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/HME_SEBI_CFG" data-ref="_M/HME_SEBI_CFG">HME_SEBI_CFG</dfn>	(1*4)</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/HME_SEBI_STAT" data-ref="_M/HME_SEBI_STAT">HME_SEBI_STAT</dfn>	(64*4)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/HME_SEBI_IMASK" data-ref="_M/HME_SEBI_IMASK">HME_SEBI_IMASK</dfn>	(65*4)</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/* HME SEB bits. */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_RESET_ETX" data-ref="_M/HME_SEB_RESET_ETX">HME_SEB_RESET_ETX</dfn>	0x00000001	/* reset external transmitter */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_RESET_ERX" data-ref="_M/HME_SEB_RESET_ERX">HME_SEB_RESET_ERX</dfn>	0x00000002	/* reset external receiver */</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_CFG_BURSTMASK" data-ref="_M/HME_SEB_CFG_BURSTMASK">HME_SEB_CFG_BURSTMASK</dfn>	0x00000003	/* covers all burst bits */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_CFG_BURST16" data-ref="_M/HME_SEB_CFG_BURST16">HME_SEB_CFG_BURST16</dfn>	0x00000000	/* 16 byte bursts */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_CFG_BURST32" data-ref="_M/HME_SEB_CFG_BURST32">HME_SEB_CFG_BURST32</dfn>	0x00000001	/* 32 byte bursts */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_CFG_BURST64" data-ref="_M/HME_SEB_CFG_BURST64">HME_SEB_CFG_BURST64</dfn>	0x00000002	/* 64 byte bursts */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_CFG_64BIT" data-ref="_M/HME_SEB_CFG_64BIT">HME_SEB_CFG_64BIT</dfn>	0x00000004	/* 64-bit CEI/SBus DVMA (94) */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_CFG_PARITY" data-ref="_M/HME_SEB_CFG_PARITY">HME_SEB_CFG_PARITY</dfn>	0x00000008	/* DVMA &amp; PIO parity check */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_CFG_VERS" data-ref="_M/HME_SEB_CFG_VERS">HME_SEB_CFG_VERS</dfn>	0xf0000000	/* ether channel version */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_CFG_VERSSHIFT" data-ref="_M/HME_SEB_CFG_VERSSHIFT">HME_SEB_CFG_VERSSHIFT</dfn>	28</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_GOTFRAME" data-ref="_M/HME_SEB_STAT_GOTFRAME">HME_SEB_STAT_GOTFRAME</dfn>	0x00000001	/* frame received */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_RCNTEXP" data-ref="_M/HME_SEB_STAT_RCNTEXP">HME_SEB_STAT_RCNTEXP</dfn>	0x00000002	/* rx frame count expired */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_ACNTEXP" data-ref="_M/HME_SEB_STAT_ACNTEXP">HME_SEB_STAT_ACNTEXP</dfn>	0x00000004	/* align error count expired */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_CCNTEXP" data-ref="_M/HME_SEB_STAT_CCNTEXP">HME_SEB_STAT_CCNTEXP</dfn>	0x00000008	/* crc error count expired */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_LCNTEXP" data-ref="_M/HME_SEB_STAT_LCNTEXP">HME_SEB_STAT_LCNTEXP</dfn>	0x00000010	/* length error count expired */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_RFIFOVF" data-ref="_M/HME_SEB_STAT_RFIFOVF">HME_SEB_STAT_RFIFOVF</dfn>	0x00000020	/* rx fifo overflow */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_CVCNTEXP" data-ref="_M/HME_SEB_STAT_CVCNTEXP">HME_SEB_STAT_CVCNTEXP</dfn>	0x00000040	/* code violation counter exp */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_STSTERR" data-ref="_M/HME_SEB_STAT_STSTERR">HME_SEB_STAT_STSTERR</dfn>	0x00000080	/* xif sqe test failed */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_SENTFRAME" data-ref="_M/HME_SEB_STAT_SENTFRAME">HME_SEB_STAT_SENTFRAME</dfn>	0x00000100	/* frame sent */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_TFIFO_UND" data-ref="_M/HME_SEB_STAT_TFIFO_UND">HME_SEB_STAT_TFIFO_UND</dfn>	0x00000200	/* tx fifo underrun */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_MAXPKTERR" data-ref="_M/HME_SEB_STAT_MAXPKTERR">HME_SEB_STAT_MAXPKTERR</dfn>	0x00000400	/* max-packet size error */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_NCNTEXP" data-ref="_M/HME_SEB_STAT_NCNTEXP">HME_SEB_STAT_NCNTEXP</dfn>	0x00000800	/* normal collision count exp */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_ECNTEXP" data-ref="_M/HME_SEB_STAT_ECNTEXP">HME_SEB_STAT_ECNTEXP</dfn>	0x00001000	/* excess collision count exp */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_LCCNTEXP" data-ref="_M/HME_SEB_STAT_LCCNTEXP">HME_SEB_STAT_LCCNTEXP</dfn>	0x00002000	/* late collision count exp */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_FCNTEXP" data-ref="_M/HME_SEB_STAT_FCNTEXP">HME_SEB_STAT_FCNTEXP</dfn>	0x00004000	/* first collision count exp */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_DTIMEXP" data-ref="_M/HME_SEB_STAT_DTIMEXP">HME_SEB_STAT_DTIMEXP</dfn>	0x00008000	/* defer timer expired */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_RXTOHOST" data-ref="_M/HME_SEB_STAT_RXTOHOST">HME_SEB_STAT_RXTOHOST</dfn>	0x00010000	/* pkt moved from rx fifo-&gt;memory */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_NORXD" data-ref="_M/HME_SEB_STAT_NORXD">HME_SEB_STAT_NORXD</dfn>	0x00020000	/* out of receive descriptors */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_RXERR" data-ref="_M/HME_SEB_STAT_RXERR">HME_SEB_STAT_RXERR</dfn>	0x00040000	/* rx DMA error */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_RXLATERR" data-ref="_M/HME_SEB_STAT_RXLATERR">HME_SEB_STAT_RXLATERR</dfn>	0x00080000	/* late error during rx DMA */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_RXPERR" data-ref="_M/HME_SEB_STAT_RXPERR">HME_SEB_STAT_RXPERR</dfn>	0x00100000	/* parity error during rx DMA */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_RXTERR" data-ref="_M/HME_SEB_STAT_RXTERR">HME_SEB_STAT_RXTERR</dfn>	0x00200000	/* tag error during rx DMA */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_EOPERR" data-ref="_M/HME_SEB_STAT_EOPERR">HME_SEB_STAT_EOPERR</dfn>	0x00400000	/* tx descriptor did not set EOP */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_MIFIRQ" data-ref="_M/HME_SEB_STAT_MIFIRQ">HME_SEB_STAT_MIFIRQ</dfn>	0x00800000	/* mif needs attention */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_HOSTTOTX" data-ref="_M/HME_SEB_STAT_HOSTTOTX">HME_SEB_STAT_HOSTTOTX</dfn>	0x01000000	/* pkt moved from memory-&gt;tx fifo */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_TXALL" data-ref="_M/HME_SEB_STAT_TXALL">HME_SEB_STAT_TXALL</dfn>	0x02000000	/* all pkts in fifo transmitted */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_TXEACK" data-ref="_M/HME_SEB_STAT_TXEACK">HME_SEB_STAT_TXEACK</dfn>	0x04000000	/* error during tx DMA */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_TXLERR" data-ref="_M/HME_SEB_STAT_TXLERR">HME_SEB_STAT_TXLERR</dfn>	0x08000000	/* late error during tx DMA */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_TXPERR" data-ref="_M/HME_SEB_STAT_TXPERR">HME_SEB_STAT_TXPERR</dfn>	0x10000000	/* parity error during tx DMA */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_TXTERR" data-ref="_M/HME_SEB_STAT_TXTERR">HME_SEB_STAT_TXTERR</dfn>	0x20000000	/* tag error durig tx DMA */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_SLVERR" data-ref="_M/HME_SEB_STAT_SLVERR">HME_SEB_STAT_SLVERR</dfn>	0x40000000	/* pio access error */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_SLVPERR" data-ref="_M/HME_SEB_STAT_SLVPERR">HME_SEB_STAT_SLVPERR</dfn>	0x80000000	/* pio access parity error */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_BITS" data-ref="_M/HME_SEB_STAT_BITS">HME_SEB_STAT_BITS</dfn>	"\177\020"				\</u></td></tr>
<tr><th id="86">86</th><td><u>			"b\0GOTFRAME\0b\1RCNTEXP\0b\2ACNTEXP\0"		\</u></td></tr>
<tr><th id="87">87</th><td><u>			"b\3CCNTEXP\0b\4LCNTEXP\0b\5RFIFOVF\0"		\</u></td></tr>
<tr><th id="88">88</th><td><u>			"b\6CVCNTEXP\0b\7STSTERR\0b\10SENTFRAME\0"	\</u></td></tr>
<tr><th id="89">89</th><td><u>			"b\11TFIFO_UND\0b\12MAXPKTERR\0b\13NCNTEXP\0"	\</u></td></tr>
<tr><th id="90">90</th><td><u>			"b\14ECNTEXP\0b\15LCCNTEXP\0b\16FCNTEXP\0"	\</u></td></tr>
<tr><th id="91">91</th><td><u>			"b\17DTIMEXP\0b\20RXTOHOST\0b\21NORXD\0"	\</u></td></tr>
<tr><th id="92">92</th><td><u>			"b\22RXERR\0b\23RXLATERR\0b\24RXPERR\0"		\</u></td></tr>
<tr><th id="93">93</th><td><u>			"b\25RXTERR\0b\26EOPERR\0b\27MIFIRQ\0"		\</u></td></tr>
<tr><th id="94">94</th><td><u>			"b\30HOSTTOTX\0b\31TXALL\0b\32XTEACK\0"		\</u></td></tr>
<tr><th id="95">95</th><td><u>			"b\33TXLERR\0b\34TXPERR\0b\35TXTERR\0"		\</u></td></tr>
<tr><th id="96">96</th><td><u>			"b\36SLVERR\0b\37SLVPERR\0\0"</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="98">ifdef</span> <span class="macro" data-ref="_M/HMEDEBUG">HMEDEBUG</span></u></td></tr>
<tr><th id="99">99</th><td><u>#define HME_SEB_STAT_DEBUG_ERRORS	(HME_SEB_STAT_DTIMEXP | HME_SEB_STAT_RFIFOVF)</u></td></tr>
<tr><th id="100">100</th><td><u>#<span data-ppcond="98">else</span></u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_DEBUG_ERRORS" data-ref="_M/HME_SEB_STAT_DEBUG_ERRORS">HME_SEB_STAT_DEBUG_ERRORS</dfn>	0</u></td></tr>
<tr><th id="102">102</th><td><u>#<span data-ppcond="98">endif</span></u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_ALL_ERRORS" data-ref="_M/HME_SEB_STAT_ALL_ERRORS">HME_SEB_STAT_ALL_ERRORS</dfn>	\</u></td></tr>
<tr><th id="105">105</th><td><u>	(HME_SEB_STAT_SLVPERR  | HME_SEB_STAT_SLVERR  | HME_SEB_STAT_TXTERR   |\</u></td></tr>
<tr><th id="106">106</th><td><u>	 HME_SEB_STAT_TXPERR   | HME_SEB_STAT_TXLERR  | HME_SEB_STAT_TXEACK   |\</u></td></tr>
<tr><th id="107">107</th><td><u>	 HME_SEB_STAT_EOPERR   | HME_SEB_STAT_RXTERR  | HME_SEB_STAT_RXPERR   |\</u></td></tr>
<tr><th id="108">108</th><td><u>	 HME_SEB_STAT_RXLATERR | HME_SEB_STAT_RXERR   | HME_SEB_STAT_NORXD    |\</u></td></tr>
<tr><th id="109">109</th><td><u>	 HME_SEB_STAT_FCNTEXP  | HME_SEB_STAT_LCCNTEXP |\</u></td></tr>
<tr><th id="110">110</th><td><u>	 HME_SEB_STAT_ECNTEXP  | HME_SEB_STAT_NCNTEXP | HME_SEB_STAT_MAXPKTERR|\</u></td></tr>
<tr><th id="111">111</th><td><u>	 HME_SEB_STAT_TFIFO_UND| HME_SEB_STAT_STSTERR | HME_SEB_STAT_CVCNTEXP |\</u></td></tr>
<tr><th id="112">112</th><td><u>	 HME_SEB_STAT_LCNTEXP  | HME_SEB_STAT_CCNTEXP |\</u></td></tr>
<tr><th id="113">113</th><td><u>	 HME_SEB_STAT_ACNTEXP  | HME_SEB_STAT_DEBUG_ERRORS)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/HME_SEB_STAT_VLAN_ERRORS" data-ref="_M/HME_SEB_STAT_VLAN_ERRORS">HME_SEB_STAT_VLAN_ERRORS</dfn>	\</u></td></tr>
<tr><th id="116">116</th><td><u>	(HME_SEB_STAT_SLVPERR  | HME_SEB_STAT_SLVERR  | HME_SEB_STAT_TXTERR   |\</u></td></tr>
<tr><th id="117">117</th><td><u>	 HME_SEB_STAT_TXPERR   | HME_SEB_STAT_TXLERR  | HME_SEB_STAT_TXEACK   |\</u></td></tr>
<tr><th id="118">118</th><td><u>	 HME_SEB_STAT_EOPERR   | HME_SEB_STAT_RXTERR  | HME_SEB_STAT_RXPERR   |\</u></td></tr>
<tr><th id="119">119</th><td><u>	 HME_SEB_STAT_RXLATERR | HME_SEB_STAT_RXERR   | HME_SEB_STAT_NORXD    |\</u></td></tr>
<tr><th id="120">120</th><td><u>	 HME_SEB_STAT_DTIMEXP  | HME_SEB_STAT_FCNTEXP | HME_SEB_STAT_LCCNTEXP |\</u></td></tr>
<tr><th id="121">121</th><td><u>	 HME_SEB_STAT_ECNTEXP  | HME_SEB_STAT_NCNTEXP |                        \</u></td></tr>
<tr><th id="122">122</th><td><u>	 HME_SEB_STAT_TFIFO_UND| HME_SEB_STAT_STSTERR | HME_SEB_STAT_CVCNTEXP |\</u></td></tr>
<tr><th id="123">123</th><td><u>	 HME_SEB_STAT_RFIFOVF  | HME_SEB_STAT_LCNTEXP | HME_SEB_STAT_CCNTEXP  |\</u></td></tr>
<tr><th id="124">124</th><td><u>	 HME_SEB_STAT_ACNTEXP)</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i>/*</i></td></tr>
<tr><th id="127">127</th><td><i> * HME Transmitter register offsets</i></td></tr>
<tr><th id="128">128</th><td><i> */</i></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_PENDING" data-ref="_M/HME_ETXI_PENDING">HME_ETXI_PENDING</dfn>	(0*4)		/* Pending/wakeup */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_CFG" data-ref="_M/HME_ETXI_CFG">HME_ETXI_CFG</dfn>		(1*4)</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_RING" data-ref="_M/HME_ETXI_RING">HME_ETXI_RING</dfn>		(2*4)		/* Descriptor Ring pointer */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_BBASE" data-ref="_M/HME_ETXI_BBASE">HME_ETXI_BBASE</dfn>		(3*4)		/* Buffer base address (ro) */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_BDISP" data-ref="_M/HME_ETXI_BDISP">HME_ETXI_BDISP</dfn>		(4*4)		/* Buffer displacement (ro) */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_FIFO_WPTR" data-ref="_M/HME_ETXI_FIFO_WPTR">HME_ETXI_FIFO_WPTR</dfn>	(5*4)		/* FIFO write pointer */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_FIFO_SWPTR" data-ref="_M/HME_ETXI_FIFO_SWPTR">HME_ETXI_FIFO_SWPTR</dfn>	(6*4)		/* FIFO shadow write pointer */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_FIFO_RPTR" data-ref="_M/HME_ETXI_FIFO_RPTR">HME_ETXI_FIFO_RPTR</dfn>	(7*4)		/* FIFO read pointer */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_FIFO_SRPTR" data-ref="_M/HME_ETXI_FIFO_SRPTR">HME_ETXI_FIFO_SRPTR</dfn>	(8*4)		/* FIFO shadow read pointer */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_FIFO_PKTCNT" data-ref="_M/HME_ETXI_FIFO_PKTCNT">HME_ETXI_FIFO_PKTCNT</dfn>	(9*4)		/* FIFO packet counter */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_STATEMACHINE" data-ref="_M/HME_ETXI_STATEMACHINE">HME_ETXI_STATEMACHINE</dfn>	(10*4)		/* State machine */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_RSIZE" data-ref="_M/HME_ETXI_RSIZE">HME_ETXI_RSIZE</dfn>		(11*4)		/* Ring size */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/HME_ETXI_BPTR" data-ref="_M/HME_ETXI_BPTR">HME_ETXI_BPTR</dfn>		(12*4)		/* Buffer pointer */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i>/* TXI_PENDING bits */</i></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/HME_ETX_TP_DMAWAKEUP" data-ref="_M/HME_ETX_TP_DMAWAKEUP">HME_ETX_TP_DMAWAKEUP</dfn>	0x00000001	/* Start tx (rw, auto-clear) */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* TXI_CFG bits */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/HME_ETX_CFG_DMAENABLE" data-ref="_M/HME_ETX_CFG_DMAENABLE">HME_ETX_CFG_DMAENABLE</dfn>	0x00000001	/* Enable TX DMA */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/HME_ETX_CFG_FIFOTHRESH" data-ref="_M/HME_ETX_CFG_FIFOTHRESH">HME_ETX_CFG_FIFOTHRESH</dfn>	0x000003fe	/* TX fifo threshold */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/HME_ETX_CFG_IRQDAFTER" data-ref="_M/HME_ETX_CFG_IRQDAFTER">HME_ETX_CFG_IRQDAFTER</dfn>	0x00000400	/* Intr after tx-fifo empty */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/HME_ETX_CFG_IRQDBEFORE" data-ref="_M/HME_ETX_CFG_IRQDBEFORE">HME_ETX_CFG_IRQDBEFORE</dfn>	0x00000000	/* Intr before tx-fifo empty */</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i>/*</i></td></tr>
<tr><th id="155">155</th><td><i> * HME Receiver register offsets</i></td></tr>
<tr><th id="156">156</th><td><i> */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/HME_ERXI_CFG" data-ref="_M/HME_ERXI_CFG">HME_ERXI_CFG</dfn>		(0*4)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/HME_ERXI_RING" data-ref="_M/HME_ERXI_RING">HME_ERXI_RING</dfn>		(1*4)		/* Descriptor Ring pointer */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/HME_ERXI_BPTR" data-ref="_M/HME_ERXI_BPTR">HME_ERXI_BPTR</dfn>		(2*4)		/* Data Buffer pointer (ro) */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/HME_ERXI_FIFO_WPTR" data-ref="_M/HME_ERXI_FIFO_WPTR">HME_ERXI_FIFO_WPTR</dfn>	(3*4)		/* FIFO write pointer */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/HME_ERXI_FIFO_SWPTR" data-ref="_M/HME_ERXI_FIFO_SWPTR">HME_ERXI_FIFO_SWPTR</dfn>	(4*4)		/* FIFO shadow write pointer */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/HME_ERXI_FIFO_RPTR" data-ref="_M/HME_ERXI_FIFO_RPTR">HME_ERXI_FIFO_RPTR</dfn>	(5*4)		/* FIFO read pointer */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/HME_ERXI_FIFO_SRPTR" data-ref="_M/HME_ERXI_FIFO_SRPTR">HME_ERXI_FIFO_SRPTR</dfn>	(6*4)		/* FIFO shadow read pointer */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/HME_ERXI_STATEMACHINE" data-ref="_M/HME_ERXI_STATEMACHINE">HME_ERXI_STATEMACHINE</dfn>	(7*4)		/* State machine */</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* ERXI_CFG bits */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/HME_ERX_CFG_DMAENABLE" data-ref="_M/HME_ERX_CFG_DMAENABLE">HME_ERX_CFG_DMAENABLE</dfn>	0x00000001	/* Enable RX DMA */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/HME_ERX_CFG_BYTEOFFSET" data-ref="_M/HME_ERX_CFG_BYTEOFFSET">HME_ERX_CFG_BYTEOFFSET</dfn>	0x00000038	/* RX first byte offset */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/HME_ERX_CFG_RINGSIZE32" data-ref="_M/HME_ERX_CFG_RINGSIZE32">HME_ERX_CFG_RINGSIZE32</dfn>	0x00000000	/* Descriptor ring size: 32 */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/HME_ERX_CFG_RINGSIZE64" data-ref="_M/HME_ERX_CFG_RINGSIZE64">HME_ERX_CFG_RINGSIZE64</dfn>	0x00000200	/* Descriptor ring size: 64 */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/HME_ERX_CFG_RINGSIZE128" data-ref="_M/HME_ERX_CFG_RINGSIZE128">HME_ERX_CFG_RINGSIZE128</dfn>	0x00000400	/* Descriptor ring size: 128 */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/HME_ERX_CFG_RINGSIZE256" data-ref="_M/HME_ERX_CFG_RINGSIZE256">HME_ERX_CFG_RINGSIZE256</dfn>	0x00000600	/* Descriptor ring size: 256 */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/HME_ERX_CFG_CSUMSTART" data-ref="_M/HME_ERX_CFG_CSUMSTART">HME_ERX_CFG_CSUMSTART</dfn>	0x007f0000	/* cksum offset (half words) */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/HME_ERX_CFG_CSUMSHIFT" data-ref="_M/HME_ERX_CFG_CSUMSHIFT">HME_ERX_CFG_CSUMSHIFT</dfn>	16</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/*</i></td></tr>
<tr><th id="177">177</th><td><i> * HME MAC-core register offsets</i></td></tr>
<tr><th id="178">178</th><td><i> */</i></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_XIF" data-ref="_M/HME_MACI_XIF">HME_MACI_XIF</dfn>		(0*4)</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_TXSWRST" data-ref="_M/HME_MACI_TXSWRST">HME_MACI_TXSWRST</dfn>	(130*4)		/* TX reset */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_TXCFG" data-ref="_M/HME_MACI_TXCFG">HME_MACI_TXCFG</dfn>		(131*4)		/* TX config */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_JSIZE" data-ref="_M/HME_MACI_JSIZE">HME_MACI_JSIZE</dfn>		(139*4)		/* TX jam size */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_TXSIZE" data-ref="_M/HME_MACI_TXSIZE">HME_MACI_TXSIZE</dfn>		(140*4)		/* TX max size */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_NCCNT" data-ref="_M/HME_MACI_NCCNT">HME_MACI_NCCNT</dfn>		(144*4)		/* TX normal collision cnt */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_FCCNT" data-ref="_M/HME_MACI_FCCNT">HME_MACI_FCCNT</dfn>		(145*4)		/* TX first collision cnt */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_EXCNT" data-ref="_M/HME_MACI_EXCNT">HME_MACI_EXCNT</dfn>		(146*4)		/* TX excess collision cnt */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_LTCNT" data-ref="_M/HME_MACI_LTCNT">HME_MACI_LTCNT</dfn>		(147*4)		/* TX late collision cnt */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_RANDSEED" data-ref="_M/HME_MACI_RANDSEED">HME_MACI_RANDSEED</dfn>	(148*4)		/*  */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_RXSWRST" data-ref="_M/HME_MACI_RXSWRST">HME_MACI_RXSWRST</dfn>	(194*4)		/* RX reset */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_RXCFG" data-ref="_M/HME_MACI_RXCFG">HME_MACI_RXCFG</dfn>		(195*4)		/* RX config */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_RXSIZE" data-ref="_M/HME_MACI_RXSIZE">HME_MACI_RXSIZE</dfn>		(196*4)		/* RX max size */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_MACADDR2" data-ref="_M/HME_MACI_MACADDR2">HME_MACI_MACADDR2</dfn>	(198*4)		/* MAC address */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_MACADDR1" data-ref="_M/HME_MACI_MACADDR1">HME_MACI_MACADDR1</dfn>	(199*4)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_MACADDR0" data-ref="_M/HME_MACI_MACADDR0">HME_MACI_MACADDR0</dfn>	(200*4)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_STAT_RCNT" data-ref="_M/HME_MACI_STAT_RCNT">HME_MACI_STAT_RCNT</dfn>	(201*4)		/* RX frame count */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_STAT_LCNT" data-ref="_M/HME_MACI_STAT_LCNT">HME_MACI_STAT_LCNT</dfn>	(202*4)		/* Length error count */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_STAT_ACNT" data-ref="_M/HME_MACI_STAT_ACNT">HME_MACI_STAT_ACNT</dfn>	(203*4)		/* Align error count */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_STAT_CCNT" data-ref="_M/HME_MACI_STAT_CCNT">HME_MACI_STAT_CCNT</dfn>	(204*4)		/* FCS error count */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_STATE" data-ref="_M/HME_MACI_STATE">HME_MACI_STATE</dfn>		(205*4)		/* RX_MAC state machine */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_STAT_CVCNT" data-ref="_M/HME_MACI_STAT_CVCNT">HME_MACI_STAT_CVCNT</dfn>	(206*4)		/* Code violation count */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_HASHTAB3" data-ref="_M/HME_MACI_HASHTAB3">HME_MACI_HASHTAB3</dfn>	(208*4)		/* Address hash table */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_HASHTAB2" data-ref="_M/HME_MACI_HASHTAB2">HME_MACI_HASHTAB2</dfn>	(209*4)</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_HASHTAB1" data-ref="_M/HME_MACI_HASHTAB1">HME_MACI_HASHTAB1</dfn>	(210*4)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_HASHTAB0" data-ref="_M/HME_MACI_HASHTAB0">HME_MACI_HASHTAB0</dfn>	(211*4)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_AFILTER2" data-ref="_M/HME_MACI_AFILTER2">HME_MACI_AFILTER2</dfn>	(212*4)		/* Address filter */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_AFILTER1" data-ref="_M/HME_MACI_AFILTER1">HME_MACI_AFILTER1</dfn>	(213*4)</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_AFILTER0" data-ref="_M/HME_MACI_AFILTER0">HME_MACI_AFILTER0</dfn>	(214*4)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/HME_MACI_AFILTER_MASK" data-ref="_M/HME_MACI_AFILTER_MASK">HME_MACI_AFILTER_MASK</dfn>	(215*4)</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>/* XIF config register. */</i></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_XIF_OE" data-ref="_M/HME_MAC_XIF_OE">HME_MAC_XIF_OE</dfn>		0x00000001	/* Output driver enable */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_XIF_XLBACK" data-ref="_M/HME_MAC_XIF_XLBACK">HME_MAC_XIF_XLBACK</dfn>	0x00000002	/* Loopback-mode XIF enable */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_XIF_MLBACK" data-ref="_M/HME_MAC_XIF_MLBACK">HME_MAC_XIF_MLBACK</dfn>	0x00000004	/* Loopback-mode MII enable */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_XIF_MIIENABLE" data-ref="_M/HME_MAC_XIF_MIIENABLE">HME_MAC_XIF_MIIENABLE</dfn>	0x00000008	/* MII receive buffer enable */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_XIF_SQENABLE" data-ref="_M/HME_MAC_XIF_SQENABLE">HME_MAC_XIF_SQENABLE</dfn>	0x00000010	/* SQE test enable */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_XIF_SQETWIN" data-ref="_M/HME_MAC_XIF_SQETWIN">HME_MAC_XIF_SQETWIN</dfn>	0x000003e0	/* SQE time window */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_XIF_LANCE" data-ref="_M/HME_MAC_XIF_LANCE">HME_MAC_XIF_LANCE</dfn>	0x00000010	/* Lance mode enable */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_XIF_LIPG0" data-ref="_M/HME_MAC_XIF_LIPG0">HME_MAC_XIF_LIPG0</dfn>	0x000003e0	/* Lance mode IPG0 */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_XIF_BITS" data-ref="_M/HME_MAC_XIF_BITS">HME_MAC_XIF_BITS</dfn>	"\177\020"				\</u></td></tr>
<tr><th id="220">220</th><td><u>				"b\0OE\0b\1XLBACK\0b\2MLBACK\0"		\</u></td></tr>
<tr><th id="221">221</th><td><u>				"b\4MIIENA\0b\4SQEENA\0\0"</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* Transmit config register. */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_TXCFG_ENABLE" data-ref="_M/HME_MAC_TXCFG_ENABLE">HME_MAC_TXCFG_ENABLE</dfn>	0x00000001	/* Enable the transmitter */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_TXCFG_SMODE" data-ref="_M/HME_MAC_TXCFG_SMODE">HME_MAC_TXCFG_SMODE</dfn>	0x00000020	/* Enable slow transmit mode */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_TXCFG_CIGN" data-ref="_M/HME_MAC_TXCFG_CIGN">HME_MAC_TXCFG_CIGN</dfn>	0x00000040	/* Ignore transmit collisions */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_TXCFG_FCSOFF" data-ref="_M/HME_MAC_TXCFG_FCSOFF">HME_MAC_TXCFG_FCSOFF</dfn>	0x00000080	/* Do not emit FCS */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_TXCFG_DBACKOFF" data-ref="_M/HME_MAC_TXCFG_DBACKOFF">HME_MAC_TXCFG_DBACKOFF</dfn>	0x00000100	/* Disable backoff */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_TXCFG_FULLDPLX" data-ref="_M/HME_MAC_TXCFG_FULLDPLX">HME_MAC_TXCFG_FULLDPLX</dfn>	0x00000200	/* Enable full-duplex */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_TXCFG_DGIVEUP" data-ref="_M/HME_MAC_TXCFG_DGIVEUP">HME_MAC_TXCFG_DGIVEUP</dfn>	0x00000400	/* Don't give up on transmits */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_TXCFG_BITS" data-ref="_M/HME_MAC_TXCFG_BITS">HME_MAC_TXCFG_BITS</dfn>	"\177\020"				\</u></td></tr>
<tr><th id="232">232</th><td><u>				"b\0ENA\0b\6SMODE\0b\7IGNCOLL\0"	\</u></td></tr>
<tr><th id="233">233</th><td><u>				"b\x8_FCSOFF\0b\x9_DBACKOFF\0"		\</u></td></tr>
<tr><th id="234">234</th><td><u>				"b\xa_FULLDPLX\0b\xc_DGIVEUP\0\0"</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* Receive config register. */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_RXCFG_ENABLE" data-ref="_M/HME_MAC_RXCFG_ENABLE">HME_MAC_RXCFG_ENABLE</dfn>	0x00000001 /* Enable the receiver */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_RXCFG_PSTRIP" data-ref="_M/HME_MAC_RXCFG_PSTRIP">HME_MAC_RXCFG_PSTRIP</dfn>	0x00000020 /* Pad byte strip enable */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_RXCFG_PMISC" data-ref="_M/HME_MAC_RXCFG_PMISC">HME_MAC_RXCFG_PMISC</dfn>	0x00000040 /* Enable promiscuous mode */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_RXCFG_DERR" data-ref="_M/HME_MAC_RXCFG_DERR">HME_MAC_RXCFG_DERR</dfn>	0x00000080 /* Disable error checking */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_RXCFG_DCRCS" data-ref="_M/HME_MAC_RXCFG_DCRCS">HME_MAC_RXCFG_DCRCS</dfn>	0x00000100 /* Disable CRC stripping */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_RXCFG_ME" data-ref="_M/HME_MAC_RXCFG_ME">HME_MAC_RXCFG_ME</dfn>	0x00000200 /* Receive packets addressed to me */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_RXCFG_PGRP" data-ref="_M/HME_MAC_RXCFG_PGRP">HME_MAC_RXCFG_PGRP</dfn>	0x00000400 /* Enable promisc group mode */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_RXCFG_HENABLE" data-ref="_M/HME_MAC_RXCFG_HENABLE">HME_MAC_RXCFG_HENABLE</dfn>	0x00000800 /* Enable the hash filter */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_RXCFG_AENABLE" data-ref="_M/HME_MAC_RXCFG_AENABLE">HME_MAC_RXCFG_AENABLE</dfn>	0x00001000 /* Enable the address filter */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/HME_MAC_RXCFG_BITS" data-ref="_M/HME_MAC_RXCFG_BITS">HME_MAC_RXCFG_BITS</dfn>	"\177\020"				\</u></td></tr>
<tr><th id="247">247</th><td><u>				"b\0ENA\0b\6PSTRIP\0b\7PMISC\0"		\</u></td></tr>
<tr><th id="248">248</th><td><u>				"b\x8ERRDIS\0b\x9CRCDIS\0b\xaME\0"	\</u></td></tr>
<tr><th id="249">249</th><td><u>				"b\xbPGRP\0b\xcHASHENA\0\xd_ADDRENA\0\0"</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/*</i></td></tr>
<tr><th id="252">252</th><td><i> * HME MIF register offsets</i></td></tr>
<tr><th id="253">253</th><td><i> */</i></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/HME_MIFI_BB_CLK" data-ref="_M/HME_MIFI_BB_CLK">HME_MIFI_BB_CLK</dfn>		(0*4)	/* bit-bang clock */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/HME_MIFI_BB_DATA" data-ref="_M/HME_MIFI_BB_DATA">HME_MIFI_BB_DATA</dfn>	(1*4)	/* bit-bang data */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/HME_MIFI_BB_OE" data-ref="_M/HME_MIFI_BB_OE">HME_MIFI_BB_OE</dfn>		(2*4)	/* bit-bang output enable */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/HME_MIFI_FO" data-ref="_M/HME_MIFI_FO">HME_MIFI_FO</dfn>		(3*4)	/* frame output */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/HME_MIFI_CFG" data-ref="_M/HME_MIFI_CFG">HME_MIFI_CFG</dfn>		(4*4)	/*  */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/HME_MIFI_IMASK" data-ref="_M/HME_MIFI_IMASK">HME_MIFI_IMASK</dfn>		(5*4)	/* Interrupt mask for status change */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/HME_MIFI_STAT" data-ref="_M/HME_MIFI_STAT">HME_MIFI_STAT</dfn>		(6*4)	/* Status (ro, auto-clear) */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/HME_MIFI_SM" data-ref="_M/HME_MIFI_SM">HME_MIFI_SM</dfn>		(7*4)	/* State machine (ro) */</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i>/* MIF Configuration register */</i></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_CFG_PHY" data-ref="_M/HME_MIF_CFG_PHY">HME_MIF_CFG_PHY</dfn>		0x00000001	/* PHY select */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_CFG_PE" data-ref="_M/HME_MIF_CFG_PE">HME_MIF_CFG_PE</dfn>		0x00000002	/* Poll enable */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_CFG_BBMODE" data-ref="_M/HME_MIF_CFG_BBMODE">HME_MIF_CFG_BBMODE</dfn>	0x00000004	/* Bit-bang mode */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_CFG_PRADDR" data-ref="_M/HME_MIF_CFG_PRADDR">HME_MIF_CFG_PRADDR</dfn>	0x000000f8	/* Poll register address */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_CFG_MDI0" data-ref="_M/HME_MIF_CFG_MDI0">HME_MIF_CFG_MDI0</dfn>	0x00000100	/* MDI_0 (ro) */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_CFG_MDI1" data-ref="_M/HME_MIF_CFG_MDI1">HME_MIF_CFG_MDI1</dfn>	0x00000200	/* MDI_1 (ro) */</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_CFG_PPADDR" data-ref="_M/HME_MIF_CFG_PPADDR">HME_MIF_CFG_PPADDR</dfn>	0x00007c00	/* Poll phy address */</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_CFG_BITS" data-ref="_M/HME_MIF_CFG_BITS">HME_MIF_CFG_BITS</dfn>	"\177\020"				\</u></td></tr>
<tr><th id="272">272</th><td><u>				"b\0PHYEXT\0b\1POLLENA\0b\3BBMODE\0"	\</u></td></tr>
<tr><th id="273">273</th><td><u>				"b\x8MDI0\0b\x9MDI1\0\0"</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><i>/* MIF Frame/Output register */</i></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_ST" data-ref="_M/HME_MIF_FO_ST">HME_MIF_FO_ST</dfn>		0xc0000000	/* Start of frame */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_ST_SHIFT" data-ref="_M/HME_MIF_FO_ST_SHIFT">HME_MIF_FO_ST_SHIFT</dfn>	30		/* */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_OPC" data-ref="_M/HME_MIF_FO_OPC">HME_MIF_FO_OPC</dfn>		0x30000000	/* Opcode */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_OPC_SHIFT" data-ref="_M/HME_MIF_FO_OPC_SHIFT">HME_MIF_FO_OPC_SHIFT</dfn>	28		/* */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_PHYAD" data-ref="_M/HME_MIF_FO_PHYAD">HME_MIF_FO_PHYAD</dfn>	0x0f800000	/* PHY Address */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_PHYAD_SHIFT" data-ref="_M/HME_MIF_FO_PHYAD_SHIFT">HME_MIF_FO_PHYAD_SHIFT</dfn>	23		/* */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_REGAD" data-ref="_M/HME_MIF_FO_REGAD">HME_MIF_FO_REGAD</dfn>	0x007c0000	/* Register Address */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_REGAD_SHIFT" data-ref="_M/HME_MIF_FO_REGAD_SHIFT">HME_MIF_FO_REGAD_SHIFT</dfn>	18		/* */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_TAMSB" data-ref="_M/HME_MIF_FO_TAMSB">HME_MIF_FO_TAMSB</dfn>	0x00020000	/* Turn-around MSB */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_TALSB" data-ref="_M/HME_MIF_FO_TALSB">HME_MIF_FO_TALSB</dfn>	0x00010000	/* Turn-around LSB */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/HME_MIF_FO_DATA" data-ref="_M/HME_MIF_FO_DATA">HME_MIF_FO_DATA</dfn>		0x0000ffff	/* data to read or write */</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i>/* Wired HME PHY addresses */</i></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/HME_PHYAD_INTERNAL" data-ref="_M/HME_PHYAD_INTERNAL">HME_PHYAD_INTERNAL</dfn>	1</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/HME_PHYAD_EXTERNAL" data-ref="_M/HME_PHYAD_EXTERNAL">HME_PHYAD_EXTERNAL</dfn>	0</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/*</i></td></tr>
<tr><th id="293">293</th><td><i> * Buffer Descriptors.</i></td></tr>
<tr><th id="294">294</th><td><i> */</i></td></tr>
<tr><th id="295">295</th><td><u>#<span data-ppcond="295">ifdef</span> <span class="macro" data-ref="_M/notdef">notdef</span></u></td></tr>
<tr><th id="296">296</th><td><b>struct</b> hme_xd {</td></tr>
<tr><th id="297">297</th><td>	<em>volatile</em> uint32_t	xd_flags;</td></tr>
<tr><th id="298">298</th><td>	<em>volatile</em> uint32_t	xd_addr;	<i>/* Buffer address (DMA) */</i></td></tr>
<tr><th id="299">299</th><td>};</td></tr>
<tr><th id="300">300</th><td><u>#<span data-ppcond="295">endif</span></u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/HME_XD_SIZE" data-ref="_M/HME_XD_SIZE">HME_XD_SIZE</dfn>			8</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/HME_XD_FLAGS" data-ref="_M/HME_XD_FLAGS">HME_XD_FLAGS</dfn>(b, i)		((char *)(b) + ((i) * HME_XD_SIZE) + 0)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/HME_XD_ADDR" data-ref="_M/HME_XD_ADDR">HME_XD_ADDR</dfn>(b, i)		((char *)(b) + ((i) * HME_XD_SIZE) + 4)</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/HME_XD_GETFLAGS" data-ref="_M/HME_XD_GETFLAGS">HME_XD_GETFLAGS</dfn>(p, b, i)					\</u></td></tr>
<tr><th id="305">305</th><td><u>	(p) ? le32toh(*((uint32_t *)HME_XD_FLAGS(b,i))) :		\</u></td></tr>
<tr><th id="306">306</th><td><u>		(*((uint32_t *)HME_XD_FLAGS(b,i)))</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/HME_XD_SETFLAGS" data-ref="_M/HME_XD_SETFLAGS">HME_XD_SETFLAGS</dfn>(p, b, i, f)	do {				\</u></td></tr>
<tr><th id="308">308</th><td><u>	*((uint32_t *)HME_XD_FLAGS(b,i)) = ((p) ? htole32((f)) : (f));	\</u></td></tr>
<tr><th id="309">309</th><td><u>} while(/* CONSTCOND */ 0)</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/HME_XD_SETADDR" data-ref="_M/HME_XD_SETADDR">HME_XD_SETADDR</dfn>(p, b, i, a)	do {				\</u></td></tr>
<tr><th id="311">311</th><td><u>	*((uint32_t *)HME_XD_ADDR(b,i)) = ((p) ? htole32((a)) : (a));	\</u></td></tr>
<tr><th id="312">312</th><td><u>} while(/* CONSTCOND */ 0)</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i>/* Descriptor control word flag values */</i></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/HME_XD_OWN" data-ref="_M/HME_XD_OWN">HME_XD_OWN</dfn>	0x80000000	/* ownership: 1=hw, 0=sw */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/HME_XD_SOP" data-ref="_M/HME_XD_SOP">HME_XD_SOP</dfn>	0x40000000	/* start of packet marker (tx) */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/HME_XD_OFL" data-ref="_M/HME_XD_OFL">HME_XD_OFL</dfn>	0x40000000	/* buffer overflow (rx) */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/HME_XD_EOP" data-ref="_M/HME_XD_EOP">HME_XD_EOP</dfn>	0x20000000	/* end of packet marker (tx) */</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/HME_XD_TXCKSUM" data-ref="_M/HME_XD_TXCKSUM">HME_XD_TXCKSUM</dfn>	0x10000000	/* checksum enable (tx) */</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/HME_XD_TXCSSTUFF" data-ref="_M/HME_XD_TXCSSTUFF">HME_XD_TXCSSTUFF</dfn> 0xff00000	/* checksum stuff offset (tx) */</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/HME_XD_TXCSSTUFFSHIFT" data-ref="_M/HME_XD_TXCSSTUFFSHIFT">HME_XD_TXCSSTUFFSHIFT</dfn>  20</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/HME_XD_TXCSSTART" data-ref="_M/HME_XD_TXCSSTART">HME_XD_TXCSSTART</dfn> 0x000fc000	/* checksum start offset (tx) */</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/HME_XD_TXCSSTARTSHIFT" data-ref="_M/HME_XD_TXCSSTARTSHIFT">HME_XD_TXCSSTARTSHIFT</dfn>  14</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/HME_XD_TXLENMSK" data-ref="_M/HME_XD_TXLENMSK">HME_XD_TXLENMSK</dfn>	0x00003fff	/* packet length mask (tx) */</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/HME_XD_RXLENMSK" data-ref="_M/HME_XD_RXLENMSK">HME_XD_RXLENMSK</dfn>	0x3fff0000	/* packet length mask (rx) */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/HME_XD_RXLENSHIFT" data-ref="_M/HME_XD_RXLENSHIFT">HME_XD_RXLENSHIFT</dfn>	16</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/HME_XD_RXCKSUM" data-ref="_M/HME_XD_RXCKSUM">HME_XD_RXCKSUM</dfn>	0x0000ffff	/* packet checksum (rx), complement */</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><i>/* Macros to encode/decode the receive buffer size from the flags field */</i></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/HME_XD_ENCODE_RSIZE" data-ref="_M/HME_XD_ENCODE_RSIZE">HME_XD_ENCODE_RSIZE</dfn>(sz)		\</u></td></tr>
<tr><th id="332">332</th><td><u>	(((sz) &lt;&lt; HME_XD_RXLENSHIFT) &amp; HME_XD_RXLENMSK)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/HME_XD_DECODE_RSIZE" data-ref="_M/HME_XD_DECODE_RSIZE">HME_XD_DECODE_RSIZE</dfn>(flags)	\</u></td></tr>
<tr><th id="334">334</th><td><u>	(((flags) &amp; HME_XD_RXLENMSK) &gt;&gt; HME_XD_RXLENSHIFT)</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><i>/* Provide encode/decode macros for the transmit buffers for symmetry */</i></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/HME_XD_ENCODE_TSIZE" data-ref="_M/HME_XD_ENCODE_TSIZE">HME_XD_ENCODE_TSIZE</dfn>(sz)		\</u></td></tr>
<tr><th id="338">338</th><td><u>	(((sz) &lt;&lt; 0) &amp; HME_XD_TXLENMSK)</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/HME_XD_DECODE_TSIZE" data-ref="_M/HME_XD_DECODE_TSIZE">HME_XD_DECODE_TSIZE</dfn>(flags)	\</u></td></tr>
<tr><th id="340">340</th><td><u>	(((flags) &amp; HME_XD_TXLENMSK) &gt;&gt; 0)</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='hme.c.html'>netbsd/sys/dev/ic/hme.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
