Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr 25 13:49:26 2020
| Host         : DESKTOP-L3OMJC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.239        0.000                      0                 5017        0.039        0.000                      0                 5017        3.750        0.000                       0                  1929  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 41.666}       83.333          12.000          
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                         16.667        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        1.239        0.000                      0                 4021        0.039        0.000                      0                 4021        3.750        0.000                       0                  1925  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        1.582        0.000                      0                  996        1.291        0.000                      0                  996  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 2.626ns (30.895%)  route 5.874ns (69.105%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X49Y16         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/Q
                         net (fo=128, routed)         2.023     1.547    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[1]
    SLICE_X45Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.671 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[18]_i_6/O
                         net (fo=1, routed)           0.000     1.671    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[18]_i_6_n_0
    SLICE_X45Y36         MUXF7 (Prop_muxf7_I0_O)      0.212     1.883 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[18]_i_3/O
                         net (fo=2, routed)           0.639     2.522    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[18]_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.299     2.821 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/mem_held_addr[19]_i_3/O
                         net (fo=2, routed)           1.079     3.900    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/pc_reg[31]_2[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.298 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.298    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.412    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.760 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27]_i_1/O[1]
                         net (fo=6, routed)           0.846     5.606    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/D[10]
    SLICE_X46Y21         LUT4 (Prop_lut4_I0_O)        0.303     5.909 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5/O
                         net (fo=1, routed)           0.282     6.191    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5_n_0
    SLICE_X46Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_3/O
                         net (fo=4, routed)           0.597     6.913    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/z_27_20__6
    SLICE_X43Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.037 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_i_4/O
                         net (fo=1, routed)           0.407     7.444    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_reg[31]_1
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.568 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/dtcm_sel_i_1/O
                         net (fo=1, routed)           0.000     7.568    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel
    SLICE_X43Y23         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.435     8.456    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/HCLK
    SLICE_X43Y23         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/C
                         clock pessimism              0.562     9.018    
                         clock uncertainty           -0.243     8.775    
    SLICE_X43Y23         FDCE (Setup_fdce_C_D)        0.031     8.806    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 2.626ns (30.918%)  route 5.867ns (69.082%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X49Y16         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/Q
                         net (fo=128, routed)         2.023     1.547    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[1]
    SLICE_X45Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.671 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[18]_i_6/O
                         net (fo=1, routed)           0.000     1.671    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[18]_i_6_n_0
    SLICE_X45Y36         MUXF7 (Prop_muxf7_I0_O)      0.212     1.883 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[18]_i_3/O
                         net (fo=2, routed)           0.639     2.522    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[18]_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.299     2.821 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/mem_held_addr[19]_i_3/O
                         net (fo=2, routed)           1.079     3.900    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/pc_reg[31]_2[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.298 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.298    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.412    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.760 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27]_i_1/O[1]
                         net (fo=6, routed)           0.846     5.606    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/D[10]
    SLICE_X46Y21         LUT4 (Prop_lut4_I0_O)        0.303     5.909 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5/O
                         net (fo=1, routed)           0.282     6.191    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5_n_0
    SLICE_X46Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.315 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_3/O
                         net (fo=4, routed)           0.554     6.869    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_27_20__6
    SLICE_X44Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.993 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_i_6/O
                         net (fo=1, routed)           0.444     7.437    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/au_zero
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.561 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/z_flag_mux_i_1/O
                         net (fo=1, routed)           0.000     7.561    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/nxt_z_flag_mux
    SLICE_X44Y16         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.444     8.465    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/HCLK
    SLICE_X44Y16         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg/C
                         clock pessimism              0.562     9.027    
                         clock uncertainty           -0.243     8.784    
    SLICE_X44Y16         FDCE (Setup_fdce_C_D)        0.029     8.813    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 2.698ns (31.806%)  route 5.785ns (68.194%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X49Y16         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/Q
                         net (fo=128, routed)         2.023     1.547    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[1]
    SLICE_X45Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.671 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[18]_i_6/O
                         net (fo=1, routed)           0.000     1.671    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[18]_i_6_n_0
    SLICE_X45Y36         MUXF7 (Prop_muxf7_I0_O)      0.212     1.883 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[18]_i_3/O
                         net (fo=2, routed)           0.639     2.522    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[18]_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.299     2.821 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/mem_held_addr[19]_i_3/O
                         net (fo=2, routed)           1.079     3.900    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/pc_reg[31]_2[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.298 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.298    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.412    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.760 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27]_i_1/O[1]
                         net (fo=6, routed)           1.167     5.927    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27][1]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.295     6.222 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp_i_7/O
                         net (fo=1, routed)           0.582     6.803    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp_i_7_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.328     7.131 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp_i_3/O
                         net (fo=1, routed)           0.295     7.427    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.551 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp_i_1/O
                         net (fo=1, routed)           0.000     7.551    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp_i_1_n_0
    SLICE_X41Y26         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.435     8.456    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/HCLK
    SLICE_X41Y26         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp_reg/C
                         clock pessimism              0.562     9.018    
                         clock uncertainty           -0.243     8.775    
    SLICE_X41Y26         FDCE (Setup_fdce_C_D)        0.029     8.804    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_active_sp_reg
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 3.467ns (40.798%)  route 5.031ns (59.202%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.567    -0.929    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X49Y13         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/Q
                         net (fo=1, routed)           1.359     0.886    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6]_9[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.124     1.010 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5/O
                         net (fo=1, routed)           0.000     1.010    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5_n_0
    SLICE_X47Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     1.255 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X47Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     1.359 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.450     1.809    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.316     2.125 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.505     2.630    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.409     3.163    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.819 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.933    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.047    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.161    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.490 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1/O[3]
                         net (fo=6, routed)           1.054     5.544    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/D[4]
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.306     5.850 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_4/O
                         net (fo=3, routed)           0.589     6.439    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/not_itcm_au0
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.124     6.563 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/biu_commit_reg_i_7/O
                         net (fo=1, routed)           0.665     7.228    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/biu_commit_au2__0
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/biu_commit_reg_i_3/O
                         net (fo=1, routed)           0.000     7.352    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/u_dp/u_alu_dec/biu_commit_au__0
    SLICE_X43Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     7.569 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/biu_commit_reg_reg_i_1/O
                         net (fo=1, routed)           0.000     7.569    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit
    SLICE_X43Y26         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.435     8.456    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HCLK
    SLICE_X43Y26         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit_reg_reg/C
                         clock pessimism              0.562     9.018    
                         clock uncertainty           -0.243     8.775    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.064     8.839    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_commit_reg_reg
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 2.697ns (34.930%)  route 5.024ns (65.070%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.567    -0.929    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X49Y13         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/Q
                         net (fo=1, routed)           1.359     0.886    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6]_9[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.124     1.010 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5/O
                         net (fo=1, routed)           0.000     1.010    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5_n_0
    SLICE_X47Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     1.255 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X47Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     1.359 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.450     1.809    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.316     2.125 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.505     2.630    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.409     3.163    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.819 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.933    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.189 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[2]
                         net (fo=5, routed)           0.508     4.697    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][2]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.302     4.999 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_5/O
                         net (fo=17, routed)          1.793     6.792    design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/ADDRARDADDR[8]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.486     8.506    design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/HCLK
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.490     8.996    
                         clock uncertainty           -0.243     8.754    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.188    design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_1_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 2.660ns (34.212%)  route 5.115ns (65.788%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.567    -0.929    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X49Y13         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/Q
                         net (fo=1, routed)           1.359     0.886    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6]_9[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.124     1.010 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5/O
                         net (fo=1, routed)           0.000     1.010    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5_n_0
    SLICE_X47Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     1.255 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X47Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     1.359 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.450     1.809    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.316     2.125 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.505     2.630    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.409     3.163    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.819 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.148 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/O[3]
                         net (fo=5, routed)           0.628     4.776    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7][3]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.306     5.082 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_8/O
                         net (fo=17, routed)          1.764     6.846    design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[5]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_1_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.497     8.517    design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.243     8.837    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.271    design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_1_1
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_1_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 2.790ns (35.964%)  route 4.968ns (64.036%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.567    -0.929    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X49Y13         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/Q
                         net (fo=1, routed)           1.359     0.886    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6]_9[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.124     1.010 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5/O
                         net (fo=1, routed)           0.000     1.010    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5_n_0
    SLICE_X47Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     1.255 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X47Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     1.359 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.450     1.809    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.316     2.125 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.505     2.630    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.409     3.163    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.819 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.933    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.281 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[1]
                         net (fo=5, routed)           0.615     4.896    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][1]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.303     5.199 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_6/O
                         net (fo=17, routed)          1.630     6.829    design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[7]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_1_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.497     8.517    design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.243     8.837    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.271    design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_1_1
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 2.368ns (29.547%)  route 5.646ns (70.453%))
  Logic Levels:           8  (CARRY4=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X49Y16         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[1]/Q
                         net (fo=128, routed)         2.023     1.547    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[1]
    SLICE_X45Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.671 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[18]_i_6/O
                         net (fo=1, routed)           0.000     1.671    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[18]_i_6_n_0
    SLICE_X45Y36         MUXF7 (Prop_muxf7_I0_O)      0.212     1.883 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[18]_i_3/O
                         net (fo=2, routed)           0.639     2.522    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[18]_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.299     2.821 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/mem_held_addr[19]_i_3/O
                         net (fo=2, routed)           1.079     3.900    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/pc_reg[31]_2[17]
    SLICE_X45Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.298 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.298    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.412 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.412    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.526 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.526    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.874 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[31]_i_1/O[1]
                         net (fo=9, routed)           0.893     5.767    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/O[1]
    SLICE_X45Y30         LUT6 (Prop_lut6_I1_O)        0.303     6.070 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/reg_file_a[15][29]_i_1/O
                         net (fo=18, routed)          1.012     7.082    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_24_29/DIC1
    SLICE_X46Y26         RAMD32                                       r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.436     8.457    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_24_29/WCLK
    SLICE_X46Y26         RAMD32                                       r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.562     9.019    
                         clock uncertainty           -0.243     8.776    
    SLICE_X46Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.527    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 2.660ns (34.693%)  route 5.007ns (65.307%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.567    -0.929    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X49Y13         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/Q
                         net (fo=1, routed)           1.359     0.886    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6]_9[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.124     1.010 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5/O
                         net (fo=1, routed)           0.000     1.010    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5_n_0
    SLICE_X47Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     1.255 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X47Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     1.359 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.450     1.809    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.316     2.125 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.505     2.630    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.409     3.163    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.819 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.148 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/O[3]
                         net (fo=5, routed)           0.628     4.776    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7][3]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.306     5.082 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_8/O
                         net (fo=17, routed)          1.656     6.738    design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/ADDRARDADDR[5]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.486     8.506    design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/HCLK
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.490     8.996    
                         clock uncertainty           -0.243     8.754    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.188    design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 2.790ns (36.077%)  route 4.944ns (63.923%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.567    -0.929    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X49Y13         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6][0]/Q
                         net (fo=1, routed)           1.359     0.886    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[6]_9[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.124     1.010 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5/O
                         net (fo=1, routed)           0.000     1.010    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_5_n_0
    SLICE_X47Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     1.255 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X47Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     1.359 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.450     1.809    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.316     2.125 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.505     2.630    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.409     3.163    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.819 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.933    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.281 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[1]
                         net (fo=5, routed)           0.615     4.896    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][1]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.303     5.199 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_6/O
                         net (fo=17, routed)          1.605     6.804    design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[7]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.498     8.518    design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
                         clock pessimism              0.562     9.080    
                         clock uncertainty           -0.243     8.838    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.272    design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_1
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  1.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.307%)  route 0.114ns (44.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.561    -0.616    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y14         FDRE                                         r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.361    design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y13         SRLC32E                                      r  design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.828    -0.857    design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y13         SRLC32E                                      r  design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.273    -0.583    
    SLICE_X34Y13         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.400    design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.057%)  route 0.229ns (61.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.555    -0.622    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HCLK
    SLICE_X40Y22         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[21]/Q
                         net (fo=1, routed)           0.229    -0.252    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/HWDATA_reg[31][21]
    SLICE_X34Y22         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.820    -0.865    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/HCLK
    SLICE_X34Y22         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[21]/C
                         clock pessimism              0.502    -0.362    
    SLICE_X34Y22         FDCE (Hold_fdce_C_D)         0.052    -0.310    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[21]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.733%)  route 0.254ns (64.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.553    -0.624    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HCLK
    SLICE_X36Y23         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[16]/Q
                         net (fo=1, routed)           0.254    -0.230    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/HWDATA_reg[31][16]
    SLICE_X33Y20         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.823    -0.862    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/HCLK
    SLICE_X33Y20         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[16]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.070    -0.289    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[16]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.033%)  route 0.261ns (64.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.553    -0.624    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HCLK
    SLICE_X36Y23         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[20]/Q
                         net (fo=1, routed)           0.261    -0.222    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/HWDATA_reg[31][20]
    SLICE_X32Y20         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.823    -0.862    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/HCLK
    SLICE_X32Y20         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[20]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X32Y20         FDCE (Hold_fdce_C_D)         0.070    -0.289    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[20]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_ex_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.225%)  route 0.225ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.554    -0.623    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/HCLK
    SLICE_X35Y28         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.128    -0.495 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de_reg/Q
                         net (fo=1, routed)           0.225    -0.270    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de
    SLICE_X40Y28         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_ex_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.823    -0.862    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/HCLK
    SLICE_X40Y28         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_ex_reg/C
                         clock pessimism              0.502    -0.359    
    SLICE_X40Y28         FDCE (Hold_fdce_C_D)         0.016    -0.343    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_ex_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.559    -0.618    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HCLK
    SLICE_X32Y17         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[3]/Q
                         net (fo=3, routed)           0.266    -0.211    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/HWDATA_reg[31][3]
    SLICE_X39Y19         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.824    -0.861    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/HCLK
    SLICE_X39Y19         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[3]/C
                         clock pessimism              0.502    -0.358    
    SLICE_X39Y19         FDCE (Hold_fdce_C_D)         0.071    -0.287    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_reload_reg[3]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.860%)  route 0.248ns (57.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.558    -0.619    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/HCLK
    SLICE_X33Y18         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_count_reg[0]/Q
                         net (fo=27, routed)          0.248    -0.230    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/Q[0]
    SLICE_X39Y18         LUT5 (Prop_lut5_I0_O)        0.045    -0.185 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/nxt_tck_count[4]
    SLICE_X39Y18         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.825    -0.860    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/HCLK
    SLICE_X39Y18         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_count_reg[4]/C
                         clock pessimism              0.502    -0.357    
    SLICE_X39Y18         FDCE (Hold_fdce_C_D)         0.092    -0.265    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/en_itcm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.354%)  route 0.232ns (52.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.557    -0.620    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X34Y18         FDRE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/en_itcm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/en_itcm_reg[0]/Q
                         net (fo=4, routed)           0.232    -0.224    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_en_itcm_dbg[0]
    SLICE_X36Y17         LUT4 (Prop_lut4_I0_O)        0.045    -0.179 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg[0]_i_1_n_0
    SLICE_X36Y17         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.826    -0.859    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/HCLK
    SLICE_X36Y17         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[0]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.092    -0.264    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cps_data_ex_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.841%)  route 0.264ns (65.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.553    -0.624    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X32Y26         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[4]/Q
                         net (fo=29, routed)          0.264    -0.220    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cps_data
    SLICE_X38Y25         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cps_data_ex_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.818    -0.867    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X38Y25         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cps_data_ex_reg/C
                         clock pessimism              0.502    -0.364    
    SLICE_X38Y25         FDCE (Hold_fdce_C_D)         0.059    -0.305    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cps_data_ex_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.610%)  route 0.168ns (54.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.561    -0.616    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y14         FDRE                                         r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.168    -0.307    design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y15         SRLC32E                                      r  design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.827    -0.858    design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y15         SRLC32E                                      r  design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.273    -0.584    
    SLICE_X34Y15         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.401    design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0      design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0      design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3      design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3      design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1      design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1      design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2      design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2      design_1_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      design_1_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y18     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y18     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y18     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y18     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y18     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y18     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y18     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y18     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y18     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y18     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y25     design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 0.642ns (8.392%)  route 7.008ns (91.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          3.232     2.818    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/SYSRESETn
    SLICE_X30Y31         LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/HRDATA[3]_i_2/O
                         net (fo=125, routed)         3.776     6.718    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/SYSRESETn
    SLICE_X49Y25         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.437     8.458    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/HCLK
    SLICE_X49Y25         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[17]/C
                         clock pessimism              0.490     8.948    
                         clock uncertainty           -0.243     8.705    
    SLICE_X49Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.300    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[17]
  -------------------------------------------------------------------
                         required time                          8.300    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 0.642ns (8.471%)  route 6.937ns (91.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          3.232     2.818    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/SYSRESETn
    SLICE_X30Y31         LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/HRDATA[3]_i_2/O
                         net (fo=125, routed)         3.705     6.647    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/SYSRESETn
    SLICE_X53Y26         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.440     8.461    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/HCLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[24]/C
                         clock pessimism              0.490     8.951    
                         clock uncertainty           -0.243     8.708    
    SLICE_X53Y26         FDCE (Recov_fdce_C_CLR)     -0.405     8.303    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[24]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 0.642ns (8.471%)  route 6.937ns (91.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          3.232     2.818    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/SYSRESETn
    SLICE_X30Y31         LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/HRDATA[3]_i_2/O
                         net (fo=125, routed)         3.705     6.647    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/SYSRESETn
    SLICE_X53Y26         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.440     8.461    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/HCLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[22]/C
                         clock pessimism              0.490     8.951    
                         clock uncertainty           -0.243     8.708    
    SLICE_X53Y26         FDCE (Recov_fdce_C_CLR)     -0.405     8.303    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[22]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 0.642ns (8.471%)  route 6.937ns (91.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          3.232     2.818    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/SYSRESETn
    SLICE_X30Y31         LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/HRDATA[3]_i_2/O
                         net (fo=125, routed)         3.705     6.647    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/SYSRESETn
    SLICE_X53Y26         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.440     8.461    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/HCLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[24]/C
                         clock pessimism              0.490     8.951    
                         clock uncertainty           -0.243     8.708    
    SLICE_X53Y26         FDCE (Recov_fdce_C_CLR)     -0.405     8.303    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[24]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 0.642ns (8.471%)  route 6.937ns (91.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          3.232     2.818    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/SYSRESETn
    SLICE_X30Y31         LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/HRDATA[3]_i_2/O
                         net (fo=125, routed)         3.705     6.647    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/SYSRESETn
    SLICE_X53Y26         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.440     8.461    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/HCLK
    SLICE_X53Y26         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[27]/C
                         clock pessimism              0.490     8.951    
                         clock uncertainty           -0.243     8.708    
    SLICE_X53Y26         FDCE (Recov_fdce_C_CLR)     -0.405     8.303    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/b_term_reg[27]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/i_mult_out_reg[15]__1/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 0.642ns (8.380%)  route 7.020ns (91.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          3.083     2.669    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/SYSRESETn
    SLICE_X30Y31         LUT1 (Prop_lut1_I0_O)        0.124     2.793 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/i_tck_lvl[0]_i_1/O
                         net (fo=125, routed)         3.937     6.729    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/SYSRESETn_1
    SLICE_X52Y22         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/i_mult_out_reg[15]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.441     8.462    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/HCLK
    SLICE_X52Y22         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/i_mult_out_reg[15]__1/C
                         clock pessimism              0.490     8.952    
                         clock uncertainty           -0.243     8.709    
    SLICE_X52Y22         FDCE (Recov_fdce_C_CLR)     -0.319     8.390    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/i_mult_out_reg[15]__1
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/i_mult_out_reg[8]__1/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 0.642ns (8.380%)  route 7.020ns (91.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          3.083     2.669    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/SYSRESETn
    SLICE_X30Y31         LUT1 (Prop_lut1_I0_O)        0.124     2.793 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/i_tck_lvl[0]_i_1/O
                         net (fo=125, routed)         3.937     6.729    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/SYSRESETn_1
    SLICE_X52Y22         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/i_mult_out_reg[8]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.441     8.462    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/HCLK
    SLICE_X52Y22         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/i_mult_out_reg[8]__1/C
                         clock pessimism              0.490     8.952    
                         clock uncertainty           -0.243     8.709    
    SLICE_X52Y22         FDCE (Recov_fdce_C_CLR)     -0.319     8.390    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/i_mult_out_reg[8]__1
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/nxt_mult_out0_carry_i_7/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.642ns (8.412%)  route 6.990ns (91.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          3.232     2.818    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/SYSRESETn
    SLICE_X30Y31         LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/HRDATA[3]_i_2/O
                         net (fo=125, routed)         3.758     6.700    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1_n_1
    SLICE_X54Y27         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/nxt_mult_out0_carry_i_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.441     8.462    design_1_i/CORTEXM1_AXI_0/inst/HCLK
    SLICE_X54Y27         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/nxt_mult_out0_carry_i_7/C
                         clock pessimism              0.490     8.952    
                         clock uncertainty           -0.243     8.709    
    SLICE_X54Y27         FDCE (Recov_fdce_C_CLR)     -0.319     8.390    design_1_i/CORTEXM1_AXI_0/inst/nxt_mult_out0_carry_i_7
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.642ns (8.412%)  route 6.990ns (91.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          3.232     2.818    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/SYSRESETn
    SLICE_X30Y31         LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/HRDATA[3]_i_2/O
                         net (fo=125, routed)         3.758     6.700    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/SYSRESETn
    SLICE_X54Y27         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.441     8.462    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/HCLK
    SLICE_X54Y27         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[27]/C
                         clock pessimism              0.490     8.952    
                         clock uncertainty           -0.243     8.709    
    SLICE_X54Y27         FDCE (Recov_fdce_C_CLR)     -0.319     8.390    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[27]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.642ns (8.412%)  route 6.990ns (91.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.564    -0.932    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          3.232     2.818    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/SYSRESETn
    SLICE_X30Y31         LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/HRDATA[3]_i_2/O
                         net (fo=125, routed)         3.758     6.700    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/SYSRESETn
    SLICE_X54Y27         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.929    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.020 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        1.441     8.462    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/HCLK
    SLICE_X54Y27         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[30]/C
                         clock pessimism              0.490     8.952    
                         clock uncertainty           -0.243     8.709    
    SLICE_X54Y27         FDCE (Recov_fdce_C_CLR)     -0.319     8.390    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/a_term_reg[30]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.209ns (14.112%)  route 1.272ns (85.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.564    -0.613    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.010     0.560    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.605 f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETREQ_i_2/O
                         net (fo=7, routed)           0.262     0.868    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31]_0
    SLICE_X38Y17         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.826    -0.859    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X38Y17         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[2]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X38Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.209ns (14.112%)  route 1.272ns (85.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.564    -0.613    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.010     0.560    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.605 f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETREQ_i_2/O
                         net (fo=7, routed)           0.262     0.868    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31]_0
    SLICE_X38Y17         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.826    -0.859    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X38Y17         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[3]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X38Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.209ns (12.995%)  route 1.399ns (87.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.564    -0.613    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.010     0.560    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.605 f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETREQ_i_2/O
                         net (fo=7, routed)           0.390     0.995    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31]_0
    SLICE_X39Y16         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.827    -0.858    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X39Y16         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]/C
                         clock pessimism              0.502    -0.355    
    SLICE_X39Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.209ns (12.995%)  route 1.399ns (87.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.564    -0.613    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.010     0.560    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.605 f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETREQ_i_2/O
                         net (fo=7, routed)           0.390     0.995    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31]_0
    SLICE_X39Y16         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.827    -0.858    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X39Y16         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[0]/C
                         clock pessimism              0.502    -0.355    
    SLICE_X39Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.209ns (12.995%)  route 1.399ns (87.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.564    -0.613    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.010     0.560    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.605 f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETREQ_i_2/O
                         net (fo=7, routed)           0.390     0.995    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31]_0
    SLICE_X39Y16         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.827    -0.858    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X39Y16         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[1]/C
                         clock pessimism              0.502    -0.355    
    SLICE_X39Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.209ns (12.995%)  route 1.399ns (87.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.564    -0.613    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.010     0.560    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.605 f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETREQ_i_2/O
                         net (fo=7, routed)           0.390     0.995    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31]_0
    SLICE_X39Y16         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.827    -0.858    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X39Y16         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[0]/C
                         clock pessimism              0.502    -0.355    
    SLICE_X39Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.209ns (12.995%)  route 1.399ns (87.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.564    -0.613    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.010     0.560    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.605 f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETREQ_i_2/O
                         net (fo=7, routed)           0.390     0.995    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31]_0
    SLICE_X39Y16         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.827    -0.858    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X39Y16         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[1]/C
                         clock pessimism              0.502    -0.355    
    SLICE_X39Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.209ns (12.738%)  route 1.432ns (87.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.564    -0.613    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.237     0.787    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/SYSRESETn
    SLICE_X39Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/iWSTRB[2]_i_2/O
                         net (fo=122, routed)         0.195     1.027    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_ex_reg[6]_0
    SLICE_X38Y28         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.822    -0.863    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X38Y28         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[3]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X38Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.209ns (12.738%)  route 1.432ns (87.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.564    -0.613    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.237     0.787    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/SYSRESETn
    SLICE_X39Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/iWSTRB[2]_i_2/O
                         net (fo=122, routed)         0.195     1.027    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_ex_reg[6]_0
    SLICE_X38Y28         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.822    -0.863    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X38Y28         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[5]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X38Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/stm_push_ex_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.209ns (12.581%)  route 1.452ns (87.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.564    -0.613    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X8Y34          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.200     0.751    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.796 f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_i_3/O
                         net (fo=125, routed)         0.252     1.048    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/i_dbg_wdata_sel_ex_reg
    SLICE_X38Y33         FDCE                                         f  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/stm_push_ex_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1923, routed)        0.827    -0.858    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X38Y33         FDCE                                         r  design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/stm_push_ex_reg/C
                         clock pessimism              0.502    -0.355    
    SLICE_X38Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.422    design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/stm_push_ex_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.470    





