Total Cycles:                               32077 (0.064154 msec)
Execution Cycles:                           23659 ( 73.76%)
Stall Cycles:                                8418 ( 26.24%)
Nops:                                           7 (  0.02%)
Executed operations:                        63021

Executed branches:                           1258 (  2.00% ops)( 5.32% insts)
Not taken branches:                           265 (  0.42% ops)( 1.12% insts)(21.07% br)
Taken branches:                               993 (  1.58% ops)( 4.20% insts)(78.93% br)
  Taken uncond branches:                        4 (  0.01% ops)( 0.02% insts)( 0.32% br)
  Taken cond branches:                        989 (  1.57% ops)( 4.18% insts)(78.62% br)
Size of Loaded Code:                         3520 Bytes

Instruction Memory Operations:
  Accesses:                                 26696
    Hits (Hit Rate):                        26660 ( 99.87%)
    Misses (Miss Rate):                        36 (  0.13%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1665 (100.00%)
    Due to Misses:                           1620 ( 97.30%)
    Due to Bus Conflicts:                      45 (  2.70%)

Data Memory Operations:                     Cache          
  Accesses:                                  6419 (100.00%)
    Hits (Hit Rate):                         6259 ( 97.51%)
    Misses (Miss Rate):                       160 (  2.49%)
Data Memory Stall Cycles
  Total (in cycles):                         5760 (100.00%)
    Due to Misses:                           5760 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Percentage Bus Bandwidth Consumed:          23.01%


Avg. IPC (no stalls):   2.66
Avg. IPC (with stalls): 1.96

  cycle counter =        23659
  total ops     =        63021
   width[ 0] =         1638
   width[ 1] =         3774
   width[ 2] =         4502
   width[ 3] =         4709
   width[ 4] =         9029

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
         303     0.94           22     0.09          144     0.49          135     0.53 exit
       31774          5616          1485  (others not profiled)

Simulation time  =     0.0080 s
Simulation speed =     7.8599 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


