--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml memoria2.twx memoria2.ncd -o memoria2.twr memoria2.pcf

Design file:              memoria2.ncd
Physical constraint file: memoria2.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
addr<0>     |    1.251(R)|   -0.176(R)|clk_BUFGP         |   0.000|
addr<1>     |    1.446(R)|   -0.331(R)|clk_BUFGP         |   0.000|
addr<2>     |    1.931(R)|   -0.720(R)|clk_BUFGP         |   0.000|
addr<3>     |    1.172(R)|   -0.113(R)|clk_BUFGP         |   0.000|
addr<4>     |    1.480(R)|   -0.359(R)|clk_BUFGP         |   0.000|
addr<5>     |    1.204(R)|   -0.138(R)|clk_BUFGP         |   0.000|
addr<6>     |    1.606(R)|   -0.460(R)|clk_BUFGP         |   0.000|
addr<7>     |    1.399(R)|   -0.294(R)|clk_BUFGP         |   0.000|
addr<8>     |    1.488(R)|   -0.365(R)|clk_BUFGP         |   0.000|
addr<9>     |    1.181(R)|   -0.119(R)|clk_BUFGP         |   0.000|
di<0>       |    1.223(R)|   -0.059(R)|clk_BUFGP         |   0.000|
di<1>       |    0.507(R)|    0.513(R)|clk_BUFGP         |   0.000|
di<2>       |    1.146(R)|    0.002(R)|clk_BUFGP         |   0.000|
di<3>       |    1.145(R)|    0.003(R)|clk_BUFGP         |   0.000|
di<4>       |    0.811(R)|    0.270(R)|clk_BUFGP         |   0.000|
di<5>       |    1.056(R)|    0.074(R)|clk_BUFGP         |   0.000|
di<6>       |    0.694(R)|    0.363(R)|clk_BUFGP         |   0.000|
di<7>       |    0.893(R)|    0.204(R)|clk_BUFGP         |   0.000|
di<8>       |    0.999(R)|    0.119(R)|clk_BUFGP         |   0.000|
di<9>       |    1.248(R)|   -0.080(R)|clk_BUFGP         |   0.000|
di<10>      |    1.467(R)|   -0.255(R)|clk_BUFGP         |   0.000|
di<11>      |    1.313(R)|   -0.131(R)|clk_BUFGP         |   0.000|
di<12>      |    1.820(R)|   -0.537(R)|clk_BUFGP         |   0.000|
di<13>      |    1.530(R)|   -0.305(R)|clk_BUFGP         |   0.000|
di<14>      |    1.248(R)|   -0.080(R)|clk_BUFGP         |   0.000|
di<15>      |    1.358(R)|   -0.168(R)|clk_BUFGP         |   0.000|
en          |    0.461(R)|    0.642(R)|clk_BUFGP         |   0.000|
rst         |    1.077(R)|    0.169(R)|clk_BUFGP         |   0.000|
we          |    1.056(R)|    0.073(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
do<0>       |    9.147(R)|clk_BUFGP         |   0.000|
do<1>       |    8.522(R)|clk_BUFGP         |   0.000|
do<2>       |    8.841(R)|clk_BUFGP         |   0.000|
do<3>       |    9.233(R)|clk_BUFGP         |   0.000|
do<4>       |    9.181(R)|clk_BUFGP         |   0.000|
do<5>       |    8.907(R)|clk_BUFGP         |   0.000|
do<6>       |    8.882(R)|clk_BUFGP         |   0.000|
do<7>       |    9.226(R)|clk_BUFGP         |   0.000|
do<8>       |    9.208(R)|clk_BUFGP         |   0.000|
do<9>       |    9.315(R)|clk_BUFGP         |   0.000|
do<10>      |    8.882(R)|clk_BUFGP         |   0.000|
do<11>      |    8.882(R)|clk_BUFGP         |   0.000|
do<12>      |    9.208(R)|clk_BUFGP         |   0.000|
do<13>      |    8.907(R)|clk_BUFGP         |   0.000|
do<14>      |    9.178(R)|clk_BUFGP         |   0.000|
do<15>      |    9.178(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Jul 01 12:51:17 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4470 MB



