# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fullad_df.srcs/sources_1/new/fullad_bv.vhd" \

# Do not sort compile order
nosort
