Info: Starting: Create testbench Platform Designer system
Info: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS.ipx
Info: qsys-generate C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS.qsys --testbench=STANDARD --output-directory=C:\ti\projetos\LAB4\ransac\hardware\Quartus --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Quartus/RANSAC_NIOS.qsys
Progress: Reading input file
Progress: Adding Processador [altera_nios2_qsys 16.1]
Progress: Parameterizing module Processador
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding memoria [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria
Progress: Adding memoria_dados [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memoria_dados
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: RANSAC_NIOS.Processador: Nios II Classic cores are no longer recommended for new projects
Info: RANSAC_NIOS.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching D:/quartus/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index D:\quartus\quartus\sopc_builder\bin\root_components.ipx
Info: D:\quartus\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index D:\quartus\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: D:\quartus\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: D:/quartus/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,00 seconds
Info: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS\testbench\RANSAC_NIOS.ipx
Progress: Loading Quartus/RANSAC_NIOS.qsys
Info: C:/ti/projetos/LAB4/ransac/hardware/Quartus/* matched 18 files in 0,00 seconds
Info: C:/ti/projetos/LAB4/ransac/hardware/Quartus/ip/**/* matched 0 files in 0,00 seconds
Info: C:/ti/projetos/LAB4/ransac/hardware/Quartus/*/* matched 326 files in 0,03 seconds
Info: C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS\testbench\RANSAC_NIOS.ipx described 0 plugins, 3 paths, in 0,03 seconds
Progress: Loading testbench/RANSAC_NIOS_tb.qsys
Info: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/* matched 12 files in 0,03 seconds
Info: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/*/* matched 11 files in 0,00 seconds
Info: C:/Users/diego/.altera.quartus/ip/18.1/**/* matched 0 files in 0,00 seconds
Info: D:/quartus/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: D:/quartus/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: D:/quartus/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index D:\quartus\ip\altera\altera_components.ipx
Info: D:\quartus\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0,19 seconds
Info: D:/quartus/ip/**/* matched 139 files in 0,19 seconds
Info: D:/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:\quartus\quartus\sopc_builder\builtin.ipx
Info: D:\quartus\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,01 seconds
Info: D:/quartus/quartus/sopc_builder/**/* matched 8 files in 0,01 seconds
Info: Reading index D:\quartus\quartus\common\librarian\factories\index.ipx
Info: D:\quartus\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,01 seconds
Info: D:/quartus/quartus/common/librarian/factories/**/* matched 4 files in 0,02 seconds
Info: D:/quartus/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: D:\quartus\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,26 seconds
Info: D:/quartus/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,26 seconds
Progress: 
Progress: 
Progress: 
Info: Running script D:/quartus/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: RANSAC_NIOS
Info: TB_Gen: System design is: RANSAC_NIOS
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clock CLASS_NAME
Info: get_instance_assignment clock testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clock CLASS_NAME
Info: get_instance_assignment clock testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : RANSAC_NIOS_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : RANSAC_NIOS_tb with all standard BFMs
Info: create_system RANSAC_NIOS_tb
Info: add_instance RANSAC_NIOS_inst RANSAC_NIOS 
Info: set_use_testbench_naming_pattern true RANSAC_NIOS
Info: get_instance_interfaces RANSAC_NIOS_inst
Info: get_instance_interface_property RANSAC_NIOS_inst clk CLASS_NAME
Info: get_instance_interface_property RANSAC_NIOS_inst reset CLASS_NAME
Info: get_instance_interface_property RANSAC_NIOS_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property RANSAC_NIOS_inst clk CLASS_NAME
Info: add_instance RANSAC_NIOS_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property RANSAC_NIOS_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value RANSAC_NIOS_inst clk clockRate
Info: set_instance_parameter_value RANSAC_NIOS_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value RANSAC_NIOS_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property RANSAC_NIOS_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property RANSAC_NIOS_inst clk CLASS_NAME
Info: get_instance_interfaces RANSAC_NIOS_inst_clk_bfm
Info: get_instance_interface_property RANSAC_NIOS_inst_clk_bfm clk CLASS_NAME
Info: add_connection RANSAC_NIOS_inst_clk_bfm.clk RANSAC_NIOS_inst.clk
Info: get_instance_interface_property RANSAC_NIOS_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property RANSAC_NIOS_inst reset CLASS_NAME
Info: add_instance RANSAC_NIOS_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property RANSAC_NIOS_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports RANSAC_NIOS_inst reset
Info: get_instance_interface_port_property RANSAC_NIOS_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property RANSAC_NIOS_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value RANSAC_NIOS_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value RANSAC_NIOS_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property RANSAC_NIOS_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces RANSAC_NIOS_inst_reset_bfm
Info: get_instance_interface_property RANSAC_NIOS_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property RANSAC_NIOS_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property RANSAC_NIOS_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value RANSAC_NIOS_inst reset associatedClock
Info: get_instance_interfaces RANSAC_NIOS_inst_clk_bfm
Info: get_instance_interface_property RANSAC_NIOS_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: RANSAC_NIOS_inst_reset_bfm is not associated to any clock; connecting RANSAC_NIOS_inst_reset_bfm to 'RANSAC_NIOS_inst_clk_bfm.clk'
Warning: TB_Gen: RANSAC_NIOS_inst_reset_bfm is not associated to any clock; connecting RANSAC_NIOS_inst_reset_bfm to 'RANSAC_NIOS_inst_clk_bfm.clk'
Info: add_connection RANSAC_NIOS_inst_clk_bfm.clk RANSAC_NIOS_inst_reset_bfm.clk
Info: get_instance_interface_property RANSAC_NIOS_inst reset CLASS_NAME
Info: get_instance_interfaces RANSAC_NIOS_inst_reset_bfm
Info: get_instance_interface_property RANSAC_NIOS_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property RANSAC_NIOS_inst_reset_bfm reset CLASS_NAME
Info: add_connection RANSAC_NIOS_inst_reset_bfm.reset RANSAC_NIOS_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: RANSAC_NIOS_tb.qsys
Info: TB_Gen: Saving testbench system: RANSAC_NIOS_tb.qsys
Info: save_system RANSAC_NIOS_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb.qsys
Info: Done
Info: qsys-generate C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS\testbench\RANSAC_NIOS_tb\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading testbench/RANSAC_NIOS_tb.qsys
Progress: Reading input file
Progress: Adding RANSAC_NIOS_inst [RANSAC_NIOS 1.0]
Progress: Parameterizing module RANSAC_NIOS_inst
Progress: Adding RANSAC_NIOS_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module RANSAC_NIOS_inst_clk_bfm
Progress: Adding RANSAC_NIOS_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module RANSAC_NIOS_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: RANSAC_NIOS_tb.RANSAC_NIOS_inst.Processador: Nios II Classic cores are no longer recommended for new projects
Info: RANSAC_NIOS_tb.RANSAC_NIOS_inst.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: RANSAC_NIOS_tb.RANSAC_NIOS_inst_clk_bfm: Elaborate: altera_clock_source
Info: RANSAC_NIOS_tb.RANSAC_NIOS_inst_clk_bfm:            $Revision: #1 $
Info: RANSAC_NIOS_tb.RANSAC_NIOS_inst_clk_bfm:            $Date: 2018/07/18 $
Info: RANSAC_NIOS_tb.RANSAC_NIOS_inst_reset_bfm: Elaborate: altera_reset_source
Info: RANSAC_NIOS_tb.RANSAC_NIOS_inst_reset_bfm:            $Revision: #1 $
Info: RANSAC_NIOS_tb.RANSAC_NIOS_inst_reset_bfm:            $Date: 2018/07/18 $
Info: RANSAC_NIOS_tb.RANSAC_NIOS_inst_reset_bfm: Reset is negatively asserted.
Info: RANSAC_NIOS_tb: Generating RANSAC_NIOS_tb "RANSAC_NIOS_tb" for SIM_VERILOG
Info: RANSAC_NIOS_inst: "RANSAC_NIOS_tb" instantiated RANSAC_NIOS "RANSAC_NIOS_inst"
Info: RANSAC_NIOS_inst_clk_bfm: "RANSAC_NIOS_tb" instantiated altera_avalon_clock_source "RANSAC_NIOS_inst_clk_bfm"
Info: RANSAC_NIOS_inst_reset_bfm: "RANSAC_NIOS_tb" instantiated altera_avalon_reset_source "RANSAC_NIOS_inst_reset_bfm"
Info: Reusing file C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/verbosity_pkg.sv
Info: Processador: Starting RTL generation for module 'RANSAC_NIOS_Processador'
Info: Processador:   Generation command is [exec D:/quartus/quartus/bin64/eperlcmd.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=RANSAC_NIOS_Processador --dir=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0163_Processador_gen/ --quartus_bindir=D:/quartus/quartus/bin64 --verilog --config=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0163_Processador_gen//RANSAC_NIOS_Processador_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0163_Processador_gen/  ]
Info: Processador: # 2023.06.25 11:25:57 (*) Starting Nios II generation
Info: Processador: # 2023.06.25 11:25:57 (*)   Checking for plaintext license.
Info: Processador: # 2023.06.25 11:25:58 (*)   Couldn't query license setup in Quartus directory D:/quartus/quartus/bin64
Info: Processador: # 2023.06.25 11:25:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: Processador: # 2023.06.25 11:25:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: Processador: # 2023.06.25 11:25:58 (*)   Plaintext license not found.
Info: Processador: # 2023.06.25 11:25:58 (*)   No license required to generate encrypted Nios II/e.
Info: Processador: # 2023.06.25 11:25:58 (*)   Elaborating CPU configuration settings
Info: Processador: # 2023.06.25 11:25:58 (*)   Creating all objects for CPU
Info: Processador: # 2023.06.25 11:25:59 (*)   Creating 'C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0163_Processador_gen//RANSAC_NIOS_Processador_nios2_waves.do'
Info: Processador: # 2023.06.25 11:25:59 (*)   Generating RTL from CPU objects
Info: Processador: # 2023.06.25 11:25:59 (*)   Creating plain-text RTL
Info: Processador: # 2023.06.25 11:26:01 (*) Done Nios II generation
Info: Processador: Done RTL generation for module 'RANSAC_NIOS_Processador'
Info: Processador: "RANSAC_NIOS_inst" instantiated altera_nios2_qsys "Processador"
Info: jtag: Starting RTL generation for module 'RANSAC_NIOS_jtag'
Info: jtag:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=RANSAC_NIOS_jtag --dir=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0164_jtag_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0164_jtag_gen//RANSAC_NIOS_jtag_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0164_jtag_gen/  ]
Info: jtag: Done RTL generation for module 'RANSAC_NIOS_jtag'
Info: jtag: "RANSAC_NIOS_inst" instantiated altera_avalon_jtag_uart "jtag"
Info: memoria: Starting RTL generation for module 'RANSAC_NIOS_memoria'
Info: memoria:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=RANSAC_NIOS_memoria --dir=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0165_memoria_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0165_memoria_gen//RANSAC_NIOS_memoria_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0165_memoria_gen/  ]
Info: memoria: Done RTL generation for module 'RANSAC_NIOS_memoria'
Info: memoria: "RANSAC_NIOS_inst" instantiated altera_avalon_onchip_memory2 "memoria"
Info: memoria_dados: Starting RTL generation for module 'RANSAC_NIOS_memoria_dados'
Info: memoria_dados:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=RANSAC_NIOS_memoria_dados --dir=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0166_memoria_dados_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0166_memoria_dados_gen//RANSAC_NIOS_memoria_dados_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/diego/AppData/Local/Temp/alt9532_9010644643717128564.dir/0166_memoria_dados_gen/  ]
Info: memoria_dados: Done RTL generation for module 'RANSAC_NIOS_memoria_dados'
Info: memoria_dados: "RANSAC_NIOS_inst" instantiated altera_avalon_onchip_memory2 "memoria_dados"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "RANSAC_NIOS_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "RANSAC_NIOS_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "RANSAC_NIOS_inst" instantiated altera_reset_controller "rst_controller"
Info: Processador_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processador_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: Processador_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processador_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/RANSAC_NIOS_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: RANSAC_NIOS_tb: Done "RANSAC_NIOS_tb" with 29 modules, 51 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS_tb.spd --output-directory=C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\ti\projetos\LAB4\ransac\hardware\Quartus\RANSAC_NIOS_tb.spd --output-directory=C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	29 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
