
Pot_Buzzer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000e5c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00000e5c  00000ef0  2**0
                  ALLOC, LOAD, DATA
  2 .bss          0000000d  00800060  00800060  00000ef0  2**0
                  ALLOC
  3 .stab         00001dc4  00000000  00000000  00000ef0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001120  00000000  00000000  00002cb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00003dd4  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00003de8  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000040  00000000  00000000  00003e28  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00000532  00000000  00000000  00003e68  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000004cb  00000000  00000000  0000439a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00000103  00000000  00000000  00004865  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000001f4  00000000  00000000  00004968  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 e0 01 	jmp	0x3c0	; 0x3c0 <__vector_16>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	ad 36       	cpi	r26, 0x6D	; 109
  6c:	b2 07       	cpc	r27, r18
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 b3 04 	call	0x966	; 0x966 <main>
  74:	0c 94 2c 07 	jmp	0xe58	; 0xe58 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <ADC_voidInit>:
static u8 ADC_u8ISRSource;

u8 ADC_u8BusyState=IDLE;

void ADC_voidInit(void)
{
  7c:	cf 93       	push	r28
  7e:	df 93       	push	r29
  80:	cd b7       	in	r28, 0x3d	; 61
  82:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADMUX,ADMUX_REFS0);
	CLR_BIT(ADMUX,ADMUX_REFS1);

#elif ADC_REFERENCE_VOLTAGE==AVCC

	SET_BIT(ADMUX,ADMUX_REFS0);
  84:	87 e2       	ldi	r24, 0x27	; 39
  86:	90 e0       	ldi	r25, 0x00	; 0
  88:	fc 01       	movw	r30, r24
  8a:	20 81       	ld	r18, Z
  8c:	87 e2       	ldi	r24, 0x27	; 39
  8e:	90 e0       	ldi	r25, 0x00	; 0
  90:	20 64       	ori	r18, 0x40	; 64
  92:	fc 01       	movw	r30, r24
  94:	20 83       	st	Z, r18
	CLR_BIT(ADMUX,ADMUX_REFS1);
  96:	87 e2       	ldi	r24, 0x27	; 39
  98:	90 e0       	ldi	r25, 0x00	; 0
  9a:	fc 01       	movw	r30, r24
  9c:	20 81       	ld	r18, Z
  9e:	87 e2       	ldi	r24, 0x27	; 39
  a0:	90 e0       	ldi	r25, 0x00	; 0
  a2:	2f 77       	andi	r18, 0x7F	; 127
  a4:	fc 01       	movw	r30, r24
  a6:	20 83       	st	Z, r18
#endif

	/*set the adjust result left adjust 8bit resolution right adjust 10bit resolution*/
#if ADC_ADJUST_RESULT==LEFT_ADJUST_RESULT

	SET_BIT(ADMUX,ADMUX_ADLAR);
  a8:	87 e2       	ldi	r24, 0x27	; 39
  aa:	90 e0       	ldi	r25, 0x00	; 0
  ac:	fc 01       	movw	r30, r24
  ae:	20 81       	ld	r18, Z
  b0:	87 e2       	ldi	r24, 0x27	; 39
  b2:	90 e0       	ldi	r25, 0x00	; 0
  b4:	20 62       	ori	r18, 0x20	; 32
  b6:	fc 01       	movw	r30, r24
  b8:	20 83       	st	Z, r18
#else
#error "Wrong Adjust Result "
#endif

	/*Set prescaler(Bit Masking) */
	ADCSRA &=ADC_PRESCALER_MASK;/*to make the first three bits equal zeros*/
  ba:	86 e2       	ldi	r24, 0x26	; 38
  bc:	90 e0       	ldi	r25, 0x00	; 0
  be:	fc 01       	movw	r30, r24
  c0:	20 81       	ld	r18, Z
  c2:	86 e2       	ldi	r24, 0x26	; 38
  c4:	90 e0       	ldi	r25, 0x00	; 0
  c6:	28 7f       	andi	r18, 0xF8	; 248
  c8:	fc 01       	movw	r30, r24
  ca:	20 83       	st	Z, r18
	ADCSRA |=ADC_PRESCALER_SELECT;
  cc:	86 e2       	ldi	r24, 0x26	; 38
  ce:	90 e0       	ldi	r25, 0x00	; 0
  d0:	fc 01       	movw	r30, r24
  d2:	20 81       	ld	r18, Z
  d4:	86 e2       	ldi	r24, 0x26	; 38
  d6:	90 e0       	ldi	r25, 0x00	; 0
  d8:	26 60       	ori	r18, 0x06	; 6
  da:	fc 01       	movw	r30, r24
  dc:	20 83       	st	Z, r18

	/*Enable peripheral */
	SET_BIT(ADCSRA,ADCSRA_ADEN);
  de:	86 e2       	ldi	r24, 0x26	; 38
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	fc 01       	movw	r30, r24
  e4:	20 81       	ld	r18, Z
  e6:	86 e2       	ldi	r24, 0x26	; 38
  e8:	90 e0       	ldi	r25, 0x00	; 0
  ea:	20 68       	ori	r18, 0x80	; 128
  ec:	fc 01       	movw	r30, r24
  ee:	20 83       	st	Z, r18
}
  f0:	00 00       	nop
  f2:	df 91       	pop	r29
  f4:	cf 91       	pop	r28
  f6:	08 95       	ret

000000f8 <ADC_u8StartConversionSynch>:

u8 ADC_u8StartConversionSynch(u8 Copy_u8Channel,u16 *Copy_pu16Reading)
{
  f8:	cf 93       	push	r28
  fa:	df 93       	push	r29
  fc:	cd b7       	in	r28, 0x3d	; 61
  fe:	de b7       	in	r29, 0x3e	; 62
 100:	28 97       	sbiw	r28, 0x08	; 8
 102:	0f b6       	in	r0, 0x3f	; 63
 104:	f8 94       	cli
 106:	de bf       	out	0x3e, r29	; 62
 108:	0f be       	out	0x3f, r0	; 63
 10a:	cd bf       	out	0x3d, r28	; 61
 10c:	8e 83       	std	Y+6, r24	; 0x06
 10e:	78 87       	std	Y+8, r23	; 0x08
 110:	6f 83       	std	Y+7, r22	; 0x07
	u32 Local_u32Counter=0;
 112:	19 82       	std	Y+1, r1	; 0x01
 114:	1a 82       	std	Y+2, r1	; 0x02
 116:	1b 82       	std	Y+3, r1	; 0x03
 118:	1c 82       	std	Y+4, r1	; 0x04
	u8 Local_u8ErrorState=OK;
 11a:	1d 82       	std	Y+5, r1	; 0x05

	if(ADC_u8BusyState==IDLE)
 11c:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <ADC_u8BusyState>
 120:	88 23       	and	r24, r24
 122:	09 f0       	breq	.+2      	; 0x126 <ADC_u8StartConversionSynch+0x2e>
 124:	63 c0       	rjmp	.+198    	; 0x1ec <ADC_u8StartConversionSynch+0xf4>
	{
		ADC_u8BusyState=BUSY;
 126:	81 e0       	ldi	r24, 0x01	; 1
 128:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <ADC_u8BusyState>

		/*Clear the MUX bits in ADMUX register*/
		ADMUX &=ADC_MULTIPLEXER_MASK;
 12c:	87 e2       	ldi	r24, 0x27	; 39
 12e:	90 e0       	ldi	r25, 0x00	; 0
 130:	fc 01       	movw	r30, r24
 132:	20 81       	ld	r18, Z
 134:	87 e2       	ldi	r24, 0x27	; 39
 136:	90 e0       	ldi	r25, 0x00	; 0
 138:	20 7e       	andi	r18, 0xE0	; 224
 13a:	fc 01       	movw	r30, r24
 13c:	20 83       	st	Z, r18

		/*set the required channel into the MUX bits*/
		ADMUX |=Copy_u8Channel;
 13e:	87 e2       	ldi	r24, 0x27	; 39
 140:	90 e0       	ldi	r25, 0x00	; 0
 142:	fc 01       	movw	r30, r24
 144:	30 81       	ld	r19, Z
 146:	87 e2       	ldi	r24, 0x27	; 39
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	2e 81       	ldd	r18, Y+6	; 0x06
 14c:	23 2b       	or	r18, r19
 14e:	fc 01       	movw	r30, r24
 150:	20 83       	st	Z, r18

		/*start conversion*/
		SET_BIT(ADCSRA,ADCSRA_ADSC);
 152:	86 e2       	ldi	r24, 0x26	; 38
 154:	90 e0       	ldi	r25, 0x00	; 0
 156:	fc 01       	movw	r30, r24
 158:	20 81       	ld	r18, Z
 15a:	86 e2       	ldi	r24, 0x26	; 38
 15c:	90 e0       	ldi	r25, 0x00	; 0
 15e:	20 64       	ori	r18, 0x40	; 64
 160:	fc 01       	movw	r30, r24
 162:	20 83       	st	Z, r18

		/*Polling (busy waiting) until the conversion complete flag is set or counter reached timeout*/
		while( (GET_BIT(ADCSRA,ADCSRA_ADIF)==0) && (Local_u32Counter!=ADC_u32TIMEOUT) )
 164:	0b c0       	rjmp	.+22     	; 0x17c <ADC_u8StartConversionSynch+0x84>
		{
			Local_u32Counter++;
 166:	89 81       	ldd	r24, Y+1	; 0x01
 168:	9a 81       	ldd	r25, Y+2	; 0x02
 16a:	ab 81       	ldd	r26, Y+3	; 0x03
 16c:	bc 81       	ldd	r27, Y+4	; 0x04
 16e:	01 96       	adiw	r24, 0x01	; 1
 170:	a1 1d       	adc	r26, r1
 172:	b1 1d       	adc	r27, r1
 174:	89 83       	std	Y+1, r24	; 0x01
 176:	9a 83       	std	Y+2, r25	; 0x02
 178:	ab 83       	std	Y+3, r26	; 0x03
 17a:	bc 83       	std	Y+4, r27	; 0x04

		/*start conversion*/
		SET_BIT(ADCSRA,ADCSRA_ADSC);

		/*Polling (busy waiting) until the conversion complete flag is set or counter reached timeout*/
		while( (GET_BIT(ADCSRA,ADCSRA_ADIF)==0) && (Local_u32Counter!=ADC_u32TIMEOUT) )
 17c:	86 e2       	ldi	r24, 0x26	; 38
 17e:	90 e0       	ldi	r25, 0x00	; 0
 180:	fc 01       	movw	r30, r24
 182:	80 81       	ld	r24, Z
 184:	82 95       	swap	r24
 186:	8f 70       	andi	r24, 0x0F	; 15
 188:	88 2f       	mov	r24, r24
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	81 70       	andi	r24, 0x01	; 1
 18e:	99 27       	eor	r25, r25
 190:	89 2b       	or	r24, r25
 192:	49 f4       	brne	.+18     	; 0x1a6 <ADC_u8StartConversionSynch+0xae>
 194:	89 81       	ldd	r24, Y+1	; 0x01
 196:	9a 81       	ldd	r25, Y+2	; 0x02
 198:	ab 81       	ldd	r26, Y+3	; 0x03
 19a:	bc 81       	ldd	r27, Y+4	; 0x04
 19c:	80 35       	cpi	r24, 0x50	; 80
 19e:	93 4c       	sbci	r25, 0xC3	; 195
 1a0:	a1 05       	cpc	r26, r1
 1a2:	b1 05       	cpc	r27, r1
 1a4:	01 f7       	brne	.-64     	; 0x166 <ADC_u8StartConversionSynch+0x6e>
		{
			Local_u32Counter++;
		}
		if(Local_u32Counter==ADC_u32TIMEOUT)
 1a6:	89 81       	ldd	r24, Y+1	; 0x01
 1a8:	9a 81       	ldd	r25, Y+2	; 0x02
 1aa:	ab 81       	ldd	r26, Y+3	; 0x03
 1ac:	bc 81       	ldd	r27, Y+4	; 0x04
 1ae:	80 35       	cpi	r24, 0x50	; 80
 1b0:	93 4c       	sbci	r25, 0xC3	; 195
 1b2:	a1 05       	cpc	r26, r1
 1b4:	b1 05       	cpc	r27, r1
 1b6:	19 f4       	brne	.+6      	; 0x1be <ADC_u8StartConversionSynch+0xc6>
		{
			/*Loop is broken because the timeout is reached*/
			Local_u8ErrorState=NOK;
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	8d 83       	std	Y+5, r24	; 0x05
 1bc:	1a c0       	rjmp	.+52     	; 0x1f2 <ADC_u8StartConversionSynch+0xfa>
		}
		else
		{
			/*Loop is broken because flag is raised */
			 /*clear the conversion complete flag*/
			 SET_BIT(ADCSRA,ADCSRA_ADIF);
 1be:	86 e2       	ldi	r24, 0x26	; 38
 1c0:	90 e0       	ldi	r25, 0x00	; 0
 1c2:	fc 01       	movw	r30, r24
 1c4:	20 81       	ld	r18, Z
 1c6:	86 e2       	ldi	r24, 0x26	; 38
 1c8:	90 e0       	ldi	r25, 0x00	; 0
 1ca:	20 61       	ori	r18, 0x10	; 16
 1cc:	fc 01       	movw	r30, r24
 1ce:	20 83       	st	Z, r18

			#if ADC_RESOLUTION == EIGHT_BIT_RESOLUTION
					*Copy_pu16Reading=ADCH;
 1d0:	85 e2       	ldi	r24, 0x25	; 37
 1d2:	90 e0       	ldi	r25, 0x00	; 0
 1d4:	fc 01       	movw	r30, r24
 1d6:	80 81       	ld	r24, Z
 1d8:	28 2f       	mov	r18, r24
 1da:	30 e0       	ldi	r19, 0x00	; 0
 1dc:	8f 81       	ldd	r24, Y+7	; 0x07
 1de:	98 85       	ldd	r25, Y+8	; 0x08
 1e0:	fc 01       	movw	r30, r24
 1e2:	31 83       	std	Z+1, r19	; 0x01
 1e4:	20 83       	st	Z, r18

					/*ADC finished return it to idle*/
					ADC_u8BusyState=IDLE;
 1e6:	10 92 6b 00 	sts	0x006B, r1	; 0x80006b <ADC_u8BusyState>
 1ea:	03 c0       	rjmp	.+6      	; 0x1f2 <ADC_u8StartConversionSynch+0xfa>
			#endif
		}
	}
	else
	{
		ADC_u8BusyState=BUSY_FUNC;
 1ec:	81 e0       	ldi	r24, 0x01	; 1
 1ee:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <ADC_u8BusyState>
	}
	return Local_u8ErrorState;
 1f2:	8d 81       	ldd	r24, Y+5	; 0x05
}
 1f4:	28 96       	adiw	r28, 0x08	; 8
 1f6:	0f b6       	in	r0, 0x3f	; 63
 1f8:	f8 94       	cli
 1fa:	de bf       	out	0x3e, r29	; 62
 1fc:	0f be       	out	0x3f, r0	; 63
 1fe:	cd bf       	out	0x3d, r28	; 61
 200:	df 91       	pop	r29
 202:	cf 91       	pop	r28
 204:	08 95       	ret

00000206 <ADC_u8StartConversionAsynch>:

u8 ADC_u8StartConversionAsynch(u8 Copy_u8Channel,u16* Copy_pu16Reading,void (*Copy_pvNotificationFunc)(void))
{
 206:	cf 93       	push	r28
 208:	df 93       	push	r29
 20a:	00 d0       	rcall	.+0      	; 0x20c <ADC_u8StartConversionAsynch+0x6>
 20c:	00 d0       	rcall	.+0      	; 0x20e <ADC_u8StartConversionAsynch+0x8>
 20e:	00 d0       	rcall	.+0      	; 0x210 <ADC_u8StartConversionAsynch+0xa>
 210:	cd b7       	in	r28, 0x3d	; 61
 212:	de b7       	in	r29, 0x3e	; 62
 214:	8a 83       	std	Y+2, r24	; 0x02
 216:	7c 83       	std	Y+4, r23	; 0x04
 218:	6b 83       	std	Y+3, r22	; 0x03
 21a:	5e 83       	std	Y+6, r21	; 0x06
 21c:	4d 83       	std	Y+5, r20	; 0x05
	u8 Local_u8ErrorState=OK;
 21e:	19 82       	std	Y+1, r1	; 0x01
	if(ADC_u8BusyState==IDLE)
 220:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <ADC_u8BusyState>
 224:	88 23       	and	r24, r24
 226:	09 f0       	breq	.+2      	; 0x22a <ADC_u8StartConversionAsynch+0x24>
 228:	47 c0       	rjmp	.+142    	; 0x2b8 <ADC_u8StartConversionAsynch+0xb2>
	{

		if(Copy_pvNotificationFunc == NULL || Copy_pu16Reading == NULL)
 22a:	8d 81       	ldd	r24, Y+5	; 0x05
 22c:	9e 81       	ldd	r25, Y+6	; 0x06
 22e:	89 2b       	or	r24, r25
 230:	21 f0       	breq	.+8      	; 0x23a <ADC_u8StartConversionAsynch+0x34>
 232:	8b 81       	ldd	r24, Y+3	; 0x03
 234:	9c 81       	ldd	r25, Y+4	; 0x04
 236:	89 2b       	or	r24, r25
 238:	19 f4       	brne	.+6      	; 0x240 <ADC_u8StartConversionAsynch+0x3a>
		{
			Local_u8ErrorState=NULL_POINTER;
 23a:	81 e0       	ldi	r24, 0x01	; 1
 23c:	89 83       	std	Y+1, r24	; 0x01
 23e:	3e c0       	rjmp	.+124    	; 0x2bc <ADC_u8StartConversionAsynch+0xb6>
		}
		else
		{
			/*make ADC busy in order not to work until being idle */
			ADC_u8BusyState=BUSY;
 240:	81 e0       	ldi	r24, 0x01	; 1
 242:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <ADC_u8BusyState>

			/*Make ISR Source single channel asynchronous*/
			ADC_u8ISRSource=SINGLE_CHANNEL_ASYNCH;
 246:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <ADC_u8ISRSource>

			/*Initialize the reading variable globally*/
			ADC_pu16Reading=Copy_pu16Reading;
 24a:	8b 81       	ldd	r24, Y+3	; 0x03
 24c:	9c 81       	ldd	r25, Y+4	; 0x04
 24e:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <_edata+0x1>
 252:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>

			/*Initialize the call back notification function globally*/
			ADC_pvCallBackNotificationFunc=Copy_pvNotificationFunc;
 256:	8d 81       	ldd	r24, Y+5	; 0x05
 258:	9e 81       	ldd	r25, Y+6	; 0x06
 25a:	90 93 63 00 	sts	0x0063, r25	; 0x800063 <ADC_pvCallBackNotificationFunc+0x1>
 25e:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <ADC_pvCallBackNotificationFunc>

			/*Clear the MUX bits in ADMUX register*/
				ADMUX &=ADC_MULTIPLEXER_MASK;
 262:	87 e2       	ldi	r24, 0x27	; 39
 264:	90 e0       	ldi	r25, 0x00	; 0
 266:	fc 01       	movw	r30, r24
 268:	20 81       	ld	r18, Z
 26a:	87 e2       	ldi	r24, 0x27	; 39
 26c:	90 e0       	ldi	r25, 0x00	; 0
 26e:	20 7e       	andi	r18, 0xE0	; 224
 270:	fc 01       	movw	r30, r24
 272:	20 83       	st	Z, r18

				/*set the required channel into the MUX bits*/
				ADMUX |=Copy_u8Channel;
 274:	87 e2       	ldi	r24, 0x27	; 39
 276:	90 e0       	ldi	r25, 0x00	; 0
 278:	fc 01       	movw	r30, r24
 27a:	30 81       	ld	r19, Z
 27c:	87 e2       	ldi	r24, 0x27	; 39
 27e:	90 e0       	ldi	r25, 0x00	; 0
 280:	2a 81       	ldd	r18, Y+2	; 0x02
 282:	23 2b       	or	r18, r19
 284:	fc 01       	movw	r30, r24
 286:	20 83       	st	Z, r18

				/*start conversion*/
				SET_BIT(ADCSRA,ADCSRA_ADSC);
 288:	86 e2       	ldi	r24, 0x26	; 38
 28a:	90 e0       	ldi	r25, 0x00	; 0
 28c:	fc 01       	movw	r30, r24
 28e:	20 81       	ld	r18, Z
 290:	86 e2       	ldi	r24, 0x26	; 38
 292:	90 e0       	ldi	r25, 0x00	; 0
 294:	20 64       	ori	r18, 0x40	; 64
 296:	fc 01       	movw	r30, r24
 298:	20 83       	st	Z, r18

				/*ADC interrupt enable */
				SET_BIT(ADCSRA,ADCSRA_ADIE);
 29a:	86 e2       	ldi	r24, 0x26	; 38
 29c:	90 e0       	ldi	r25, 0x00	; 0
 29e:	fc 01       	movw	r30, r24
 2a0:	20 81       	ld	r18, Z
 2a2:	86 e2       	ldi	r24, 0x26	; 38
 2a4:	90 e0       	ldi	r25, 0x00	; 0
 2a6:	28 60       	ori	r18, 0x08	; 8
 2a8:	fc 01       	movw	r30, r24
 2aa:	20 83       	st	Z, r18

				/*Set flag to indicate the ISR from where it comes*/
				SET_BIT(ADC_flag,0);
 2ac:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <ADC_flag>
 2b0:	81 60       	ori	r24, 0x01	; 1
 2b2:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <ADC_flag>
 2b6:	02 c0       	rjmp	.+4      	; 0x2bc <ADC_u8StartConversionAsynch+0xb6>
		 }
	}
	else
	{
		Local_u8ErrorState=BUSY_FUNC;
 2b8:	81 e0       	ldi	r24, 0x01	; 1
 2ba:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
 2bc:	89 81       	ldd	r24, Y+1	; 0x01
}
 2be:	26 96       	adiw	r28, 0x06	; 6
 2c0:	0f b6       	in	r0, 0x3f	; 63
 2c2:	f8 94       	cli
 2c4:	de bf       	out	0x3e, r29	; 62
 2c6:	0f be       	out	0x3f, r0	; 63
 2c8:	cd bf       	out	0x3d, r28	; 61
 2ca:	df 91       	pop	r29
 2cc:	cf 91       	pop	r28
 2ce:	08 95       	ret

000002d0 <ADC_u8StartChainAsynch>:




u8 ADC_u8StartChainAsynch(ADC_Chain_t *Copy_psChain)
{
 2d0:	cf 93       	push	r28
 2d2:	df 93       	push	r29
 2d4:	00 d0       	rcall	.+0      	; 0x2d6 <ADC_u8StartChainAsynch+0x6>
 2d6:	0f 92       	push	r0
 2d8:	cd b7       	in	r28, 0x3d	; 61
 2da:	de b7       	in	r29, 0x3e	; 62
 2dc:	9b 83       	std	Y+3, r25	; 0x03
 2de:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState=OK;
 2e0:	19 82       	std	Y+1, r1	; 0x01
		/*Check NULL Pointer*/
		if(Copy_psChain == NULL)
 2e2:	8a 81       	ldd	r24, Y+2	; 0x02
 2e4:	9b 81       	ldd	r25, Y+3	; 0x03
 2e6:	89 2b       	or	r24, r25
 2e8:	19 f4       	brne	.+6      	; 0x2f0 <ADC_u8StartChainAsynch+0x20>
		{
			Local_u8ErrorState=NULL_POINTER;
 2ea:	81 e0       	ldi	r24, 0x01	; 1
 2ec:	89 83       	std	Y+1, r24	; 0x01
 2ee:	61 c0       	rjmp	.+194    	; 0x3b2 <ADC_u8StartChainAsynch+0xe2>
		}
		else
		{
			/*Check ADC State*/
			if(ADC_u8BusyState==IDLE)
 2f0:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <ADC_u8BusyState>
 2f4:	88 23       	and	r24, r24
 2f6:	09 f0       	breq	.+2      	; 0x2fa <ADC_u8StartChainAsynch+0x2a>
 2f8:	5a c0       	rjmp	.+180    	; 0x3ae <ADC_u8StartChainAsynch+0xde>
			{
				/*Make ADC Busy*/
				ADC_u8BusyState=BUSY;
 2fa:	81 e0       	ldi	r24, 0x01	; 1
 2fc:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <ADC_u8BusyState>

				/*Make ISR Source Chain  asynchronous*/
				 ADC_u8ISRSource=CHAIN_ASYNCH;
 300:	81 e0       	ldi	r24, 0x01	; 1
 302:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <ADC_u8ISRSource>

				/*Initialize chain channel array*/
				ADC_pu8ChainChannelArr=Copy_psChain->Channel;
 306:	8a 81       	ldd	r24, Y+2	; 0x02
 308:	9b 81       	ldd	r25, Y+3	; 0x03
 30a:	fc 01       	movw	r30, r24
 30c:	80 81       	ld	r24, Z
 30e:	91 81       	ldd	r25, Z+1	; 0x01
 310:	90 93 65 00 	sts	0x0065, r25	; 0x800065 <ADC_pu8ChainChannelArr+0x1>
 314:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <ADC_pu8ChainChannelArr>

				/*Initialize Result  array*/
				ADC_pu16ChainResultArr=Copy_psChain->Result;
 318:	8a 81       	ldd	r24, Y+2	; 0x02
 31a:	9b 81       	ldd	r25, Y+3	; 0x03
 31c:	fc 01       	movw	r30, r24
 31e:	82 81       	ldd	r24, Z+2	; 0x02
 320:	93 81       	ldd	r25, Z+3	; 0x03
 322:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <ADC_pu16ChainResultArr+0x1>
 326:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <ADC_pu16ChainResultArr>

				/*Initialize size  */
				ADC_u8ChainSize=Copy_psChain->size;
 32a:	8a 81       	ldd	r24, Y+2	; 0x02
 32c:	9b 81       	ldd	r25, Y+3	; 0x03
 32e:	fc 01       	movw	r30, r24
 330:	84 81       	ldd	r24, Z+4	; 0x04
 332:	80 93 66 00 	sts	0x0066, r24	; 0x800066 <ADC_u8ChainSize>

				/*Initialize chain channel array*/
				ADC_pvCallBackNotificationFunc=Copy_psChain->pvNotificationFunc;
 336:	8a 81       	ldd	r24, Y+2	; 0x02
 338:	9b 81       	ldd	r25, Y+3	; 0x03
 33a:	fc 01       	movw	r30, r24
 33c:	85 81       	ldd	r24, Z+5	; 0x05
 33e:	96 81       	ldd	r25, Z+6	; 0x06
 340:	90 93 63 00 	sts	0x0063, r25	; 0x800063 <ADC_pvCallBackNotificationFunc+0x1>
 344:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <ADC_pvCallBackNotificationFunc>

				/*Initialize current conversion index*/
				ADC_u8ChainConversionIndex=0;
 348:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <ADC_u8ChainConversionIndex>

				/*Clear the MUX bits in ADMUX register*/
				ADMUX &=ADC_MULTIPLEXER_MASK;
 34c:	87 e2       	ldi	r24, 0x27	; 39
 34e:	90 e0       	ldi	r25, 0x00	; 0
 350:	fc 01       	movw	r30, r24
 352:	20 81       	ld	r18, Z
 354:	87 e2       	ldi	r24, 0x27	; 39
 356:	90 e0       	ldi	r25, 0x00	; 0
 358:	20 7e       	andi	r18, 0xE0	; 224
 35a:	fc 01       	movw	r30, r24
 35c:	20 83       	st	Z, r18

				/*set the required channel into the MUX bits*/
				ADMUX |=ADC_pu8ChainChannelArr[ADC_u8ChainConversionIndex];
 35e:	87 e2       	ldi	r24, 0x27	; 39
 360:	90 e0       	ldi	r25, 0x00	; 0
 362:	fc 01       	movw	r30, r24
 364:	40 81       	ld	r20, Z
 366:	20 91 64 00 	lds	r18, 0x0064	; 0x800064 <ADC_pu8ChainChannelArr>
 36a:	30 91 65 00 	lds	r19, 0x0065	; 0x800065 <ADC_pu8ChainChannelArr+0x1>
 36e:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <ADC_u8ChainConversionIndex>
 372:	88 2f       	mov	r24, r24
 374:	90 e0       	ldi	r25, 0x00	; 0
 376:	82 0f       	add	r24, r18
 378:	93 1f       	adc	r25, r19
 37a:	fc 01       	movw	r30, r24
 37c:	20 81       	ld	r18, Z
 37e:	87 e2       	ldi	r24, 0x27	; 39
 380:	90 e0       	ldi	r25, 0x00	; 0
 382:	24 2b       	or	r18, r20
 384:	fc 01       	movw	r30, r24
 386:	20 83       	st	Z, r18

				//start conversion of 1st channel
				SET_BIT(ADCSRA,ADCSRA_ADSC);
 388:	86 e2       	ldi	r24, 0x26	; 38
 38a:	90 e0       	ldi	r25, 0x00	; 0
 38c:	fc 01       	movw	r30, r24
 38e:	20 81       	ld	r18, Z
 390:	86 e2       	ldi	r24, 0x26	; 38
 392:	90 e0       	ldi	r25, 0x00	; 0
 394:	20 64       	ori	r18, 0x40	; 64
 396:	fc 01       	movw	r30, r24
 398:	20 83       	st	Z, r18

				//enable interrupt
				SET_BIT(ADCSRA,ADCSRA_ADIE);
 39a:	86 e2       	ldi	r24, 0x26	; 38
 39c:	90 e0       	ldi	r25, 0x00	; 0
 39e:	fc 01       	movw	r30, r24
 3a0:	20 81       	ld	r18, Z
 3a2:	86 e2       	ldi	r24, 0x26	; 38
 3a4:	90 e0       	ldi	r25, 0x00	; 0
 3a6:	28 60       	ori	r18, 0x08	; 8
 3a8:	fc 01       	movw	r30, r24
 3aa:	20 83       	st	Z, r18
 3ac:	02 c0       	rjmp	.+4      	; 0x3b2 <ADC_u8StartChainAsynch+0xe2>

			}
			else
			{
				Local_u8ErrorState=BUSY_FUNC;
 3ae:	81 e0       	ldi	r24, 0x01	; 1
 3b0:	89 83       	std	Y+1, r24	; 0x01
			}
		}


return Local_u8ErrorState;
 3b2:	89 81       	ldd	r24, Y+1	; 0x01
}
 3b4:	0f 90       	pop	r0
 3b6:	0f 90       	pop	r0
 3b8:	0f 90       	pop	r0
 3ba:	df 91       	pop	r29
 3bc:	cf 91       	pop	r28
 3be:	08 95       	ret

000003c0 <__vector_16>:


void __vector_16(void) __attribute__((signal));
void __vector_16(void)
{
 3c0:	1f 92       	push	r1
 3c2:	0f 92       	push	r0
 3c4:	0f b6       	in	r0, 0x3f	; 63
 3c6:	0f 92       	push	r0
 3c8:	11 24       	eor	r1, r1
 3ca:	2f 93       	push	r18
 3cc:	3f 93       	push	r19
 3ce:	4f 93       	push	r20
 3d0:	5f 93       	push	r21
 3d2:	6f 93       	push	r22
 3d4:	7f 93       	push	r23
 3d6:	8f 93       	push	r24
 3d8:	9f 93       	push	r25
 3da:	af 93       	push	r26
 3dc:	bf 93       	push	r27
 3de:	ef 93       	push	r30
 3e0:	ff 93       	push	r31
 3e2:	cf 93       	push	r28
 3e4:	df 93       	push	r29
 3e6:	cd b7       	in	r28, 0x3d	; 61
 3e8:	de b7       	in	r29, 0x3e	; 62
	if(ADC_u8ISRSource == SINGLE_CHANNEL_ASYNCH)
 3ea:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <ADC_u8ISRSource>
 3ee:	88 23       	and	r24, r24
 3f0:	f9 f4       	brne	.+62     	; 0x430 <__FUSE_REGION_LENGTH__+0x30>
	{
			/*Read ADC Result */
			#if ADC_RESOLUTION == EIGHT_BIT_RESOLUTION
					*ADC_pu16Reading=ADCH;
 3f2:	85 e2       	ldi	r24, 0x25	; 37
 3f4:	90 e0       	ldi	r25, 0x00	; 0
 3f6:	fc 01       	movw	r30, r24
 3f8:	20 81       	ld	r18, Z
 3fa:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
 3fe:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <_edata+0x1>
 402:	22 2f       	mov	r18, r18
 404:	30 e0       	ldi	r19, 0x00	; 0
 406:	fc 01       	movw	r30, r24
 408:	31 83       	std	Z+1, r19	; 0x01
 40a:	20 83       	st	Z, r18
			#else
			#error "Wrong Resolution Selection"
			#endif

				/*Make ADC state be IDLE because it finished*/
					ADC_u8BusyState=IDLE;
 40c:	10 92 6b 00 	sts	0x006B, r1	; 0x80006b <ADC_u8BusyState>

				/*Invoke the call back notification*/
				ADC_pvCallBackNotificationFunc();
 410:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <ADC_pvCallBackNotificationFunc>
 414:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <ADC_pvCallBackNotificationFunc+0x1>
 418:	fc 01       	movw	r30, r24
 41a:	09 95       	icall

				/*Disable the ADC Conversion complete interrupt*/
				CLR_BIT(ADCSRA,ADCSRA_ADIE);
 41c:	86 e2       	ldi	r24, 0x26	; 38
 41e:	90 e0       	ldi	r25, 0x00	; 0
 420:	fc 01       	movw	r30, r24
 422:	20 81       	ld	r18, Z
 424:	86 e2       	ldi	r24, 0x26	; 38
 426:	90 e0       	ldi	r25, 0x00	; 0
 428:	27 7f       	andi	r18, 0xF7	; 247
 42a:	fc 01       	movw	r30, r24
 42c:	20 83       	st	Z, r18
				/*Start the conversion*/
				SET_BIT(ADCSRA,ADCSRA_ADIE);
			}
	}

}
 42e:	5e c0       	rjmp	.+188    	; 0x4ec <__FUSE_REGION_LENGTH__+0xec>

				/*Disable the ADC Conversion complete interrupt*/
				CLR_BIT(ADCSRA,ADCSRA_ADIE);
	}

	else if(ADC_u8ISRSource==CHAIN_ASYNCH)
 430:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <ADC_u8ISRSource>
 434:	81 30       	cpi	r24, 0x01	; 1
 436:	09 f0       	breq	.+2      	; 0x43a <__FUSE_REGION_LENGTH__+0x3a>
 438:	59 c0       	rjmp	.+178    	; 0x4ec <__FUSE_REGION_LENGTH__+0xec>
	{
			/*Read the current conversion*/
			#if ADC_RESOLUTION == EIGHT_BIT_RESOLUTION
					ADC_pu16ChainResultArr[ADC_u8ChainConversionIndex]=ADCH;
 43a:	85 e2       	ldi	r24, 0x25	; 37
 43c:	90 e0       	ldi	r25, 0x00	; 0
 43e:	fc 01       	movw	r30, r24
 440:	40 81       	ld	r20, Z
 442:	20 91 67 00 	lds	r18, 0x0067	; 0x800067 <ADC_pu16ChainResultArr>
 446:	30 91 68 00 	lds	r19, 0x0068	; 0x800068 <ADC_pu16ChainResultArr+0x1>
 44a:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <ADC_u8ChainConversionIndex>
 44e:	88 2f       	mov	r24, r24
 450:	90 e0       	ldi	r25, 0x00	; 0
 452:	88 0f       	add	r24, r24
 454:	99 1f       	adc	r25, r25
 456:	82 0f       	add	r24, r18
 458:	93 1f       	adc	r25, r19
 45a:	24 2f       	mov	r18, r20
 45c:	30 e0       	ldi	r19, 0x00	; 0
 45e:	fc 01       	movw	r30, r24
 460:	31 83       	std	Z+1, r19	; 0x01
 462:	20 83       	st	Z, r18
			#else
			#error "Wrong Resolution Selection"
			#endif

			/*increment chain index*/
					ADC_u8ChainConversionIndex++;
 464:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <ADC_u8ChainConversionIndex>
 468:	8f 5f       	subi	r24, 0xFF	; 255
 46a:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <ADC_u8ChainConversionIndex>

			/*Check the size */
			if(ADC_u8ChainConversionIndex==ADC_u8ChainSize)
 46e:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <ADC_u8ChainConversionIndex>
 472:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <ADC_u8ChainSize>
 476:	98 17       	cp	r25, r24
 478:	91 f4       	brne	.+36     	; 0x49e <__FUSE_REGION_LENGTH__+0x9e>
			{
				/*ADC is now idle*/
				ADC_u8BusyState=IDLE;
 47a:	10 92 6b 00 	sts	0x006B, r1	; 0x80006b <ADC_u8BusyState>

				/*invoke the call back  notification Function*/
				ADC_pvCallBackNotificationFunc();
 47e:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <ADC_pvCallBackNotificationFunc>
 482:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <ADC_pvCallBackNotificationFunc+0x1>
 486:	fc 01       	movw	r30, r24
 488:	09 95       	icall

				/*Disable ADC conversion complete interrupt*/
				CLR_BIT(ADCSRA,ADCSRA_ADIE);
 48a:	86 e2       	ldi	r24, 0x26	; 38
 48c:	90 e0       	ldi	r25, 0x00	; 0
 48e:	fc 01       	movw	r30, r24
 490:	20 81       	ld	r18, Z
 492:	86 e2       	ldi	r24, 0x26	; 38
 494:	90 e0       	ldi	r25, 0x00	; 0
 496:	27 7f       	andi	r18, 0xF7	; 247
 498:	fc 01       	movw	r30, r24
 49a:	20 83       	st	Z, r18
				/*Start the conversion*/
				SET_BIT(ADCSRA,ADCSRA_ADIE);
			}
	}

}
 49c:	27 c0       	rjmp	.+78     	; 0x4ec <__FUSE_REGION_LENGTH__+0xec>
			}
			else
			{
				/*Chain is not finished*/
				/*Set the new required channel */
				ADMUX &=ADC_MULTIPLEXER_MASK;
 49e:	87 e2       	ldi	r24, 0x27	; 39
 4a0:	90 e0       	ldi	r25, 0x00	; 0
 4a2:	fc 01       	movw	r30, r24
 4a4:	20 81       	ld	r18, Z
 4a6:	87 e2       	ldi	r24, 0x27	; 39
 4a8:	90 e0       	ldi	r25, 0x00	; 0
 4aa:	20 7e       	andi	r18, 0xE0	; 224
 4ac:	fc 01       	movw	r30, r24
 4ae:	20 83       	st	Z, r18
				ADMUX |=ADC_pu8ChainChannelArr[ADC_u8ChainConversionIndex];
 4b0:	87 e2       	ldi	r24, 0x27	; 39
 4b2:	90 e0       	ldi	r25, 0x00	; 0
 4b4:	fc 01       	movw	r30, r24
 4b6:	40 81       	ld	r20, Z
 4b8:	20 91 64 00 	lds	r18, 0x0064	; 0x800064 <ADC_pu8ChainChannelArr>
 4bc:	30 91 65 00 	lds	r19, 0x0065	; 0x800065 <ADC_pu8ChainChannelArr+0x1>
 4c0:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <ADC_u8ChainConversionIndex>
 4c4:	88 2f       	mov	r24, r24
 4c6:	90 e0       	ldi	r25, 0x00	; 0
 4c8:	82 0f       	add	r24, r18
 4ca:	93 1f       	adc	r25, r19
 4cc:	fc 01       	movw	r30, r24
 4ce:	20 81       	ld	r18, Z
 4d0:	87 e2       	ldi	r24, 0x27	; 39
 4d2:	90 e0       	ldi	r25, 0x00	; 0
 4d4:	24 2b       	or	r18, r20
 4d6:	fc 01       	movw	r30, r24
 4d8:	20 83       	st	Z, r18

				/*Start the conversion*/
				SET_BIT(ADCSRA,ADCSRA_ADIE);
 4da:	86 e2       	ldi	r24, 0x26	; 38
 4dc:	90 e0       	ldi	r25, 0x00	; 0
 4de:	fc 01       	movw	r30, r24
 4e0:	20 81       	ld	r18, Z
 4e2:	86 e2       	ldi	r24, 0x26	; 38
 4e4:	90 e0       	ldi	r25, 0x00	; 0
 4e6:	28 60       	ori	r18, 0x08	; 8
 4e8:	fc 01       	movw	r30, r24
 4ea:	20 83       	st	Z, r18
			}
	}

}
 4ec:	00 00       	nop
 4ee:	df 91       	pop	r29
 4f0:	cf 91       	pop	r28
 4f2:	ff 91       	pop	r31
 4f4:	ef 91       	pop	r30
 4f6:	bf 91       	pop	r27
 4f8:	af 91       	pop	r26
 4fa:	9f 91       	pop	r25
 4fc:	8f 91       	pop	r24
 4fe:	7f 91       	pop	r23
 500:	6f 91       	pop	r22
 502:	5f 91       	pop	r21
 504:	4f 91       	pop	r20
 506:	3f 91       	pop	r19
 508:	2f 91       	pop	r18
 50a:	0f 90       	pop	r0
 50c:	0f be       	out	0x3f, r0	; 63
 50e:	0f 90       	pop	r0
 510:	1f 90       	pop	r1
 512:	18 95       	reti

00000514 <DIO_u8SetPinValue>:
#include"DIO_private.h"



u8 DIO_u8SetPinValue(u8 Copy_u8Port,u8 Copy_u8Pin,u8 Copy_u8Value)
{
 514:	cf 93       	push	r28
 516:	df 93       	push	r29
 518:	00 d0       	rcall	.+0      	; 0x51a <DIO_u8SetPinValue+0x6>
 51a:	00 d0       	rcall	.+0      	; 0x51c <DIO_u8SetPinValue+0x8>
 51c:	cd b7       	in	r28, 0x3d	; 61
 51e:	de b7       	in	r29, 0x3e	; 62
 520:	8a 83       	std	Y+2, r24	; 0x02
 522:	6b 83       	std	Y+3, r22	; 0x03
 524:	4c 83       	std	Y+4, r20	; 0x04

u8 Local_u8ErrorState=0;
 526:	19 82       	std	Y+1, r1	; 0x01

if(Copy_u8Pin<=DIO_u8PIN7)
 528:	8b 81       	ldd	r24, Y+3	; 0x03
 52a:	88 30       	cpi	r24, 0x08	; 8
 52c:	08 f0       	brcs	.+2      	; 0x530 <DIO_u8SetPinValue+0x1c>
 52e:	f3 c0       	rjmp	.+486    	; 0x716 <DIO_u8SetPinValue+0x202>
{
		if(Copy_u8Value==DIO_u8PIN_HIGH)
 530:	8c 81       	ldd	r24, Y+4	; 0x04
 532:	81 30       	cpi	r24, 0x01	; 1
 534:	09 f0       	breq	.+2      	; 0x538 <DIO_u8SetPinValue+0x24>
 536:	72 c0       	rjmp	.+228    	; 0x61c <DIO_u8SetPinValue+0x108>
		{
			switch(Copy_u8Port)
 538:	8a 81       	ldd	r24, Y+2	; 0x02
 53a:	88 2f       	mov	r24, r24
 53c:	90 e0       	ldi	r25, 0x00	; 0
 53e:	84 30       	cpi	r24, 0x04	; 4
 540:	91 05       	cpc	r25, r1
 542:	09 f4       	brne	.+2      	; 0x546 <DIO_u8SetPinValue+0x32>
 544:	52 c0       	rjmp	.+164    	; 0x5ea <DIO_u8SetPinValue+0xd6>
 546:	85 30       	cpi	r24, 0x05	; 5
 548:	91 05       	cpc	r25, r1
 54a:	0c f0       	brlt	.+2      	; 0x54e <DIO_u8SetPinValue+0x3a>
 54c:	64 c0       	rjmp	.+200    	; 0x616 <DIO_u8SetPinValue+0x102>
 54e:	83 30       	cpi	r24, 0x03	; 3
 550:	91 05       	cpc	r25, r1
 552:	a9 f1       	breq	.+106    	; 0x5be <DIO_u8SetPinValue+0xaa>
 554:	84 30       	cpi	r24, 0x04	; 4
 556:	91 05       	cpc	r25, r1
 558:	0c f0       	brlt	.+2      	; 0x55c <DIO_u8SetPinValue+0x48>
 55a:	5d c0       	rjmp	.+186    	; 0x616 <DIO_u8SetPinValue+0x102>
 55c:	00 97       	sbiw	r24, 0x00	; 0
 55e:	19 f0       	breq	.+6      	; 0x566 <DIO_u8SetPinValue+0x52>
 560:	01 97       	sbiw	r24, 0x01	; 1
 562:	b9 f0       	breq	.+46     	; 0x592 <DIO_u8SetPinValue+0x7e>
 564:	58 c0       	rjmp	.+176    	; 0x616 <DIO_u8SetPinValue+0x102>
			{
				case DIO_u8PORTA:SET_BIT(PORTA,Copy_u8Pin);break;
 566:	8b e3       	ldi	r24, 0x3B	; 59
 568:	90 e0       	ldi	r25, 0x00	; 0
 56a:	fc 01       	movw	r30, r24
 56c:	80 81       	ld	r24, Z
 56e:	48 2f       	mov	r20, r24
 570:	8b 81       	ldd	r24, Y+3	; 0x03
 572:	28 2f       	mov	r18, r24
 574:	30 e0       	ldi	r19, 0x00	; 0
 576:	81 e0       	ldi	r24, 0x01	; 1
 578:	90 e0       	ldi	r25, 0x00	; 0
 57a:	02 c0       	rjmp	.+4      	; 0x580 <DIO_u8SetPinValue+0x6c>
 57c:	88 0f       	add	r24, r24
 57e:	99 1f       	adc	r25, r25
 580:	2a 95       	dec	r18
 582:	e2 f7       	brpl	.-8      	; 0x57c <DIO_u8SetPinValue+0x68>
 584:	24 2f       	mov	r18, r20
 586:	28 2b       	or	r18, r24
 588:	8b e3       	ldi	r24, 0x3B	; 59
 58a:	90 e0       	ldi	r25, 0x00	; 0
 58c:	fc 01       	movw	r30, r24
 58e:	20 83       	st	Z, r18
 590:	c4 c0       	rjmp	.+392    	; 0x71a <DIO_u8SetPinValue+0x206>
				case DIO_u8PORTB:SET_BIT(PORTB,Copy_u8Pin);break;
 592:	88 e3       	ldi	r24, 0x38	; 56
 594:	90 e0       	ldi	r25, 0x00	; 0
 596:	fc 01       	movw	r30, r24
 598:	80 81       	ld	r24, Z
 59a:	48 2f       	mov	r20, r24
 59c:	8b 81       	ldd	r24, Y+3	; 0x03
 59e:	28 2f       	mov	r18, r24
 5a0:	30 e0       	ldi	r19, 0x00	; 0
 5a2:	81 e0       	ldi	r24, 0x01	; 1
 5a4:	90 e0       	ldi	r25, 0x00	; 0
 5a6:	02 c0       	rjmp	.+4      	; 0x5ac <DIO_u8SetPinValue+0x98>
 5a8:	88 0f       	add	r24, r24
 5aa:	99 1f       	adc	r25, r25
 5ac:	2a 95       	dec	r18
 5ae:	e2 f7       	brpl	.-8      	; 0x5a8 <DIO_u8SetPinValue+0x94>
 5b0:	24 2f       	mov	r18, r20
 5b2:	28 2b       	or	r18, r24
 5b4:	88 e3       	ldi	r24, 0x38	; 56
 5b6:	90 e0       	ldi	r25, 0x00	; 0
 5b8:	fc 01       	movw	r30, r24
 5ba:	20 83       	st	Z, r18
 5bc:	ae c0       	rjmp	.+348    	; 0x71a <DIO_u8SetPinValue+0x206>
				case DIO_u8PORTC:SET_BIT(PORTC,Copy_u8Pin);break;
 5be:	85 e3       	ldi	r24, 0x35	; 53
 5c0:	90 e0       	ldi	r25, 0x00	; 0
 5c2:	fc 01       	movw	r30, r24
 5c4:	80 81       	ld	r24, Z
 5c6:	48 2f       	mov	r20, r24
 5c8:	8b 81       	ldd	r24, Y+3	; 0x03
 5ca:	28 2f       	mov	r18, r24
 5cc:	30 e0       	ldi	r19, 0x00	; 0
 5ce:	81 e0       	ldi	r24, 0x01	; 1
 5d0:	90 e0       	ldi	r25, 0x00	; 0
 5d2:	02 c0       	rjmp	.+4      	; 0x5d8 <DIO_u8SetPinValue+0xc4>
 5d4:	88 0f       	add	r24, r24
 5d6:	99 1f       	adc	r25, r25
 5d8:	2a 95       	dec	r18
 5da:	e2 f7       	brpl	.-8      	; 0x5d4 <DIO_u8SetPinValue+0xc0>
 5dc:	24 2f       	mov	r18, r20
 5de:	28 2b       	or	r18, r24
 5e0:	85 e3       	ldi	r24, 0x35	; 53
 5e2:	90 e0       	ldi	r25, 0x00	; 0
 5e4:	fc 01       	movw	r30, r24
 5e6:	20 83       	st	Z, r18
 5e8:	98 c0       	rjmp	.+304    	; 0x71a <DIO_u8SetPinValue+0x206>
				case DIO_u8PORTD:SET_BIT(PORTD,Copy_u8Pin);break;
 5ea:	82 e3       	ldi	r24, 0x32	; 50
 5ec:	90 e0       	ldi	r25, 0x00	; 0
 5ee:	fc 01       	movw	r30, r24
 5f0:	80 81       	ld	r24, Z
 5f2:	48 2f       	mov	r20, r24
 5f4:	8b 81       	ldd	r24, Y+3	; 0x03
 5f6:	28 2f       	mov	r18, r24
 5f8:	30 e0       	ldi	r19, 0x00	; 0
 5fa:	81 e0       	ldi	r24, 0x01	; 1
 5fc:	90 e0       	ldi	r25, 0x00	; 0
 5fe:	02 c0       	rjmp	.+4      	; 0x604 <DIO_u8SetPinValue+0xf0>
 600:	88 0f       	add	r24, r24
 602:	99 1f       	adc	r25, r25
 604:	2a 95       	dec	r18
 606:	e2 f7       	brpl	.-8      	; 0x600 <DIO_u8SetPinValue+0xec>
 608:	24 2f       	mov	r18, r20
 60a:	28 2b       	or	r18, r24
 60c:	82 e3       	ldi	r24, 0x32	; 50
 60e:	90 e0       	ldi	r25, 0x00	; 0
 610:	fc 01       	movw	r30, r24
 612:	20 83       	st	Z, r18
 614:	82 c0       	rjmp	.+260    	; 0x71a <DIO_u8SetPinValue+0x206>
				default :Local_u8ErrorState=1;break;
 616:	81 e0       	ldi	r24, 0x01	; 1
 618:	89 83       	std	Y+1, r24	; 0x01
 61a:	7f c0       	rjmp	.+254    	; 0x71a <DIO_u8SetPinValue+0x206>
			}
		}
		else if(Copy_u8Value==DIO_u8PIN_LOW)
 61c:	8c 81       	ldd	r24, Y+4	; 0x04
 61e:	88 23       	and	r24, r24
 620:	09 f0       	breq	.+2      	; 0x624 <DIO_u8SetPinValue+0x110>
 622:	76 c0       	rjmp	.+236    	; 0x710 <DIO_u8SetPinValue+0x1fc>
		{
			switch(Copy_u8Port)
 624:	8a 81       	ldd	r24, Y+2	; 0x02
 626:	88 2f       	mov	r24, r24
 628:	90 e0       	ldi	r25, 0x00	; 0
 62a:	84 30       	cpi	r24, 0x04	; 4
 62c:	91 05       	cpc	r25, r1
 62e:	09 f4       	brne	.+2      	; 0x632 <DIO_u8SetPinValue+0x11e>
 630:	55 c0       	rjmp	.+170    	; 0x6dc <DIO_u8SetPinValue+0x1c8>
 632:	85 30       	cpi	r24, 0x05	; 5
 634:	91 05       	cpc	r25, r1
 636:	0c f0       	brlt	.+2      	; 0x63a <DIO_u8SetPinValue+0x126>
 638:	68 c0       	rjmp	.+208    	; 0x70a <DIO_u8SetPinValue+0x1f6>
 63a:	83 30       	cpi	r24, 0x03	; 3
 63c:	91 05       	cpc	r25, r1
 63e:	b9 f1       	breq	.+110    	; 0x6ae <DIO_u8SetPinValue+0x19a>
 640:	84 30       	cpi	r24, 0x04	; 4
 642:	91 05       	cpc	r25, r1
 644:	0c f0       	brlt	.+2      	; 0x648 <DIO_u8SetPinValue+0x134>
 646:	61 c0       	rjmp	.+194    	; 0x70a <DIO_u8SetPinValue+0x1f6>
 648:	00 97       	sbiw	r24, 0x00	; 0
 64a:	19 f0       	breq	.+6      	; 0x652 <DIO_u8SetPinValue+0x13e>
 64c:	01 97       	sbiw	r24, 0x01	; 1
 64e:	c1 f0       	breq	.+48     	; 0x680 <DIO_u8SetPinValue+0x16c>
 650:	5c c0       	rjmp	.+184    	; 0x70a <DIO_u8SetPinValue+0x1f6>
			{
				case DIO_u8PORTA:CLR_BIT(PORTA,Copy_u8Pin);break;
 652:	8b e3       	ldi	r24, 0x3B	; 59
 654:	90 e0       	ldi	r25, 0x00	; 0
 656:	fc 01       	movw	r30, r24
 658:	80 81       	ld	r24, Z
 65a:	48 2f       	mov	r20, r24
 65c:	8b 81       	ldd	r24, Y+3	; 0x03
 65e:	28 2f       	mov	r18, r24
 660:	30 e0       	ldi	r19, 0x00	; 0
 662:	81 e0       	ldi	r24, 0x01	; 1
 664:	90 e0       	ldi	r25, 0x00	; 0
 666:	02 c0       	rjmp	.+4      	; 0x66c <DIO_u8SetPinValue+0x158>
 668:	88 0f       	add	r24, r24
 66a:	99 1f       	adc	r25, r25
 66c:	2a 95       	dec	r18
 66e:	e2 f7       	brpl	.-8      	; 0x668 <DIO_u8SetPinValue+0x154>
 670:	80 95       	com	r24
 672:	24 2f       	mov	r18, r20
 674:	28 23       	and	r18, r24
 676:	8b e3       	ldi	r24, 0x3B	; 59
 678:	90 e0       	ldi	r25, 0x00	; 0
 67a:	fc 01       	movw	r30, r24
 67c:	20 83       	st	Z, r18
 67e:	4d c0       	rjmp	.+154    	; 0x71a <DIO_u8SetPinValue+0x206>
				case DIO_u8PORTB:CLR_BIT(PORTB,Copy_u8Pin);break;
 680:	88 e3       	ldi	r24, 0x38	; 56
 682:	90 e0       	ldi	r25, 0x00	; 0
 684:	fc 01       	movw	r30, r24
 686:	80 81       	ld	r24, Z
 688:	48 2f       	mov	r20, r24
 68a:	8b 81       	ldd	r24, Y+3	; 0x03
 68c:	28 2f       	mov	r18, r24
 68e:	30 e0       	ldi	r19, 0x00	; 0
 690:	81 e0       	ldi	r24, 0x01	; 1
 692:	90 e0       	ldi	r25, 0x00	; 0
 694:	02 c0       	rjmp	.+4      	; 0x69a <DIO_u8SetPinValue+0x186>
 696:	88 0f       	add	r24, r24
 698:	99 1f       	adc	r25, r25
 69a:	2a 95       	dec	r18
 69c:	e2 f7       	brpl	.-8      	; 0x696 <DIO_u8SetPinValue+0x182>
 69e:	80 95       	com	r24
 6a0:	24 2f       	mov	r18, r20
 6a2:	28 23       	and	r18, r24
 6a4:	88 e3       	ldi	r24, 0x38	; 56
 6a6:	90 e0       	ldi	r25, 0x00	; 0
 6a8:	fc 01       	movw	r30, r24
 6aa:	20 83       	st	Z, r18
 6ac:	36 c0       	rjmp	.+108    	; 0x71a <DIO_u8SetPinValue+0x206>
				case DIO_u8PORTC:CLR_BIT(PORTC,Copy_u8Pin);break;
 6ae:	85 e3       	ldi	r24, 0x35	; 53
 6b0:	90 e0       	ldi	r25, 0x00	; 0
 6b2:	fc 01       	movw	r30, r24
 6b4:	80 81       	ld	r24, Z
 6b6:	48 2f       	mov	r20, r24
 6b8:	8b 81       	ldd	r24, Y+3	; 0x03
 6ba:	28 2f       	mov	r18, r24
 6bc:	30 e0       	ldi	r19, 0x00	; 0
 6be:	81 e0       	ldi	r24, 0x01	; 1
 6c0:	90 e0       	ldi	r25, 0x00	; 0
 6c2:	02 c0       	rjmp	.+4      	; 0x6c8 <DIO_u8SetPinValue+0x1b4>
 6c4:	88 0f       	add	r24, r24
 6c6:	99 1f       	adc	r25, r25
 6c8:	2a 95       	dec	r18
 6ca:	e2 f7       	brpl	.-8      	; 0x6c4 <DIO_u8SetPinValue+0x1b0>
 6cc:	80 95       	com	r24
 6ce:	24 2f       	mov	r18, r20
 6d0:	28 23       	and	r18, r24
 6d2:	85 e3       	ldi	r24, 0x35	; 53
 6d4:	90 e0       	ldi	r25, 0x00	; 0
 6d6:	fc 01       	movw	r30, r24
 6d8:	20 83       	st	Z, r18
 6da:	1f c0       	rjmp	.+62     	; 0x71a <DIO_u8SetPinValue+0x206>
				case DIO_u8PORTD:CLR_BIT(PORTD,Copy_u8Pin);break;
 6dc:	82 e3       	ldi	r24, 0x32	; 50
 6de:	90 e0       	ldi	r25, 0x00	; 0
 6e0:	fc 01       	movw	r30, r24
 6e2:	80 81       	ld	r24, Z
 6e4:	48 2f       	mov	r20, r24
 6e6:	8b 81       	ldd	r24, Y+3	; 0x03
 6e8:	28 2f       	mov	r18, r24
 6ea:	30 e0       	ldi	r19, 0x00	; 0
 6ec:	81 e0       	ldi	r24, 0x01	; 1
 6ee:	90 e0       	ldi	r25, 0x00	; 0
 6f0:	02 c0       	rjmp	.+4      	; 0x6f6 <DIO_u8SetPinValue+0x1e2>
 6f2:	88 0f       	add	r24, r24
 6f4:	99 1f       	adc	r25, r25
 6f6:	2a 95       	dec	r18
 6f8:	e2 f7       	brpl	.-8      	; 0x6f2 <DIO_u8SetPinValue+0x1de>
 6fa:	80 95       	com	r24
 6fc:	24 2f       	mov	r18, r20
 6fe:	28 23       	and	r18, r24
 700:	82 e3       	ldi	r24, 0x32	; 50
 702:	90 e0       	ldi	r25, 0x00	; 0
 704:	fc 01       	movw	r30, r24
 706:	20 83       	st	Z, r18
 708:	08 c0       	rjmp	.+16     	; 0x71a <DIO_u8SetPinValue+0x206>
				default :Local_u8ErrorState=1;break;
 70a:	81 e0       	ldi	r24, 0x01	; 1
 70c:	89 83       	std	Y+1, r24	; 0x01
 70e:	05 c0       	rjmp	.+10     	; 0x71a <DIO_u8SetPinValue+0x206>
			}
		}
		else
		{
		Local_u8ErrorState=1;
 710:	81 e0       	ldi	r24, 0x01	; 1
 712:	89 83       	std	Y+1, r24	; 0x01
 714:	02 c0       	rjmp	.+4      	; 0x71a <DIO_u8SetPinValue+0x206>

		}
}
else
{
	 Local_u8ErrorState=1;
 716:	81 e0       	ldi	r24, 0x01	; 1
 718:	89 83       	std	Y+1, r24	; 0x01
}
return Local_u8ErrorState;
 71a:	89 81       	ldd	r24, Y+1	; 0x01
}
 71c:	0f 90       	pop	r0
 71e:	0f 90       	pop	r0
 720:	0f 90       	pop	r0
 722:	0f 90       	pop	r0
 724:	df 91       	pop	r29
 726:	cf 91       	pop	r28
 728:	08 95       	ret

0000072a <DIO_u8SetPortValue>:


u8 DIO_u8SetPortValue(u8 Copy_u8Port,u8 Copy_u8Value)
{
 72a:	cf 93       	push	r28
 72c:	df 93       	push	r29
 72e:	00 d0       	rcall	.+0      	; 0x730 <DIO_u8SetPortValue+0x6>
 730:	0f 92       	push	r0
 732:	cd b7       	in	r28, 0x3d	; 61
 734:	de b7       	in	r29, 0x3e	; 62
 736:	8a 83       	std	Y+2, r24	; 0x02
 738:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState=0;
 73a:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8Port)
 73c:	8a 81       	ldd	r24, Y+2	; 0x02
 73e:	88 2f       	mov	r24, r24
 740:	90 e0       	ldi	r25, 0x00	; 0
 742:	84 30       	cpi	r24, 0x04	; 4
 744:	91 05       	cpc	r25, r1
 746:	01 f1       	breq	.+64     	; 0x788 <DIO_u8SetPortValue+0x5e>
 748:	85 30       	cpi	r24, 0x05	; 5
 74a:	91 05       	cpc	r25, r1
 74c:	1c f5       	brge	.+70     	; 0x794 <DIO_u8SetPortValue+0x6a>
 74e:	83 30       	cpi	r24, 0x03	; 3
 750:	91 05       	cpc	r25, r1
 752:	a1 f0       	breq	.+40     	; 0x77c <DIO_u8SetPortValue+0x52>
 754:	84 30       	cpi	r24, 0x04	; 4
 756:	91 05       	cpc	r25, r1
 758:	ec f4       	brge	.+58     	; 0x794 <DIO_u8SetPortValue+0x6a>
 75a:	00 97       	sbiw	r24, 0x00	; 0
 75c:	19 f0       	breq	.+6      	; 0x764 <DIO_u8SetPortValue+0x3a>
 75e:	01 97       	sbiw	r24, 0x01	; 1
 760:	39 f0       	breq	.+14     	; 0x770 <DIO_u8SetPortValue+0x46>
 762:	18 c0       	rjmp	.+48     	; 0x794 <DIO_u8SetPortValue+0x6a>
				{
					case DIO_u8PORTA: PORTA=Copy_u8Value; break;
 764:	8b e3       	ldi	r24, 0x3B	; 59
 766:	90 e0       	ldi	r25, 0x00	; 0
 768:	2b 81       	ldd	r18, Y+3	; 0x03
 76a:	fc 01       	movw	r30, r24
 76c:	20 83       	st	Z, r18
 76e:	15 c0       	rjmp	.+42     	; 0x79a <DIO_u8SetPortValue+0x70>
				    case DIO_u8PORTB: PORTB=Copy_u8Value; break;
 770:	88 e3       	ldi	r24, 0x38	; 56
 772:	90 e0       	ldi	r25, 0x00	; 0
 774:	2b 81       	ldd	r18, Y+3	; 0x03
 776:	fc 01       	movw	r30, r24
 778:	20 83       	st	Z, r18
 77a:	0f c0       	rjmp	.+30     	; 0x79a <DIO_u8SetPortValue+0x70>
				    case DIO_u8PORTC: PORTC=Copy_u8Value; break;
 77c:	85 e3       	ldi	r24, 0x35	; 53
 77e:	90 e0       	ldi	r25, 0x00	; 0
 780:	2b 81       	ldd	r18, Y+3	; 0x03
 782:	fc 01       	movw	r30, r24
 784:	20 83       	st	Z, r18
 786:	09 c0       	rjmp	.+18     	; 0x79a <DIO_u8SetPortValue+0x70>
				    case DIO_u8PORTD: PORTD=Copy_u8Value; break;
 788:	82 e3       	ldi	r24, 0x32	; 50
 78a:	90 e0       	ldi	r25, 0x00	; 0
 78c:	2b 81       	ldd	r18, Y+3	; 0x03
 78e:	fc 01       	movw	r30, r24
 790:	20 83       	st	Z, r18
 792:	03 c0       	rjmp	.+6      	; 0x79a <DIO_u8SetPortValue+0x70>
				    default :Local_u8ErrorState=1; break;
 794:	81 e0       	ldi	r24, 0x01	; 1
 796:	89 83       	std	Y+1, r24	; 0x01
 798:	00 00       	nop
				}


	return Local_u8ErrorState;
 79a:	89 81       	ldd	r24, Y+1	; 0x01

}
 79c:	0f 90       	pop	r0
 79e:	0f 90       	pop	r0
 7a0:	0f 90       	pop	r0
 7a2:	df 91       	pop	r29
 7a4:	cf 91       	pop	r28
 7a6:	08 95       	ret

000007a8 <DIO_u8GetPinValue>:



u8 DIO_u8GetPinValue(u8 Copy_u8Port,u8 Copy_u8Pin,u8* Copy_pu8Value)
{
 7a8:	cf 93       	push	r28
 7aa:	df 93       	push	r29
 7ac:	00 d0       	rcall	.+0      	; 0x7ae <DIO_u8GetPinValue+0x6>
 7ae:	00 d0       	rcall	.+0      	; 0x7b0 <DIO_u8GetPinValue+0x8>
 7b0:	0f 92       	push	r0
 7b2:	cd b7       	in	r28, 0x3d	; 61
 7b4:	de b7       	in	r29, 0x3e	; 62
 7b6:	8a 83       	std	Y+2, r24	; 0x02
 7b8:	6b 83       	std	Y+3, r22	; 0x03
 7ba:	5d 83       	std	Y+5, r21	; 0x05
 7bc:	4c 83       	std	Y+4, r20	; 0x04

	u8 Local_u8ErrorState=0;
 7be:	19 82       	std	Y+1, r1	; 0x01
	if( (Copy_pu8Value!=NULL) && (Copy_u8Pin<=DIO_u8PIN7) )
 7c0:	8c 81       	ldd	r24, Y+4	; 0x04
 7c2:	9d 81       	ldd	r25, Y+5	; 0x05
 7c4:	89 2b       	or	r24, r25
 7c6:	09 f4       	brne	.+2      	; 0x7ca <DIO_u8GetPinValue+0x22>
 7c8:	73 c0       	rjmp	.+230    	; 0x8b0 <__stack+0x51>
 7ca:	8b 81       	ldd	r24, Y+3	; 0x03
 7cc:	88 30       	cpi	r24, 0x08	; 8
 7ce:	08 f0       	brcs	.+2      	; 0x7d2 <DIO_u8GetPinValue+0x2a>
 7d0:	6f c0       	rjmp	.+222    	; 0x8b0 <__stack+0x51>
				{
					switch(Copy_u8Port)
 7d2:	8a 81       	ldd	r24, Y+2	; 0x02
 7d4:	88 2f       	mov	r24, r24
 7d6:	90 e0       	ldi	r25, 0x00	; 0
 7d8:	84 30       	cpi	r24, 0x04	; 4
 7da:	91 05       	cpc	r25, r1
 7dc:	09 f4       	brne	.+2      	; 0x7e0 <DIO_u8GetPinValue+0x38>
 7de:	4f c0       	rjmp	.+158    	; 0x87e <__stack+0x1f>
 7e0:	85 30       	cpi	r24, 0x05	; 5
 7e2:	91 05       	cpc	r25, r1
 7e4:	0c f0       	brlt	.+2      	; 0x7e8 <DIO_u8GetPinValue+0x40>
 7e6:	60 c0       	rjmp	.+192    	; 0x8a8 <__stack+0x49>
 7e8:	83 30       	cpi	r24, 0x03	; 3
 7ea:	91 05       	cpc	r25, r1
 7ec:	99 f1       	breq	.+102    	; 0x854 <DIO_u8GetPinValue+0xac>
 7ee:	84 30       	cpi	r24, 0x04	; 4
 7f0:	91 05       	cpc	r25, r1
 7f2:	0c f0       	brlt	.+2      	; 0x7f6 <DIO_u8GetPinValue+0x4e>
 7f4:	59 c0       	rjmp	.+178    	; 0x8a8 <__stack+0x49>
 7f6:	00 97       	sbiw	r24, 0x00	; 0
 7f8:	19 f0       	breq	.+6      	; 0x800 <DIO_u8GetPinValue+0x58>
 7fa:	01 97       	sbiw	r24, 0x01	; 1
 7fc:	b1 f0       	breq	.+44     	; 0x82a <DIO_u8GetPinValue+0x82>
 7fe:	54 c0       	rjmp	.+168    	; 0x8a8 <__stack+0x49>
					{
						 case DIO_u8PORTA: *Copy_pu8Value=GET_BIT(PINA,Copy_u8Pin); break;
 800:	89 e3       	ldi	r24, 0x39	; 57
 802:	90 e0       	ldi	r25, 0x00	; 0
 804:	fc 01       	movw	r30, r24
 806:	80 81       	ld	r24, Z
 808:	88 2f       	mov	r24, r24
 80a:	90 e0       	ldi	r25, 0x00	; 0
 80c:	2b 81       	ldd	r18, Y+3	; 0x03
 80e:	22 2f       	mov	r18, r18
 810:	30 e0       	ldi	r19, 0x00	; 0
 812:	02 c0       	rjmp	.+4      	; 0x818 <DIO_u8GetPinValue+0x70>
 814:	95 95       	asr	r25
 816:	87 95       	ror	r24
 818:	2a 95       	dec	r18
 81a:	e2 f7       	brpl	.-8      	; 0x814 <DIO_u8GetPinValue+0x6c>
 81c:	28 2f       	mov	r18, r24
 81e:	21 70       	andi	r18, 0x01	; 1
 820:	8c 81       	ldd	r24, Y+4	; 0x04
 822:	9d 81       	ldd	r25, Y+5	; 0x05
 824:	fc 01       	movw	r30, r24
 826:	20 83       	st	Z, r18
 828:	42 c0       	rjmp	.+132    	; 0x8ae <__stack+0x4f>
					     case DIO_u8PORTB: *Copy_pu8Value=GET_BIT(PINB,Copy_u8Pin); break;
 82a:	86 e3       	ldi	r24, 0x36	; 54
 82c:	90 e0       	ldi	r25, 0x00	; 0
 82e:	fc 01       	movw	r30, r24
 830:	80 81       	ld	r24, Z
 832:	88 2f       	mov	r24, r24
 834:	90 e0       	ldi	r25, 0x00	; 0
 836:	2b 81       	ldd	r18, Y+3	; 0x03
 838:	22 2f       	mov	r18, r18
 83a:	30 e0       	ldi	r19, 0x00	; 0
 83c:	02 c0       	rjmp	.+4      	; 0x842 <DIO_u8GetPinValue+0x9a>
 83e:	95 95       	asr	r25
 840:	87 95       	ror	r24
 842:	2a 95       	dec	r18
 844:	e2 f7       	brpl	.-8      	; 0x83e <DIO_u8GetPinValue+0x96>
 846:	28 2f       	mov	r18, r24
 848:	21 70       	andi	r18, 0x01	; 1
 84a:	8c 81       	ldd	r24, Y+4	; 0x04
 84c:	9d 81       	ldd	r25, Y+5	; 0x05
 84e:	fc 01       	movw	r30, r24
 850:	20 83       	st	Z, r18
 852:	2d c0       	rjmp	.+90     	; 0x8ae <__stack+0x4f>
					     case DIO_u8PORTC: *Copy_pu8Value=GET_BIT(PINC,Copy_u8Pin); break;
 854:	83 e3       	ldi	r24, 0x33	; 51
 856:	90 e0       	ldi	r25, 0x00	; 0
 858:	fc 01       	movw	r30, r24
 85a:	80 81       	ld	r24, Z
 85c:	88 2f       	mov	r24, r24
 85e:	90 e0       	ldi	r25, 0x00	; 0
 860:	2b 81       	ldd	r18, Y+3	; 0x03
 862:	22 2f       	mov	r18, r18
 864:	30 e0       	ldi	r19, 0x00	; 0
 866:	02 c0       	rjmp	.+4      	; 0x86c <__stack+0xd>
 868:	95 95       	asr	r25
 86a:	87 95       	ror	r24
 86c:	2a 95       	dec	r18
 86e:	e2 f7       	brpl	.-8      	; 0x868 <__stack+0x9>
 870:	28 2f       	mov	r18, r24
 872:	21 70       	andi	r18, 0x01	; 1
 874:	8c 81       	ldd	r24, Y+4	; 0x04
 876:	9d 81       	ldd	r25, Y+5	; 0x05
 878:	fc 01       	movw	r30, r24
 87a:	20 83       	st	Z, r18
 87c:	18 c0       	rjmp	.+48     	; 0x8ae <__stack+0x4f>
					     case DIO_u8PORTD: *Copy_pu8Value=GET_BIT(PIND,Copy_u8Pin); break;
 87e:	80 e3       	ldi	r24, 0x30	; 48
 880:	90 e0       	ldi	r25, 0x00	; 0
 882:	fc 01       	movw	r30, r24
 884:	80 81       	ld	r24, Z
 886:	88 2f       	mov	r24, r24
 888:	90 e0       	ldi	r25, 0x00	; 0
 88a:	2b 81       	ldd	r18, Y+3	; 0x03
 88c:	22 2f       	mov	r18, r18
 88e:	30 e0       	ldi	r19, 0x00	; 0
 890:	02 c0       	rjmp	.+4      	; 0x896 <__stack+0x37>
 892:	95 95       	asr	r25
 894:	87 95       	ror	r24
 896:	2a 95       	dec	r18
 898:	e2 f7       	brpl	.-8      	; 0x892 <__stack+0x33>
 89a:	28 2f       	mov	r18, r24
 89c:	21 70       	andi	r18, 0x01	; 1
 89e:	8c 81       	ldd	r24, Y+4	; 0x04
 8a0:	9d 81       	ldd	r25, Y+5	; 0x05
 8a2:	fc 01       	movw	r30, r24
 8a4:	20 83       	st	Z, r18
 8a6:	03 c0       	rjmp	.+6      	; 0x8ae <__stack+0x4f>
					     default : Local_u8ErrorState=1; break;
 8a8:	81 e0       	ldi	r24, 0x01	; 1
 8aa:	89 83       	std	Y+1, r24	; 0x01
 8ac:	00 00       	nop
{

	u8 Local_u8ErrorState=0;
	if( (Copy_pu8Value!=NULL) && (Copy_u8Pin<=DIO_u8PIN7) )
				{
					switch(Copy_u8Port)
 8ae:	02 c0       	rjmp	.+4      	; 0x8b4 <__stack+0x55>
					}

				}
				else
				{
				Local_u8ErrorState=1;
 8b0:	81 e0       	ldi	r24, 0x01	; 1
 8b2:	89 83       	std	Y+1, r24	; 0x01

				}


	return Local_u8ErrorState;
 8b4:	89 81       	ldd	r24, Y+1	; 0x01


}
 8b6:	0f 90       	pop	r0
 8b8:	0f 90       	pop	r0
 8ba:	0f 90       	pop	r0
 8bc:	0f 90       	pop	r0
 8be:	0f 90       	pop	r0
 8c0:	df 91       	pop	r29
 8c2:	cf 91       	pop	r28
 8c4:	08 95       	ret

000008c6 <GIE_voidEnable>:
#include"GIE_interface.h"
#include"GIE_register.h"


void GIE_voidEnable(void)
{
 8c6:	cf 93       	push	r28
 8c8:	df 93       	push	r29
 8ca:	cd b7       	in	r28, 0x3d	; 61
 8cc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
 8ce:	8f e5       	ldi	r24, 0x5F	; 95
 8d0:	90 e0       	ldi	r25, 0x00	; 0
 8d2:	fc 01       	movw	r30, r24
 8d4:	20 81       	ld	r18, Z
 8d6:	8f e5       	ldi	r24, 0x5F	; 95
 8d8:	90 e0       	ldi	r25, 0x00	; 0
 8da:	20 68       	ori	r18, 0x80	; 128
 8dc:	fc 01       	movw	r30, r24
 8de:	20 83       	st	Z, r18
	
}
 8e0:	00 00       	nop
 8e2:	df 91       	pop	r29
 8e4:	cf 91       	pop	r28
 8e6:	08 95       	ret

000008e8 <GIE_voidDisable>:
void GIE_voidDisable(void)
{
 8e8:	cf 93       	push	r28
 8ea:	df 93       	push	r29
 8ec:	cd b7       	in	r28, 0x3d	; 61
 8ee:	de b7       	in	r29, 0x3e	; 62
	
	CLR_BIT(SREG,SREG_I);
 8f0:	8f e5       	ldi	r24, 0x5F	; 95
 8f2:	90 e0       	ldi	r25, 0x00	; 0
 8f4:	fc 01       	movw	r30, r24
 8f6:	20 81       	ld	r18, Z
 8f8:	8f e5       	ldi	r24, 0x5F	; 95
 8fa:	90 e0       	ldi	r25, 0x00	; 0
 8fc:	2f 77       	andi	r18, 0x7F	; 127
 8fe:	fc 01       	movw	r30, r24
 900:	20 83       	st	Z, r18
	
 902:	00 00       	nop
 904:	df 91       	pop	r29
 906:	cf 91       	pop	r28
 908:	08 95       	ret

0000090a <PORT_voidInit>:
#include"PORT_interface.h"
#include"PORT_register.h"


void PORT_voidInit()
{
 90a:	cf 93       	push	r28
 90c:	df 93       	push	r29
 90e:	cd b7       	in	r28, 0x3d	; 61
 910:	de b7       	in	r29, 0x3e	; 62
	DDRA=PORTA_DIR;
 912:	8a e3       	ldi	r24, 0x3A	; 58
 914:	90 e0       	ldi	r25, 0x00	; 0
 916:	fc 01       	movw	r30, r24
 918:	10 82       	st	Z, r1
	DDRB=PORTB_DIR;
 91a:	87 e3       	ldi	r24, 0x37	; 55
 91c:	90 e0       	ldi	r25, 0x00	; 0
 91e:	28 e3       	ldi	r18, 0x38	; 56
 920:	fc 01       	movw	r30, r24
 922:	20 83       	st	Z, r18
	DDRC=PORTC_DIR;
 924:	84 e3       	ldi	r24, 0x34	; 52
 926:	90 e0       	ldi	r25, 0x00	; 0
 928:	27 e4       	ldi	r18, 0x47	; 71
 92a:	fc 01       	movw	r30, r24
 92c:	20 83       	st	Z, r18
	DDRD=PORTD_DIR;
 92e:	81 e3       	ldi	r24, 0x31	; 49
 930:	90 e0       	ldi	r25, 0x00	; 0
 932:	20 e2       	ldi	r18, 0x20	; 32
 934:	fc 01       	movw	r30, r24
 936:	20 83       	st	Z, r18

	PORTA=PORTA_InitVal;
 938:	8b e3       	ldi	r24, 0x3B	; 59
 93a:	90 e0       	ldi	r25, 0x00	; 0
 93c:	fc 01       	movw	r30, r24
 93e:	10 82       	st	Z, r1
	PORTB=PORTB_InitVal;
 940:	88 e3       	ldi	r24, 0x38	; 56
 942:	90 e0       	ldi	r25, 0x00	; 0
 944:	28 e3       	ldi	r18, 0x38	; 56
 946:	fc 01       	movw	r30, r24
 948:	20 83       	st	Z, r18
	PORTC=PORTC_InitVal;
 94a:	85 e3       	ldi	r24, 0x35	; 53
 94c:	90 e0       	ldi	r25, 0x00	; 0
 94e:	20 e2       	ldi	r18, 0x20	; 32
 950:	fc 01       	movw	r30, r24
 952:	20 83       	st	Z, r18
	PORTD=PORTD_InitVal;
 954:	82 e3       	ldi	r24, 0x32	; 50
 956:	90 e0       	ldi	r25, 0x00	; 0
 958:	20 e2       	ldi	r18, 0x20	; 32
 95a:	fc 01       	movw	r30, r24
 95c:	20 83       	st	Z, r18
}
 95e:	00 00       	nop
 960:	df 91       	pop	r29
 962:	cf 91       	pop	r28
 964:	08 95       	ret

00000966 <main>:


void ADC_voidCallback(void);

void main()
{
 966:	cf 93       	push	r28
 968:	df 93       	push	r29
 96a:	00 d0       	rcall	.+0      	; 0x96c <main+0x6>
 96c:	cd b7       	in	r28, 0x3d	; 61
 96e:	de b7       	in	r29, 0x3e	; 62
	u16 Local_u16PotReadig;
	PORT_voidInit();
 970:	0e 94 85 04 	call	0x90a	; 0x90a <PORT_voidInit>
	ADC_voidInit();
 974:	0e 94 3e 00 	call	0x7c	; 0x7c <ADC_voidInit>
	GIE_voidEnable();
 978:	0e 94 63 04 	call	0x8c6	; 0x8c6 <GIE_voidEnable>

	u8 Local_u8MapVal;
	while(1)
	{
		//ADC_u8StartConversionSynch(SINGLE_ENDED_ADC0,&Local_u16PotReadig);
		GIE_voidEnable();
 97c:	0e 94 63 04 	call	0x8c6	; 0x8c6 <GIE_voidEnable>
		//ADC_u8StartConversionAsynch(SINGLE_ENDED_ADC0,&Local_u16PotReadig,ADC_voidCallback);
		ADC_u8StartConversionSynch(SINGLE_ENDED_ADC0,&Local_u16PotReadig);
 980:	ce 01       	movw	r24, r28
 982:	01 96       	adiw	r24, 0x01	; 1
 984:	bc 01       	movw	r22, r24
 986:	80 e0       	ldi	r24, 0x00	; 0
 988:	0e 94 7c 00 	call	0xf8	; 0xf8 <ADC_u8StartConversionSynch>

		DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN0,Local_u16PotReadig);
 98c:	89 81       	ldd	r24, Y+1	; 0x01
 98e:	9a 81       	ldd	r25, Y+2	; 0x02
 990:	48 2f       	mov	r20, r24
 992:	60 e0       	ldi	r22, 0x00	; 0
 994:	83 e0       	ldi	r24, 0x03	; 3
 996:	0e 94 8a 02 	call	0x514	; 0x514 <DIO_u8SetPinValue>

	u8 Local_u8MapVal;
	while(1)
	{
		//ADC_u8StartConversionSynch(SINGLE_ENDED_ADC0,&Local_u16PotReadig);
		GIE_voidEnable();
 99a:	f0 cf       	rjmp	.-32     	; 0x97c <main+0x16>

0000099c <ADC_voidCallback>:

	}

}
void ADC_voidCallback(void)
{
 99c:	cf 93       	push	r28
 99e:	df 93       	push	r29
 9a0:	cd b7       	in	r28, 0x3d	; 61
 9a2:	de b7       	in	r29, 0x3e	; 62
 9a4:	c4 54       	subi	r28, 0x44	; 68
 9a6:	d1 09       	sbc	r29, r1
 9a8:	0f b6       	in	r0, 0x3f	; 63
 9aa:	f8 94       	cli
 9ac:	de bf       	out	0x3e, r29	; 62
 9ae:	0f be       	out	0x3f, r0	; 63
 9b0:	cd bf       	out	0x3d, r28	; 61
	DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN0,DIO_u8PIN_HIGH);
 9b2:	41 e0       	ldi	r20, 0x01	; 1
 9b4:	60 e0       	ldi	r22, 0x00	; 0
 9b6:	81 e0       	ldi	r24, 0x01	; 1
 9b8:	0e 94 8a 02 	call	0x514	; 0x514 <DIO_u8SetPinValue>
 9bc:	80 e0       	ldi	r24, 0x00	; 0
 9be:	90 e0       	ldi	r25, 0x00	; 0
 9c0:	a0 e2       	ldi	r26, 0x20	; 32
 9c2:	b1 e4       	ldi	r27, 0x41	; 65
 9c4:	8f 87       	std	Y+15, r24	; 0x0f
 9c6:	98 8b       	std	Y+16, r25	; 0x10
 9c8:	a9 8b       	std	Y+17, r26	; 0x11
 9ca:	ba 8b       	std	Y+18, r27	; 0x12

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 9cc:	20 e0       	ldi	r18, 0x00	; 0
 9ce:	30 e0       	ldi	r19, 0x00	; 0
 9d0:	4a ef       	ldi	r20, 0xFA	; 250
 9d2:	54 e4       	ldi	r21, 0x44	; 68
 9d4:	6f 85       	ldd	r22, Y+15	; 0x0f
 9d6:	78 89       	ldd	r23, Y+16	; 0x10
 9d8:	89 89       	ldd	r24, Y+17	; 0x11
 9da:	9a 89       	ldd	r25, Y+18	; 0x12
 9dc:	0e 94 97 06 	call	0xd2e	; 0xd2e <__mulsf3>
 9e0:	6d a3       	std	Y+37, r22	; 0x25
 9e2:	7e a3       	std	Y+38, r23	; 0x26
 9e4:	8f a3       	std	Y+39, r24	; 0x27
 9e6:	98 a7       	std	Y+40, r25	; 0x28
 9e8:	8d a1       	ldd	r24, Y+37	; 0x25
 9ea:	9e a1       	ldd	r25, Y+38	; 0x26
 9ec:	af a1       	ldd	r26, Y+39	; 0x27
 9ee:	b8 a5       	ldd	r27, Y+40	; 0x28
 9f0:	8b 8b       	std	Y+19, r24	; 0x13
 9f2:	9c 8b       	std	Y+20, r25	; 0x14
 9f4:	ad 8b       	std	Y+21, r26	; 0x15
 9f6:	be 8b       	std	Y+22, r27	; 0x16
	if (__tmp < 1.0)
 9f8:	20 e0       	ldi	r18, 0x00	; 0
 9fa:	30 e0       	ldi	r19, 0x00	; 0
 9fc:	40 e8       	ldi	r20, 0x80	; 128
 9fe:	5f e3       	ldi	r21, 0x3F	; 63
 a00:	6b 89       	ldd	r22, Y+19	; 0x13
 a02:	7c 89       	ldd	r23, Y+20	; 0x14
 a04:	8d 89       	ldd	r24, Y+21	; 0x15
 a06:	9e 89       	ldd	r25, Y+22	; 0x16
 a08:	0e 94 11 06 	call	0xc22	; 0xc22 <__cmpsf2>
 a0c:	88 23       	and	r24, r24
 a0e:	2c f4       	brge	.+10     	; 0xa1a <ADC_voidCallback+0x7e>
		__ticks = 1;
 a10:	81 e0       	ldi	r24, 0x01	; 1
 a12:	90 e0       	ldi	r25, 0x00	; 0
 a14:	98 8f       	std	Y+24, r25	; 0x18
 a16:	8f 8b       	std	Y+23, r24	; 0x17
 a18:	54 c0       	rjmp	.+168    	; 0xac2 <ADC_voidCallback+0x126>
	else if (__tmp > 65535)
 a1a:	20 e0       	ldi	r18, 0x00	; 0
 a1c:	3f ef       	ldi	r19, 0xFF	; 255
 a1e:	4f e7       	ldi	r20, 0x7F	; 127
 a20:	57 e4       	ldi	r21, 0x47	; 71
 a22:	6b 89       	ldd	r22, Y+19	; 0x13
 a24:	7c 89       	ldd	r23, Y+20	; 0x14
 a26:	8d 89       	ldd	r24, Y+21	; 0x15
 a28:	9e 89       	ldd	r25, Y+22	; 0x16
 a2a:	0e 94 92 06 	call	0xd24	; 0xd24 <__gesf2>
 a2e:	18 16       	cp	r1, r24
 a30:	d4 f5       	brge	.+116    	; 0xaa6 <ADC_voidCallback+0x10a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 a32:	20 e0       	ldi	r18, 0x00	; 0
 a34:	30 e0       	ldi	r19, 0x00	; 0
 a36:	40 e2       	ldi	r20, 0x20	; 32
 a38:	51 e4       	ldi	r21, 0x41	; 65
 a3a:	6f 85       	ldd	r22, Y+15	; 0x0f
 a3c:	78 89       	ldd	r23, Y+16	; 0x10
 a3e:	89 89       	ldd	r24, Y+17	; 0x11
 a40:	9a 89       	ldd	r25, Y+18	; 0x12
 a42:	0e 94 97 06 	call	0xd2e	; 0xd2e <__mulsf3>
 a46:	69 a7       	std	Y+41, r22	; 0x29
 a48:	7a a7       	std	Y+42, r23	; 0x2a
 a4a:	8b a7       	std	Y+43, r24	; 0x2b
 a4c:	9c a7       	std	Y+44, r25	; 0x2c
 a4e:	89 a5       	ldd	r24, Y+41	; 0x29
 a50:	9a a5       	ldd	r25, Y+42	; 0x2a
 a52:	ab a5       	ldd	r26, Y+43	; 0x2b
 a54:	bc a5       	ldd	r27, Y+44	; 0x2c
 a56:	89 a3       	std	Y+33, r24	; 0x21
 a58:	9a a3       	std	Y+34, r25	; 0x22
 a5a:	ab a3       	std	Y+35, r26	; 0x23
 a5c:	bc a3       	std	Y+36, r27	; 0x24
 a5e:	69 a1       	ldd	r22, Y+33	; 0x21
 a60:	7a a1       	ldd	r23, Y+34	; 0x22
 a62:	8b a1       	ldd	r24, Y+35	; 0x23
 a64:	9c a1       	ldd	r25, Y+36	; 0x24
 a66:	0e 94 16 06 	call	0xc2c	; 0xc2c <__fixunssfsi>
 a6a:	6d a7       	std	Y+45, r22	; 0x2d
 a6c:	7e a7       	std	Y+46, r23	; 0x2e
 a6e:	8f a7       	std	Y+47, r24	; 0x2f
 a70:	98 ab       	std	Y+48, r25	; 0x30
 a72:	ad a5       	ldd	r26, Y+45	; 0x2d
 a74:	be a5       	ldd	r27, Y+46	; 0x2e
 a76:	b8 8f       	std	Y+24, r27	; 0x18
 a78:	af 8b       	std	Y+23, r26	; 0x17
		while(__ticks)
 a7a:	10 c0       	rjmp	.+32     	; 0xa9c <ADC_voidCallback+0x100>
 a7c:	88 ec       	ldi	r24, 0xC8	; 200
 a7e:	90 e0       	ldi	r25, 0x00	; 0
 a80:	9a 8f       	std	Y+26, r25	; 0x1a
 a82:	89 8f       	std	Y+25, r24	; 0x19
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 a84:	89 8d       	ldd	r24, Y+25	; 0x19
 a86:	9a 8d       	ldd	r25, Y+26	; 0x1a
 a88:	01 97       	sbiw	r24, 0x01	; 1
 a8a:	f1 f7       	brne	.-4      	; 0xa88 <ADC_voidCallback+0xec>
 a8c:	9a 8f       	std	Y+26, r25	; 0x1a
 a8e:	89 8f       	std	Y+25, r24	; 0x19
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
}
 a90:	00 00       	nop
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 a92:	8f 89       	ldd	r24, Y+23	; 0x17
 a94:	98 8d       	ldd	r25, Y+24	; 0x18
 a96:	01 97       	sbiw	r24, 0x01	; 1
 a98:	98 8f       	std	Y+24, r25	; 0x18
 a9a:	8f 8b       	std	Y+23, r24	; 0x17
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 a9c:	8f 89       	ldd	r24, Y+23	; 0x17
 a9e:	98 8d       	ldd	r25, Y+24	; 0x18
 aa0:	89 2b       	or	r24, r25
 aa2:	61 f7       	brne	.-40     	; 0xa7c <ADC_voidCallback+0xe0>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
		}
		return;
 aa4:	19 c0       	rjmp	.+50     	; 0xad8 <ADC_voidCallback+0x13c>
	}
	else
		__ticks = (uint16_t)__tmp;
 aa6:	6b 89       	ldd	r22, Y+19	; 0x13
 aa8:	7c 89       	ldd	r23, Y+20	; 0x14
 aaa:	8d 89       	ldd	r24, Y+21	; 0x15
 aac:	9e 89       	ldd	r25, Y+22	; 0x16
 aae:	0e 94 16 06 	call	0xc2c	; 0xc2c <__fixunssfsi>
 ab2:	69 ab       	std	Y+49, r22	; 0x31
 ab4:	7a ab       	std	Y+50, r23	; 0x32
 ab6:	8b ab       	std	Y+51, r24	; 0x33
 ab8:	9c ab       	std	Y+52, r25	; 0x34
 aba:	89 a9       	ldd	r24, Y+49	; 0x31
 abc:	9a a9       	ldd	r25, Y+50	; 0x32
 abe:	98 8f       	std	Y+24, r25	; 0x18
 ac0:	8f 8b       	std	Y+23, r24	; 0x17
 ac2:	8f 89       	ldd	r24, Y+23	; 0x17
 ac4:	98 8d       	ldd	r25, Y+24	; 0x18
 ac6:	9c 8f       	std	Y+28, r25	; 0x1c
 ac8:	8b 8f       	std	Y+27, r24	; 0x1b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 aca:	8b 8d       	ldd	r24, Y+27	; 0x1b
 acc:	9c 8d       	ldd	r25, Y+28	; 0x1c
 ace:	01 97       	sbiw	r24, 0x01	; 1
 ad0:	f1 f7       	brne	.-4      	; 0xace <ADC_voidCallback+0x132>
 ad2:	9c 8f       	std	Y+28, r25	; 0x1c
 ad4:	8b 8f       	std	Y+27, r24	; 0x1b
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
}
 ad6:	00 00       	nop
	_delay_ms(10);
	DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN0,DIO_u8PIN_LOW);
 ad8:	40 e0       	ldi	r20, 0x00	; 0
 ada:	60 e0       	ldi	r22, 0x00	; 0
 adc:	81 e0       	ldi	r24, 0x01	; 1
 ade:	0e 94 8a 02 	call	0x514	; 0x514 <DIO_u8SetPinValue>
 ae2:	80 e0       	ldi	r24, 0x00	; 0
 ae4:	90 e0       	ldi	r25, 0x00	; 0
 ae6:	a0 e2       	ldi	r26, 0x20	; 32
 ae8:	b1 e4       	ldi	r27, 0x41	; 65
 aea:	89 83       	std	Y+1, r24	; 0x01
 aec:	9a 83       	std	Y+2, r25	; 0x02
 aee:	ab 83       	std	Y+3, r26	; 0x03
 af0:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 af2:	20 e0       	ldi	r18, 0x00	; 0
 af4:	30 e0       	ldi	r19, 0x00	; 0
 af6:	4a ef       	ldi	r20, 0xFA	; 250
 af8:	54 e4       	ldi	r21, 0x44	; 68
 afa:	69 81       	ldd	r22, Y+1	; 0x01
 afc:	7a 81       	ldd	r23, Y+2	; 0x02
 afe:	8b 81       	ldd	r24, Y+3	; 0x03
 b00:	9c 81       	ldd	r25, Y+4	; 0x04
 b02:	0e 94 97 06 	call	0xd2e	; 0xd2e <__mulsf3>
 b06:	6d ab       	std	Y+53, r22	; 0x35
 b08:	7e ab       	std	Y+54, r23	; 0x36
 b0a:	8f ab       	std	Y+55, r24	; 0x37
 b0c:	98 af       	std	Y+56, r25	; 0x38
 b0e:	8d a9       	ldd	r24, Y+53	; 0x35
 b10:	9e a9       	ldd	r25, Y+54	; 0x36
 b12:	af a9       	ldd	r26, Y+55	; 0x37
 b14:	b8 ad       	ldd	r27, Y+56	; 0x38
 b16:	8d 83       	std	Y+5, r24	; 0x05
 b18:	9e 83       	std	Y+6, r25	; 0x06
 b1a:	af 83       	std	Y+7, r26	; 0x07
 b1c:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
 b1e:	20 e0       	ldi	r18, 0x00	; 0
 b20:	30 e0       	ldi	r19, 0x00	; 0
 b22:	40 e8       	ldi	r20, 0x80	; 128
 b24:	5f e3       	ldi	r21, 0x3F	; 63
 b26:	6d 81       	ldd	r22, Y+5	; 0x05
 b28:	7e 81       	ldd	r23, Y+6	; 0x06
 b2a:	8f 81       	ldd	r24, Y+7	; 0x07
 b2c:	98 85       	ldd	r25, Y+8	; 0x08
 b2e:	0e 94 11 06 	call	0xc22	; 0xc22 <__cmpsf2>
 b32:	88 23       	and	r24, r24
 b34:	2c f4       	brge	.+10     	; 0xb40 <ADC_voidCallback+0x1a4>
		__ticks = 1;
 b36:	81 e0       	ldi	r24, 0x01	; 1
 b38:	90 e0       	ldi	r25, 0x00	; 0
 b3a:	9a 87       	std	Y+10, r25	; 0x0a
 b3c:	89 87       	std	Y+9, r24	; 0x09
 b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <ADC_voidCallback+0x25a>
	else if (__tmp > 65535)
 b40:	20 e0       	ldi	r18, 0x00	; 0
 b42:	3f ef       	ldi	r19, 0xFF	; 255
 b44:	4f e7       	ldi	r20, 0x7F	; 127
 b46:	57 e4       	ldi	r21, 0x47	; 71
 b48:	6d 81       	ldd	r22, Y+5	; 0x05
 b4a:	7e 81       	ldd	r23, Y+6	; 0x06
 b4c:	8f 81       	ldd	r24, Y+7	; 0x07
 b4e:	98 85       	ldd	r25, Y+8	; 0x08
 b50:	0e 94 92 06 	call	0xd24	; 0xd24 <__gesf2>
 b54:	18 16       	cp	r1, r24
 b56:	0c f0       	brlt	.+2      	; 0xb5a <ADC_voidCallback+0x1be>
 b58:	3c c0       	rjmp	.+120    	; 0xbd2 <ADC_voidCallback+0x236>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 b5a:	20 e0       	ldi	r18, 0x00	; 0
 b5c:	30 e0       	ldi	r19, 0x00	; 0
 b5e:	40 e2       	ldi	r20, 0x20	; 32
 b60:	51 e4       	ldi	r21, 0x41	; 65
 b62:	69 81       	ldd	r22, Y+1	; 0x01
 b64:	7a 81       	ldd	r23, Y+2	; 0x02
 b66:	8b 81       	ldd	r24, Y+3	; 0x03
 b68:	9c 81       	ldd	r25, Y+4	; 0x04
 b6a:	0e 94 97 06 	call	0xd2e	; 0xd2e <__mulsf3>
 b6e:	69 af       	std	Y+57, r22	; 0x39
 b70:	7a af       	std	Y+58, r23	; 0x3a
 b72:	8b af       	std	Y+59, r24	; 0x3b
 b74:	9c af       	std	Y+60, r25	; 0x3c
 b76:	89 ad       	ldd	r24, Y+57	; 0x39
 b78:	9a ad       	ldd	r25, Y+58	; 0x3a
 b7a:	ab ad       	ldd	r26, Y+59	; 0x3b
 b7c:	bc ad       	ldd	r27, Y+60	; 0x3c
 b7e:	8d 8f       	std	Y+29, r24	; 0x1d
 b80:	9e 8f       	std	Y+30, r25	; 0x1e
 b82:	af 8f       	std	Y+31, r26	; 0x1f
 b84:	b8 a3       	std	Y+32, r27	; 0x20
 b86:	6d 8d       	ldd	r22, Y+29	; 0x1d
 b88:	7e 8d       	ldd	r23, Y+30	; 0x1e
 b8a:	8f 8d       	ldd	r24, Y+31	; 0x1f
 b8c:	98 a1       	ldd	r25, Y+32	; 0x20
 b8e:	0e 94 16 06 	call	0xc2c	; 0xc2c <__fixunssfsi>
 b92:	21 96       	adiw	r28, 0x01	; 1
 b94:	6c af       	std	Y+60, r22	; 0x3c
 b96:	7d af       	std	Y+61, r23	; 0x3d
 b98:	8e af       	std	Y+62, r24	; 0x3e
 b9a:	9f af       	std	Y+63, r25	; 0x3f
 b9c:	21 97       	sbiw	r28, 0x01	; 1
 b9e:	ad ad       	ldd	r26, Y+61	; 0x3d
 ba0:	be ad       	ldd	r27, Y+62	; 0x3e
 ba2:	ba 87       	std	Y+10, r27	; 0x0a
 ba4:	a9 87       	std	Y+9, r26	; 0x09
		while(__ticks)
 ba6:	10 c0       	rjmp	.+32     	; 0xbc8 <ADC_voidCallback+0x22c>
 ba8:	88 ec       	ldi	r24, 0xC8	; 200
 baa:	90 e0       	ldi	r25, 0x00	; 0
 bac:	9c 87       	std	Y+12, r25	; 0x0c
 bae:	8b 87       	std	Y+11, r24	; 0x0b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 bb0:	8b 85       	ldd	r24, Y+11	; 0x0b
 bb2:	9c 85       	ldd	r25, Y+12	; 0x0c
 bb4:	01 97       	sbiw	r24, 0x01	; 1
 bb6:	f1 f7       	brne	.-4      	; 0xbb4 <ADC_voidCallback+0x218>
 bb8:	9c 87       	std	Y+12, r25	; 0x0c
 bba:	8b 87       	std	Y+11, r24	; 0x0b
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
}
 bbc:	00 00       	nop
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 bbe:	89 85       	ldd	r24, Y+9	; 0x09
 bc0:	9a 85       	ldd	r25, Y+10	; 0x0a
 bc2:	01 97       	sbiw	r24, 0x01	; 1
 bc4:	9a 87       	std	Y+10, r25	; 0x0a
 bc6:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 bc8:	89 85       	ldd	r24, Y+9	; 0x09
 bca:	9a 85       	ldd	r25, Y+10	; 0x0a
 bcc:	89 2b       	or	r24, r25
 bce:	61 f7       	brne	.-40     	; 0xba8 <ADC_voidCallback+0x20c>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
		}
		return;
 bd0:	1d c0       	rjmp	.+58     	; 0xc0c <ADC_voidCallback+0x270>
	}
	else
		__ticks = (uint16_t)__tmp;
 bd2:	6d 81       	ldd	r22, Y+5	; 0x05
 bd4:	7e 81       	ldd	r23, Y+6	; 0x06
 bd6:	8f 81       	ldd	r24, Y+7	; 0x07
 bd8:	98 85       	ldd	r25, Y+8	; 0x08
 bda:	0e 94 16 06 	call	0xc2c	; 0xc2c <__fixunssfsi>
 bde:	25 96       	adiw	r28, 0x05	; 5
 be0:	6c af       	std	Y+60, r22	; 0x3c
 be2:	7d af       	std	Y+61, r23	; 0x3d
 be4:	8e af       	std	Y+62, r24	; 0x3e
 be6:	9f af       	std	Y+63, r25	; 0x3f
 be8:	25 97       	sbiw	r28, 0x05	; 5
 bea:	23 96       	adiw	r28, 0x03	; 3
 bec:	8e ad       	ldd	r24, Y+62	; 0x3e
 bee:	9f ad       	ldd	r25, Y+63	; 0x3f
 bf0:	23 97       	sbiw	r28, 0x03	; 3
 bf2:	9a 87       	std	Y+10, r25	; 0x0a
 bf4:	89 87       	std	Y+9, r24	; 0x09
 bf6:	89 85       	ldd	r24, Y+9	; 0x09
 bf8:	9a 85       	ldd	r25, Y+10	; 0x0a
 bfa:	9e 87       	std	Y+14, r25	; 0x0e
 bfc:	8d 87       	std	Y+13, r24	; 0x0d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 bfe:	8d 85       	ldd	r24, Y+13	; 0x0d
 c00:	9e 85       	ldd	r25, Y+14	; 0x0e
 c02:	01 97       	sbiw	r24, 0x01	; 1
 c04:	f1 f7       	brne	.-4      	; 0xc02 <ADC_voidCallback+0x266>
 c06:	9e 87       	std	Y+14, r25	; 0x0e
 c08:	8d 87       	std	Y+13, r24	; 0x0d
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
}
 c0a:	00 00       	nop
	_delay_ms(10);
}
 c0c:	00 00       	nop
 c0e:	cc 5b       	subi	r28, 0xBC	; 188
 c10:	df 4f       	sbci	r29, 0xFF	; 255
 c12:	0f b6       	in	r0, 0x3f	; 63
 c14:	f8 94       	cli
 c16:	de bf       	out	0x3e, r29	; 62
 c18:	0f be       	out	0x3f, r0	; 63
 c1a:	cd bf       	out	0x3d, r28	; 61
 c1c:	df 91       	pop	r29
 c1e:	cf 91       	pop	r28
 c20:	08 95       	ret

00000c22 <__cmpsf2>:
 c22:	0e 94 45 06 	call	0xc8a	; 0xc8a <__fp_cmp>
 c26:	08 f4       	brcc	.+2      	; 0xc2a <__cmpsf2+0x8>
 c28:	81 e0       	ldi	r24, 0x01	; 1
 c2a:	08 95       	ret

00000c2c <__fixunssfsi>:
 c2c:	0e 94 71 06 	call	0xce2	; 0xce2 <__fp_splitA>
 c30:	88 f0       	brcs	.+34     	; 0xc54 <__fixunssfsi+0x28>
 c32:	9f 57       	subi	r25, 0x7F	; 127
 c34:	98 f0       	brcs	.+38     	; 0xc5c <__fixunssfsi+0x30>
 c36:	b9 2f       	mov	r27, r25
 c38:	99 27       	eor	r25, r25
 c3a:	b7 51       	subi	r27, 0x17	; 23
 c3c:	b0 f0       	brcs	.+44     	; 0xc6a <__fixunssfsi+0x3e>
 c3e:	e1 f0       	breq	.+56     	; 0xc78 <__fixunssfsi+0x4c>
 c40:	66 0f       	add	r22, r22
 c42:	77 1f       	adc	r23, r23
 c44:	88 1f       	adc	r24, r24
 c46:	99 1f       	adc	r25, r25
 c48:	1a f0       	brmi	.+6      	; 0xc50 <__fixunssfsi+0x24>
 c4a:	ba 95       	dec	r27
 c4c:	c9 f7       	brne	.-14     	; 0xc40 <__fixunssfsi+0x14>
 c4e:	14 c0       	rjmp	.+40     	; 0xc78 <__fixunssfsi+0x4c>
 c50:	b1 30       	cpi	r27, 0x01	; 1
 c52:	91 f0       	breq	.+36     	; 0xc78 <__fixunssfsi+0x4c>
 c54:	0e 94 8b 06 	call	0xd16	; 0xd16 <__fp_zero>
 c58:	b1 e0       	ldi	r27, 0x01	; 1
 c5a:	08 95       	ret
 c5c:	0c 94 8b 06 	jmp	0xd16	; 0xd16 <__fp_zero>
 c60:	67 2f       	mov	r22, r23
 c62:	78 2f       	mov	r23, r24
 c64:	88 27       	eor	r24, r24
 c66:	b8 5f       	subi	r27, 0xF8	; 248
 c68:	39 f0       	breq	.+14     	; 0xc78 <__fixunssfsi+0x4c>
 c6a:	b9 3f       	cpi	r27, 0xF9	; 249
 c6c:	cc f3       	brlt	.-14     	; 0xc60 <__fixunssfsi+0x34>
 c6e:	86 95       	lsr	r24
 c70:	77 95       	ror	r23
 c72:	67 95       	ror	r22
 c74:	b3 95       	inc	r27
 c76:	d9 f7       	brne	.-10     	; 0xc6e <__fixunssfsi+0x42>
 c78:	3e f4       	brtc	.+14     	; 0xc88 <__fixunssfsi+0x5c>
 c7a:	90 95       	com	r25
 c7c:	80 95       	com	r24
 c7e:	70 95       	com	r23
 c80:	61 95       	neg	r22
 c82:	7f 4f       	sbci	r23, 0xFF	; 255
 c84:	8f 4f       	sbci	r24, 0xFF	; 255
 c86:	9f 4f       	sbci	r25, 0xFF	; 255
 c88:	08 95       	ret

00000c8a <__fp_cmp>:
 c8a:	99 0f       	add	r25, r25
 c8c:	00 08       	sbc	r0, r0
 c8e:	55 0f       	add	r21, r21
 c90:	aa 0b       	sbc	r26, r26
 c92:	e0 e8       	ldi	r30, 0x80	; 128
 c94:	fe ef       	ldi	r31, 0xFE	; 254
 c96:	16 16       	cp	r1, r22
 c98:	17 06       	cpc	r1, r23
 c9a:	e8 07       	cpc	r30, r24
 c9c:	f9 07       	cpc	r31, r25
 c9e:	c0 f0       	brcs	.+48     	; 0xcd0 <__fp_cmp+0x46>
 ca0:	12 16       	cp	r1, r18
 ca2:	13 06       	cpc	r1, r19
 ca4:	e4 07       	cpc	r30, r20
 ca6:	f5 07       	cpc	r31, r21
 ca8:	98 f0       	brcs	.+38     	; 0xcd0 <__fp_cmp+0x46>
 caa:	62 1b       	sub	r22, r18
 cac:	73 0b       	sbc	r23, r19
 cae:	84 0b       	sbc	r24, r20
 cb0:	95 0b       	sbc	r25, r21
 cb2:	39 f4       	brne	.+14     	; 0xcc2 <__fp_cmp+0x38>
 cb4:	0a 26       	eor	r0, r26
 cb6:	61 f0       	breq	.+24     	; 0xcd0 <__fp_cmp+0x46>
 cb8:	23 2b       	or	r18, r19
 cba:	24 2b       	or	r18, r20
 cbc:	25 2b       	or	r18, r21
 cbe:	21 f4       	brne	.+8      	; 0xcc8 <__fp_cmp+0x3e>
 cc0:	08 95       	ret
 cc2:	0a 26       	eor	r0, r26
 cc4:	09 f4       	brne	.+2      	; 0xcc8 <__fp_cmp+0x3e>
 cc6:	a1 40       	sbci	r26, 0x01	; 1
 cc8:	a6 95       	lsr	r26
 cca:	8f ef       	ldi	r24, 0xFF	; 255
 ccc:	81 1d       	adc	r24, r1
 cce:	81 1d       	adc	r24, r1
 cd0:	08 95       	ret

00000cd2 <__fp_split3>:
 cd2:	57 fd       	sbrc	r21, 7
 cd4:	90 58       	subi	r25, 0x80	; 128
 cd6:	44 0f       	add	r20, r20
 cd8:	55 1f       	adc	r21, r21
 cda:	59 f0       	breq	.+22     	; 0xcf2 <__fp_splitA+0x10>
 cdc:	5f 3f       	cpi	r21, 0xFF	; 255
 cde:	71 f0       	breq	.+28     	; 0xcfc <__fp_splitA+0x1a>
 ce0:	47 95       	ror	r20

00000ce2 <__fp_splitA>:
 ce2:	88 0f       	add	r24, r24
 ce4:	97 fb       	bst	r25, 7
 ce6:	99 1f       	adc	r25, r25
 ce8:	61 f0       	breq	.+24     	; 0xd02 <__fp_splitA+0x20>
 cea:	9f 3f       	cpi	r25, 0xFF	; 255
 cec:	79 f0       	breq	.+30     	; 0xd0c <__fp_splitA+0x2a>
 cee:	87 95       	ror	r24
 cf0:	08 95       	ret
 cf2:	12 16       	cp	r1, r18
 cf4:	13 06       	cpc	r1, r19
 cf6:	14 06       	cpc	r1, r20
 cf8:	55 1f       	adc	r21, r21
 cfa:	f2 cf       	rjmp	.-28     	; 0xce0 <__fp_split3+0xe>
 cfc:	46 95       	lsr	r20
 cfe:	f1 df       	rcall	.-30     	; 0xce2 <__fp_splitA>
 d00:	08 c0       	rjmp	.+16     	; 0xd12 <__fp_splitA+0x30>
 d02:	16 16       	cp	r1, r22
 d04:	17 06       	cpc	r1, r23
 d06:	18 06       	cpc	r1, r24
 d08:	99 1f       	adc	r25, r25
 d0a:	f1 cf       	rjmp	.-30     	; 0xcee <__fp_splitA+0xc>
 d0c:	86 95       	lsr	r24
 d0e:	71 05       	cpc	r23, r1
 d10:	61 05       	cpc	r22, r1
 d12:	08 94       	sec
 d14:	08 95       	ret

00000d16 <__fp_zero>:
 d16:	e8 94       	clt

00000d18 <__fp_szero>:
 d18:	bb 27       	eor	r27, r27
 d1a:	66 27       	eor	r22, r22
 d1c:	77 27       	eor	r23, r23
 d1e:	cb 01       	movw	r24, r22
 d20:	97 f9       	bld	r25, 7
 d22:	08 95       	ret

00000d24 <__gesf2>:
 d24:	0e 94 45 06 	call	0xc8a	; 0xc8a <__fp_cmp>
 d28:	08 f4       	brcc	.+2      	; 0xd2c <__gesf2+0x8>
 d2a:	8f ef       	ldi	r24, 0xFF	; 255
 d2c:	08 95       	ret

00000d2e <__mulsf3>:
 d2e:	0e 94 aa 06 	call	0xd54	; 0xd54 <__mulsf3x>
 d32:	0c 94 1b 07 	jmp	0xe36	; 0xe36 <__fp_round>
 d36:	0e 94 0d 07 	call	0xe1a	; 0xe1a <__fp_pscA>
 d3a:	38 f0       	brcs	.+14     	; 0xd4a <__mulsf3+0x1c>
 d3c:	0e 94 14 07 	call	0xe28	; 0xe28 <__fp_pscB>
 d40:	20 f0       	brcs	.+8      	; 0xd4a <__mulsf3+0x1c>
 d42:	95 23       	and	r25, r21
 d44:	11 f0       	breq	.+4      	; 0xd4a <__mulsf3+0x1c>
 d46:	0c 94 04 07 	jmp	0xe08	; 0xe08 <__fp_inf>
 d4a:	0c 94 0a 07 	jmp	0xe14	; 0xe14 <__fp_nan>
 d4e:	11 24       	eor	r1, r1
 d50:	0c 94 8c 06 	jmp	0xd18	; 0xd18 <__fp_szero>

00000d54 <__mulsf3x>:
 d54:	0e 94 69 06 	call	0xcd2	; 0xcd2 <__fp_split3>
 d58:	70 f3       	brcs	.-36     	; 0xd36 <__mulsf3+0x8>

00000d5a <__mulsf3_pse>:
 d5a:	95 9f       	mul	r25, r21
 d5c:	c1 f3       	breq	.-16     	; 0xd4e <__mulsf3+0x20>
 d5e:	95 0f       	add	r25, r21
 d60:	50 e0       	ldi	r21, 0x00	; 0
 d62:	55 1f       	adc	r21, r21
 d64:	62 9f       	mul	r22, r18
 d66:	f0 01       	movw	r30, r0
 d68:	72 9f       	mul	r23, r18
 d6a:	bb 27       	eor	r27, r27
 d6c:	f0 0d       	add	r31, r0
 d6e:	b1 1d       	adc	r27, r1
 d70:	63 9f       	mul	r22, r19
 d72:	aa 27       	eor	r26, r26
 d74:	f0 0d       	add	r31, r0
 d76:	b1 1d       	adc	r27, r1
 d78:	aa 1f       	adc	r26, r26
 d7a:	64 9f       	mul	r22, r20
 d7c:	66 27       	eor	r22, r22
 d7e:	b0 0d       	add	r27, r0
 d80:	a1 1d       	adc	r26, r1
 d82:	66 1f       	adc	r22, r22
 d84:	82 9f       	mul	r24, r18
 d86:	22 27       	eor	r18, r18
 d88:	b0 0d       	add	r27, r0
 d8a:	a1 1d       	adc	r26, r1
 d8c:	62 1f       	adc	r22, r18
 d8e:	73 9f       	mul	r23, r19
 d90:	b0 0d       	add	r27, r0
 d92:	a1 1d       	adc	r26, r1
 d94:	62 1f       	adc	r22, r18
 d96:	83 9f       	mul	r24, r19
 d98:	a0 0d       	add	r26, r0
 d9a:	61 1d       	adc	r22, r1
 d9c:	22 1f       	adc	r18, r18
 d9e:	74 9f       	mul	r23, r20
 da0:	33 27       	eor	r19, r19
 da2:	a0 0d       	add	r26, r0
 da4:	61 1d       	adc	r22, r1
 da6:	23 1f       	adc	r18, r19
 da8:	84 9f       	mul	r24, r20
 daa:	60 0d       	add	r22, r0
 dac:	21 1d       	adc	r18, r1
 dae:	82 2f       	mov	r24, r18
 db0:	76 2f       	mov	r23, r22
 db2:	6a 2f       	mov	r22, r26
 db4:	11 24       	eor	r1, r1
 db6:	9f 57       	subi	r25, 0x7F	; 127
 db8:	50 40       	sbci	r21, 0x00	; 0
 dba:	9a f0       	brmi	.+38     	; 0xde2 <__mulsf3_pse+0x88>
 dbc:	f1 f0       	breq	.+60     	; 0xdfa <__mulsf3_pse+0xa0>
 dbe:	88 23       	and	r24, r24
 dc0:	4a f0       	brmi	.+18     	; 0xdd4 <__mulsf3_pse+0x7a>
 dc2:	ee 0f       	add	r30, r30
 dc4:	ff 1f       	adc	r31, r31
 dc6:	bb 1f       	adc	r27, r27
 dc8:	66 1f       	adc	r22, r22
 dca:	77 1f       	adc	r23, r23
 dcc:	88 1f       	adc	r24, r24
 dce:	91 50       	subi	r25, 0x01	; 1
 dd0:	50 40       	sbci	r21, 0x00	; 0
 dd2:	a9 f7       	brne	.-22     	; 0xdbe <__mulsf3_pse+0x64>
 dd4:	9e 3f       	cpi	r25, 0xFE	; 254
 dd6:	51 05       	cpc	r21, r1
 dd8:	80 f0       	brcs	.+32     	; 0xdfa <__mulsf3_pse+0xa0>
 dda:	0c 94 04 07 	jmp	0xe08	; 0xe08 <__fp_inf>
 dde:	0c 94 8c 06 	jmp	0xd18	; 0xd18 <__fp_szero>
 de2:	5f 3f       	cpi	r21, 0xFF	; 255
 de4:	e4 f3       	brlt	.-8      	; 0xdde <__mulsf3_pse+0x84>
 de6:	98 3e       	cpi	r25, 0xE8	; 232
 de8:	d4 f3       	brlt	.-12     	; 0xdde <__mulsf3_pse+0x84>
 dea:	86 95       	lsr	r24
 dec:	77 95       	ror	r23
 dee:	67 95       	ror	r22
 df0:	b7 95       	ror	r27
 df2:	f7 95       	ror	r31
 df4:	e7 95       	ror	r30
 df6:	9f 5f       	subi	r25, 0xFF	; 255
 df8:	c1 f7       	brne	.-16     	; 0xdea <__mulsf3_pse+0x90>
 dfa:	fe 2b       	or	r31, r30
 dfc:	88 0f       	add	r24, r24
 dfe:	91 1d       	adc	r25, r1
 e00:	96 95       	lsr	r25
 e02:	87 95       	ror	r24
 e04:	97 f9       	bld	r25, 7
 e06:	08 95       	ret

00000e08 <__fp_inf>:
 e08:	97 f9       	bld	r25, 7
 e0a:	9f 67       	ori	r25, 0x7F	; 127
 e0c:	80 e8       	ldi	r24, 0x80	; 128
 e0e:	70 e0       	ldi	r23, 0x00	; 0
 e10:	60 e0       	ldi	r22, 0x00	; 0
 e12:	08 95       	ret

00000e14 <__fp_nan>:
 e14:	9f ef       	ldi	r25, 0xFF	; 255
 e16:	80 ec       	ldi	r24, 0xC0	; 192
 e18:	08 95       	ret

00000e1a <__fp_pscA>:
 e1a:	00 24       	eor	r0, r0
 e1c:	0a 94       	dec	r0
 e1e:	16 16       	cp	r1, r22
 e20:	17 06       	cpc	r1, r23
 e22:	18 06       	cpc	r1, r24
 e24:	09 06       	cpc	r0, r25
 e26:	08 95       	ret

00000e28 <__fp_pscB>:
 e28:	00 24       	eor	r0, r0
 e2a:	0a 94       	dec	r0
 e2c:	12 16       	cp	r1, r18
 e2e:	13 06       	cpc	r1, r19
 e30:	14 06       	cpc	r1, r20
 e32:	05 06       	cpc	r0, r21
 e34:	08 95       	ret

00000e36 <__fp_round>:
 e36:	09 2e       	mov	r0, r25
 e38:	03 94       	inc	r0
 e3a:	00 0c       	add	r0, r0
 e3c:	11 f4       	brne	.+4      	; 0xe42 <__fp_round+0xc>
 e3e:	88 23       	and	r24, r24
 e40:	52 f0       	brmi	.+20     	; 0xe56 <__fp_round+0x20>
 e42:	bb 0f       	add	r27, r27
 e44:	40 f4       	brcc	.+16     	; 0xe56 <__fp_round+0x20>
 e46:	bf 2b       	or	r27, r31
 e48:	11 f4       	brne	.+4      	; 0xe4e <__fp_round+0x18>
 e4a:	60 ff       	sbrs	r22, 0
 e4c:	04 c0       	rjmp	.+8      	; 0xe56 <__fp_round+0x20>
 e4e:	6f 5f       	subi	r22, 0xFF	; 255
 e50:	7f 4f       	sbci	r23, 0xFF	; 255
 e52:	8f 4f       	sbci	r24, 0xFF	; 255
 e54:	9f 4f       	sbci	r25, 0xFF	; 255
 e56:	08 95       	ret

00000e58 <_exit>:
 e58:	f8 94       	cli

00000e5a <__stop_program>:
 e5a:	ff cf       	rjmp	.-2      	; 0xe5a <__stop_program>
