# VHDL_Clock_divider
Still in development, controls the division counters with of the signal inputed into any of the 8 ports.
