$date
	Sat Aug 01 01:11:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tablas1 $end
$var wire 1 ! out $end
$var wire 1 " s1 $end
$var wire 1 # s2 $end
$var wire 1 $ s3 $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
1$
1#
1"
1!
$end
#1
0!
0"
1'
#2
1!
1"
0'
1&
#3
0!
0#
1'
#4
1!
1#
0'
0&
1%
#5
1'
#6
0!
0$
0'
1&
#7
1!
1$
1'
#8
