   1              	# 1 "D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_pac
   1              	@/*******************************************************************************
   0              	
   0              	
   0              	
   2              	@* DISCLAIMER
   3              	@* This software is supplied by Renesas Electronics Corporation and is only
   4              	@* intended for use with Renesas products. No other uses are authorized. This
   5              	@* software is owned by Renesas Electronics Corporation and is protected under
   6              	@* all applicable laws, including copyright laws.
   7              	@* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   8              	@* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
   9              	@* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
  10              	@* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
  11              	@* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
  12              	@* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
  13              	@* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
  14              	@* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
  15              	@* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  16              	@* Renesas reserves the right, without notice, to make changes to this software
  17              	@* and to discontinue the availability of this software. By using this software,
  18              	@* you agree to the additional terms and conditions found by accessing the
  19              	@* following link:
  20              	@* http://www.renesas.com/disclaimer
  21              	@* Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
  22              	@*******************************************************************************/
  23              	@/*******************************************************************************
  24              	@* File Name   : r_cache_l1_rza2.asm
  25              	@* Description : Declaration of the Cortex-A9 cache API function.
  26              	@*******************************************************************************/
  27              	
  28              	
  29              	    .section    .text
  30              	    .arm
  31              	
  32              	@*******************************************************************************
  33              	@ Function Name: r_cache_l1_cache_init
  34              	@ Description  : Sub function of initialize the Cortex-A9 Cache.
  35              	@ Arguments    : none
  36              	@ Return Value : none
  37              	@*******************************************************************************
  38              	    .section .text.r_cache_l1_cache_init
  39              	    .global r_cache_l1_cache_init
  41              	    .func   r_cache_l1_cache_init
  42              	r_cache_l1_cache_init:
  43              	
  44              	    @ Do nothing
  45              	
  46 0000 1EFF2FE1 	    BX  lr
  47              	
  48              	    .endfunc
  49              	@*******************************************************************************
  50              	@End of function r_cache_l1_cache_init
  51              	@*******************************************************************************
  52              	
  53              	@*******************************************************************************
  54              	@ Function Name: r_cache_l1_i_inv_all
  55              	@ Description  : Invalidate whole of the Cortex-A9 instruction cache.
  56              	@ Arguments    : none
  57              	@ Return Value : none
  58              	@*******************************************************************************
  59              	    .section .text.r_cache_l1_i_inv_all
  60              	    .global r_cache_l1_i_inv_all
  62              	    .func   r_cache_l1_i_inv_all
  63              	r_cache_l1_i_inv_all:
  64              	
  65 0000 0000A0E3 	    MOV  r0, #0                 @ r0 data is ignored
  66 0004 150F07EE 	    MCR  p15, 0, r0, c7, c5, 0  @ ICIALLU
  67 0008 4FF07FF5 	    DSB
  68 000c 6FF07FF5 	    ISB
  69              	
  70 0010 1EFF2FE1 	    BX  lr
  71              	
  72              	    .endfunc
  73              	@*******************************************************************************
  74              	@End of function r_cache_l1_i_inv_all
  75              	@*******************************************************************************
  76              	
  77              	@*******************************************************************************
  78              	@ Function Name: r_cache_l1_d_cache_operation
  79              	@ Description  : Operate whole of the Cortex-A9 data cache.
  80              	@ Arguments    : r0 - R_CACHE_L1_OP_D_INV_ALL(0)         : Invalidate all
  81              	@                   - R_CACHE_L1_OP_D_CLEAN_ALL(1)       : Clean all
  82              	@                   - R_CACHE_L1_OP_D_CLEAN_INV_ALL(2)   : Clean&Invalidate all
  83              	@ Return Value : none
  84              	@*******************************************************************************
  85              	    .section .text.r_cache_l1_d_cache_operation
  86              	    .global r_cache_l1_d_cache_operation
  88              	    .func   r_cache_l1_d_cache_operation
  89              	r_cache_l1_d_cache_operation:
  90              	
  91 0000 F00F2DE9 	    PUSH {r4-r11}
  92              	
  93 0004 306F30EE 	    MRC  p15, 1, r6, c0, c0, 1  @ Read CLIDR
  94 0008 073416E2 	    ANDS r3, r6, #0x07000000    @ Extract coherency level
  95 000c A33BA0E1 	    MOV  r3, r3, LSR #23        @ Total cache levels << 1
  96 0010 2200000A 	    BEQ  Finished               @ If 0, no need to clean
  97              	
  98 0014 00A0A0E3 	    MOV  r10, #0                @ R10 holds current cache level << 1
  99              	Loop1:
 100 0018 AA208AE0 	    ADD  r2, r10, r10, LSR #1   @ R2 holds cache "Set" position
 101 001c 3612A0E1 	    MOV  r1, r6, LSR r2         @ Bottom 3 bits are the Cache-type for this level
 102 0020 071001E2 	    AND  r1, r1, #7             @ Isolate those lower 3 bits
 103 0024 020051E3 	    CMP  r1, #2
 104 0028 190000BA 	    BLT  Skip                   @ No cache or only instruction cache at this level
 105              	
 106 002c 10AF40EE 	    MCR  p15, 2, r10, c0, c0, 0 @ Write the Cache Size selection register (CSSELR)
 107 0030 6FF07FF5 	    ISB                         @ ISB to sync the change to the CacheSizeID reg
 108 0034 101F30EE 	    MRC  p15, 1, r1, c0, c0, 0  @ Reads current Cache Size ID register (CCSIDR)
 109 0038 072001E2 	    AND  r2, r1, #7             @ Extract the line length field
 110 003c 042082E2 	    ADD  r2, r2, #4             @ Add 4 for the line length offset (log2 16 bytes)
 111 0040 64409FE5 	    LDR  r4, =0x3FF
 112 0044 A14114E0 	    ANDS r4, r4, r1, LSR #3     @ R4 is the max number on the way size (right aligned)
 113 0048 145F6FE1 	    CLZ  r5, r4                 @ R5 is the bit position of the way size increment
 114 004c 5C709FE5 	    LDR  r7, =0x7FFF
 115 0050 A17617E0 	    ANDS r7, r7, r1, LSR #13    @ R7 is the max number of the index size (right aligned)
 116              	Loop2:
 117 0054 0490A0E1 	    MOV  r9, r4                 @ R9 working copy of the max way size (right aligned)
 118              	
 119              	Loop3:
 120 0058 19B58AE1 	    ORR  r11, r10, r9, LSL r5   @ Factor in the Way number and cache number into R11
 121 005c 17B28BE1 	    ORR  r11, r11, r7, LSL r2   @ Factor in the Set number
 122 0060 000050E3 	    CMP  r0, #0
 123 0064 0100001A 	    BNE  Dccsw
 124 0068 56BF07EE 	    MCR  p15, 0, r11, c7, c6, 2 @ Invalidate by Set/Way (DCISW)
 125 006c 040000EA 	    B    Count
 126              	Dccsw:
 127 0070 010050E3 	    CMP  r0, #1
 128 0074 0100001A 	    BNE  Dccisw
 129 0078 5ABF07EE 	    MCR  p15, 0, r11, c7, c10, 2@ Clean by set/way (DCCSW)
 130 007c 000000EA 	    B    Count
 131              	Dccisw:
 132 0080 5EBF07EE 	    MCR  p15, 0, r11, c7, c14, 2@ Clean and Invalidate by set/way (DCCISW)
 133              	Count:
 134 0084 019059E2 	    SUBS r9, r9, #1             @ Decrement the Way number
 135 0088 F2FFFFAA 	    BGE  Loop3
 136 008c 017057E2 	    SUBS r7, r7, #1             @ Decrement the Set number
 137 0090 EFFFFFAA 	    BGE  Loop2
 138              	Skip:
 139 0094 02A08AE2 	    ADD  r10, r10, #2           @ increment the cache number
 140 0098 0A0053E1 	    CMP  r3, r10
 141 009c DDFFFFCA 	    BGT  Loop1
 142              	
 143              	Finished:
 144 00a0 4FF07FF5 	    DSB
 145 00a4 F00FBDE8 	    POP {r4-r11}
 146 00a8 1EFF2FE1 	    BX  lr
 147              	
 148              	    .endfunc
 149              	@*******************************************************************************
 150              	@End of function r_cache_l1_d_cache_operation
 151              	@*******************************************************************************
 152              	
 153              	@*******************************************************************************
 154              	@ Function Name: r_cache_l1_d_inv_mva
 155              	@ Description  : Apply invalidate operation to a cache line which is included
 156              	@                in the specified address.
 157              	@ Arguments    : r0 -
 158              	@                    Starting address of cache operation (virtual address).
 159              	@ Return Value : none
 160              	@*******************************************************************************
 161              	    .section .text.r_cache_l1_d_inv_mva
 162              	    .global r_cache_l1_d_inv_mva
 164              	    .func   r_cache_l1_d_inv_mva
 165              	r_cache_l1_d_inv_mva:
 166              	
 167 0000 360F07EE 	    MCR  p15, 0, r0, c7, c6, 1  @ DCIMVAC
 168 0004 5FF07FF5 	    DMB
 169              	
 170 0008 1EFF2FE1 	    BX  lr
 171              	
 172              	    .endfunc
 173              	@*******************************************************************************
 174              	@End of function r_cache_l1_d_inv_mva
 175              	@*******************************************************************************
 176              	
 177              	@*******************************************************************************
 178              	@ Function Name: r_cache_l1_d_clean_mva
 179              	@ Description  : Apply clean operation to a cache line which is included
 180              	@                in the specified address.
 181              	@ Arguments    : r0 -
 182              	@                    Starting address of cache operation (virtual address).
 183              	@ Return Value : none
 184              	@*******************************************************************************
 185              	    .section .text.r_cache_l1_d_clean_mva
 186              	    .global r_cache_l1_d_clean_mva
 188              	    .func   r_cache_l1_d_clean_mva
 189              	r_cache_l1_d_clean_mva:
 190              	
 191 0000 3A0F07EE 	    MCR  p15, 0, r0, c7, c10, 1 @ DCCMVAC
 192 0004 5FF07FF5 	    DMB
 193              	
 194 0008 1EFF2FE1 	    BX  lr
 195              	
 196              	    .endfunc
 197              	@*******************************************************************************
 198              	@End of function r_cache_l1_d_clean_mva
 199              	@*******************************************************************************
 200              	
 201              	@*******************************************************************************
 202              	@ Function Name: r_cache_l1_d_clean_inv_mva
 203              	@ Description  : Apply clean&invalidate operation to a cache line which is
 204              	@                included in the specified address.
 205              	@ Arguments    : r0 -
 206              	@                    Starting address of cache operation (virtual address).
 207              	@ Return Value : none
 208              	@*******************************************************************************
 209              	    .section .text.r_cache_l1_d_clean_inv_mva
 210              	    .global r_cache_l1_d_clean_inv_mva
 212              	    .func   r_cache_l1_d_clean_inv_mva
 213              	r_cache_l1_d_clean_inv_mva:
 214              	
 215 0000 3E0F07EE 	    MCR  p15, 0, r0, c7, c14, 1 @ DCCIMVAC
 216 0004 5FF07FF5 	    DMB
 217              	
 218 0008 1EFF2FE1 	    BX  lr
 219              	
 220              	    .endfunc
 221              	@*******************************************************************************
 222              	@End of function r_cache_l1_d_clean_inv_mva
 223              	@*******************************************************************************
 224              	
 225              	@*******************************************************************************
 226              	@ Function Name: r_cache_l1_i_enable
 227              	@ Description  : Enable the Cortex-A9 instruction cache.
 228              	@ Arguments    : none
 229              	@ Return Value : none
 230              	@*******************************************************************************
 231              	    .section .text.r_cache_l1_i_enable
 232              	    .global r_cache_l1_i_enable
 234              	    .func   r_cache_l1_i_enable
 235              	r_cache_l1_i_enable:
 236              	
 237 0000 100F11EE 	    MRC  p15, 0, r0, c1, c0, 0  @ Read System Control Register
 238 0004 010A80E3 	    ORR  r0, r0, #(0x1 << 12)   @ Enable I Cache
 239 0008 100F01EE 	    MCR  p15, 0, r0, c1, c0, 0  @ Write System Control Register
 240              	
 241 000c 1EFF2FE1 	    BX  lr
 242              	
 243              	    .endfunc
 244              	@*******************************************************************************
 245              	@End of function r_cache_l1_i_enable
 246              	@*******************************************************************************
 247              	
 248              	@*******************************************************************************
 249              	@ Function Name: r_cache_l1_i_disable
 250              	@ Description  : Disable the Cortex-A9 instruction cache.
 251              	@ Arguments    : none
 252              	@ Return Value : none
 253              	@*******************************************************************************
 254              	    .section .text.r_cache_l1_i_disable
 255              	    .global r_cache_l1_i_disable
 257              	    .func   r_cache_l1_i_disable
 258              	r_cache_l1_i_disable:
 259              	
 260 0000 100F11EE 	    MRC  p15, 0, r0, c1, c0, 0  @ Read System Control Register
 261 0004 010AC0E3 	    BIC  r0, r0, #(0x1 << 12)   @ Disable I Cache
 262 0008 100F01EE 	    MCR  p15, 0, r0, c1, c0, 0  @ Write System Control Register
 263              	
 264 000c 1EFF2FE1 	    BX  lr
 265              	
 266              	    .endfunc
 267              	@*******************************************************************************
 268              	@End of function r_cache_l1_i_disable
 269              	@*******************************************************************************
 270              	
 271              	@*******************************************************************************
 272              	@ Function Name: r_cache_l1_d_enable
 273              	@ Description  : Enable the Cortex-A9 data cache.
 274              	@ Arguments    : none
 275              	@ Return Value : none
 276              	@*******************************************************************************
 277              	    .section .text.r_cache_l1_d_enable
 278              	    .global r_cache_l1_d_enable
 280              	    .func   r_cache_l1_d_enable
 281              	r_cache_l1_d_enable:
 282              	
 283 0000 100F11EE 	    MRC  p15, 0, r0, c1, c0, 0  @ Read System Control Register
 284 0004 040080E3 	    ORR  r0, r0, #(0x1 << 2)    @ Enable D Cache
 285 0008 100F01EE 	    MCR  p15, 0, r0, c1, c0, 0  @ Write System Control Register
 286              	
 287 000c 1EFF2FE1 	    BX  lr
 288              	
 289              	    .endfunc
 290              	@*******************************************************************************
 291              	@End of function r_cache_l1_d_enable
 292              	@*******************************************************************************
 293              	
 294              	@*******************************************************************************
 295              	@ Function Name: r_cache_l1_d_disable
 296              	@ Description  : Disable the Cortex-A9 data cache.
 297              	@ Arguments    : none
 298              	@ Return Value : none
 299              	@*******************************************************************************
 300              	    .section .text.r_cache_l1_d_disable
 301              	    .global r_cache_l1_d_disable
 303              	    .func   r_cache_l1_d_disable
 304              	r_cache_l1_d_disable:
 305              	
 306 0000 100F11EE 	    MRC  p15, 0, r0, c1, c0, 0  @ Read System Control Register
 307 0004 0400C0E3 	    BIC  r0, r0, #(0x1 << 2)    @ Disable D Cache
 308 0008 100F01EE 	    MCR  p15, 0, r0, c1, c0, 0  @ Write System Control Register
 309              	
 310 000c 1EFF2FE1 	    BX  lr
 311              	
 312              	    .endfunc
 313              	@*******************************************************************************
 314              	@End of function r_cache_l1_d_disable
 315              	@*******************************************************************************
 316              	
 317              	@*******************************************************************************
 318              	@ Function Name: r_cache_l1_btac_enable
 319              	@ Description  : Enable the Cortex-A9 branch prediction.
 320              	@ Arguments    : none
 321              	@ Return Value : none
 322              	@*******************************************************************************
 323              	    .section .text.r_cache_l1_btac_enable
 324              	    .global r_cache_l1_btac_enable
 326              	    .func   r_cache_l1_btac_enable
 327              	r_cache_l1_btac_enable:
 328              	
 329 0000 100F11EE 	    MRC  p15, 0, r0, c1, c0, 0  @ Read System Control Register
 330 0004 020B80E3 	    ORR  r0, r0, #(0x1 << 11)   @ Enable program flow prediction
 331 0008 100F01EE 	    MCR  p15, 0, r0, c1, c0, 0  @ Write System Control Register
 332              	
 333 000c 1EFF2FE1 	    BX  lr
 334              	
 335              	    .endfunc
 336              	@*******************************************************************************
 337              	@End of function r_cache_l1_btac_enable
 338              	@*******************************************************************************
 339              	
 340              	@*******************************************************************************
 341              	@ Function Name: r_cache_l1_btac_disable
 342              	@ Description  : Disable the Cortex-A9 branch prediction.
 343              	@ Arguments    : none
 344              	@ Return Value : none
 345              	@*******************************************************************************
 346              	    .section .text.r_cache_l1_btac_disable
 347              	    .global r_cache_l1_btac_disable
 349              	    .func   r_cache_l1_btac_disable
 350              	r_cache_l1_btac_disable:
 351              	
 352 0000 100F11EE 	    MRC  p15, 0, r0, c1, c0, 0  @ Read CP15 register 1
 353 0004 020BC0E3 	    BIC  r0, r0, #(0x1 << 11)   @ Disable program flow prediction
 354 0008 100F01EE 	    MCR  p15, 0, r0, c1, c0, 0  @ Write CP15 register 1
 355              	
 356 000c 1EFF2FE1 	    BX  lr
 357              	
 358              	    .endfunc
 359              	@*******************************************************************************
 360              	@End of function r_cache_l1_btac_disable
 361              	@*******************************************************************************
 362              	
 363              	@*******************************************************************************
 364              	@ Function Name: r_cache_l1_btac_inv
 365              	@ Description  : Invalidate whole of the Cortex-A9 branch prediction table.
 366              	@ Arguments    : none
 367              	@ Return Value : none
 368              	@*******************************************************************************
 369              	    .section .text.r_cache_l1_btac_inv
 370              	    .global r_cache_l1_btac_inv
 372              	    .func   r_cache_l1_btac_inv
 373              	r_cache_l1_btac_inv:
 374              	
 375 0000 0000A0E3 	    MOV  r0, #0                 @ r0 data is ignored
 376 0004 D50F07EE 	    MCR  p15, 0, r0, c7, c5, 6  @ BPIALL
 377 0008 4FF07FF5 	    DSB
 378 000c 6FF07FF5 	    ISB
 379              	
 380 0010 1EFF2FE1 	    BX  lr
 381              	
 382              	    .endfunc
 383              	@*******************************************************************************
 384              	@End of function r_cache_l1_btac_inv
 385              	@*******************************************************************************
 386              	
 387              	@*******************************************************************************
 388              	@ Function Name: r_cache_l1_prefetch_enable
 389              	@ Description  : Enable the Cortex-A9 prefetching.
 390              	@ Arguments    : none
 391              	@ Return Value : none
 392              	@*******************************************************************************
 393              	    .section .text.r_cache_l1_prefetch_enable
 394              	    .global r_cache_l1_prefetch_enable
 396              	    .func   r_cache_l1_prefetch_enable
 397              	r_cache_l1_prefetch_enable:
 398              	
 399 0000 300F11EE 	    MRC  p15, 0, r0, c1, c0, 1  @ Read Auxiliary Control Register
 400 0004 040080E3 	    ORR  r0, r0, #(0x1 << 2)    @ Enable Dside prefetch
 401 0008 300F01EE 	    MCR  p15, 0, r0, c1, c0, 1  @ Write Auxiliary Control Register
 402              	
 403 000c 1EFF2FE1 	    BX  lr
 404              	
 405              	    .endfunc
 406              	@*******************************************************************************
 407              	@End of function r_cache_l1_prefetch_enable
 408              	@*******************************************************************************
 409              	
 410              	@*******************************************************************************
 411              	@ Function Name: r_cache_l1_prefetch_disable
 412              	@ Description  : Disable the Cortex-A9 prefetching.
 413              	@ Arguments    : none
 414              	@ Return Value : none
 415              	@*******************************************************************************
 416              	    .section .text.r_cache_l1_prefetch_disable
 417              	    .global r_cache_l1_prefetch_disable
 419              	    .func   r_cache_l1_prefetch_disable
 420              	r_cache_l1_prefetch_disable:
 421              	
 422 0000 300F11EE 	    MRC  p15, 0, r0, c1, c0, 1  @ Read Auxiliary Control Register
 423 0004 0400C0E3 	    BIC  r0, r0, #(0x1 << 2)    @ Disable Dside prefetch
 424 0008 300F01EE 	    MCR  p15, 0, r0, c1, c0, 1  @ Write Auxiliary Control Register
 425              	
 426 000c 1EFF2FE1 	    BX  lr
 427              	
 428              	    .endfunc
 429              	@*******************************************************************************
 430              	@End of function r_cache_l1_prefetch_disable
 431              	@*******************************************************************************
DEFINED SYMBOLS
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:42     .text.r_cache_l1_cache_init:00000000 r_cache_l1_cache_init
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:46     .text.r_cache_l1_cache_init:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:63     .text.r_cache_l1_i_inv_all:00000000 r_cache_l1_i_inv_all
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:65     .text.r_cache_l1_i_inv_all:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:89     .text.r_cache_l1_d_cache_operation:00000000 r_cache_l1_d_cache_operation
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:91     .text.r_cache_l1_d_cache_operation:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:143    .text.r_cache_l1_d_cache_operation:000000a0 Finished
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:99     .text.r_cache_l1_d_cache_operation:00000018 Loop1
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:138    .text.r_cache_l1_d_cache_operation:00000094 Skip
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:116    .text.r_cache_l1_d_cache_operation:00000054 Loop2
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:119    .text.r_cache_l1_d_cache_operation:00000058 Loop3
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:126    .text.r_cache_l1_d_cache_operation:00000070 Dccsw
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:133    .text.r_cache_l1_d_cache_operation:00000084 Count
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:131    .text.r_cache_l1_d_cache_operation:00000080 Dccisw
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:165    .text.r_cache_l1_d_inv_mva:00000000 r_cache_l1_d_inv_mva
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:167    .text.r_cache_l1_d_inv_mva:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:189    .text.r_cache_l1_d_clean_mva:00000000 r_cache_l1_d_clean_mva
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:191    .text.r_cache_l1_d_clean_mva:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:213    .text.r_cache_l1_d_clean_inv_mva:00000000 r_cache_l1_d_clean_inv_mva
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:215    .text.r_cache_l1_d_clean_inv_mva:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:235    .text.r_cache_l1_i_enable:00000000 r_cache_l1_i_enable
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:237    .text.r_cache_l1_i_enable:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:258    .text.r_cache_l1_i_disable:00000000 r_cache_l1_i_disable
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:260    .text.r_cache_l1_i_disable:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:281    .text.r_cache_l1_d_enable:00000000 r_cache_l1_d_enable
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:283    .text.r_cache_l1_d_enable:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:304    .text.r_cache_l1_d_disable:00000000 r_cache_l1_d_disable
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:306    .text.r_cache_l1_d_disable:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:327    .text.r_cache_l1_btac_enable:00000000 r_cache_l1_btac_enable
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:329    .text.r_cache_l1_btac_enable:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:350    .text.r_cache_l1_btac_disable:00000000 r_cache_l1_btac_disable
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:352    .text.r_cache_l1_btac_disable:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:373    .text.r_cache_l1_btac_inv:00000000 r_cache_l1_btac_inv
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:375    .text.r_cache_l1_btac_inv:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:397    .text.r_cache_l1_prefetch_enable:00000000 r_cache_l1_prefetch_enable
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:399    .text.r_cache_l1_prefetch_enable:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:420    .text.r_cache_l1_prefetch_disable:00000000 r_cache_l1_prefetch_disable
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:422    .text.r_cache_l1_prefetch_disable:00000000 $a
D:/Work/DeviceTester/amazon-freertos/lib/third_party/mcu_vendor/renesas/rz_mcu_boards/core_package/generate/compiler/asm/r_cache_l1_rza2.asm:431    .text.r_cache_l1_d_cache_operation:000000ac $d

NO UNDEFINED SYMBOLS
