{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666189308928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666189308928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:21:48 2022 " "Processing started: Wed Oct 19 22:21:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666189308928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666189308928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666189308928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666189309104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666189309104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/oled_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oled_ram " "Found entity 1: oled_ram" {  } { { "src/oled_ram.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666189314600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666189314600 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oled_ctrl.sv(74) " "Verilog HDL information at oled_ctrl.sv(74): always construct contains both blocking and non-blocking assignments" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666189314601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/oled_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oled_ctrl " "Found entity 1: oled_ctrl" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666189314602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666189314602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666189314603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666189314603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_tb " "Found entity 1: spi_master_tb" {  } { { "src/spi_master_tb.v" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/spi_master_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666189314604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666189314604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666189314605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666189314605 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(16) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(16): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(18) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(18): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(19) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(19): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(21) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(21): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(22) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(22): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(24) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(24): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(25) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(25): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(27) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(27): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(28) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(28): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(29) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(29): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(30) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(30): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "spi_master spi_master.v(23) " "Verilog HDL Parameter Declaration warning at spi_master.v(23): Parameter Declaration in module \"spi_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/spi_master.v" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/spi_master.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666189314607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666189314621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_ram oled_ram:oled_ram_m0 " "Elaborating entity \"oled_ram\" for hierarchy \"oled_ram:oled_ram_m0\"" {  } { { "src/top.v" "oled_ram_m0" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666189314622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_ctrl oled_ctrl:oled_ctrl_m0 " "Elaborating entity \"oled_ctrl\" for hierarchy \"oled_ctrl:oled_ctrl_m0\"" {  } { { "src/top.v" "oled_ctrl_m0" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666189314638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear_x oled_ctrl.sv(39) " "Verilog HDL or VHDL warning at oled_ctrl.sv(39): object \"clear_x\" assigned a value but never read" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666189314639 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 oled_ctrl.sv(126) " "Verilog HDL assignment warning at oled_ctrl.sv(126): truncated value with size 32 to match size of target (1)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314639 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(131) " "Verilog HDL assignment warning at oled_ctrl.sv(131): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314639 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 oled_ctrl.sv(153) " "Verilog HDL assignment warning at oled_ctrl.sv(153): truncated value with size 32 to match size of target (1)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314639 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(159) " "Verilog HDL assignment warning at oled_ctrl.sv(159): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314639 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 oled_ctrl.sv(172) " "Verilog HDL assignment warning at oled_ctrl.sv(172): truncated value with size 32 to match size of target (1)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314639 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(177) " "Verilog HDL assignment warning at oled_ctrl.sv(177): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/oled_ctrl.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314640 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:spi_master_m0\"" {  } { { "src/top.v" "spi_master_m0" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666189314640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spi_master.v(26) " "Verilog HDL assignment warning at spi_master.v(26): truncated value with size 32 to match size of target (10)" {  } { { "src/spi_master.v" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/spi_master.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314641 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_master.v(59) " "Verilog HDL assignment warning at spi_master.v(59): truncated value with size 32 to match size of target (1)" {  } { { "src/spi_master.v" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/spi_master.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314641 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_master.v(63) " "Verilog HDL assignment warning at spi_master.v(63): truncated value with size 32 to match size of target (1)" {  } { { "src/spi_master.v" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/spi_master.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314641 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_master.v(65) " "Verilog HDL assignment warning at spi_master.v(65): truncated value with size 32 to match size of target (2)" {  } { { "src/spi_master.v" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/spi_master.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314641 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(71) " "Verilog HDL assignment warning at spi_master.v(71): truncated value with size 32 to match size of target (4)" {  } { { "src/spi_master.v" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/src/spi_master.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666189314641 "|top|spi_master:spi_master_m0"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "oled_ram:oled_ram_m0\|ram_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"oled_ram:oled_ram_m0\|ram_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_oled_ram_76aaff49.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_oled_ram_76aaff49.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666189314896 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1666189314896 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666189314896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_ram:oled_ram_m0\|altsyncram:ram_data_rtl_0 " "Elaborated megafunction instantiation \"oled_ram:oled_ram_m0\|altsyncram:ram_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666189315060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_ram:oled_ram_m0\|altsyncram:ram_data_rtl_0 " "Instantiated megafunction \"oled_ram:oled_ram_m0\|altsyncram:ram_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_oled_ram_76aaff49.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_oled_ram_76aaff49.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666189315060 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666189315060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3el1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3el1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3el1 " "Found entity 1: altsyncram_3el1" {  } { { "db/altsyncram_3el1.tdf" "" { Text "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/db/altsyncram_3el1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666189315106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666189315106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666189315364 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/output_files/top.map.smsg " "Generated suppressed messages file E:/FPGA_work/EP4CE6F17C8/Code_Others/SPI_OLED/SPI_OLED_PIC/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666189315864 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666189315985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666189315985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666189316095 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666189316095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Implemented 202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666189316095 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666189316095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666189316095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666189316103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:21:56 2022 " "Processing ended: Wed Oct 19 22:21:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666189316103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666189316103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666189316103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666189316103 ""}
