Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr  1 22:58:15 2021
| Host         : jedla running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.842        0.000                      0                 3488        0.056        0.000                      0                 3488        3.020        0.000                       0                  1749  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.842        0.000                      0                 3448        0.056        0.000                      0                 3448        3.020        0.000                       0                  1749  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.852        0.000                      0                   40        0.481        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.928ns (35.307%)  route 3.533ns (64.693%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.050     5.415    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.118     5.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.702     6.235    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.326     6.561 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.176     7.738    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.888 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.604     8.491    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.480    10.659    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.429    10.334    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.928ns (35.307%)  route 3.533ns (64.693%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.050     5.415    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.118     5.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.702     6.235    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.326     6.561 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.176     7.738    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.888 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.604     8.491    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.480    10.659    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.429    10.334    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.928ns (35.307%)  route 3.533ns (64.693%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.050     5.415    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.118     5.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.702     6.235    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.326     6.561 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.176     7.738    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.888 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.604     8.491    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.480    10.659    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.429    10.334    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.928ns (35.307%)  route 3.533ns (64.693%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.050     5.415    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.118     5.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.702     6.235    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.326     6.561 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.176     7.738    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.888 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.604     8.491    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.480    10.659    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.429    10.334    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.928ns (35.307%)  route 3.533ns (64.693%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.050     5.415    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.118     5.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.702     6.235    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.326     6.561 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.176     7.738    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.888 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.604     8.491    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.480    10.659    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.429    10.334    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.928ns (35.307%)  route 3.533ns (64.693%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.050     5.415    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.118     5.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.702     6.235    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.326     6.561 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.176     7.738    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.888 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.604     8.491    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.480    10.659    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.429    10.334    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.928ns (35.307%)  route 3.533ns (64.693%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.050     5.415    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.118     5.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.702     6.235    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.326     6.561 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.176     7.738    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.888 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.604     8.491    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.480    10.659    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.429    10.334    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.928ns (35.307%)  route 3.533ns (64.693%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.050     5.415    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.118     5.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.702     6.235    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.326     6.561 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.176     7.738    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.888 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.604     8.491    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.480    10.659    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.429    10.334    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 1.928ns (36.650%)  route 3.333ns (63.350%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 10.660 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.050     5.415    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.118     5.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.702     6.235    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.326     6.561 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.084     7.645    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.795 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.496     8.291    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.481    10.660    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                         clock pessimism              0.229    10.889    
                         clock uncertainty           -0.125    10.764    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.377    10.387    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[18]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 1.928ns (36.650%)  route 3.333ns (63.350%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 10.660 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.050     5.415    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.118     5.533 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.702     6.235    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.326     6.561 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.084     7.645    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.795 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.496     8.291    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.481    10.660    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                         clock pessimism              0.229    10.889    
                         clock uncertainty           -0.125    10.764    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.377    10.387    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/slv_reg2_reg[19]
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  2.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     1.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/data_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.273ns (72.870%)  route 0.102ns (27.130%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.639     0.975    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/data_out_reg[26]/Q
                         net (fo=1, routed)           0.102     1.241    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/data_out_reg_n_0_[26]
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.286 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_rdata[26]_i_3/O
                         net (fo=1, routed)           0.000     1.286    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_rdata[26]_i_3_n_0
    SLICE_X38Y99         MUXF7 (Prop_muxf7_I1_O)      0.064     1.350 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X38Y99         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.825     1.191    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.134     1.290    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.838%)  route 0.181ns (56.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.639     0.975    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.181     1.297    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[21]
    SLICE_X40Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.825     1.191    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/xLdata_in_intern_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/data_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.449%)  route 0.148ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.641     0.977    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/xLdata_in_intern_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/xLdata_in_intern_reg[23]/Q
                         net (fo=6, routed)           0.148     1.253    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/xLdata_in[23]
    SLICE_X35Y99         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/data_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.826     1.192    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/data_out_reg[55]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.019     1.176    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/data_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.183     1.316    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.183     1.316    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.177     1.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.114     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.155    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.050    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[29].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.554     0.890    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y88         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=1, routed)           0.054     1.085    design_1_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[2]
    SLICE_X42Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.130 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[29].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[29].reg1[29]_i_1_n_0
    SLICE_X42Y88         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[29].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.822     1.188    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[29].reg1_reg[29]/C
                         clock pessimism             -0.285     0.903    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.121     1.024    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[29].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X42Y97    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         8.000       7.000      SLICE_X42Y97    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X37Y94    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X35Y97    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X38Y98    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X38Y98    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X36Y99    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y97    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y97    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_full_key_reg[15]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.610ns (17.887%)  route 2.800ns (82.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.643     2.937    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.781     5.174    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.154     5.328 f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/axi_awready_i_1/O
                         net (fo=246, routed)         1.019     6.347    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X42Y97         FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.480    10.659    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X42Y97         FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.564    10.199    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.199    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.610ns (17.887%)  route 2.800ns (82.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.643     2.937    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.781     5.174    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.154     5.328 f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/axi_awready_i_1/O
                         net (fo=246, routed)         1.019     6.347    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X42Y97         FDPE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.480    10.659    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X42Y97         FDPE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv/C
                         clock pessimism              0.229    10.888    
                         clock uncertainty           -0.125    10.763    
    SLICE_X42Y97         FDPE (Recov_fdpe_C_PRE)     -0.564    10.199    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/FSM_sequential_state_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         10.199    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.610ns (18.500%)  route 2.687ns (81.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.643     2.937    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.781     5.174    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.154     5.328 f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/axi_awready_i_1/O
                         net (fo=246, routed)         0.906     6.234    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X40Y95         FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.479    10.658    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X40Y95         FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]/C
                         clock pessimism              0.229    10.887    
                         clock uncertainty           -0.125    10.762    
    SLICE_X40Y95         FDCE (Recov_fdce_C_CLR)     -0.608    10.154    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.610ns (18.500%)  route 2.687ns (81.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.643     2.937    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.781     5.174    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.154     5.328 f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/axi_awready_i_1/O
                         net (fo=246, routed)         0.906     6.234    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X40Y95         FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.479    10.658    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X40Y95         FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]/C
                         clock pessimism              0.229    10.887    
                         clock uncertainty           -0.125    10.762    
    SLICE_X40Y95         FDCE (Recov_fdce_C_CLR)     -0.608    10.154    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.610ns (18.500%)  route 2.687ns (81.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.643     2.937    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.781     5.174    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.154     5.328 f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/axi_awready_i_1/O
                         net (fo=246, routed)         0.906     6.234    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X40Y95         FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.479    10.658    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X40Y95         FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]/C
                         clock pessimism              0.229    10.887    
                         clock uncertainty           -0.125    10.762    
    SLICE_X40Y95         FDCE (Recov_fdce_C_CLR)     -0.608    10.154    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.610ns (19.398%)  route 2.535ns (80.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.643     2.937    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.781     5.174    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.154     5.328 f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/axi_awready_i_1/O
                         net (fo=246, routed)         0.753     6.082    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X41Y94         FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.479    10.658    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X41Y94         FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]/C
                         clock pessimism              0.229    10.887    
                         clock uncertainty           -0.125    10.762    
    SLICE_X41Y94         FDCE (Recov_fdce_C_CLR)     -0.608    10.154    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.610ns (19.398%)  route 2.535ns (80.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.643     2.937    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.781     5.174    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.154     5.328 f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/axi_awready_i_1/O
                         net (fo=246, routed)         0.753     6.082    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X41Y94         FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.479    10.658    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X41Y94         FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]/C
                         clock pessimism              0.229    10.887    
                         clock uncertainty           -0.125    10.762    
    SLICE_X41Y94         FDCE (Recov_fdce_C_CLR)     -0.608    10.154    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.610ns (19.398%)  route 2.535ns (80.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.643     2.937    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          1.781     5.174    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.154     5.328 f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/axi_awready_i_1/O
                         net (fo=246, routed)         0.753     6.082    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/SR[0]
    SLICE_X41Y94         FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.479    10.658    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/s00_axi_aclk
    SLICE_X41Y94         FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]/C
                         clock pessimism              0.229    10.887    
                         clock uncertainty           -0.125    10.762    
    SLICE_X41Y94         FDCE (Recov_fdce_C_CLR)     -0.608    10.154    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/IP/round_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.456ns (17.246%)  route 2.188ns (82.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.643     2.937    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.188     5.581    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X33Y88         FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.476    10.655    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X33Y88         FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[10]/C
                         clock pessimism              0.229    10.884    
                         clock uncertainty           -0.125    10.759    
    SLICE_X33Y88         FDCE (Recov_fdce_C_CLR)     -0.405    10.354    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         10.354    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[11]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.456ns (17.246%)  route 2.188ns (82.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 10.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.643     2.937    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          2.188     5.581    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X33Y88         FDPE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        1.476    10.655    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X33Y88         FDPE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[11]/C
                         clock pessimism              0.229    10.884    
                         clock uncertainty           -0.125    10.759    
    SLICE_X33Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    10.400    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         10.400    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                  4.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.330%)  route 0.628ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.551     0.887    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.628     1.656    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X36Y101        FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.911     1.277    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X36Y101        FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[21]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.330%)  route 0.628ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.551     0.887    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.628     1.656    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X37Y101        FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.911     1.277    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X37Y101        FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[25]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[26]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.330%)  route 0.628ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.551     0.887    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.628     1.656    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X37Y101        FDPE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.911     1.277    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X37Y101        FDPE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[26]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     1.147    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[27]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.330%)  route 0.628ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.551     0.887    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.628     1.656    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X37Y101        FDPE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.911     1.277    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X37Y101        FDPE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[27]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     1.147    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.937%)  route 0.382ns (73.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.551     0.887    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.382     1.410    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X38Y90         FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.823     1.189    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X38Y90         FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[5]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.937%)  route 0.382ns (73.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.551     0.887    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.382     1.410    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X38Y90         FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.823     1.189    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X38Y90         FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[9]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[6]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.937%)  route 0.382ns (73.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.551     0.887    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.382     1.410    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X38Y90         FDPE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.823     1.189    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X38Y90         FDPE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[6]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[7]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.937%)  route 0.382ns (73.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.551     0.887    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.382     1.410    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X38Y90         FDPE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.823     1.189    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X38Y90         FDPE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[7]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[8]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.937%)  route 0.382ns (73.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.551     0.887    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.382     1.410    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X38Y90         FDPE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.823     1.189    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X38Y90         FDPE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[8]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.215%)  route 0.729ns (83.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.551     0.887    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X44Y83         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=48, routed)          0.729     1.756    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aresetn
    SLICE_X34Y102        FDCE                                         f  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1749, routed)        0.912     1.278    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/s00_axi_aclk
    SLICE_X34Y102        FDCE                                         r  design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[16]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    design_1_i/LBlock_wrapper_0/U0/LBlock_wrapper_v1_0_S00_AXI_inst/VECTOR/current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.580    





