<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols,Library/Interface Protocols/PCI Express,Library,Library/Interface Protocols/PCI Express/QSYS Example Designs,Project,Library/Interface Protocols/PCI Express/Example Design Components" />
 <window width="1100" height="800" x="290" y="78" />
 <generation path="" simulation="VERILOG" clear_previous="0" />
</preferences>
