// Seed: 2561575272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_5;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1
    , id_7,
    output logic id_2,
    input logic id_3,
    output supply0 id_4,
    output tri1 id_5
);
  always_latch begin : LABEL_0
    id_2 <= id_3 * 1 == 1 ? id_7 : id_3;
    disable id_8;
  end
  assign id_7.id_7 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
endmodule
