vsim -voptargs=+acc cpu_ptb -suppress 14408
# vsim -voptargs="+acc" cpu_ptb -suppress 14408 
# Start time: 16:44:38 on Dec 17,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/CaIntro/ca_p3/Phase3Testbench/project-phase3-testbench.v(157)
#    Time: 9305 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/CaIntro/ca_p3/Phase3Testbench/project-phase3-testbench.v line 157
# End time: 16:47:14 on Dec 17,2023, Elapsed time: 0:02:36
# Errors: 1, Warnings: 1, Suppressed Errors: 1
