# SystemVerilog -> cm2
simple study project. uses OOP to parse code and build scene.

# Launguage

not full sv, but supported:
• if/else statements
• modules
• sequential logic
• binary and unary expressions
• muxes and cases
