

Info: Logic utilisation before packing:
Info:     Total LUT4s:       241/43848     0%
Info:         logic LUTs:    177/43848     0%
Info:         carry LUTs:     64/43848     0%
Info:           RAM LUTs:      0/ 5481     0%
Info:          RAMW LUTs:      0/10962     0%

Info:      Total DFFs:        48/43848     0%

Info: Packing IOs..
Info: pin 'servo_pin$tr_io' constrained to Bel 'X0/Y44/PIOC'.
Info: pin 'led_verm$tr_io' constrained to Bel 'X90/Y44/PIOB'.
Info: pin 'led_verde$tr_io' constrained to Bel 'X0/Y59/PIOC'.
Info: pin 'clk$tr_io' constrained to Bel 'X0/Y68/PIOC'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     9 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk$TRELLIS_IO_IN to global network
Info: Checksum: 0xc0128e02

Info: Device utilisation:
Info: 	          TRELLIS_IO:     4/  245     1%
Info: 	                DCCA:     1/   56     1%
Info: 	              DP16KD:     0/  108     0%
Info: 	          MULT18X18D:     0/   72     0%
Info: 	              ALU54B:     0/   36     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  160     0%
Info: 	            SIOLOGIC:     0/   85     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   10     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%
Info: 	          TRELLIS_FF:    48/43848     0%
Info: 	        TRELLIS_COMB:   255/43848     0%
Info: 	        TRELLIS_RAMW:     0/ 5481     0%

Info: Placed 4 cells based on constraints.
Info: Creating initial analytic placement for 110 cells, random placement wirelen = 11599.
Info:     at initial placer iter 0, wirelen = 306
Info:     at initial placer iter 1, wirelen = 282
Info:     at initial placer iter 2, wirelen = 245
Info:     at initial placer iter 3, wirelen = 230
Info: Running main analytical placer, max placement attempts per cell = 11858.
Info:     at iteration #1, type ALL: wirelen solved = 238, spread = 940, legal = 1037; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 244, spread = 788, legal = 845; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 222, spread = 785, legal = 867; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 229, spread = 607, legal = 694; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 280, spread = 647, legal = 707; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 271, spread = 791, legal = 831; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 315, spread = 623, legal = 690; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 313, spread = 630, legal = 713; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 301, spread = 612, legal = 672; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 307, spread = 612, legal = 674; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 308, spread = 607, legal = 683; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 313, spread = 628, legal = 680; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 314, spread = 642, legal = 692; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 308, spread = 627, legal = 691; time = 0.00s
Info: HeAP Placer Time: 0.11s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 136, wirelen = 672
Info:   at iteration #5: temp = 0.000000, timing cost = 70, wirelen = 623
Info:   at iteration #6: temp = 0.000000, timing cost = 84, wirelen = 612 
Info: SA placement time 0.03s

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 156.54 MHz (PASS at 12.00 MHz)

Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>: 12.40 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 76945,  77227) |****** 
Info: [ 77227,  77509) |**** 
Info: [ 77509,  77791) |********* 
Info: [ 77791,  78073) |*************** 
Info: [ 78073,  78355) |*************** 
Info: [ 78355,  78637) |*********** 
Info: [ 78637,  78919) |***** 
Info: [ 78919,  79201) |*** 
Info: [ 79201,  79483) |******* 
Info: [ 79483,  79765) |******* 
Info: [ 79765,  80047) |**** 
Info: [ 80047,  80329) |*** 
Info: [ 80329,  80611) |* 
Info: [ 80611,  80893) |* 
Info: [ 80893,  81175) | 
Info: [ 81175,  81457) | 
Info: [ 81457,  81739) | 
Info: [ 81739,  82021) |* 
Info: [ 82021,  82303) |* 
Info: [ 82303,  82585) |** 
Info: Checksum: 0xfa133513
Info: Routing globals...
Info:     routing clock net $glbnet$clk$TRELLIS_IO_IN using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 759 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      347        581 |  347   581 |       133|       0.08       0.08|
Info:       1157 |      370        668 |   23    87 |         0|       0.02       0.10|
Info: Routing complete.
Info: Router1 time 0.10s
Info: Checksum: 0x81b2d5b2

Info: Critical path report for clock '$glbnet$clk$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source led_verde_TRELLIS_FF_Q.Q
Info:  1.7  2.2    Net led_verde$TRELLIS_IO_OUT (9,39) -> (3,39)
Info:                Sink led_verde_CCU2C_A1$CCU2_COMB1.A
Info:                Defined in:
Info:                  hdl/top_servo_pwm_test.sv:4.17-4.26
Info:  0.4  2.7  Source led_verde_CCU2C_A1$CCU2_COMB1.FCO
Info:  0.0  2.7    Net led_verm_CCU2C_A1_COUT[8] (3,39) -> (3,39)
Info:                Sink led_verm_CCU2C_A1$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  hdl/top_servo_pwm_test.sv:29.23-29.41
Info:                  /usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.7  Source led_verm_CCU2C_A1$CCU2_COMB0.FCO
Info:  0.0  2.7    Net led_verm_CCU2C_A1$CCU2_FCI_INT (3,39) -> (3,39)
Info:                Sink led_verm_CCU2C_A1$CCU2_COMB1.FCI
Info:  0.0  2.7  Source led_verm_CCU2C_A1$CCU2_COMB1.FCO
Info:  0.0  2.7    Net led_verm_CCU2C_A1_COUT[10] (3,39) -> (3,39)
Info:                Sink led_verm_CCU2C_A1_S0_CCU2C_S0_1$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  hdl/top_servo_pwm_test.sv:29.23-29.41
Info:                  /usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.8  Source led_verm_CCU2C_A1_S0_CCU2C_S0_1$CCU2_COMB0.FCO
Info:  0.0  2.8    Net led_verm_CCU2C_A1_S0_CCU2C_S0_1$CCU2_FCI_INT (3,39) -> (3,39)
Info:                Sink led_verm_CCU2C_A1_S0_CCU2C_S0_1$CCU2_COMB1.FCI
Info:  0.0  2.8  Source led_verm_CCU2C_A1_S0_CCU2C_S0_1$CCU2_COMB1.FCO
Info:  0.0  2.8    Net led_verm_CCU2C_A1_COUT[12] (3,39) -> (3,39)
Info:                Sink led_verde_CCU2C_A1_3$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  hdl/top_servo_pwm_test.sv:29.23-29.41
Info:                  /usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.9  Source led_verde_CCU2C_A1_3$CCU2_COMB0.FCO
Info:  0.0  2.9    Net led_verde_CCU2C_A1_3$CCU2_FCI_INT (3,39) -> (3,39)
Info:                Sink led_verde_CCU2C_A1_3$CCU2_COMB1.FCI
Info:  0.0  2.9  Source led_verde_CCU2C_A1_3$CCU2_COMB1.FCO
Info:  0.0  2.9    Net led_verm_CCU2C_A1_COUT[14] (3,39) -> (4,39)
Info:                Sink led_verm_CCU2C_A1_1$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  hdl/top_servo_pwm_test.sv:29.23-29.41
Info:                  /usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.0  Source led_verm_CCU2C_A1_1$CCU2_COMB0.FCO
Info:  0.0  3.0    Net led_verm_CCU2C_A1_1$CCU2_FCI_INT (4,39) -> (4,39)
Info:                Sink led_verm_CCU2C_A1_1$CCU2_COMB1.FCI
Info:  0.0  3.0  Source led_verm_CCU2C_A1_1$CCU2_COMB1.FCO
Info:  0.0  3.0    Net led_verm_CCU2C_A1_COUT[16] (4,39) -> (4,39)
Info:                Sink led_verm_CCU2C_A1_S0_CCU2C_S0$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  hdl/top_servo_pwm_test.sv:29.23-29.41
Info:                  /usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.0  Source led_verm_CCU2C_A1_S0_CCU2C_S0$CCU2_COMB0.FCO
Info:  0.0  3.0    Net led_verm_CCU2C_A1_S0_CCU2C_S0$CCU2_FCI_INT (4,39) -> (4,39)
Info:                Sink led_verm_CCU2C_A1_S0_CCU2C_S0$CCU2_COMB1.FCI
Info:  0.0  3.0  Source led_verm_CCU2C_A1_S0_CCU2C_S0$CCU2_COMB1.FCO
Info:  0.0  3.0    Net $nextpnr_CCU2C_5$CIN (4,39) -> (4,39)
Info:                Sink $nextpnr_CCU2C_5$CCU2_COMB0.FCI
Info:  0.4  3.5  Source $nextpnr_CCU2C_5$CCU2_COMB0.F
Info:  0.9  4.4    Net led_verm_CCU2C_A1_COUT[18] (4,39) -> (4,40)
Info:                Sink servo_pin_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_LUT4_Z_1.D
Info:                Defined in:
Info:                  hdl/top_servo_pwm_test.sv:29.23-29.41
Info:                  /usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.2  4.6  Source servo_pin_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_LUT4_Z_1.F
Info:  0.5  5.1    Net servo_pin_TRELLIS_FF_Q_DI_L6MUX21_Z_SD[5] (4,40) -> (4,40)
Info:                Sink servo_pin_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.M
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.3  5.3  Source servo_pin_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:  0.6  6.0    Net servo_pin_TRELLIS_FF_Q_DI (4,40) -> (4,41)
Info:                Sink servo_pin_TRELLIS_FF_Q.M
Info:                Defined in:
Info:                  hdl/top_servo_pwm_test.sv:22.5-30.8
Info:  0.0  6.0  Setup servo_pin_TRELLIS_FF_Q.M
Info: 2.3 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source led_verm_TRELLIS_FF_Q.Q
Info:  5.0  5.5    Net led_verm$TRELLIS_IO_OUT (9,39) -> (90,44)
Info:                Sink led_verm$tr_io.I
Info:                Defined in:
Info:                  hdl/top_servo_pwm_test.sv:5.17-5.25
Info: 0.5 ns logic, 5.0 ns routing

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 167.31 MHz (PASS at 12.00 MHz)

Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>: 5.48 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 77356,  77570) |* 
Info: [ 77570,  77784) | 
Info: [ 77784,  77998) | 
Info: [ 77998,  78212) | 
Info: [ 78212,  78426) |****** 
Info: [ 78426,  78640) |*********** 
Info: [ 78640,  78854) |********** 
Info: [ 78854,  79068) |********* 
Info: [ 79068,  79282) |***************** 
Info: [ 79282,  79496) |****************** 
Info: [ 79496,  79710) |*** 
Info: [ 79710,  79924) |******* 
Info: [ 79924,  80138) |** 
Info: [ 80138,  80352) |****** 
Info: [ 80352,  80566) |* 
Info: [ 80566,  80780) | 
Info: [ 80780,  80994) | 
Info: [ 80994,  81208) |* 
Info: [ 81208,  81422) | 
Info: [ 81422,  81636) |*** 

Info: Program finished normally.
