Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jan 21 17:41:57 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/final_project/Final_project_modification_after_presentation/vivado_final_new_new_new_from_lab6/vvd_caravel_fpga/timing_report_25ns_implementation.txt
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
DPIR-1     Warning           Asynchronous driver check       1568        
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2844)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2881)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2844)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/C

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/C

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/C
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/C
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/C

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/C
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/C
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/C

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/arvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awaddr_reg[10]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awaddr_reg[11]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awaddr_reg[2]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awaddr_reg[3]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awaddr_reg[4]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awaddr_reg[5]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awaddr_reg[6]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awaddr_reg[7]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awaddr_reg[8]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awaddr_reg[9]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/awvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/arready_reg_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rready_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/FSM_sequential_state_FIFO_reg[0]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/controller_in_valid_before_FF_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_CPU_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_FIR_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_MM_accept_reg/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/FSM_sequential_state_FIFO_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/controller_in_valid_before_FF_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_CPU_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_FIR_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_MM_accept_reg/G

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

design_1_i/spiflash_0/inst/bitcount_reg[0]/C
design_1_i/spiflash_0/inst/bitcount_reg[1]/C
design_1_i/spiflash_0/inst/bitcount_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[0]/C
design_1_i/spiflash_0/inst/buffer_reg[1]/C
design_1_i/spiflash_0/inst/buffer_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[3]/C
design_1_i/spiflash_0/inst/buffer_reg[4]/C
design_1_i/spiflash_0/inst/buffer_reg[5]/C
design_1_i/spiflash_0/inst/buffer_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[0]/C
design_1_i/spiflash_0/inst/bytecount_reg[10]/C
design_1_i/spiflash_0/inst/bytecount_reg[11]/C
design_1_i/spiflash_0/inst/bytecount_reg[12]/C
design_1_i/spiflash_0/inst/bytecount_reg[1]/C
design_1_i/spiflash_0/inst/bytecount_reg[2]/C
design_1_i/spiflash_0/inst/bytecount_reg[3]/C
design_1_i/spiflash_0/inst/bytecount_reg[4]/C
design_1_i/spiflash_0/inst/bytecount_reg[5]/C
design_1_i/spiflash_0/inst/bytecount_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[7]/C
design_1_i/spiflash_0/inst/bytecount_reg[8]/C
design_1_i/spiflash_0/inst/bytecount_reg[9]/C
design_1_i/spiflash_0/inst/outbuf_reg[0]/C
design_1_i/spiflash_0/inst/outbuf_reg[1]/C
design_1_i/spiflash_0/inst/outbuf_reg[2]/C
design_1_i/spiflash_0/inst/outbuf_reg[3]/C
design_1_i/spiflash_0/inst/outbuf_reg[4]/C
design_1_i/spiflash_0/inst/outbuf_reg[5]/C
design_1_i/spiflash_0/inst/outbuf_reg[6]/C
design_1_i/spiflash_0/inst/outbuf_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[0]/C
design_1_i/spiflash_0/inst/spi_addr_reg[10]/C
design_1_i/spiflash_0/inst/spi_addr_reg[11]/C
design_1_i/spiflash_0/inst/spi_addr_reg[12]/C
design_1_i/spiflash_0/inst/spi_addr_reg[1]/C
design_1_i/spiflash_0/inst/spi_addr_reg[2]/C
design_1_i/spiflash_0/inst/spi_addr_reg[3]/C
design_1_i/spiflash_0/inst/spi_addr_reg[4]/C
design_1_i/spiflash_0/inst/spi_addr_reg[5]/C
design_1_i/spiflash_0/inst/spi_addr_reg[6]/C
design_1_i/spiflash_0/inst/spi_addr_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[8]/C
design_1_i/spiflash_0/inst/spi_addr_reg[9]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2881)
---------------------------------------------------
 There are 2881 pins that are not constrained for maximum delay. (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1_c/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/D
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/D
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/PRE
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/PRE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/CLR
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/PRE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/CLR
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/D
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/CLR
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/CLR
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/CLR
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/controller_in_valid_before_FF_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_CPU_accept_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_FIR_accept_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_MM_accept_reg/D
design_1_i/spiflash_0/inst/bitcount_reg[0]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[0]/D
design_1_i/spiflash_0/inst/bitcount_reg[1]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[1]/D
design_1_i/spiflash_0/inst/bitcount_reg[2]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[2]/D
design_1_i/spiflash_0/inst/buffer_reg[0]/CLR
design_1_i/spiflash_0/inst/buffer_reg[0]/D
design_1_i/spiflash_0/inst/buffer_reg[1]/CLR
design_1_i/spiflash_0/inst/buffer_reg[1]/D
design_1_i/spiflash_0/inst/buffer_reg[2]/CLR
design_1_i/spiflash_0/inst/buffer_reg[2]/D
design_1_i/spiflash_0/inst/buffer_reg[3]/CLR
design_1_i/spiflash_0/inst/buffer_reg[3]/D
design_1_i/spiflash_0/inst/buffer_reg[4]/CLR
design_1_i/spiflash_0/inst/buffer_reg[4]/D
design_1_i/spiflash_0/inst/buffer_reg[5]/CLR
design_1_i/spiflash_0/inst/buffer_reg[5]/D
design_1_i/spiflash_0/inst/buffer_reg[6]/CLR
design_1_i/spiflash_0/inst/buffer_reg[6]/D
design_1_i/spiflash_0/inst/bytecount_reg[0]/CE
design_1_i/spiflash_0/inst/bytecount_reg[0]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[0]/D
design_1_i/spiflash_0/inst/bytecount_reg[10]/CE
design_1_i/spiflash_0/inst/bytecount_reg[10]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[10]/D
design_1_i/spiflash_0/inst/bytecount_reg[11]/CE
design_1_i/spiflash_0/inst/bytecount_reg[11]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[11]/D
design_1_i/spiflash_0/inst/bytecount_reg[12]/CE
design_1_i/spiflash_0/inst/bytecount_reg[12]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[12]/D
design_1_i/spiflash_0/inst/bytecount_reg[1]/CE
design_1_i/spiflash_0/inst/bytecount_reg[1]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[1]/D
design_1_i/spiflash_0/inst/bytecount_reg[2]/CE
design_1_i/spiflash_0/inst/bytecount_reg[2]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[2]/D
design_1_i/spiflash_0/inst/bytecount_reg[3]/CE
design_1_i/spiflash_0/inst/bytecount_reg[3]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[3]/D
design_1_i/spiflash_0/inst/bytecount_reg[4]/CE
design_1_i/spiflash_0/inst/bytecount_reg[4]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[4]/D
design_1_i/spiflash_0/inst/bytecount_reg[5]/CE
design_1_i/spiflash_0/inst/bytecount_reg[5]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[5]/D
design_1_i/spiflash_0/inst/bytecount_reg[6]/CE
design_1_i/spiflash_0/inst/bytecount_reg[6]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[6]/D
design_1_i/spiflash_0/inst/bytecount_reg[7]/CE
design_1_i/spiflash_0/inst/bytecount_reg[7]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[7]/D
design_1_i/spiflash_0/inst/bytecount_reg[8]/CE
design_1_i/spiflash_0/inst/bytecount_reg[8]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[8]/D
design_1_i/spiflash_0/inst/bytecount_reg[9]/CE
design_1_i/spiflash_0/inst/bytecount_reg[9]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[9]/D
design_1_i/spiflash_0/inst/outbuf_reg[0]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[0]/D
design_1_i/spiflash_0/inst/outbuf_reg[1]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[1]/D
design_1_i/spiflash_0/inst/outbuf_reg[2]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[2]/D
design_1_i/spiflash_0/inst/outbuf_reg[3]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[3]/D
design_1_i/spiflash_0/inst/outbuf_reg[4]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[4]/D
design_1_i/spiflash_0/inst/outbuf_reg[5]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[5]/D
design_1_i/spiflash_0/inst/outbuf_reg[6]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[6]/D
design_1_i/spiflash_0/inst/outbuf_reg[7]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[7]/D
design_1_i/spiflash_0/inst/spi_addr_reg[0]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[0]/D
design_1_i/spiflash_0/inst/spi_addr_reg[10]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[10]/D
design_1_i/spiflash_0/inst/spi_addr_reg[11]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[11]/D
design_1_i/spiflash_0/inst/spi_addr_reg[12]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[12]/D
design_1_i/spiflash_0/inst/spi_addr_reg[1]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[1]/D
design_1_i/spiflash_0/inst/spi_addr_reg[2]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[2]/D
design_1_i/spiflash_0/inst/spi_addr_reg[3]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[3]/D
design_1_i/spiflash_0/inst/spi_addr_reg[4]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[4]/D
design_1_i/spiflash_0/inst/spi_addr_reg[5]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[5]/D
design_1_i/spiflash_0/inst/spi_addr_reg[6]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[6]/D
design_1_i/spiflash_0/inst/spi_addr_reg[7]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[7]/D
design_1_i/spiflash_0/inst/spi_addr_reg[8]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[8]/D
design_1_i/spiflash_0/inst/spi_addr_reg[9]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[9]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.727        0.000                      0                20700        0.031        0.000                      0                20700       11.250        0.000                       0                  8177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.727        0.000                      0                19497        0.031        0.000                      0                19497       11.250        0.000                       0                  8177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.320        0.000                      0                 1203        0.431        0.000                      0                 1203  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.310ns  (logic 2.929ns (16.921%)  route 14.381ns (83.079%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 27.822 - 25.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.802    11.099    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_13
    SLICE_X55Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/I3
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.361    11.460 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/O
                         net (fo=5, routed)           0.417    11.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_2_in
    SLICE_X53Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.327    12.203 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.302    12.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/WB_decoder_U0/wbs_ack_SDRAM
    SLICE_X52Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           1.391    14.021    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X43Y113                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.145 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.719    14.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X42Y117                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.988 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.926    15.914    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X42Y124                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X42Y124        LUT3 (Prop_lut3_I0_O)        0.117    16.031 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.746    16.776    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]
    SLICE_X35Y122                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.331    17.107 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.896    18.003    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X30Y118                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X30Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.127 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          0.896    19.024    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X37Y115                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.148 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.294    20.442    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_640
    SLICE_X32Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.643    27.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X32Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]/C
                         clock pessimism              0.247    28.069    
                         clock uncertainty           -0.377    27.692    
    SLICE_X32Y131        FDRE (Setup_fdre_C_R)       -0.524    27.168    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]
  -------------------------------------------------------------------
                         required time                         27.168    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.310ns  (logic 2.929ns (16.921%)  route 14.381ns (83.079%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 27.822 - 25.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.802    11.099    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_13
    SLICE_X55Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/I3
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.361    11.460 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/O
                         net (fo=5, routed)           0.417    11.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_2_in
    SLICE_X53Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.327    12.203 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.302    12.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/WB_decoder_U0/wbs_ack_SDRAM
    SLICE_X52Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           1.391    14.021    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X43Y113                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.145 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.719    14.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X42Y117                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.988 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.926    15.914    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X42Y124                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X42Y124        LUT3 (Prop_lut3_I0_O)        0.117    16.031 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.746    16.776    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]
    SLICE_X35Y122                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.331    17.107 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.896    18.003    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X30Y118                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X30Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.127 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          0.896    19.024    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X37Y115                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.148 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.294    20.442    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_640
    SLICE_X32Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.643    27.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X32Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/C
                         clock pessimism              0.247    28.069    
                         clock uncertainty           -0.377    27.692    
    SLICE_X32Y131        FDRE (Setup_fdre_C_R)       -0.524    27.168    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]
  -------------------------------------------------------------------
                         required time                         27.168    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.310ns  (logic 2.929ns (16.921%)  route 14.381ns (83.079%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 27.822 - 25.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.802    11.099    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_13
    SLICE_X55Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/I3
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.361    11.460 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/O
                         net (fo=5, routed)           0.417    11.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_2_in
    SLICE_X53Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.327    12.203 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.302    12.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/WB_decoder_U0/wbs_ack_SDRAM
    SLICE_X52Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           1.391    14.021    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X43Y113                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.145 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.719    14.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X42Y117                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.988 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.926    15.914    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X42Y124                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X42Y124        LUT3 (Prop_lut3_I0_O)        0.117    16.031 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.746    16.776    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]
    SLICE_X35Y122                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.331    17.107 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.896    18.003    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X30Y118                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X30Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.127 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          0.896    19.024    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X37Y115                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.148 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.294    20.442    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_640
    SLICE_X32Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.643    27.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X32Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/C
                         clock pessimism              0.247    28.069    
                         clock uncertainty           -0.377    27.692    
    SLICE_X32Y131        FDRE (Setup_fdre_C_R)       -0.524    27.168    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]
  -------------------------------------------------------------------
                         required time                         27.168    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.310ns  (logic 2.929ns (16.921%)  route 14.381ns (83.079%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 27.822 - 25.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.802    11.099    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_13
    SLICE_X55Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/I3
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.361    11.460 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/O
                         net (fo=5, routed)           0.417    11.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_2_in
    SLICE_X53Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.327    12.203 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.302    12.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/WB_decoder_U0/wbs_ack_SDRAM
    SLICE_X52Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           1.391    14.021    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X43Y113                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.145 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.719    14.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X42Y117                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.988 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.926    15.914    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X42Y124                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X42Y124        LUT3 (Prop_lut3_I0_O)        0.117    16.031 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.746    16.776    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]
    SLICE_X35Y122                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.331    17.107 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.896    18.003    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X30Y118                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X30Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.127 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          0.896    19.024    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X37Y115                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.148 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.294    20.442    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_640
    SLICE_X32Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.643    27.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X32Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]/C
                         clock pessimism              0.247    28.069    
                         clock uncertainty           -0.377    27.692    
    SLICE_X32Y131        FDRE (Setup_fdre_C_R)       -0.524    27.168    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]
  -------------------------------------------------------------------
                         required time                         27.168    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.393ns  (logic 2.929ns (16.840%)  route 14.464ns (83.160%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 27.867 - 25.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.802    11.099    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_13
    SLICE_X55Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/I3
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.361    11.460 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/O
                         net (fo=5, routed)           0.417    11.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_2_in
    SLICE_X53Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.327    12.203 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.302    12.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/WB_decoder_U0/wbs_ack_SDRAM
    SLICE_X52Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           1.391    14.021    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X43Y113                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.145 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.719    14.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X42Y117                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.988 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.926    15.914    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X42Y124                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X42Y124        LUT3 (Prop_lut3_I0_O)        0.117    16.031 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.746    16.776    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]
    SLICE_X35Y122                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.331    17.107 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.896    18.003    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X30Y118                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X30Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.127 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          0.896    19.024    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X37Y115                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.148 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.377    20.525    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_640
    SLICE_X31Y129        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.688    27.867    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X31Y129        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]/C
                         clock pessimism              0.247    28.114    
                         clock uncertainty           -0.377    27.737    
    SLICE_X31Y129        FDRE (Setup_fdre_C_R)       -0.429    27.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[17]
  -------------------------------------------------------------------
                         required time                         27.308    
                         arrival time                         -20.525    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.393ns  (logic 2.929ns (16.840%)  route 14.464ns (83.160%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 27.867 - 25.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.802    11.099    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_13
    SLICE_X55Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/I3
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.361    11.460 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/O
                         net (fo=5, routed)           0.417    11.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_2_in
    SLICE_X53Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.327    12.203 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.302    12.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/WB_decoder_U0/wbs_ack_SDRAM
    SLICE_X52Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           1.391    14.021    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X43Y113                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.145 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.719    14.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X42Y117                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.988 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.926    15.914    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X42Y124                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X42Y124        LUT3 (Prop_lut3_I0_O)        0.117    16.031 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.746    16.776    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]
    SLICE_X35Y122                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.331    17.107 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.896    18.003    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X30Y118                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X30Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.127 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          0.896    19.024    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X37Y115                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.148 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.377    20.525    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_640
    SLICE_X31Y129        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.688    27.867    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X31Y129        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]/C
                         clock pessimism              0.247    28.114    
                         clock uncertainty           -0.377    27.737    
    SLICE_X31Y129        FDRE (Setup_fdre_C_R)       -0.429    27.308    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[18]
  -------------------------------------------------------------------
                         required time                         27.308    
                         arrival time                         -20.525    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.310ns  (logic 2.929ns (16.921%)  route 14.381ns (83.079%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 27.822 - 25.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.802    11.099    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_13
    SLICE_X55Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/I3
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.361    11.460 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/O
                         net (fo=5, routed)           0.417    11.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_2_in
    SLICE_X53Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.327    12.203 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.302    12.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/WB_decoder_U0/wbs_ack_SDRAM
    SLICE_X52Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           1.391    14.021    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X43Y113                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.145 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.719    14.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X42Y117                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.988 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.926    15.914    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X42Y124                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X42Y124        LUT3 (Prop_lut3_I0_O)        0.117    16.031 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.746    16.776    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]
    SLICE_X35Y122                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.331    17.107 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.896    18.003    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X30Y118                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X30Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.127 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          0.896    19.024    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X37Y115                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.148 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.294    20.442    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_640
    SLICE_X33Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.643    27.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X33Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/C
                         clock pessimism              0.247    28.069    
                         clock uncertainty           -0.377    27.692    
    SLICE_X33Y131        FDRE (Setup_fdre_C_R)       -0.429    27.263    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]
  -------------------------------------------------------------------
                         required time                         27.263    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.310ns  (logic 2.929ns (16.921%)  route 14.381ns (83.079%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 27.822 - 25.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.802    11.099    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_13
    SLICE_X55Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/I3
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.361    11.460 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/O
                         net (fo=5, routed)           0.417    11.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_2_in
    SLICE_X53Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.327    12.203 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.302    12.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/WB_decoder_U0/wbs_ack_SDRAM
    SLICE_X52Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           1.391    14.021    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X43Y113                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.145 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.719    14.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X42Y117                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.988 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.926    15.914    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X42Y124                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X42Y124        LUT3 (Prop_lut3_I0_O)        0.117    16.031 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.746    16.776    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]
    SLICE_X35Y122                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.331    17.107 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.896    18.003    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X30Y118                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X30Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.127 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          0.896    19.024    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X37Y115                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.148 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.294    20.442    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_640
    SLICE_X33Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.643    27.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X33Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]/C
                         clock pessimism              0.247    28.069    
                         clock uncertainty           -0.377    27.692    
    SLICE_X33Y131        FDRE (Setup_fdre_C_R)       -0.429    27.263    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[27]
  -------------------------------------------------------------------
                         required time                         27.263    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.310ns  (logic 2.929ns (16.921%)  route 14.381ns (83.079%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 27.822 - 25.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.802    11.099    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_13
    SLICE_X55Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/I3
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.361    11.460 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/O
                         net (fo=5, routed)           0.417    11.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_2_in
    SLICE_X53Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.327    12.203 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.302    12.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/WB_decoder_U0/wbs_ack_SDRAM
    SLICE_X52Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           1.391    14.021    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X43Y113                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.145 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.719    14.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X42Y117                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.988 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.926    15.914    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X42Y124                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X42Y124        LUT3 (Prop_lut3_I0_O)        0.117    16.031 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.746    16.776    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]
    SLICE_X35Y122                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.331    17.107 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.896    18.003    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X30Y118                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X30Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.127 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          0.896    19.024    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X37Y115                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.148 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.294    20.442    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_640
    SLICE_X33Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.643    27.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X33Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[29]/C
                         clock pessimism              0.247    28.069    
                         clock uncertainty           -0.377    27.692    
    SLICE_X33Y131        FDRE (Setup_fdre_C_R)       -0.429    27.263    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[29]
  -------------------------------------------------------------------
                         required time                         27.263    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.310ns  (logic 2.929ns (16.921%)  route 14.381ns (83.079%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 27.822 - 25.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.802    11.099    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_13
    SLICE_X55Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/I3
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.361    11.460 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___64_i_1/O
                         net (fo=5, routed)           0.417    11.876    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/p_2_in
    SLICE_X53Y79                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/I0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.327    12.203 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_49/O
                         net (fo=1, routed)           0.302    12.506    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/WB_decoder_U0/wbs_ack_SDRAM
    SLICE_X52Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/I0
    SLICE_X52Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.630 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_35/O
                         net (fo=1, routed)           1.391    14.021    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_ack_i_core
    SLICE_X43Y113                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/I2
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.145 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21/O
                         net (fo=3, routed)           0.719    14.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_21_n_0
    SLICE_X42Y117                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/I1
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    14.988 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=90, routed)          0.926    15.914    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X42Y124                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/I0
    SLICE_X42Y124        LUT3 (Prop_lut3_I0_O)        0.117    16.031 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.746    16.776    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]
    SLICE_X35Y122                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/I2
    SLICE_X35Y122        LUT6 (Prop_lut6_I2_O)        0.331    17.107 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=117, routed)         0.896    18.003    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X30Y118                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/I3
    SLICE_X30Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.127 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_2/O
                         net (fo=31, routed)          0.896    19.024    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg
    SLICE_X37Y115                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/I5
    SLICE_X37Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.148 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=26, routed)          1.294    20.442    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_640
    SLICE_X33Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.643    27.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X33Y131        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[30]/C
                         clock pessimism              0.247    28.069    
                         clock uncertainty           -0.377    27.692    
    SLICE_X33Y131        FDRE (Setup_fdre_C_R)       -0.429    27.263    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[30]
  -------------------------------------------------------------------
                         required time                         27.263    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                  6.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_from_FIR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_from_FIR_saved_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.213ns (50.766%)  route 0.207ns (49.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.792     1.128    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.173 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.213     1.387    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.413 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.548     1.960    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
    SLICE_X46Y69         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_from_FIR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     2.124 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_from_FIR_reg[23]/Q
                         net (fo=1, routed)           0.207     2.331    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_from_FIR[23]
    SLICE_X50Y69                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_from_FIR_saved[23]_i_1/I0
    SLICE_X50Y69         LUT3 (Prop_lut3_I0_O)        0.049     2.380 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_from_FIR_saved[23]_i_1/O
                         net (fo=1, routed)           0.000     2.380    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_from_FIR_saved_reg[31]_0[23]
    SLICE_X50Y69         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_from_FIR_saved_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.810     2.611    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/clk
    SLICE_X50Y69         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_from_FIR_saved_reg[23]/C
                         clock pessimism             -0.393     2.218    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.131     2.349    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_from_FIR_saved_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[0][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.797     1.133    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/I1
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.178 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.214     1.392    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19                                                    r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/I
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.418 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.565     1.983    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Sys_clk
    SLICE_X33Y47         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141     2.124 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi_reg[0][30]/Q
                         net (fo=1, routed)           0.108     2.232    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg_0[30]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.120     1.486    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/I1
    SLICE_X50Y51         LUT4 (Prop_lut4_I1_O)        0.056     1.542 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.238     1.780    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y19                                                    r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/I
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.809 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.873     2.682    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/Sys_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.641     2.041    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.155     2.196    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_to_controller_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.981%)  route 0.240ns (63.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.792     1.128    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.173 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.213     1.387    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.413 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.544     1.956    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/clk
    SLICE_X51Y69         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_to_controller_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_to_controller_reg[26]/Q
                         net (fo=1, routed)           0.240     2.338    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[31]_0[26]
    SLICE_X49Y63         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.819     2.620    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/clk
    SLICE_X49Y63         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[26]/C
                         clock pessimism             -0.393     2.227    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.075     2.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/saved_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.659     0.995    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y103        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     1.354    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.933     1.299    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.291     1.008    
    SLICE_X58Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.318    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.659     0.995    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y103        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     1.354    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.933     1.299    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.291     1.008    
    SLICE_X58Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.318    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.659     0.995    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y103        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     1.354    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.933     1.299    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.291     1.008    
    SLICE_X58Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.318    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.659     0.995    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y103        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     1.354    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.933     1.299    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.291     1.008    
    SLICE_X58Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.318    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.659     0.995    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y103        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     1.354    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.933     1.299    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.291     1.008    
    SLICE_X58Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.318    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.659     0.995    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y103        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     1.354    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.933     1.299    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y103        RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.291     1.008    
    SLICE_X58Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.318    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.659     0.995    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X59Y103        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     1.354    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y103        RAMS32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.933     1.299    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y103        RAMS32                                       r  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.291     1.008    
    SLICE_X58Y103        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.318    design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y9   design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y12  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y10  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank2/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y11  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y44  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y44  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y45  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y45  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y48  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y48  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y46   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y46   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y46   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y46   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y46   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y46   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y46   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y46   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X36Y67  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.642ns (10.548%)  route 5.444ns (89.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 17.924 - 12.500 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        2.915     9.027    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/user_io_oeb[0]
    SLICE_X62Y80         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    13.679 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014    15.693    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      f  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100    15.793 f  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510    16.304    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    f  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    16.395 f  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.529    17.924    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/clk
    SLICE_X62Y80         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    18.038    
                         clock uncertainty           -0.377    17.662    
    SLICE_X62Y80         FDCE (Recov_fdce_C_CLR)     -0.314    17.348    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         17.348    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             13.200ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 0.642ns (4.662%)  route 13.129ns (95.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 30.493 - 25.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)       10.599    16.712    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y69        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014    28.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100    28.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510    28.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.598    30.493    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y69        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[16]/C
                         clock pessimism              0.115    30.607    
                         clock uncertainty           -0.377    30.231    
    SLICE_X102Y69        FDCE (Recov_fdce_C_CLR)     -0.319    29.912    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[16]
  -------------------------------------------------------------------
                         required time                         29.912    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                 13.200    

Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.766ns  (logic 0.642ns (4.664%)  route 13.124ns (95.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 30.503 - 25.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)       10.595    16.707    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y55         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014    28.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100    28.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510    28.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.608    30.503    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y55         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[0]/C
                         clock pessimism              0.115    30.617    
                         clock uncertainty           -0.377    30.241    
    SLICE_X94Y55         FDCE (Recov_fdce_C_CLR)     -0.319    29.922    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[0]
  -------------------------------------------------------------------
                         required time                         29.922    
                         arrival time                         -16.707    
  -------------------------------------------------------------------
                         slack                                 13.215    

Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.766ns  (logic 0.642ns (4.664%)  route 13.124ns (95.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 30.503 - 25.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)       10.595    16.707    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y55         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014    28.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100    28.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510    28.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.608    30.503    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y55         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[1]/C
                         clock pessimism              0.115    30.617    
                         clock uncertainty           -0.377    30.241    
    SLICE_X94Y55         FDCE (Recov_fdce_C_CLR)     -0.319    29.922    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[1]
  -------------------------------------------------------------------
                         required time                         29.922    
                         arrival time                         -16.707    
  -------------------------------------------------------------------
                         slack                                 13.215    

Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.766ns  (logic 0.642ns (4.664%)  route 13.124ns (95.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 30.503 - 25.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)       10.595    16.707    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y55         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014    28.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100    28.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510    28.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.608    30.503    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y55         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[2]/C
                         clock pessimism              0.115    30.617    
                         clock uncertainty           -0.377    30.241    
    SLICE_X94Y55         FDCE (Recov_fdce_C_CLR)     -0.319    29.922    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[2]
  -------------------------------------------------------------------
                         required time                         29.922    
                         arrival time                         -16.707    
  -------------------------------------------------------------------
                         slack                                 13.215    

Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.766ns  (logic 0.642ns (4.664%)  route 13.124ns (95.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 30.503 - 25.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)       10.595    16.707    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y55         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014    28.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100    28.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510    28.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.608    30.503    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y55         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[3]/C
                         clock pessimism              0.115    30.617    
                         clock uncertainty           -0.377    30.241    
    SLICE_X94Y55         FDCE (Recov_fdce_C_CLR)     -0.319    29.922    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[3]
  -------------------------------------------------------------------
                         required time                         29.922    
                         arrival time                         -16.707    
  -------------------------------------------------------------------
                         slack                                 13.215    

Slack (MET) :             13.264ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.717ns  (logic 0.642ns (4.680%)  route 13.075ns (95.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 30.503 - 25.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)       10.546    16.658    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y56         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014    28.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100    28.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510    28.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.608    30.503    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y56         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[4]/C
                         clock pessimism              0.115    30.617    
                         clock uncertainty           -0.377    30.241    
    SLICE_X94Y56         FDCE (Recov_fdce_C_CLR)     -0.319    29.922    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[4]
  -------------------------------------------------------------------
                         required time                         29.922    
                         arrival time                         -16.658    
  -------------------------------------------------------------------
                         slack                                 13.264    

Slack (MET) :             13.264ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.717ns  (logic 0.642ns (4.680%)  route 13.075ns (95.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 30.503 - 25.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)       10.546    16.658    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y56         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014    28.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100    28.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510    28.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.608    30.503    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y56         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[5]/C
                         clock pessimism              0.115    30.617    
                         clock uncertainty           -0.377    30.241    
    SLICE_X94Y56         FDCE (Recov_fdce_C_CLR)     -0.319    29.922    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[5]
  -------------------------------------------------------------------
                         required time                         29.922    
                         arrival time                         -16.658    
  -------------------------------------------------------------------
                         slack                                 13.264    

Slack (MET) :             13.264ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.717ns  (logic 0.642ns (4.680%)  route 13.075ns (95.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 30.503 - 25.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)       10.546    16.658    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y56         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014    28.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100    28.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510    28.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.608    30.503    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y56         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[6]/C
                         clock pessimism              0.115    30.617    
                         clock uncertainty           -0.377    30.241    
    SLICE_X94Y56         FDCE (Recov_fdce_C_CLR)     -0.319    29.922    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[6]
  -------------------------------------------------------------------
                         required time                         29.922    
                         arrival time                         -16.658    
  -------------------------------------------------------------------
                         slack                                 13.264    

Slack (MET) :             13.264ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.717ns  (logic 0.642ns (4.680%)  route 13.075ns (95.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 30.503 - 25.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)       10.546    16.658    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y56         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014    28.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100    28.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510    28.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    28.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.608    30.503    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y56         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[7]/C
                         clock pessimism              0.115    30.617    
                         clock uncertainty           -0.377    30.241    
    SLICE_X94Y56         FDCE (Recov_fdce_C_CLR)     -0.319    29.922    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31_reg[7]
  -------------------------------------------------------------------
                         required time                         29.922    
                         arrival time                         -16.658    
  -------------------------------------------------------------------
                         slack                                 13.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.186ns (9.153%)  route 1.846ns (90.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.633     0.969    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y108        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.634     1.744    design_1_i/caravel_0/inst/housekeeping/hkspi/Q[0]
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.789 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        1.212     3.001    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y71        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.866     2.667    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y71        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[21]/C
                         clock pessimism             -0.030     2.637    
    SLICE_X102Y71        FDCE (Remov_fdce_C_CLR)     -0.067     2.570    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.186ns (9.153%)  route 1.846ns (90.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.633     0.969    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y108        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.634     1.744    design_1_i/caravel_0/inst/housekeeping/hkspi/Q[0]
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.789 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        1.212     3.001    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y71        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.866     2.667    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y71        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[22]/C
                         clock pessimism             -0.030     2.637    
    SLICE_X102Y71        FDCE (Remov_fdce_C_CLR)     -0.067     2.570    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.186ns (9.153%)  route 1.846ns (90.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.633     0.969    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y108        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.634     1.744    design_1_i/caravel_0/inst/housekeeping/hkspi/Q[0]
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.789 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        1.212     3.001    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y71        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.866     2.667    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y71        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[23]/C
                         clock pessimism             -0.030     2.637    
    SLICE_X102Y71        FDCE (Remov_fdce_C_CLR)     -0.067     2.570    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.186ns (9.153%)  route 1.846ns (90.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.633     0.969    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y108        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.634     1.744    design_1_i/caravel_0/inst/housekeeping/hkspi/Q[0]
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.789 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        1.212     3.001    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y71        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.866     2.667    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y71        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[24]/C
                         clock pessimism             -0.030     2.637    
    SLICE_X102Y71        FDCE (Remov_fdce_C_CLR)     -0.067     2.570    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.186ns (9.026%)  route 1.875ns (90.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.633     0.969    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y108        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.634     1.744    design_1_i/caravel_0/inst/housekeeping/hkspi/Q[0]
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.789 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        1.241     3.030    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.864     2.665    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[10]/C
                         clock pessimism             -0.030     2.635    
    SLICE_X94Y72         FDCE (Remov_fdce_C_CLR)     -0.067     2.568    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.186ns (9.026%)  route 1.875ns (90.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.633     0.969    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y108        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.634     1.744    design_1_i/caravel_0/inst/housekeeping/hkspi/Q[0]
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.789 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        1.241     3.030    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.864     2.665    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[11]/C
                         clock pessimism             -0.030     2.635    
    SLICE_X94Y72         FDCE (Remov_fdce_C_CLR)     -0.067     2.568    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.186ns (9.026%)  route 1.875ns (90.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.633     0.969    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y108        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.634     1.744    design_1_i/caravel_0/inst/housekeeping/hkspi/Q[0]
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.789 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        1.241     3.030    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.864     2.665    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[8]/C
                         clock pessimism             -0.030     2.635    
    SLICE_X94Y72         FDCE (Remov_fdce_C_CLR)     -0.067     2.568    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.186ns (9.026%)  route 1.875ns (90.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.633     0.969    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y108        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.634     1.744    design_1_i/caravel_0/inst/housekeeping/hkspi/Q[0]
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.789 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        1.241     3.030    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.864     2.665    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[9]/C
                         clock pessimism             -0.030     2.635    
    SLICE_X94Y72         FDCE (Remov_fdce_C_CLR)     -0.067     2.568    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.186ns (8.944%)  route 1.894ns (91.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.633     0.969    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y108        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.634     1.744    design_1_i/caravel_0/inst/housekeeping/hkspi/Q[0]
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.789 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        1.260     3.049    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X94Y74         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.861     2.662    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X94Y74         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[16]/C
                         clock pessimism             -0.030     2.632    
    SLICE_X94Y74         FDCE (Remov_fdce_C_CLR)     -0.067     2.565    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.186ns (8.845%)  route 1.917ns (91.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.633     0.969    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y108        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.634     1.744    design_1_i/caravel_0/inst/housekeeping/hkspi/Q[0]
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I2
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.789 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        1.283     3.072    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/user_io_oeb[0]
    SLICE_X102Y72        FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.113     1.479    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.056     1.535 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.237     1.772    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.801 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        0.865     2.666    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[28]/C
                         clock pessimism             -0.030     2.636    
    SLICE_X102Y72        FDCE (Remov_fdce_C_CLR)     -0.067     2.569    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.503    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.869ns  (logic 0.730ns (18.866%)  route 3.139ns (81.134%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/Q
                         net (fo=1, routed)           1.215     1.671    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/Q[0]
    SLICE_X62Y96                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1/I5
    SLICE_X62Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.795 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.039     2.834    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1_n_0
    SLICE_X52Y91                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I0
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.150     2.984 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.885     3.869    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.476     2.655    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.936ns  (logic 0.124ns (4.224%)  route 2.812ns (95.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.812     2.812    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X24Y41                                                      f  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X24Y41         LUT1 (Prop_lut1_I0_O)        0.124     2.936 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.936    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X24Y41         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.571     2.750    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.185ns (22.856%)  route 0.624ns (77.144%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/Q
                         net (fo=2, routed)           0.282     0.423    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena
    SLICE_X52Y91                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I1
    SLICE_X52Y91         LUT3 (Prop_lut3_I1_O)        0.044     0.467 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.342     0.809    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.822     1.188    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.045ns (3.843%)  route 1.126ns (96.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.126     1.126    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X24Y41                                                      f  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X24Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.171 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.171    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X24Y41         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.858     1.224    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.655ns  (logic 1.655ns (15.533%)  route 9.000ns (84.467%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.838     3.132    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y114        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.516     5.104    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X42Y125                                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/I0
    SLICE_X42Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.228 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i__i_1__0/O
                         net (fo=42, routed)          2.601     7.829    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_38
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/I1
    SLICE_X54Y95         LUT4 (Prop_lut4_I1_O)        0.146     7.975 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11/O
                         net (fo=1, routed)           0.452     8.427    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_11_n_0
    SLICE_X54Y95                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/I5
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.328     8.755 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/i___42_i_2/O
                         net (fo=5, routed)           1.422    10.178    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_16
    SLICE_X55Y80                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
    SLICE_X55Y80         LUT3 (Prop_lut3_I2_O)        0.119    10.297 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=39, routed)          0.624    10.921    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/decoded[1]
    SLICE_X54Y77                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/mprj_o[6]_INST_0_i_2/I3
    SLICE_X54Y77         LUT5 (Prop_lut5_I3_O)        0.332    11.253 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/mprj_o[6]_INST_0_i_2/O
                         net (fo=3, routed)           1.499    12.752    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_dat_i[0]
    SLICE_X52Y91                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I2
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.150    12.902 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.885    13.787    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.476     2.655    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.507ns  (logic 0.634ns (25.288%)  route 1.873ns (74.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.748     3.042    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.302     4.862    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X8Y42                                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.116     4.978 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.571     5.549    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y47          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.581     2.760    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y47          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.507ns  (logic 0.634ns (25.288%)  route 1.873ns (74.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.748     3.042    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.518     3.560 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          1.302     4.862    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X8Y42                                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.116     4.978 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.571     5.549    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y47          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.581     2.760    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y47          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.212ns (22.127%)  route 0.746ns (77.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.591     0.927    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.523     1.614    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X8Y42                                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.048     1.662 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.223     1.885    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y47          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.866     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y47          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.212ns (22.127%)  route 0.746ns (77.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.591     0.927    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.523     1.614    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X8Y42                                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.048     1.662 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.223     1.885    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y47          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.866     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y47          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.232ns (16.713%)  route 1.156ns (83.287%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.661     0.997    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X65Y103        FDSE                                         r  design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/Q
                         net (fo=2, routed)           0.381     1.519    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/ser_tx
    SLICE_X62Y96                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1/I3
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.564 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     1.997    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1_n_0
    SLICE_X52Y91                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I0
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.046     2.043 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.342     2.385    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.822     1.188    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1098 Endpoints
Min Delay          1098 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.036ns  (logic 1.076ns (8.254%)  route 11.960ns (91.746%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        5.609     7.319    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X40Y73                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2/I1
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.124     7.443 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2/O
                         net (fo=30, routed)          2.137     9.580    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2_n_0
    SLICE_X35Y76                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i___3_i_1/I0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.704 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i___3_i_1/O
                         net (fo=5, routed)           1.380    11.084    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/rready_reg
    SLICE_X37Y76                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/I1
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.124    11.208 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.829    12.037    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X37Y75                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]_i_1/I3
    SLICE_X37Y75         LUT5 (Prop_lut5_I3_O)        0.124    12.161 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.875    13.036    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]_i_1_n_0
    SLICE_X36Y75         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.346ns  (logic 1.076ns (8.715%)  route 11.270ns (91.285%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        5.609     7.319    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X40Y73                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2/I1
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.124     7.443 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2/O
                         net (fo=30, routed)          2.137     9.580    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2_n_0
    SLICE_X35Y76                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i___3_i_1/I0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i___3_i_1/O
                         net (fo=5, routed)           1.380    11.084    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/rready_reg
    SLICE_X37Y76                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/I1
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.124    11.208 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.656    11.864    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X37Y75                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_1/I0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.988 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.358    12.346    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_1_n_0
    SLICE_X36Y74         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 0.742ns (8.605%)  route 7.881ns (91.395%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           2.432     2.851    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X50Y52                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I2
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.323     3.174 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.448     8.623    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_0
    SLICE_X51Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 0.742ns (8.605%)  route 7.881ns (91.395%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           2.432     2.851    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X50Y52                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I2
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.323     3.174 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.448     8.623    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_0
    SLICE_X51Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 0.742ns (8.605%)  route 7.881ns (91.395%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           2.432     2.851    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X50Y52                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I2
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.323     3.174 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.448     8.623    design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg_0
    SLICE_X51Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 0.742ns (8.605%)  route 7.881ns (91.395%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           2.432     2.851    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X50Y52                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I2
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.323     3.174 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.448     8.623    design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_0
    SLICE_X51Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 0.742ns (8.605%)  route 7.881ns (91.395%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           2.432     2.851    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X50Y52                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I2
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.323     3.174 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.448     8.623    design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_0
    SLICE_X51Y100        FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.571ns  (logic 0.742ns (8.657%)  route 7.829ns (91.343%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           2.432     2.851    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X50Y52                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I2
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.323     3.174 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.396     8.571    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg_0
    SLICE_X59Y99         FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 0.742ns (8.665%)  route 7.822ns (91.335%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           2.432     2.851    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X50Y52                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I2
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.323     3.174 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.389     8.564    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg_0
    SLICE_X60Y98         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 0.742ns (8.665%)  route 7.822ns (91.335%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           2.432     2.851    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X50Y52                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I2
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.323     3.174 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         5.389     8.564    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg_0
    SLICE_X60Y98         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg_n_0_[0]
    SLICE_X49Y91         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.141ns (66.296%)  route 0.072ns (33.704%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/Q
                         net (fo=2, routed)           0.072     0.213    design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg_n_0_[11]
    SLICE_X48Y91         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.141ns (65.623%)  route 0.074ns (34.377%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.074     0.215    design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg_n_0_[0]
    SLICE_X40Y97         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.148ns (67.018%)  route 0.073ns (32.982%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/Q
                         net (fo=2, routed)           0.073     0.221    design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg_n_0_[10]
    SLICE_X46Y91         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/C
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/Q
                         net (fo=1, routed)           0.053     0.194    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[23][18]
    SLICE_X49Y97                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[18]_i_1/I3
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.045     0.239 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[18]_i_1/O
                         net (fo=1, routed)           0.000     0.239    design_1_i/caravel_0/inst/housekeeping/hkspi_n_29
    SLICE_X49Y97         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.124%)  route 0.113ns (46.876%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.113     0.241    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg_n_0_[0]
    SLICE_X51Y91         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.133ns (53.378%)  route 0.116ns (46.622%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/Q
                         net (fo=1, routed)           0.116     0.249    design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out[0]
    SLICE_X52Y92         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.356%)  route 0.109ns (43.644%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.109     0.250    design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg_n_0_[1]
    SLICE_X51Y92         FDPE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.201%)  route 0.110ns (43.799%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.110     0.251    design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg_n_0_[0]
    SLICE_X51Y92         FDPE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.980%)  route 0.111ns (44.020%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/Q
                         net (fo=2, routed)           0.111     0.252    design_1_i/caravel_0/inst/gpio_control_in_1[9]/p_0_in
    SLICE_X53Y93         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          2331 Endpoints
Min Delay          2331 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.497ns  (logic 1.138ns (7.850%)  route 13.359ns (92.150%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        5.609    11.721    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X40Y73                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2/I1
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.845 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2/O
                         net (fo=30, routed)          2.137    13.982    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2_n_0
    SLICE_X35Y76                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i___3_i_1/I0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.106 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i___3_i_1/O
                         net (fo=5, routed)           1.380    15.486    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/rready_reg
    SLICE_X37Y76                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/I1
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.124    15.610 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.829    16.439    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X37Y75                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]_i_1/I3
    SLICE_X37Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.563 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.875    17.438    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]_i_1_n_0
    SLICE_X36Y75         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.807ns  (logic 1.138ns (8.242%)  route 12.669ns (91.758%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.529     5.988    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I0
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.112 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        5.609    11.721    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X40Y73                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2/I1
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.845 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2/O
                         net (fo=30, routed)          2.137    13.982    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_i_2_n_0
    SLICE_X35Y76                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i___3_i_1/I0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.106 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i___3_i_1/O
                         net (fo=5, routed)           1.380    15.486    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/rready_reg
    SLICE_X37Y76                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/I1
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.124    15.610 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.656    16.266    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_3_n_0
    SLICE_X37Y75                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_1/I0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.390 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.358    16.748    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]_i_1_n_0
    SLICE_X36Y74         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/data_length_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.350ns  (logic 3.383ns (40.516%)  route 4.967ns (59.484%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT6=3)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.320     3.614    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.738 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.576     4.314    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     4.415 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.637     6.052    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
    SLICE_X41Y71         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/data_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.419     6.471 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/data_length_reg[2]/Q
                         net (fo=3, routed)           0.976     7.447    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/data_length[2]
    SLICE_X46Y71                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry_i_3/I0
    SLICE_X46Y71         LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.746    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry_i_3_n_0
    SLICE_X46Y71                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry/S[1]
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.279 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry_n_0
    SLICE_X46Y72                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__0/CI
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.396 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.396    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__0_n_0
    SLICE_X46Y73                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__1/CI
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.513    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__1_n_0
    SLICE_X46Y74                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__2/CI
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.639    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__2_n_0
    SLICE_X46Y75                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__3/CI
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.756    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__3_n_0
    SLICE_X46Y76                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__4/CI
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.873    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__4_n_0
    SLICE_X46Y77                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__5/CI
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.112 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2_carry__5/O[2]
                         net (fo=1, routed)           0.962    10.074    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state2[27]
    SLICE_X47Y75                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i__carry__1_i_2/I3
    SLICE_X47Y75         LUT6 (Prop_lut6_I3_O)        0.301    10.375 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.375    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/i__carry__1_i_2_n_0
    SLICE_X47Y75                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state1_inferred__0/i__carry__1/S[1]
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.945 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state1_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.314    12.259    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state1_inferred__0/i__carry__1_n_1
    SLICE_X39Y73                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]_i_3/I1
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.313    12.572 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]_i_3/O
                         net (fo=1, routed)           1.162    13.734    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]_i_3_n_0
    SLICE_X37Y74                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]_i_1/I1
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.858 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.544    14.402    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]_i_1_n_0
    SLICE_X36Y74         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.052ns  (logic 0.604ns (6.009%)  route 9.448ns (93.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.832     3.126    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X53Y100        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     3.582 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, routed)           2.320     5.902    design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg_n_0_[0]
    SLICE_X50Y50                                                      r  design_1_i/caravel_0/inst/housekeeping/gpio_configure[3][8]_i_1/I0
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.148     6.050 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, routed)          7.128    13.178    design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data[0]
    SLICE_X33Y107        FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.966ns  (logic 0.604ns (6.061%)  route 9.362ns (93.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.832     3.126    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X53Y100        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     3.582 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, routed)           2.320     5.902    design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg_n_0_[0]
    SLICE_X50Y50                                                      r  design_1_i/caravel_0/inst/housekeeping/gpio_configure[3][8]_i_1/I0
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.148     6.050 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, routed)          7.042    13.092    design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data[0]
    SLICE_X32Y111        FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 0.604ns (6.107%)  route 9.287ns (93.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.832     3.126    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X53Y100        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     3.582 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, routed)           2.320     5.902    design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg_n_0_[0]
    SLICE_X50Y50                                                      r  design_1_i/caravel_0/inst/housekeeping/gpio_configure[3][8]_i_1/I0
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.148     6.050 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, routed)          6.967    13.017    design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data[0]
    SLICE_X36Y104        FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.026ns  (logic 0.642ns (6.403%)  route 9.384ns (93.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.518     4.977    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X50Y95                                                      r  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/I0
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         7.866    12.967    design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0
    SLICE_X33Y107        FDPE                                         f  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.026ns  (logic 0.642ns (6.403%)  route 9.384ns (93.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.518     4.977    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X50Y95                                                      r  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/I0
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         7.866    12.967    design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0
    SLICE_X33Y107        FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.026ns  (logic 0.642ns (6.403%)  route 9.384ns (93.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.518     4.977    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X50Y95                                                      r  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/I0
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         7.866    12.967    design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0
    SLICE_X32Y107        FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 0.642ns (6.413%)  route 9.370ns (93.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.518     4.977    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X50Y95                                                      r  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/I0
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         7.851    12.953    design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0
    SLICE_X32Y105        FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (47.009%)  route 0.210ns (52.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X51Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/Q
                         net (fo=8, routed)           0.210     1.322    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][1]
    SLICE_X51Y98                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[1]_i_1/I0
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.367 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.367    design_1_i/caravel_0/inst/housekeeping/hkspi_n_46
    SLICE_X51Y98         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_write_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.533%)  route 0.222ns (54.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X53Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  design_1_i/caravel_0/inst/housekeeping/wbbd_write_reg/Q
                         net (fo=17, routed)          0.222     1.334    design_1_i/caravel_0/inst/housekeeping/hkspi/serial_xfer_reg
    SLICE_X49Y102                                                     r  design_1_i/caravel_0/inst/housekeeping/hkspi/serial_xfer_i_1/I2
    SLICE_X49Y102        LUT5 (Prop_lut5_I2_O)        0.045     1.379 r  design_1_i/caravel_0/inst/housekeeping/hkspi/serial_xfer_i_1/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/caravel_0/inst/housekeeping/hkspi_n_163
    SLICE_X49Y102        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.407%)  route 0.223ns (51.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.164     1.135 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[2]/Q
                         net (fo=5, routed)           0.223     1.358    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][2]
    SLICE_X47Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/clk1_output_dest_i_1/I0
    SLICE_X47Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.403 r  design_1_i/caravel_0/inst/housekeeping/hkspi/clk1_output_dest_i_1/O
                         net (fo=1, routed)           0.000     1.403    design_1_i/caravel_0/inst/housekeeping/hkspi_n_151
    SLICE_X47Y99         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.486%)  route 0.262ns (58.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X53Y100        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, routed)           0.262     1.374    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][0]
    SLICE_X50Y97                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[0]_i_1/I0
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.419 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.419    design_1_i/caravel_0/inst/housekeeping/hkspi_n_47
    SLICE_X50Y97         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.209ns (44.408%)  route 0.262ns (55.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.164     1.135 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[2]/Q
                         net (fo=5, routed)           0.262     1.397    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][2]
    SLICE_X49Y97                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[18]_i_1/I0
    SLICE_X49Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.442 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[18]_i_1/O
                         net (fo=1, routed)           0.000     1.442    design_1_i/caravel_0/inst/housekeeping/hkspi_n_29
    SLICE_X49Y97         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.186ns (38.410%)  route 0.298ns (61.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X51Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[3]/Q
                         net (fo=4, routed)           0.298     1.410    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][3]
    SLICE_X50Y97                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[3]_i_1/I0
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.455 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.455    design_1_i/caravel_0/inst/housekeeping/hkspi_n_44
    SLICE_X50Y97         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.186ns (37.829%)  route 0.306ns (62.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X53Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          0.306     1.418    design_1_i/caravel_0/inst/housekeeping/hkspi/pll_trim_reg[25]_0
    SLICE_X50Y97                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[5]_i_1/I1
    SLICE_X50Y97         LUT4 (Prop_lut4_I1_O)        0.045     1.463 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.463    design_1_i/caravel_0/inst/housekeeping/hkspi_n_42
    SLICE_X50Y97         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.723%)  route 0.307ns (62.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X51Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/Q
                         net (fo=8, routed)           0.307     1.419    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][1]
    SLICE_X46Y99                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/clk2_output_dest_i_1/I0
    SLICE_X46Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.464 r  design_1_i/caravel_0/inst/housekeeping/hkspi/clk2_output_dest_i_1/O
                         net (fo=1, routed)           0.000     1.464    design_1_i/caravel_0/inst/housekeeping/hkspi_n_152
    SLICE_X46Y99         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.186ns (36.539%)  route 0.323ns (63.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[6]/Q
                         net (fo=4, routed)           0.323     1.435    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][6]
    SLICE_X48Y96                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[22]_i_1/I0
    SLICE_X48Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.480 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[22]_i_1/O
                         net (fo=1, routed)           0.000     1.480    design_1_i/caravel_0/inst/housekeeping/hkspi_n_25
    SLICE_X48Y96         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.186ns (36.418%)  route 0.325ns (63.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.635     0.971    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X51Y101        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[1]/Q
                         net (fo=8, routed)           0.325     1.437    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data_reg[15][1]
    SLICE_X44Y100                                                     r  design_1_i/caravel_0/inst/housekeeping/hkspi/pll_dco_ena_i_1/I0
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.482 r  design_1_i/caravel_0/inst/housekeeping/hkspi/pll_dco_ena_i_1/O
                         net (fo=1, routed)           0.000     1.482    design_1_i/caravel_0/inst/housekeeping/hkspi_n_153
    SLICE_X44Y100        FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          3795 Endpoints
Min Delay          3795 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.294ns  (logic 0.933ns (6.527%)  route 13.361ns (93.473%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        5.581     7.292    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X35Y74                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM[5]_i_2/I0
    SLICE_X35Y74         LUT3 (Prop_lut3_I0_O)        0.124     7.416 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM[5]_i_2/O
                         net (fo=9, routed)           2.167     9.583    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM[5]_i_2_n_0
    SLICE_X40Y69                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[2]_i_1/I2
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.707 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[2]_i_1/O
                         net (fo=33, routed)          2.891    12.598    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_9_9/A0
    SLICE_X38Y67                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_9_9/SP/ADR0
    SLICE_X38Y67         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    12.703 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_9_9/SP/O
                         net (fo=2, routed)           1.591    14.294    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[9]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014     3.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100     3.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510     3.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.559     5.454    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.158ns  (logic 1.059ns (7.480%)  route 13.099ns (92.520%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        6.674     8.384    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X35Y75                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/I0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/O
                         net (fo=33, routed)          3.433    11.941    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_2_2/A0
    SLICE_X38Y76                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_2_2/SP/ADR0
    SLICE_X38Y76         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.355    12.296 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_2_2/SP/O
                         net (fo=3, routed)           1.862    14.158    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/D[2]
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014     3.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100     3.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510     3.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.557     5.452    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__0/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.158ns  (logic 1.059ns (7.480%)  route 13.099ns (92.520%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        6.674     8.384    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X35Y75                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/I0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/O
                         net (fo=33, routed)          3.433    11.941    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_2_2/A0
    SLICE_X38Y76                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_2_2/SP/ADR0
    SLICE_X38Y76         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.355    12.296 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_2_2/SP/O
                         net (fo=3, routed)           1.862    14.158    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/D[2]
    DSP48_X2Y29          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014     3.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100     3.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510     3.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.554     5.449    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
    DSP48_X2Y29          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__1/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.083ns  (logic 1.069ns (7.591%)  route 13.014ns (92.409%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        6.674     8.384    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X35Y75                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/I0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/O
                         net (fo=33, routed)          3.433    11.941    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_29_29/A0
    SLICE_X38Y76                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_29_29/SP/ADR0
    SLICE_X38Y76         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.365    12.306 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_29_29/SP/O
                         net (fo=2, routed)           1.777    14.083    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/D[29]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014     3.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100     3.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510     3.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.559     5.454    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.073ns  (logic 2.405ns (17.089%)  route 11.668ns (82.911%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        6.674     8.384    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X35Y75                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/I0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/O
                         net (fo=33, routed)          2.260    10.769    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_14_14/A0
    SLICE_X42Y74                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_14_14/SP/ADR0
    SLICE_X42Y74         RAMS32 (Prop_rams32_ADR0_O)
                                                      1.701    12.470 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_14_14/SP/O
                         net (fo=3, routed)           1.603    14.073    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/D[14]
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014     3.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100     3.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510     3.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.557     5.452    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__0/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.057ns  (logic 0.933ns (6.637%)  route 13.124ns (93.363%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        5.581     7.292    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X35Y74                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM[5]_i_2/I0
    SLICE_X35Y74         LUT3 (Prop_lut3_I0_O)        0.124     7.416 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM[5]_i_2/O
                         net (fo=9, routed)           2.167     9.583    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM[5]_i_2_n_0
    SLICE_X40Y69                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[2]_i_1/I2
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.707 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[2]_i_1/O
                         net (fo=33, routed)          2.884    12.591    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_12_12/A0
    SLICE_X36Y67                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_12_12/SP/ADR0
    SLICE_X36Y67         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    12.696 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_12_12/SP/O
                         net (fo=2, routed)           1.361    14.057    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[12]
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014     3.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100     3.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510     3.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.557     5.452    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product__0/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.050ns  (logic 1.968ns (14.007%)  route 12.082ns (85.993%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        6.674     8.384    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X35Y75                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/I0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/O
                         net (fo=33, routed)          2.676    11.185    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_26_26/A0
    SLICE_X42Y76                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_26_26/SP/ADR0
    SLICE_X42Y76         RAMS32 (Prop_rams32_ADR0_O)
                                                      1.264    12.449 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_26_26/SP/O
                         net (fo=2, routed)           1.602    14.050    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/D[26]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014     3.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100     3.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510     3.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.559     5.454    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.008ns  (logic 0.995ns (7.102%)  route 13.013ns (92.898%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        5.581     7.292    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X35Y74                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM[5]_i_2/I0
    SLICE_X35Y74         LUT3 (Prop_lut3_I0_O)        0.124     7.416 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM[5]_i_2/O
                         net (fo=9, routed)           2.167     9.583    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM[5]_i_2_n_0
    SLICE_X40Y69                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[2]_i_1/I2
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.707 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[2]_i_1/O
                         net (fo=33, routed)          2.884    12.591    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/A0
    SLICE_X36Y67                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/ADR0
    SLICE_X36Y67         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.167    12.758 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/O
                         net (fo=2, routed)           1.250    14.008    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[10]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014     3.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100     3.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510     3.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.559     5.454    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.002ns  (logic 1.978ns (14.127%)  route 12.024ns (85.873%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        6.674     8.384    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X35Y75                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/I0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/O
                         net (fo=33, routed)          2.676    11.185    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_25_25/A0
    SLICE_X42Y76                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_25_25/SP/ADR0
    SLICE_X42Y76         RAMS32 (Prop_rams32_ADR0_O)
                                                      1.274    12.459 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_25_25/SP/O
                         net (fo=2, routed)           1.543    14.002    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/D[25]
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014     3.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100     3.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510     3.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.559     5.454    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
    DSP48_X2Y27          DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/rdo_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.959ns  (logic 2.405ns (17.229%)  route 11.554ns (82.771%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=9, routed)           1.130     1.586    design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_4
    SLICE_X50Y99                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/I1
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.124     1.710 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=2050, routed)        6.674     8.384    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
    SLICE_X35Y75                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/I0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.508 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_tap_A[2]_i_1/O
                         net (fo=33, routed)          2.260    10.769    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_14_14/A0
    SLICE_X42Y74                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_14_14/SP/ADR0
    SLICE_X42Y74         RAMS32 (Prop_rams32_ADR0_O)
                                                      1.701    12.470 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/RAM_reg_0_15_14_14/SP/O
                         net (fo=3, routed)           1.489    13.959    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/D[14]
    SLICE_X45Y74         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/rdo_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        2.014     3.193    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y51                                                      r  design_1_i/caravel_0/inst/soc/core/product_i_3/I1
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.100     3.293 r  design_1_i/caravel_0/inst/soc/core/product_i_3/O
                         net (fo=1, routed)           0.510     3.804    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y20                                                    r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/I
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.895 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=2760, routed)        1.461     5.356    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/clk
    SLICE_X45Y74         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/tap_RAM/rdo_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
    SLICE_X43Y96         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/Q
                         net (fo=1, routed)           0.054     0.195    design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb
    SLICE_X42Y96                                                      r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/mprj_en[31]_INST_0/I0
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.045     0.240 r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/mprj_en[31]_INST_0/O
                         net (fo=1, routed)           0.000     0.240    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[31]
    SLICE_X42Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
    SLICE_X47Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/Q
                         net (fo=1, routed)           0.054     0.195    design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg_n_0_[1]
    SLICE_X46Y94                                                      r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/mprj_o[19]_INST_0/I1
    SLICE_X46Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/mprj_o[19]_INST_0/O
                         net (fo=1, routed)           0.000     0.240    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[19]
    SLICE_X46Y94         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X46Y94         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/Q
                         net (fo=1, routed)           0.054     0.195    design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg_n_0_[2]
    SLICE_X36Y96                                                      r  design_1_i/caravel_0/inst/gpio_control_in_2[10]/mprj_o[29]_INST_0/I2
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.240 r  design_1_i/caravel_0/inst/gpio_control_in_2[10]/mprj_o[29]_INST_0/O
                         net (fo=1, routed)           0.000     0.240    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[29]
    SLICE_X36Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/Q
                         net (fo=1, routed)           0.056     0.197    design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb
    SLICE_X38Y97                                                      r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/mprj_en[30]_INST_0/I0
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.045     0.242 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/mprj_en[30]_INST_0/O
                         net (fo=1, routed)           0.000     0.242    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[30]
    SLICE_X38Y97         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
    SLICE_X49Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/Q
                         net (fo=1, routed)           0.057     0.198    design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg_n_0_[0]
    SLICE_X48Y99                                                      f  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0/I5
    SLICE_X48Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.243 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0/O
                         net (fo=1, routed)           0.000     0.243    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[32]
    SLICE_X48Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.825     1.191    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X48Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[32]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/Q
                         net (fo=1, routed)           0.058     0.199    design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg_n_0_[2]
    SLICE_X56Y93                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mprj_o[4]_INST_0/I2
    SLICE_X56Y93         LUT6 (Prop_lut6_I2_O)        0.045     0.244 r  design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mprj_o[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.244    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[4]
    SLICE_X56Y93         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.847     1.213    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X56Y93         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/Q
                         net (fo=1, routed)           0.050     0.214    design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg_n_0_[0]
    SLICE_X35Y97                                                      f  design_1_i/caravel_0/inst/gpio_control_in_2[9]/mprj_o[28]_INST_0/I0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  design_1_i/caravel_0/inst/gpio_control_in_2[9]/mprj_o[28]_INST_0/O
                         net (fo=1, routed)           0.000     0.259    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[28]
    SLICE_X35Y97         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.826     1.192    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X35Y97         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/Q
                         net (fo=1, routed)           0.085     0.226    design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg_n_0_[1]
    SLICE_X41Y96                                                      r  design_1_i/caravel_0/inst/gpio_control_in_2[7]/mprj_o[26]_INST_0/I1
    SLICE_X41Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.271 r  design_1_i/caravel_0/inst/gpio_control_in_2[7]/mprj_o[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[26]
    SLICE_X41Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X41Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
    SLICE_X40Y96         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg_n_0_[0]
    SLICE_X41Y96                                                      f  design_1_i/caravel_0/inst/gpio_control_in_2[6]/mprj_o[25]_INST_0/I0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  design_1_i/caravel_0/inst/gpio_control_in_2[6]/mprj_o[25]_INST_0/O
                         net (fo=1, routed)           0.000     0.273    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[25]
    SLICE_X41Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X41Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
    SLICE_X47Y94         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/Q
                         net (fo=1, routed)           0.087     0.228    design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb
    SLICE_X46Y94                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_en[15]_INST_0/I0
    SLICE_X46Y94         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_en[15]_INST_0/O
                         net (fo=1, routed)           0.000     0.273    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[15]
    SLICE_X46Y94         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5192, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X46Y94         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[15]/C





