// Seed: 3648985045
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout tri1 id_1;
  wire id_4;
  assign id_1 = 1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  static logic id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  always force id_4 = id_3 + -1;
endprogram
module module_2 (
    output uwire id_0,
    input  tri0  id_1,
    output wor   id_2
);
  wire id_4;
  ;
  wire id_5;
  ;
  wire [1 : -1] id_6;
  assign {-1, -1'b0 ? 1 : id_1 == -1, -1} = id_6;
  assign id_0 = id_4;
  wire id_7;
  wire id_8;
endmodule
module module_3 (
    input  tri1 id_0,
    output wor  id_1
    , id_6,
    output wand id_2
    , id_7,
    input  tri  id_3,
    input  tri0 id_4
);
  logic id_8;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
