input_pixel_hold_ram.v,verilog,xil_defaultlib,../../../../dice.gen/sources_1/ip/input_pixel_hold_ram/sim/input_pixel_hold_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
