AArch64 SB.FF+cachesyncisbs
"CacheSyncIsbdWR Fife CacheSyncIsbdWR Fife"
Cycle=CacheSyncIsbdWR Fife CacheSyncIsbdWR Fife
Relax=Fife
Safe=CacheSyncIsbdWR
Generator=diy7 (version 7.52+10(dev))
Com=Fif Fif
Orig=CacheSyncIsbdWR Fife CacheSyncIsbdWR Fife
{
0:X0=0x14000001; 0:X1=P1:Lself41;
1:X0=0x14000001; 1:X1=P0:Lself42;
}
 P0          | P1          ;
 STR W0,[X1] | STR W0,[X1] ;
 DC CVAU,X1  | DC CVAU,X1  ;
 DSB ISH     | DSB ISH     ;
 IC IVAU,X1  | IC IVAU,X1  ;
 DSB ISH     | DSB ISH     ;
 ISB         | ISB         ;
 Lself42:    | Lself41:    ;
 B L00       | B L02       ;
 MOV W2,#2   | MOV W2,#2   ;
 B L01       | B L03       ;
 L00:        | L02:        ;
 MOV W2,#1   | MOV W2,#1   ;
 L01:        | L03:        ;
exists
(0:X2=0x1 /\ 1:X2=0x1)
