[2025-09-18 05:08:02] START suite=qualcomm_srv trace=srv421_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv421_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2597846 heartbeat IPC: 3.849 cumulative IPC: 3.849 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5011540 heartbeat IPC: 4.143 cumulative IPC: 3.991 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5011540 cumulative IPC: 3.991 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5011540 cumulative IPC: 3.991 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14328021 heartbeat IPC: 1.073 cumulative IPC: 1.073 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23505685 heartbeat IPC: 1.09 cumulative IPC: 1.081 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 32711658 heartbeat IPC: 1.086 cumulative IPC: 1.083 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 41837410 heartbeat IPC: 1.096 cumulative IPC: 1.086 (Simulation time: 00 hr 06 min 12 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv421_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000010 cycles: 50941526 heartbeat IPC: 1.098 cumulative IPC: 1.089 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 60045048 heartbeat IPC: 1.098 cumulative IPC: 1.09 (Simulation time: 00 hr 08 min 32 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 69239966 heartbeat IPC: 1.088 cumulative IPC: 1.09 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 78357197 heartbeat IPC: 1.097 cumulative IPC: 1.091 (Simulation time: 00 hr 11 min 01 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 87520662 heartbeat IPC: 1.091 cumulative IPC: 1.091 (Simulation time: 00 hr 12 min 13 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 91592104 cumulative IPC: 1.092 (Simulation time: 00 hr 13 min 23 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 91592104 cumulative IPC: 1.092 (Simulation time: 00 hr 13 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv421_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.092 instructions: 100000004 cycles: 91592104
CPU 0 Branch Prediction Accuracy: 91.04% MPKI: 15.79 Average ROB Occupancy at Mispredict: 26.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3717
BRANCH_INDIRECT: 0.4155
BRANCH_CONDITIONAL: 12.87
BRANCH_DIRECT_CALL: 0.9139
BRANCH_INDIRECT_CALL: 0.596
BRANCH_RETURN: 0.6134


====Backend Stall Breakdown====
ROB_STALL: 42506
LQ_STALL: 0
SQ_STALL: 493379


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 134.09091
REPLAY_LOAD: 64.91892
NON_REPLAY_LOAD: 12.062987

== Total ==
ADDR_TRANS: 2950
REPLAY_LOAD: 2402
NON_REPLAY_LOAD: 37154

== Counts ==
ADDR_TRANS: 22
REPLAY_LOAD: 37
NON_REPLAY_LOAD: 3080

cpu0->cpu0_STLB TOTAL        ACCESS:    1870714 HIT:    1866890 MISS:       3824 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1870714 HIT:    1866890 MISS:       3824 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 234.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8684966 HIT:    7369421 MISS:    1315545 MSHR_MERGE:      61022
cpu0->cpu0_L2C LOAD         ACCESS:    6814570 HIT:    5764494 MISS:    1050076 MSHR_MERGE:       7351
cpu0->cpu0_L2C RFO          ACCESS:     563925 HIT:     410328 MISS:     153597 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     290954 HIT:     196594 MISS:      94360 MSHR_MERGE:      53671
cpu0->cpu0_L2C WRITE        ACCESS:    1008494 HIT:     997613 MISS:      10881 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7023 HIT:        392 MISS:       6631 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     302619 ISSUED:     189119 USEFUL:       7911 USELESS:       7885
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.73 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14942710 HIT:    7993136 MISS:    6949574 MSHR_MERGE:    1637191
cpu0->cpu0_L1I LOAD         ACCESS:   14942710 HIT:    7993136 MISS:    6949574 MSHR_MERGE:    1637191
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.48 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30861867 HIT:   27079222 MISS:    3782645 MSHR_MERGE:    1585601
cpu0->cpu0_L1D LOAD         ACCESS:   17084572 HIT:   15195430 MISS:    1889142 MSHR_MERGE:     386951
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     501840 HIT:     298863 MISS:     202977 MSHR_MERGE:      79072
cpu0->cpu0_L1D WRITE        ACCESS:   13267648 HIT:   11584238 MISS:    1683410 MSHR_MERGE:    1119485
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7807 HIT:        691 MISS:       7116 MSHR_MERGE:         93
cpu0->cpu0_L1D PREFETCH REQUESTED:     697066 ISSUED:     501832 USEFUL:      24496 USELESS:      41413
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12390374 HIT:   10492793 MISS:    1897581 MSHR_MERGE:     949736
cpu0->cpu0_ITLB LOAD         ACCESS:   12390374 HIT:   10492793 MISS:    1897581 MSHR_MERGE:     949736
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.096 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28788382 HIT:   27545078 MISS:    1243304 MSHR_MERGE:     320435
cpu0->cpu0_DTLB LOAD         ACCESS:   28788382 HIT:   27545078 MISS:    1243304 MSHR_MERGE:     320435
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.879 cycles
cpu0->LLC TOTAL        ACCESS:    1482095 HIT:    1428989 MISS:      53106 MSHR_MERGE:       1456
cpu0->LLC LOAD         ACCESS:    1042724 HIT:    1025796 MISS:      16928 MSHR_MERGE:        286
cpu0->LLC RFO          ACCESS:     153597 HIT:     131374 MISS:      22223 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40687 HIT:      30689 MISS:       9998 MSHR_MERGE:       1170
cpu0->LLC WRITE        ACCESS:     238456 HIT:     238184 MISS:        272 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6631 HIT:       2946 MISS:       3685 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2439
  ROW_BUFFER_MISS:      48937
  AVG DBUS CONGESTED CYCLE: 3.46
Channel 0 WQ ROW_BUFFER_HIT:        691
  ROW_BUFFER_MISS:      15809
  FULL:          0
Channel 0 REFRESHES ISSUED:       7633

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       511114       433409        99585         2105
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           94          336          208
  STLB miss resolved @ L2C                0           43           73          204           87
  STLB miss resolved @ LLC                0          102          248         1581          683
  STLB miss resolved @ MEM                0            1          235         2048         1947

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162257        47294      1237847       160432          480
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           50           91           37
  STLB miss resolved @ L2C                0           21           43           19            0
  STLB miss resolved @ LLC                0           75          104          296           78
  STLB miss resolved @ MEM                0            4           55          174          159
[2025-09-18 05:21:26] END   suite=qualcomm_srv trace=srv421_ap (rc=0)
