
;; Function generic_cpucount (generic_cpucount, funcdef_no=36, decl_uid=8463, cgraph_uid=36, symbol_order=44)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7
Edge 2->7 redirected to 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 7->8 to 10 failed.
Removing jump 87.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.


try_optimize_cfg iteration 2

Forwarding edge 7->8 to 10 failed.


;;
;; Full RTL generated for this function:
;;
(note 23 0 29 NOTE_INSN_DELETED)
(note 29 23 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 24 29 25 2 (set (reg/v:DI 141 [ setsize ])
        (reg:DI 5 di [ setsize ])) ../posix/sched_cpucount.c:24 -1
     (nil))
(insn 25 24 26 2 (set (reg/v/f:DI 142 [ setp ])
        (reg:DI 4 si [ setp ])) ../posix/sched_cpucount.c:24 -1
     (nil))
(note 26 25 31 2 NOTE_INSN_FUNCTION_BEG)
(insn 31 26 32 2 (set (reg/v/f:DI 109 [ p ])
        (reg/v/f:DI 142 [ setp ])) ../posix/sched_cpucount.c:26 -1
     (nil))
(insn 32 31 33 2 (parallel [
            (set (reg:DI 143 [ D.8548 ])
                (lshiftrt:DI (reg/v:DI 141 [ setsize ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:27 -1
     (nil))
(insn 33 32 34 2 (parallel [
            (set (reg:DI 144)
                (ashift:DI (reg:DI 143 [ D.8548 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:27 -1
     (nil))
(insn 34 33 35 2 (parallel [
            (set (reg/v/f:DI 111 [ end ])
                (plus:DI (reg/v/f:DI 142 [ setp ])
                    (reg:DI 144)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:27 -1
     (nil))
(insn 35 34 36 2 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 109 [ p ])
            (reg/v/f:DI 111 [ end ]))) ../posix/sched_cpucount.c:29 -1
     (nil))
(jump_insn 36 35 37 2 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 97)
            (pc))) ../posix/sched_cpucount.c:29 612 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 97)
(note 37 36 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 37 81 4 (set (reg/v:SI 112 [ s ])
        (const_int 0 [0])) ../posix/sched_cpucount.c:29 -1
     (nil))
(code_label 81 27 38 5 4 "" [1 uses])
(note 38 81 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (parallel [
            (set (reg/v/f:DI 109 [ p ])
                (plus:DI (reg/v/f:DI 109 [ p ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:31 -1
     (nil))
(insn 40 39 41 5 (set (reg/v:DI 113 [ l ])
        (mem:DI (plus:DI (reg/v/f:DI 109 [ p ])
                (const_int -8 [0xfffffffffffffff8])) [2 MEM[base: p_9, offset: -8B]+0 S8 A64])) ../posix/sched_cpucount.c:31 -1
     (nil))
(insn 41 40 42 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 113 [ l ])
            (const_int 0 [0]))) ../posix/sched_cpucount.c:36 -1
     (nil))
(jump_insn 42 41 43 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) ../posix/sched_cpucount.c:36 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 79)
(note 43 42 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 6 (set (reg:DI 145)
        (const_int 6148914691236517205 [0x5555555555555555])) ../posix/sched_cpucount.c:40 -1
     (nil))
(insn 45 44 46 6 (parallel [
            (set (reg:DI 114 [ D.8548 ])
                (and:DI (reg/v:DI 113 [ l ])
                    (reg:DI 145)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:40 -1
     (nil))
(insn 46 45 47 6 (parallel [
            (set (reg:DI 146 [ D.8548 ])
                (lshiftrt:DI (reg/v:DI 113 [ l ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:40 -1
     (nil))
(insn 47 46 48 6 (set (reg:DI 147)
        (const_int 6148914691236517205 [0x5555555555555555])) ../posix/sched_cpucount.c:40 -1
     (nil))
(insn 48 47 49 6 (parallel [
            (set (reg:DI 116 [ D.8548 ])
                (and:DI (reg:DI 146 [ D.8548 ])
                    (reg:DI 147)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:40 -1
     (nil))
(insn 49 48 50 6 (parallel [
            (set (reg/v:DI 117 [ l ])
                (plus:DI (reg:DI 114 [ D.8548 ])
                    (reg:DI 116 [ D.8548 ])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:40 -1
     (nil))
(insn 50 49 51 6 (set (reg:DI 148)
        (const_int 3689348814741910323 [0x3333333333333333])) ../posix/sched_cpucount.c:41 -1
     (nil))
(insn 51 50 52 6 (parallel [
            (set (reg:DI 118 [ D.8548 ])
                (and:DI (reg/v:DI 117 [ l ])
                    (reg:DI 148)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:41 -1
     (nil))
(insn 52 51 53 6 (parallel [
            (set (reg:DI 149 [ D.8548 ])
                (lshiftrt:DI (reg/v:DI 117 [ l ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:41 -1
     (nil))
(insn 53 52 54 6 (set (reg:DI 150)
        (const_int 3689348814741910323 [0x3333333333333333])) ../posix/sched_cpucount.c:41 -1
     (nil))
(insn 54 53 55 6 (parallel [
            (set (reg:DI 120 [ D.8548 ])
                (and:DI (reg:DI 149 [ D.8548 ])
                    (reg:DI 150)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:41 -1
     (nil))
(insn 55 54 56 6 (parallel [
            (set (reg/v:DI 121 [ l ])
                (plus:DI (reg:DI 118 [ D.8548 ])
                    (reg:DI 120 [ D.8548 ])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:41 -1
     (nil))
(insn 56 55 57 6 (set (reg:DI 151)
        (const_int 1085102592571150095 [0xf0f0f0f0f0f0f0f])) ../posix/sched_cpucount.c:42 -1
     (nil))
(insn 57 56 58 6 (parallel [
            (set (reg:DI 122 [ D.8548 ])
                (and:DI (reg/v:DI 121 [ l ])
                    (reg:DI 151)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:42 -1
     (nil))
(insn 58 57 59 6 (parallel [
            (set (reg:DI 152 [ D.8548 ])
                (lshiftrt:DI (reg/v:DI 121 [ l ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:42 -1
     (nil))
(insn 59 58 60 6 (set (reg:DI 153)
        (const_int 1085102592571150095 [0xf0f0f0f0f0f0f0f])) ../posix/sched_cpucount.c:42 -1
     (nil))
(insn 60 59 61 6 (parallel [
            (set (reg:DI 124 [ D.8548 ])
                (and:DI (reg:DI 152 [ D.8548 ])
                    (reg:DI 153)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:42 -1
     (nil))
(insn 61 60 62 6 (parallel [
            (set (reg/v:DI 125 [ l ])
                (plus:DI (reg:DI 122 [ D.8548 ])
                    (reg:DI 124 [ D.8548 ])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:42 -1
     (nil))
(insn 62 61 63 6 (set (reg:DI 154)
        (const_int 71777214294589695 [0xff00ff00ff00ff])) ../posix/sched_cpucount.c:43 -1
     (nil))
(insn 63 62 64 6 (parallel [
            (set (reg:DI 126 [ D.8548 ])
                (and:DI (reg/v:DI 125 [ l ])
                    (reg:DI 154)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:43 -1
     (nil))
(insn 64 63 65 6 (parallel [
            (set (reg:DI 155 [ D.8548 ])
                (lshiftrt:DI (reg/v:DI 125 [ l ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:43 -1
     (nil))
(insn 65 64 66 6 (set (reg:DI 156)
        (const_int 71777214294589695 [0xff00ff00ff00ff])) ../posix/sched_cpucount.c:43 -1
     (nil))
(insn 66 65 67 6 (parallel [
            (set (reg:DI 128 [ D.8548 ])
                (and:DI (reg:DI 155 [ D.8548 ])
                    (reg:DI 156)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:43 -1
     (nil))
(insn 67 66 68 6 (parallel [
            (set (reg/v:DI 129 [ l ])
                (plus:DI (reg:DI 126 [ D.8548 ])
                    (reg:DI 128 [ D.8548 ])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:43 -1
     (nil))
(insn 68 67 69 6 (set (reg:DI 157)
        (const_int 281470681808895 [0xffff0000ffff])) ../posix/sched_cpucount.c:44 -1
     (nil))
(insn 69 68 70 6 (parallel [
            (set (reg:DI 130 [ D.8548 ])
                (and:DI (reg/v:DI 129 [ l ])
                    (reg:DI 157)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:44 -1
     (nil))
(insn 70 69 71 6 (parallel [
            (set (reg:DI 158 [ D.8548 ])
                (lshiftrt:DI (reg/v:DI 129 [ l ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:44 -1
     (nil))
(insn 71 70 72 6 (set (reg:DI 159)
        (const_int 281470681808895 [0xffff0000ffff])) ../posix/sched_cpucount.c:44 -1
     (nil))
(insn 72 71 73 6 (parallel [
            (set (reg:DI 132 [ D.8548 ])
                (and:DI (reg:DI 158 [ D.8548 ])
                    (reg:DI 159)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:44 -1
     (nil))
(insn 73 72 74 6 (parallel [
            (set (reg/v:DI 133 [ l ])
                (plus:DI (reg:DI 130 [ D.8548 ])
                    (reg:DI 132 [ D.8548 ])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:44 -1
     (nil))
(insn 74 73 75 6 (set (reg:DI 134 [ D.8548 ])
        (zero_extend:DI (subreg:SI (reg/v:DI 133 [ l ]) 0))) ../posix/sched_cpucount.c:45 -1
     (nil))
(insn 75 74 76 6 (parallel [
            (set (reg:DI 135 [ D.8548 ])
                (lshiftrt:DI (reg/v:DI 133 [ l ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:45 -1
     (nil))
(insn 76 75 77 6 (parallel [
            (set (reg:DI 160 [ l ])
                (plus:DI (reg:DI 134 [ D.8548 ])
                    (reg:DI 135 [ D.8548 ])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:54 -1
     (nil))
(insn 77 76 78 6 (parallel [
            (set (reg:SI 139 [ D.8549 ])
                (plus:SI (reg/v:SI 112 [ s ])
                    (subreg:SI (reg:DI 160 [ l ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:54 -1
     (nil))
(insn 78 77 79 6 (set (reg/v:SI 112 [ s ])
        (reg:SI 139 [ D.8549 ])) ../posix/sched_cpucount.c:54 -1
     (nil))
(code_label 79 78 80 7 3 "" [1 uses])
(note 80 79 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 82 80 83 7 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 111 [ end ])
            (reg/v/f:DI 109 [ p ]))) ../posix/sched_cpucount.c:29 -1
     (nil))
(jump_insn 83 82 93 7 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) ../posix/sched_cpucount.c:29 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 81)
(note 93 83 94 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 94 93 95 8 (set (pc)
        (label_ref 84)) -1
     (nil)
 -> 84)
(barrier 95 94 97)
(code_label 97 95 96 9 5 "" [1 uses])
(note 96 97 28 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 28 96 84 9 (set (reg/v:SI 112 [ s ])
        (const_int 0 [0])) ../posix/sched_cpucount.c:25 -1
     (nil))
(code_label 84 28 85 10 2 "" [1 uses])
(note 85 84 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 86 85 90 10 (set (reg:SI 140 [ <retval> ])
        (reg/v:SI 112 [ s ])) ../posix/sched_cpucount.c:58 -1
     (nil))
(insn 90 86 91 10 (set (reg/i:SI 0 ax)
        (reg:SI 140 [ <retval> ])) ../posix/sched_cpucount.c:59 -1
     (nil))
(insn 91 90 0 10 (use (reg/i:SI 0 ax)) ../posix/sched_cpucount.c:59 -1
     (nil))

;; Function popcount_cpucount (popcount_cpucount, funcdef_no=37, decl_uid=8474, cgraph_uid=37, symbol_order=45)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5
Edge 2->5 redirected to 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 5->6 to 8 failed.
Removing jump 29.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.


try_optimize_cfg iteration 2

Forwarding edge 5->6 to 8 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:DI 97 [ setsize ])
        (reg:DI 5 di [ setsize ])) ../posix/sched_cpucount.c:24 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 98 [ setp ])
        (reg:DI 4 si [ setp ])) ../posix/sched_cpucount.c:24 -1
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (set (reg/v/f:DI 87 [ p ])
        (reg/v/f:DI 98 [ setp ])) ../posix/sched_cpucount.c:26 -1
     (nil))
(insn 10 9 11 2 (parallel [
            (set (reg:DI 99 [ D.8557 ])
                (lshiftrt:DI (reg/v:DI 97 [ setsize ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:27 -1
     (nil))
(insn 11 10 12 2 (parallel [
            (set (reg:DI 100)
                (ashift:DI (reg:DI 99 [ D.8557 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:27 -1
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg/v/f:DI 89 [ end ])
                (plus:DI (reg/v/f:DI 98 [ setp ])
                    (reg:DI 100)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:27 -1
     (nil))
(insn 13 12 14 2 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 87 [ p ])
            (reg/v/f:DI 89 [ end ]))) ../posix/sched_cpucount.c:29 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 39)
            (pc))) ../posix/sched_cpucount.c:29 612 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 39)
(note 15 14 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 15 23 4 (set (reg/v:SI 95 [ s ])
        (const_int 0 [0])) ../posix/sched_cpucount.c:29 -1
     (nil))
(code_label 23 5 16 5 16 "" [1 uses])
(note 16 23 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 5 (parallel [
            (set (reg/v/f:DI 87 [ p ])
                (plus:DI (reg/v/f:DI 87 [ p ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:31 -1
     (nil))
(insn 18 17 19 5 (set (reg:DI 102)
        (mem:DI (plus:DI (reg/v/f:DI 87 [ p ])
                (const_int -8 [0xfffffffffffffff8])) [2 MEM[base: p_8, offset: -8B]+0 S8 A64])) ../posix/sched_cpucount.c:34 -1
     (nil))
(insn 19 18 20 5 (parallel [
            (set (reg:DI 101 [ r ])
                (asm_operands:DI ("popcnt %1, %0") ("=r") 0 [
                        (reg:DI 102)
                    ]
                     [
                        (asm_input:DI ("0") ../posix/sched_cpucount.c:34)
                    ]
                     [] ../posix/sched_cpucount.c:34))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
        ]) ../posix/sched_cpucount.c:34 -1
     (nil))
(insn 20 19 21 5 (set (reg/v:DI 91 [ r ])
        (reg:DI 101 [ r ])) ../posix/sched_cpucount.c:34 -1
     (nil))
(insn 21 20 22 5 (parallel [
            (set (reg:SI 94 [ D.8558 ])
                (plus:SI (reg/v:SI 95 [ s ])
                    (subreg:SI (reg/v:DI 91 [ r ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) ../posix/sched_cpucount.c:34 -1
     (nil))
(insn 22 21 24 5 (set (reg/v:SI 95 [ s ])
        (reg:SI 94 [ D.8558 ])) ../posix/sched_cpucount.c:34 -1
     (nil))
(insn 24 22 25 5 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 89 [ end ])
            (reg/v/f:DI 87 [ p ]))) ../posix/sched_cpucount.c:29 -1
     (nil))
(jump_insn 25 24 35 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) ../posix/sched_cpucount.c:29 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 23)
(note 35 25 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 36 35 37 6 (set (pc)
        (label_ref 26)) -1
     (nil)
 -> 26)
(barrier 37 36 39)
(code_label 39 37 38 7 17 "" [1 uses])
(note 38 39 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 38 26 7 (set (reg/v:SI 95 [ s ])
        (const_int 0 [0])) ../posix/sched_cpucount.c:25 -1
     (nil))
(code_label 26 6 27 8 15 "" [1 uses])
(note 27 26 28 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 32 8 (set (reg:SI 96 [ <retval> ])
        (reg/v:SI 95 [ s ])) ../posix/sched_cpucount.c:58 -1
     (nil))
(insn 32 28 33 8 (set (reg/i:SI 0 ax)
        (reg:SI 96 [ <retval> ])) ../posix/sched_cpucount.c:59 -1
     (nil))
(insn 33 32 0 8 (use (reg/i:SI 0 ax)) ../posix/sched_cpucount.c:59 -1
     (nil))

;; Function __sched_cpucount_ifunc (*__sched_cpucount, funcdef_no=38, decl_uid=8486, cgraph_uid=38, symbol_order=46)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4
Edge 2->4 redirected to 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 16.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 2 8 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("_rtld_global_ro") [flags 0x40]  <var_decl 0x2b73dfc095a0 _rtld_global_ro>)
                    ] UNSPEC_GOTPCREL)) [10  S8 A8])) ../sysdeps/x86_64/multiarch/sched_cpucount.c:35 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 93)
        (mem/u/c:SI (plus:DI (reg/f:DI 91)
                (const_int 128 [0x80])) [4 _rtld_global_ro._dl_x86_cpu_features.cpuid[0].ecx+0 S4 A64])) ../sysdeps/x86_64/multiarch/sched_cpucount.c:35 -1
     (nil))
(insn 9 8 10 2 (parallel [
            (set (reg:SI 92 [ D.8562 ])
                (and:SI (reg:SI 93)
                    (const_int 8388608 [0x800000])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/x86_64/multiarch/sched_cpucount.c:35 -1
     (expr_list:REG_EQUAL (and:SI (mem/u/c:SI (plus:DI (reg/f:DI 91)
                    (const_int 128 [0x80])) [4 _rtld_global_ro._dl_x86_cpu_features.cpuid[0].ecx+0 S4 A64])
            (const_int 8388608 [0x800000]))
        (nil)))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ D.8562 ])
            (const_int 0 [0]))) ../sysdeps/x86_64/multiarch/sched_cpucount.c:35 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 25)
            (pc))) ../sysdeps/x86_64/multiarch/sched_cpucount.c:35 612 {*jcc_1}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 25)
(note 12 11 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 12 22 4 (set (reg/v/f:DI 87 [ res ])
        (symbol_ref:DI ("generic_cpucount") [flags 0x3]  <function_decl 0x2b73dfc77000 generic_cpucount>)) ../sysdeps/x86_64/multiarch/sched_cpucount.c:35 -1
     (nil))
(jump_insn 22 4 23 4 (set (pc)
        (label_ref 13)) -1
     (nil)
 -> 13)
(barrier 23 22 25)
(code_label 25 23 24 5 21 "" [1 uses])
(note 24 25 3 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 3 24 13 5 (set (reg/v/f:DI 87 [ res ])
        (symbol_ref:DI ("popcount_cpucount") [flags 0x3]  <function_decl 0x2b73dfc771b0 popcount_cpucount>)) ../sysdeps/x86_64/multiarch/sched_cpucount.c:35 -1
     (nil))
(code_label 13 3 14 6 20 "" [1 uses])
(note 14 13 15 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 19 6 (set (reg:DI 90 [ <retval> ])
        (reg/v/f:DI 87 [ res ])) ../sysdeps/x86_64/multiarch/sched_cpucount.c:35 -1
     (nil))
(insn 19 15 20 6 (set (reg/i:DI 0 ax)
        (reg:DI 90 [ <retval> ])) ../sysdeps/x86_64/multiarch/sched_cpucount.c:35 -1
     (nil))
(insn 20 19 0 6 (use (reg/i:DI 0 ax)) ../sysdeps/x86_64/multiarch/sched_cpucount.c:35 -1
     (nil))
