# //  ModelSim SE-64 2020.4 Oct 13 2020 Linux 6.2.0-39-generic
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {sim_tb_top_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.sim_tb_top xil_defaultlib.glbl 
# Start time: 21:23:38 on Jan 01,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sim_tb_top(fast)
# Loading work.WireDelay(fast)
# Loading work.example_top(fast)
# Loading work.mig_7series_0(fast)
# Loading work.mig_7series_0_mig(fast)
# Loading work.mig_7series_v4_2_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_2_clk_ibuf(fast)
# Loading work.mig_7series_v4_2_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_2_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.mig_7series_v4_2_memc_ui_top_axi(fast)
# Loading work.mig_7series_v4_2_mem_intfc(fast)
# Loading work.mig_7series_v4_2_mc(fast)
# Loading work.mig_7series_v4_2_rank_mach(fast)
# Loading work.mig_7series_v4_2_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_2_rank_common(fast)
# Loading work.mig_7series_v4_2_round_robin_arb(fast)
# Loading work.mig_7series_v4_2_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_2_bank_mach(fast)
# Loading work.mig_7series_v4_2_bank_cntrl(fast)
# Loading work.mig_7series_v4_2_bank_compare(fast)
# Loading work.mig_7series_v4_2_bank_state(fast)
# Loading work.mig_7series_v4_2_bank_queue(fast)
# Loading work.mig_7series_v4_2_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_2_bank_state(fast__1)
# Loading work.mig_7series_v4_2_bank_queue(fast__1)
# Loading work.mig_7series_v4_2_bank_common(fast)
# Loading work.mig_7series_v4_2_arb_mux(fast)
# Loading work.mig_7series_v4_2_arb_row_col(fast)
# Loading work.mig_7series_v4_2_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_2_arb_select(fast)
# Loading work.mig_7series_v4_2_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_2_ddr_phy_top(fast)
# Loading work.mig_7series_v4_2_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF_INTERMDISABLE(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_2_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_2_ddr_of_pre_fifo(fast)
# Loading work.mig_7series_v4_2_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_2_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_2_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_2_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_2_ddr_of_pre_fifo(fast__2)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__1)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__1)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__2)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_2_ddr_calib_top(fast)
# Loading work.mig_7series_v4_2_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_2_ddr_phy_init(fast)
# Loading work.mig_7series_v4_2_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_2_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_2_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_2_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_2_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_2_ui_top(fast)
# Loading work.mig_7series_v4_2_ui_cmd(fast)
# Loading work.mig_7series_v4_2_ui_wr_data(fast)
# Loading work.mig_7series_v4_2_ui_rd_data(fast)
# Loading work.mig_7series_v4_2_axi_mc(fast)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__1)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__2)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__3)
# Loading work.mig_7series_v4_2_ddr_axi_upsizer(fast)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast__1)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__4)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__5)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__6)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__7)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast__2)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__8)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__9)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__10)
# Loading work.mig_7series_v4_2_ddr_a_upsizer(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading work.mig_7series_v4_2_ddr_carry_latch_and(fast)
# Loading unisims_ver.AND2B1L(fast)
# Loading work.mig_7series_v4_2_ddr_carry_and(fast)
# Loading work.mig_7series_v4_2_ddr_command_fifo(fast)
# Loading work.mig_7series_v4_2_ddr_carry_latch_or(fast)
# Loading unisims_ver.OR2L(fast)
# Loading unisims_ver.FDRE(fast)
# Loading work.mig_7series_v4_2_ddr_w_upsizer(fast)
# Loading work.mig_7series_v4_2_ddr_comparator_sel_static(fast)
# Loading work.mig_7series_v4_2_ddr_carry_or(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.FDSE(fast)
# Loading work.mig_7series_v4_2_ddr_comparator_sel_static(fast__1)
# Loading work.mig_7series_v4_2_ddr_comparator_sel(fast)
# Loading unisims_ver.LUT6(fast__1)
# Loading work.mig_7series_v4_2_ddr_a_upsizer(fast__1)
# Loading work.mig_7series_v4_2_ddr_r_upsizer(fast)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast__3)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__11)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__12)
# Loading work.mig_7series_v4_2_axi_mc_aw_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_cmd_translator(fast)
# Loading work.mig_7series_v4_2_axi_mc_incr_cmd(fast)
# Loading work.mig_7series_v4_2_axi_mc_wrap_cmd(fast)
# Loading work.mig_7series_v4_2_axi_mc_wr_cmd_fsm(fast)
# Loading work.mig_7series_v4_2_axi_mc_w_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_b_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_fifo(fast)
# Loading work.mig_7series_v4_2_axi_mc_ar_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_cmd_translator(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_incr_cmd(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_wrap_cmd(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_cmd_fsm(fast)
# Loading work.mig_7series_v4_2_axi_mc_r_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_fifo(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_fifo(fast__2)
# Loading work.mig_7series_v4_2_axi_mc_cmd_arbiter(fast)
# Loading work.mig_7series_v4_2_axi4_tg(fast)
# Loading work.mig_7series_v4_2_axi4_wrapper(fast)
# Loading work.mig_7series_v4_2_tg(fast)
# Loading work.mig_7series_v4_2_data_gen_chk(fast)
# Loading work.mig_7series_v4_2_cmd_prbs_gen_axi(fast)
# Loading work.mig_7series_v4_2_cmd_prbs_gen_axi(fast__1)
# Loading sv_std.std
# Loading work.ddr3_model(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v Line: 1579
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v Line: 1579
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v Line: 1579
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v Line: 1579
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v Line: 1277
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'axi_wlock'. The port definition is at: ../../../../imports/mig_7series_v4_2_axi4_tg.v(120).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_axi4_tg_inst File: ../../../../imports/example_top.v Line: 526
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'axi_rlock'. The port definition is at: ../../../../imports/mig_7series_v4_2_axi4_tg.v(146).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_axi4_tg_inst File: ../../../../imports/example_top.v Line: 526
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /tools/Xilinx/Vivado/2021.1/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       2
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       4
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =    5000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           4
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 3 DATA_CTL_B1 = 0
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# ** Error (suppressible): (vsim-8630) Infinity results from division operation.
#    Time: 0 fs  Iteration: 0  Process: /sim_tb_top/mem_rnk[0]/mem/gen_mem[0]/u_comp_ddr3/#ASSIGN#532 File: ../../../../imports/ddr3_model.sv Line: 532
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.reset at time 852600.0 ps WARNING: 200 us is required before RST_N goes inactive.
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task at time 883314.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# ** Error: invalid command name "add_wave"
# Error in macro ./sim_tb_top_simulate.do line 24
# invalid command name "add_wave"
#     while executing
# "add_wave -radix hex /sim_tb_top"
#     (file "../../../../imports/xsim_options.tcl" line 69)
#     invoked from within
# "source {../../../../imports/xsim_options.tcl}"
run -all
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1775814.0 ps INFO: Load Mode 3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1775814.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1775814.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Additive Latency = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Qoff = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Burst Length =  8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Burst Order = Sequential
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 CAS Latency =           6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Write Recovery =           6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3725814.0 ps INFO: ZQ        long = 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3725814.0 ps INFO: Initialization Sequence is complete
# PHY_INIT: Memory Initialization completed at 4962600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.chk_err: at time 5015814.0 ps ERROR:  tZQinit violation during Activate 
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5015814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5665814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5675814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5685814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5695814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5705814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5715814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5725814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5735814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5745814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5755814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5765814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5775814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 5777600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5785814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5795814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5805814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6460814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6460814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7110814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7760814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8410814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 9060814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 9710814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10360814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11010814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11660814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12310814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12960814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12970814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12980814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12990814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13645814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13655814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13665814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13675814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14330814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14340814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14350814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14360814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15015814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15025814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15035814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15045814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 15102600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15700814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15700814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 16350814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 Additive Latency = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 Qoff = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 17115814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17349736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17349736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17352236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17352236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17354736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17354736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17357236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17357236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17359736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17359736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17459736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17459736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17462236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17462236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17464736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17464736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17467236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17467236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17469736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17469736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17569736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17569736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17572236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17572236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17574736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17574736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17577236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17577236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17579736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17579736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17679775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17679775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17682275.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17682275.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17684775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17684775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17687275.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17687275.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17689775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17689775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17789882.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17789882.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17792382.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17792382.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17794882.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17794882.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17797382.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17797382.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17799892.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17799892.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17899980.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17899980.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17902480.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17902480.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17904980.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17904980.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17907489.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17907489.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17909989.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17909989.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18010087.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18010087.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18012587.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18012587.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18015097.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18015097.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18017597.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18017597.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18020107.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18020107.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18120498.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18120498.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18122998.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18122998.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18125498.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18125498.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18127998.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18127998.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18130498.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18130498.0 ps Write Leveling @ DQS ck = 0
# PHY_INIT: Write Leveling completed at 18167600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 18205814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 Additive Latency = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 Qoff = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20170814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20820814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 21470814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22120814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 22125814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22130814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22140814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22795814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 22800814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 23445814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 23445814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24095814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24745814.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 25442600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26035814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26035814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26685814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27335814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27985814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 28635814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29285814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29935814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30585814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31235814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31885814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32535814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 32540814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32545814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32555814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 33215814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33965814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33965814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34615814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35265814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35915814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 36565814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37215814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37865814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38515814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 39165814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 39815814.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 40507600.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 40507600.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 40507600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41745814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41745814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 Burst Length =  8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 Burst Order = Sequential
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 CAS Latency =           6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 DLL Reset = Normal
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 Write Recovery =           6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 43045814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 43695814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44345814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44345814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44995814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 45645814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46295814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 46300814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46305814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46315814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46970814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 46975814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47215814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47865814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47865814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48515814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 49165814.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 49942600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50455814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50455814.0 ps INFO: Precharge bank   0
# Calibration Done
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51153314.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51313314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51365814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51375814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51393314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51413314.0 ps INFO: ZQ        long = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51573314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51590814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 51595814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 51615814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51625814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51643314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51818314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51835814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51853314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52028314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52045814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52063314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52268314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52285814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 52290814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52295814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 52320814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52333314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52353314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52370814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52380814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52390814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52400814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52418314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52583314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52600814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52618314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52828314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52845814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 52850814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52855814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000090 data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000091 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000092 data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000093 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000094 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000095 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000096 data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000097 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000098 data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000099 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009a data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009b data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009c data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009d data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52875814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009e data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009f data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a0 data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a1 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a2 data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a3 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a4 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a5 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52895814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a6 data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a7 data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a8 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a9 data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000aa data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ab data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ac data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ad data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52915814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ae data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000af data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b0 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b1 data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b2 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b3 data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b4 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b5 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52935814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b6 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b7 data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b8 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b9 data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ba data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bb data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bc data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bd data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52955814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000be data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bf data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c0 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c1 data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c2 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c3 data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c4 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c5 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52975814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c6 data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c7 data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c8 data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c9 data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ca data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cb data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cc data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cd data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52995814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ce data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cf data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d0 data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d1 data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d2 data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d3 data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d4 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d5 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53015814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d6 data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d7 data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d8 data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d9 data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000da data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000db data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000dc data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000dd data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000de data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000df data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 53040814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53053314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53093314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53110814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 53115814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53120814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000124 data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000125 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000126 data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000127 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000128 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000129 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012a data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012b data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012c data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012d data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53140814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012e data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012f data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000130 data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000131 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000132 data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000133 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000134 data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000135 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53160814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000136 data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000137 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000138 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000139 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013a data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013b data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013c data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013d data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53180814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013e data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013f data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000140 data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000141 data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000142 data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000143 data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000144 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000145 data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53200814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000146 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000147 data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000148 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000149 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014a data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014b data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014c data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014d data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53220814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014e data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014f data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000150 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000151 data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000152 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000153 data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000154 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000155 data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53240814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000156 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000157 data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000158 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000159 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015a data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015b data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015c data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015d data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53260814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015e data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015f data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000160 data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000161 data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000162 data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000163 data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000164 data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000165 data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53280814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000166 data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000167 data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000168 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000169 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016a data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016b data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016c data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016d data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53300814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016e data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016f data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000170 data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000171 data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000172 data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000173 data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000174 data = 3744
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000175 data = 515d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53320814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000176 data = 6e88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000177 data = a2ba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000178 data = ddd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000179 data = 4574
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017a data = bbaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017b data = 8ae9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017c data = 7791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017d data = 15d3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53340814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017e data = ef22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017f data = 2ba6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000180 data = de44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000181 data = 574d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000182 data = bc88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000183 data = ae9b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000184 data = 79d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000185 data = 5d37
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53360814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000186 data = f3aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000187 data = ba6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000188 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000189 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018a data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018b data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018c data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018d data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018e data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018f data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 53385814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53395814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53405814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53409564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53410814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53412064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53413314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53414564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53415814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53417064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53418314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53419564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53420814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53422064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53423314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53424564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53425814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53427064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53428314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53430814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 53435814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000190 data = 7b4b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000191 data = 4dde
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53445814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000192 data = f696
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000193 data = 9bbc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000194 data = ede9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000195 data = 3779
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000196 data = dbd2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000197 data = 6ef3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000198 data = b7a4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000199 data = dde7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019a data = 6f8d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019b data = bbcf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019c data = dfdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019d data = 779e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53465814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019e data = bfbe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019f data = ef3d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a0 data = 7fb9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a1 data = de7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffb7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a3 data = bcf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a4 data = ffab
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a5 data = 79ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53485814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a6 data = ff56
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a7 data = f3db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a8 data = fe69
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a9 data = e7b7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001aa data = fc17
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ab data = cf6f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ac data = f8eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ad data = 9edf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53505814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ae data = f113
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001af data = 3dbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b0 data = e226
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b1 data = 7b7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53520814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b2 data = c44c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b3 data = f6ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b4 data = 885d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b5 data = edff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b6 data = 107f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b7 data = dbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b8 data = 203b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b9 data = b7fe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 53545814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53558314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53578314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53595814.0 ps INFO: Read      bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53605814.0 ps INFO: Read      bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53609564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000090 data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53610814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000091 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53612064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000092 data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53613314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000093 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53614564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000094 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53615814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000095 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53615814.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53617064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000096 data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53618314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000097 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53619564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000098 data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53620814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000099 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53622064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009a data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53623314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009b data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53624564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009c data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53625814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009d data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53625814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53627064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009e data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53628314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009f data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53629564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a0 data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53630814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a1 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53632064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a2 data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53633314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a3 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53634564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a4 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53635814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a5 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53635814.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53637064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a6 data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53638314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a7 data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53639564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a8 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53640814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a9 data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53642064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000aa data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53643314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ab data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53644564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ac data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53645814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ad data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53645814.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53647064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ae data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53648314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000af data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53649564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b0 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53650814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b1 data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53652064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b2 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53653314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b3 data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53654564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b4 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53655814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b5 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53655814.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53657064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b6 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53658314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b7 data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53659564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b8 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53660814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b9 data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53662064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ba data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53663314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bb data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53664564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bc data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53665814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bd data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53665814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53667064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000be data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53668314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bf data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53669564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c0 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53670814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c1 data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53672064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c2 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53673314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c3 data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53674564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c4 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53675814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c5 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53675814.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53677064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c6 data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53678314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c7 data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53679564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c8 data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53680814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c9 data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53682064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ca data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53683314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cb data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53684564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cc data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53685814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cd data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53685814.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53687064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ce data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53688314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cf data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53689564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d0 data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53690814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d1 data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53692064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d2 data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53693314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d3 data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53694564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d4 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53695814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d5 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53697064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d6 data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53698314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d7 data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53699564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d8 data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53700814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d9 data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53702064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000da data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53703314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000db data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53703314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53704564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000dc data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53705814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000dd data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53707064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000de data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53708314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000df data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53968314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53985814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53995814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53999564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54000814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54002064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54003314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54004564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000124 data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54005814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000125 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54005814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54007064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000126 data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54008314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000127 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54009564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000128 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54010814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000129 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54012064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012a data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54013314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012b data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54014564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012c data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54015814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012d data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54015814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54017064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012e data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54018314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012f data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54019564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000130 data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54020814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000131 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54022064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000132 data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54023314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000133 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54024564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000134 data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54025814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000135 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54025814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54027064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000136 data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54028314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000137 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54029564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000138 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54030814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000139 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54032064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013a data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54033314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013b data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54034564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013c data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54035814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013d data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54035814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54037064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013e data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54038314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013f data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54039564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000140 data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54040814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000141 data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54042064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000142 data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54043314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000143 data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54044564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000144 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54045814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000145 data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54045814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54047064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000146 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54048314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000147 data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54049564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000148 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54050814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000149 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54052064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014a data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54053314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014b data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54054564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014c data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54055814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014d data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54055814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54057064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014e data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54058314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014f data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54059564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000150 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54060814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000151 data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54062064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000152 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54063314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000153 data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54064564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000154 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54065814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000155 data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54065814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54067064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000156 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54068314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000157 data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54069564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000158 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54070814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000159 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54072064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015a data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54073314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015b data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54074564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015c data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54075814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015d data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54075814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54077064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015e data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54078314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015f data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54079564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000160 data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54080814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000161 data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54082064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000162 data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54083314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000163 data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54084564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000164 data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54085814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000165 data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54085814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54087064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000166 data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54088314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000167 data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54089564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000168 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54090814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000169 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54092064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016a data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54093314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016b data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54094564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016c data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54095814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016d data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54095814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54097064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016e data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54098314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016f data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54099564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000170 data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54100814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000171 data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54102064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000172 data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54103314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000173 data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54104564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000174 data = 3744
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54105814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000175 data = 515d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54105814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54107064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000176 data = 6e88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54108314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000177 data = a2ba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54109564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000178 data = ddd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54110814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000179 data = 4574
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54112064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017a data = bbaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54113314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017b data = 8ae9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54114564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017c data = 7791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54115814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017d data = 15d3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54115814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54117064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017e data = ef22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54118314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017f data = 2ba6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54119564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000180 data = de44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54120814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000181 data = 574d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54122064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000182 data = bc88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54123314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000183 data = ae9b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54124564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000184 data = 79d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54125814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000185 data = 5d37
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54125814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54127064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000186 data = f3aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54128314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000187 data = ba6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54129564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54130814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54132064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54133314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54134564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54135814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54135814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54137064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54138314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54139564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000190 data = 7b4b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54140814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000191 data = 4dde
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54142064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000192 data = f696
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54143314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000193 data = 9bbc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54144564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000194 data = ede9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54145814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000195 data = 3779
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54145814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54147064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000196 data = dbd2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54148314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000197 data = 6ef3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54149564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000198 data = b7a4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54150814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000199 data = dde7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54152064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019a data = 6f8d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54153314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019b data = bbcf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54154564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019c data = dfdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54155814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019d data = 779e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54155814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54157064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019e data = bfbe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54158314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019f data = ef3d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54159564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a0 data = 7fb9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54160814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a1 data = de7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54162064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffb7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54163314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a3 data = bcf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54164564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a4 data = ffab
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54165814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a5 data = 79ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54165814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54167064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a6 data = ff56
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54168314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a7 data = f3db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54169564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a8 data = fe69
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54170814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a9 data = e7b7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54172064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001aa data = fc17
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54173314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ab data = cf6f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54174564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ac data = f8eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54175814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ad data = 9edf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54175814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54177064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ae data = f113
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54178314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001af data = 3dbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54179564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b0 data = e226
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54180814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b1 data = 7b7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54182064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b2 data = c44c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54183314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b3 data = f6ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54184564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b4 data = 885d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54185814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b5 data = edff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54187064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b6 data = 107f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54188314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b7 data = dbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54189564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = 203b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54190814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = b7fe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54192064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54193314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54193314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54194564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54195814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54197064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54198314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54578314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54595814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 54600814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54605814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54625814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54645814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54665814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54685814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54705814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54725814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54745814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54765814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54785814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = 3744
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = 515d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54805814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = 6e88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = a2ba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = ddd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = 4574
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = bbaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = 8ae9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = 7791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = 15d3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54825814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = ef22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = 2ba6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = de44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = 574d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = bc88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = ae9b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = 79d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = 5d37
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54845814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = f3aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = ba6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54865814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = 7b4b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = 4dde
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = f696
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = 9bbc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = ede9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = 3779
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54885814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = dbd2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = 6ef3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = b7a4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = dde7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = 6f8d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = bbcf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = dfdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = 779e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54905814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = bfbe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = ef3d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = 7fb9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = de7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = ffb7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = bcf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = ffab
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = 79ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54925814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = ff56
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = f3db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = fe69
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = e7b7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = fc17
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = cf6f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = f8eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = 9edf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54945814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = f113
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = 3dbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = e226
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = 7b7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = c44c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = f6ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = 885d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = edff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54965814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = 107f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = dbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = 203b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = b7fe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54985814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = 0209
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = bff1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = 04d7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = 7fe2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = 09ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = ffc4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = 1399
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = ff88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55005814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = 27f7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = ff10
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = 4f2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = fe20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = 9e93
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = fc40
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = 3de3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = f881
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55025814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = 7b03
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = f102
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = f6c3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = e204
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = ed43
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = c409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = da43
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = 8813
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55045814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = b443
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = 1027
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = 6886
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = 204f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = d10c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = 409e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = a218
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = 813d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55065814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = 44f5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = 027b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = 89ea
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = 04f6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = 13d4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = 09ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = 27a8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = 13da
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55085814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = 4f50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = 27b4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = 9ea0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = 4f68
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = 3d40
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = 9ed1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = 7a45
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = 3da2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55105814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = f48a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = 7b44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = e914
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = f689
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = d2ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = ed13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = a51f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = da27
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55125814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = 4afb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = b44f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = 9533
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = 689e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = 2a66
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = d13d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = 5409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = a27a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55145814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = a8d7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = 44f4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = 51ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = 89e9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = a399
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = 13d2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = 4732
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = 27a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = 8e64
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = 4f4a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 55170814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55180814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55190814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55194564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55195814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55197064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55198314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55199564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55200814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55202064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55203314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55204564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55205814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55207064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55208314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55209564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55210814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55212064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55213314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55215814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 55220814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55225814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = 1cc8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = 9e95
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = 3955
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = 3d2a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = 72aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = 7a54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = e554
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = f4a8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = ca6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = e951
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55240814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = 941f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = d2a3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = 28fb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = a547
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = 5133
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = 4a8e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55250814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = a266
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = 951c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = 4409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = 2a39
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = 8812
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = 5472
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = 1024
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = a8e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = 208d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = 51ca
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = 411a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = a394
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = 82f1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = 4728
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55270814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = 05e2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = 8e51
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = 0b01
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = 1ca2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = 1602
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = 3944
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = 2c04
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = 7288
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55290814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = 5808
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = e510
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = b0d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = ca20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = 616f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = 9441
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = c21b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = 2882
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55310814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = 8436
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = 5105
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = 086c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = a20b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = 101d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = 4416
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = 203a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = 882c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55330814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = 40b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = 1058
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = 8162
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = 20b0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = 02c4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = 4161
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = 0588
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = 82c2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55350814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = 0bd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = 0584
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000370 data = 17aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000371 data = 0b08
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55365814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000378 data = 7aa0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000379 data = b081
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037a data = f585
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037b data = 6102
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037c data = eb0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037d data = c205
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 55390814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55403314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55443314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55460814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 55465814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55470814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55490814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55510814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55530814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55550814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55570814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55590814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55610814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55630814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000140 data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000141 data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000142 data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000143 data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000144 data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000145 data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55650814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000146 data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000147 data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000148 data = 3744
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000149 data = 515d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014a data = 6e88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014b data = a2ba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014c data = ddd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014d data = 4574
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55670814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014e data = bbaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014f data = 8ae9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000150 data = 7791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000151 data = 15d3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55685814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000152 data = ef22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000153 data = 2ba6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000154 data = de44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000155 data = 574d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000156 data = bc88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000157 data = ae9b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000158 data = 79d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000159 data = 5d37
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015c data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015d data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 55710814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55723314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55743314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55760814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55770814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55774564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55775814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55777064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55778314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55779564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55780814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55780814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55782064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55783314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55784564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55785814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55787064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55788314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55789564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55790814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55790814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55792064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55793314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55794564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55795814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55797064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55798314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55799564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55800814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55800814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55802064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55803314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55804564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55805814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55807064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55808314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55809564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55810814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55810814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55812064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55813314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55814564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55815814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55817064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55818314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55819564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55820814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55820814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55822064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55823314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55824564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55825814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55827064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55828314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55829564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55830814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55830814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55832064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55833314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55834564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55835814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55837064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55838314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55839564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55840814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55840814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55842064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55843314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55844564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55845814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55847064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55848314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55849564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55850814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55850814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55852064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55853314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55854564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55855814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55857064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55858314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55859564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55860814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55860814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55862064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55863314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55864564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55865814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55867064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55868314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55869564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55870814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55870814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55872064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55873314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55874564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55875814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55877064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55878314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55879564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = 3744
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55880814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = 515d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55880814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55882064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = 6e88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55883314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = a2ba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55884564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = ddd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55885814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = 4574
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55887064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = bbaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55888314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = 8ae9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55889564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = 7791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55890814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = 15d3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55890814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55892064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = ef22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55893314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = 2ba6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55894564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = de44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55895814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = 574d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55897064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = bc88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55898314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = ae9b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55899564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = 79d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55900814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = 5d37
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55900814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55902064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = f3aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55903314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = ba6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55904564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55905814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55907064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55908314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55909564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55910814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55910814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55912064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55913314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55914564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = 7b4b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55915814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = 4dde
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55917064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = f696
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55918314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = 9bbc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55919564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ede9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55920814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = 3779
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55920814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55922064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = dbd2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55923314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = 6ef3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55924564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = b7a4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55925814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = dde7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55927064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = 6f8d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55928314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = bbcf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55929564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = dfdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55930814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = 779e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55930814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55932064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = bfbe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55933314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = ef3d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55934564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = 7fb9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55935814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = de7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55937064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = ffb7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55938314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = bcf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55939564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = ffab
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55940814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = 79ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55940814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55942064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = ff56
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55943314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = f3db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55944564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = fe69
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55945814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = e7b7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55947064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = fc17
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55948314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = cf6f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55949564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = f8eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55950814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = 9edf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55950814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55952064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = f113
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55953314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = 3dbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55954564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = e226
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55955814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = 7b7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55957064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = c44c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55958314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = f6ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55959564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = 885d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55960814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = edff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55960814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55962064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = 107f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55963314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = dbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55964564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = 203b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55965814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = b7fe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55967064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55968314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55969564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55970814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55970814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55972064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = 0209
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55973314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = bff1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55974564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = 04d7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55975814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = 7fe2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55977064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = 09ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55978314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = ffc4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55979564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = 1399
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55980814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = ff88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55980814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55982064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = 27f7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55983314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = ff10
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55984564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = 4f2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55985814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = fe20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55987064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = 9e93
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55988314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = fc40
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55989564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = 3de3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55990814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = f881
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55990814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55992064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = 7b03
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55993314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = f102
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55994564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = f6c3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55995814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = e204
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55997064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ed43
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55998314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = c409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55999564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = da43
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56000814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = 8813
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56000814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56002064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = b443
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56003314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = 1027
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56004564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = 6886
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56005814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = 204f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56007064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = d10c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56008314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = 409e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56009564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = a218
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56010814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = 813d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56010814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56012064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = 44f5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56013314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = 027b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56014564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = 89ea
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56015814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = 04f6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56017064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = 13d4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56018314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = 09ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56019564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = 27a8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56020814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = 13da
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56020814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56022064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = 4f50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56023314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = 27b4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56024564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = 9ea0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56025814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = 4f68
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56027064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = 3d40
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56028314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = 9ed1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56029564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = 7a45
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56030814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = 3da2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56030814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56032064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = f48a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56033314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = 7b44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56034564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = e914
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56035814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = f689
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56037064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = d2ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56038314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ed13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56039564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = a51f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56040814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = da27
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56040814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56042064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = 4afb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56043314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = b44f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = 9533
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = 689e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = 2a66
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = d13d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56049564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = 5409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56050814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = a27a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56050814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56052064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = a8d7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56053314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = 44f4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56054564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = 51ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56055814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = 89e9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56057064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = a399
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56058314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = 13d2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = 4732
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = 27a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56060814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = 8e64
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = 4f4a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = 1cc8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = 9e95
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = 3955
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = 3d2a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56069564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = 72aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56070814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = 7a54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56070814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56072064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = e554
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56073314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = f4a8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56074564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ca6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56075814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = e951
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56077064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = 941f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56078314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = d2a3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = 28fb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = a547
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56080814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = 5133
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = 4a8e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = a266
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = 951c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = 4409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = 2a39
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56089564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = 8812
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56090814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = 5472
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56090814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56092064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = 1024
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56093314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = a8e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56094564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = 208d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56095814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = 51ca
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56097064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = 411a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56098314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = a394
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56099564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = 82f1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56100814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = 4728
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56100814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56102064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = 05e2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56103314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = 8e51
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56104564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = 0b01
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56105814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = 1ca2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56107064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = 1602
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56108314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = 3944
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56109564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = 2c04
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56110814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = 7288
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56110814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56112064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = 5808
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56113314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = e510
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56114564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = b0d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56115814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ca20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56117064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = 616f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56118314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = 9441
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56119564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = c21b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56120814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = 2882
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56120814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56122064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = 8436
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56123314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = 5105
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56124564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = 086c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56125814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = a20b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56127064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = 101d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56128314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = 4416
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56129564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = 203a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56130814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = 882c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56130814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56132064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = 40b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56133314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = 1058
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56134564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = 8162
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56135814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = 20b0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56137064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = 02c4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56138314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = 4161
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56139564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = 0588
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56140814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = 82c2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56140814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56142064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = 0bd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56143314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = 0584
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56144564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000370 data = 17aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56145814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000371 data = 0b08
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56147064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56148314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56149564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56150814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56152064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56153314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56154564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000378 data = 7aa0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56155814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000379 data = b081
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56157064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037a data = f585
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56158314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037b data = 6102
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56158314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56159564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037c data = eb0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56160814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037d data = c205
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56162064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56163314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56738314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56755814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 56760814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56765814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000124 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000125 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000126 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000127 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000128 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000129 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56785814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000130 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000131 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000132 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000133 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000134 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000135 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56805814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000136 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000137 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000138 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56825814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000140 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000141 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000142 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000143 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000144 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000145 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56845814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000146 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000147 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000148 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000149 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56865814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000150 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000151 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000152 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000153 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000154 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000155 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56885814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000156 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000157 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000158 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000159 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56905814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000160 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000161 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000162 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000163 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000164 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000165 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56925814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000166 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000167 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000168 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000169 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56945814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000170 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000171 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000172 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000173 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000174 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000175 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56965814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000176 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000177 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000178 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000179 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56985814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000180 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000181 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000182 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000183 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000184 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000185 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57005814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000186 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000187 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000188 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000189 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57025814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000190 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000191 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000192 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000193 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000194 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000195 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57045814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000196 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000197 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000198 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000199 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57065814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a1 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a3 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a4 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57085814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a6 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a8 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001aa data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ab data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ac data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ad data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57105814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ae data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001af data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b0 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57120814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b2 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b4 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b6 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b8 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 57145814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57158314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57178314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57195814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57205814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57209564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57210814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57212064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57213314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57214564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57215814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57217064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57218314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57219564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57220814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57222064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57223314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57224564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57225814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57225814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57227064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57228314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57235814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57239564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57240814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57242064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57243314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57244564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000124 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57245814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000125 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57245814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57247064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000126 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57248314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000127 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57249564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000128 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57250814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000129 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57252064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57253314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57254564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57255814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57255814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57257064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57258314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57259564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000130 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57260814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000131 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57262064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000132 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57263314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000133 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57264564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000134 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57265814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000135 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57265814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57267064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000136 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57268314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000137 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57269564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000138 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57270814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57272064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57273314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57274564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57275814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57275814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57277064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57278314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57279564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000140 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57280814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000141 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57282064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000142 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57283314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000143 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57284564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000144 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57285814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000145 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57285814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57287064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000146 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57288314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000147 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57289564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000148 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57290814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000149 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57292064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57293314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57294564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57295814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57295814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57297064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57298314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57299564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000150 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57300814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000151 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57302064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000152 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57303314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000153 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57304564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000154 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57305814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000155 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57305814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57307064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000156 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57308314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000157 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57309564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000158 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57310814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000159 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57312064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57313314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57314564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57315814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57315814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57317064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57318314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57319564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000160 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57320814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000161 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57322064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000162 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57323314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000163 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57324564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000164 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57325814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000165 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57325814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57327064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000166 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57328314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000167 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57329564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000168 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57330814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000169 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57332064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57333314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57334564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57335814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57335814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57337064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57338314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57339564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000170 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57340814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000171 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57342064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000172 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57343314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000173 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57344564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000174 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57345814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000175 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57345814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57347064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000176 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57348314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000177 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57349564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000178 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57350814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000179 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57352064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57353314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57354564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57355814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57355814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57357064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57358314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57359564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000180 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57360814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000181 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57362064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000182 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57363314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000183 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57364564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000184 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57365814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000185 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57365814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57367064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000186 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57368314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000187 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57369564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57370814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57372064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57373314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57374564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57375814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57375814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57377064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57378314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57379564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000190 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57380814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000191 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57382064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000192 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57383314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000193 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57384564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000194 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57385814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000195 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57385814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57387064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000196 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57388314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000197 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57389564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000198 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57390814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000199 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57392064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57393314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57394564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57395814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57395814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57397064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57398314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57399564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57400814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a1 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57402064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57403314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a3 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57404564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a4 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57405814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57405814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57407064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a6 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57408314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57409564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a8 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57410814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57412064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001aa data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57413314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ab data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57414564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ac data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57415814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ad data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57415814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57417064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ae data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57418314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001af data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57419564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b0 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57420814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57422064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b2 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57423314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57424564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b4 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57425814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57427064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b6 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57428314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57429564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57430814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57432064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57433314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57433314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57434564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57435814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57437064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57438314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57813314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57830814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 57835814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57840814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57860814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57880814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57900814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57920814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57940814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57960814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57980814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58000814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58020814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58040814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58060814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58080814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58100814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58120814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58140814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58160814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58180814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58200814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58220814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58240814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58260814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58280814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58300814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58320814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58340814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58360814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 58385814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58395814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58405814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58409564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58410814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58412064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58413314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58414564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58415814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58417064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58418314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58419564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58420814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58422064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58423314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58424564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58425814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58427064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58428314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58430814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 58435814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58445814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58465814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58485814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58505814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58525814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58545814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58565814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58585814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58600814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000370 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000371 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 58625814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58638314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58658314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58675814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58685814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58689564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58690814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58692064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58693314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58694564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58695814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58695814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58697064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58698314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58699564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58700814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58702064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58703314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58704564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58705814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58705814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58707064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58708314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58709564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58710814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58712064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58713314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58714564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58715814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58715814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58717064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58718314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58719564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58720814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58722064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58723314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58724564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58725814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58725814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58727064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58728314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58729564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58730814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58732064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58733314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58734564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58735814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58735814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58737064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58738314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58739564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58740814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58742064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58743314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58744564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58745814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58745814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58747064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58748314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58749564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58750814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58752064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58753314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58754564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58755814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58755814.0 ps INFO: Read      bank 0 col 288, auto precharge 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58757064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58758314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58759564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58760814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58762064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58763314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58764564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58765814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 58765814.0 ps INFO: Auto Precharge bank           0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58767064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58768314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58769564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58770814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58772064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58773314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58774564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58775814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58777064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58778314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58788314.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58948314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58965814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58975814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58979564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58980814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58982064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58983314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58984564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58985814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58985814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58987064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58988314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58989564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58990814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58992064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58993314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58994564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58995814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58995814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58997064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58998314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58999564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59000814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59002064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59003314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59004564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59005814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59005814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59007064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59008314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59009564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59010814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59012064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59013314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59014564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59015814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59015814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59017064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59018314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59019564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59020814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59022064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59023314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59024564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59025814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59025814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59027064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59028314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59029564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59030814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59032064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59033314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59034564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59035814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59035814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59037064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59038314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59039564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59040814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59042064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59043314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59045814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59049564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59050814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59052064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59053314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59054564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59055814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59055814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59057064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59058314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59065814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59069564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59070814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59072064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59073314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59074564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59075814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59075814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59077064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59078314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59085814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59089564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59090814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59092064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59093314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59094564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59095814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59095814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59097064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59098314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59099564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59100814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59102064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59103314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59104564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59105814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59105814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59107064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59108314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59109564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59110814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59112064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59113314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59114564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59115814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59115814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59117064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59118314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59119564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59120814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59122064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59123314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59124564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59125814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59125814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59127064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59128314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59129564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59130814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59132064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59133314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59134564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59135814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59135814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59137064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59138314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59139564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59140814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59142064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59143314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59144564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59145814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59145814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59147064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59148314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59149564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59150814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59152064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59153314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59154564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59155814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59155814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59157064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59158314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59159564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59160814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59162064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59163314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59164564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59165814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59165814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59167064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59168314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59169564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59170814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59172064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59173314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59174564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59175814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59175814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59177064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59178314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59179564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59180814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59182064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59183314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59184564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59185814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59185814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59187064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59188314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59189564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59190814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59192064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59193314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59194564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59195814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59195814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59197064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59198314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59199564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59200814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59202064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59203314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59204564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59205814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59205814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59207064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59208314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59209564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59210814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59212064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59213314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59214564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59215814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59215814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59217064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59218314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59219564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59220814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59222064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59223314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59224564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59225814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59225814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59227064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59228314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59229564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59230814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59232064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59233314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59234564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59235814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59235814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59237064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59238314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59239564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59240814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59242064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59243314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59244564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59245814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59245814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59247064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59248314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59249564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59250814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59252064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59253314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59254564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59255814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59257064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59258314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59259564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000370 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59260814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000371 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59262064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59263314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59263314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59264564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59265814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59267064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59268314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59733314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59750814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 59755814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59760814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f0 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f1 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f2 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f3 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f4 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f6 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59780814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59800814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59820814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59840814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59860814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59880814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59900814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59920814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59935814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000140 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000141 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000142 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000143 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000144 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000145 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000146 data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000147 data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 59960814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59973314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59993314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60010814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60020814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60024564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f0 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60025814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f1 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60027064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f2 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60028314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f3 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60029564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f4 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60030814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60030814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60032064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f6 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60033314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60034564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f8 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60035814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60037064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fa data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60038314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60039564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fc data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60040814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60040814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60042064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fe data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60043314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60044564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000100 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60045814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60047064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000102 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60048314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60049564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000104 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60050814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60050814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60052064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000106 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60053314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60054564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000108 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60055814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60057064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60058314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60059564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60060814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60060814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60062064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60063314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60064564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000110 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60065814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60067064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000112 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60068314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60069564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000114 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60070814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000115 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60070814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60072064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000116 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60073314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000117 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60074564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000118 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60075814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000119 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60077064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60078314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60079564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60080814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60080814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60082064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60083314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60084564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000120 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60085814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000121 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60087064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000122 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60088314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000123 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60089564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000124 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60090814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000125 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60090814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60092064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000126 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60093314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000127 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60094564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000128 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60095814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000129 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60097064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60098314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60099564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60100814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60100814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60102064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60103314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60104564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000130 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60105814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000131 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60107064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000132 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60108314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000133 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60109564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000134 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60110814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60110814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60112064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000136 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60113314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60114564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000138 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60115814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60117064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60118314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60119564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60120814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60122064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60123314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60124564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000140 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60125814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000141 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60127064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000142 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60128314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000143 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60128314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60129564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000144 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60130814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000145 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60132064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000146 data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60133314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000147 data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60423314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60440814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 60445814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60450814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ea data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001eb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ec data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ee data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f0 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f2 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60470814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fa data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fc data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60490814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fe data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000200 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000202 data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000204 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60510814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000206 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000208 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020a data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020d data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60530814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020f data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000211 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000213 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000215 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60550814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000217 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000219 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021b data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021d data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60570814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021f data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000221 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000223 data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000225 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60590814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000227 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000229 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022b data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022c data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60610814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022e data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000230 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000232 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000234 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60630814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000236 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000238 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023a data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023c data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60650814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023e data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000240 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000242 data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000244 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60670814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000246 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000248 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024a data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024d data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60690814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024f data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000251 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000253 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000255 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60710814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000257 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000259 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025b data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025d data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60730814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025f data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000261 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000263 data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000265 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60750814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000267 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000269 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026b data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026c data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60770814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026e data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000270 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60790814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000278 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000279 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027a data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027c data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60810814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027e data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000280 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000281 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60825814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000282 data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000283 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000284 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000285 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000286 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000287 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000288 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028a data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028d data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 60850814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60863314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60903314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60920814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 60925814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60930814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60950814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 60975814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60985814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60995814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60999564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c0 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61000814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61002064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c2 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61003314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61004564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c4 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61005814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61007064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c6 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61008314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61009564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c0 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61010814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61012064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c2 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61013314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61014564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c4 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61015814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61017064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c6 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61018314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61020814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 61025814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61030814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61045814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61055814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61075814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61095814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61115814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61135814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61155814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61175814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61195814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61215814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61235814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61255814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61275814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61295814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61315814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61335814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61355814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61375814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61395814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61415814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61435814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61455814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61475814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61490814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 61515814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61528314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61563314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61580814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 61585814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61590814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61610814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61630814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61650814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61670814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61690814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61710814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61730814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61750814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61770814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61790814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61810814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61830814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61850814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61870814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61890814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61910814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61930814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 61955814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61968314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61988314.0 ps INFO: Activate  bank 0 row 0db7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62005814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62010814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62030814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62040814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62050814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62054564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62055814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62057064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62058314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62059564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62060814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62062064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62063314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62064564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62065814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62067064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62068314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62069564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62070814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62072064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62073314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62075814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62080814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62090814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62110814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62130814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62150814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62170814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62190814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62210814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62230814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62250814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62270814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62290814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62310814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62330814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62350814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62370814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62390814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62410814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62430814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62450814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62470814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ab data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ac data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62490814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ae data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62510814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ba data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62530814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000be data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62550814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ca data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62570814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cf data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62590814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000db data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dd data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62610814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000df data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62630814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000eb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ec data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62650814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ee data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62670814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62690814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fe data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000100 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000101 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000102 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000103 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000104 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000105 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62710814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000106 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000107 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000108 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000109 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62730814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000110 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000111 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000112 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000113 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000114 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000115 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62750814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000116 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000117 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000118 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000119 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62765814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000120 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000121 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000125 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000126 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000127 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62790814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62803314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62838314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62855814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62860814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62865814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ba data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62885814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62905814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62925814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62945814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62970814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62980814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62990814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62994564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62995814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62997064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62998314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63009564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63010814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63012064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63013314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63015814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 63020814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63025814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63040814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63050814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63070814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63090814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000314 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63110814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000316 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000318 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63130814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63150814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63170814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63190814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63210814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63230814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63250814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63270814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63290814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63310814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63330814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63350814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63370814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63390814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63410814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63430814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63450814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63470814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63490814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63510814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63530814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63550814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63570814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63590814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63610814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63630814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63650814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63670814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 63695814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63708314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63728314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63745814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 63750814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63755814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63775814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63795814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63815814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63830814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 63855814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63868314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63888314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63905814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63915814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63919564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002b8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63920814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002b9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63922064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ba data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63923314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63924564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63925814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63925814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63927064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63928314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63929564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63930814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63932064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63933314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63934564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63935814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63935814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63937064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63938314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63939564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63940814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63942064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63943314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63944564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63945814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63945814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63947064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63948314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63949564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63950814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63952064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63953314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63954564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63955814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63955814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63957064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63958314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63959564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63960814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63962064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63963314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63964564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63965814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63965814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63967064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63968314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63969564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63970814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63972064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63973314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63974564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63975814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63975814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63977064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63978314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63979564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63980814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63982064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63983314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63984564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63985814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63985814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63987064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63988314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63989564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63990814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63992064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63993314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63994564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63995814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63995814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63997064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63998314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64005814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64009564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64010814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64012064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64013314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64014564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64015814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64015814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64017064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64018314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64019564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64020814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64022064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64023314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64024564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64025814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64025814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64027064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64028314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64029564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64030814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64032064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64033314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64034564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000314 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64035814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64035814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64037064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000316 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64038314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64039564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000318 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64040814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64042064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64043314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64044564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64045814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64045814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64047064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64048314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64049564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64050814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64052064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64053314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64054564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64055814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64055814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64057064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64058314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64059564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64060814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64062064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64063314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64064564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64065814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64065814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64067064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64068314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64069564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64070814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64072064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64073314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64074564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64075814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000335 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64075814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64077064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64078314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000337 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64079564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64080814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000339 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64082064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64083314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64084564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64085814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64085814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64087064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64088314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64089564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64090814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64092064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64093314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64094564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64095814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64095814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64097064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64098314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64099564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64100814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64102064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64103314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64104564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64105814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64105814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64107064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64108314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64109564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64110814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64112064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64113314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64114564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000354 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64115814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64115814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64117064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000356 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64118314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64119564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64120814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64122064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64123314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64124564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64125814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64125814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64127064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64128314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64129564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64130814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64132064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64133314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64134564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64135814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64135814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64137064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64138314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64139564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64140814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64142064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64143314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64144564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64145814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64145814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64147064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64148314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64149564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64150814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64152064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64153314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64154564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64155814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000375 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64155814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64157064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64158314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000377 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64159564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64160814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000379 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64162064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64163314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64164564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64165814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64165814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64167064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64168314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64169564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64170814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64172064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64173314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64174564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64175814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64175814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64177064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64178314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64179564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64180814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64182064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64183314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64184564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64185814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64185814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64187064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64188314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64189564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64190814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64192064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64193314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64194564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000394 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64195814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64195814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64197064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000396 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64198314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000398 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64204564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64205814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64205814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64207064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64208314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64209564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64210814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64212064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64213314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64214564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64215814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64215814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64217064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64218314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64219564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64220814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64222064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64223314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64224564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64225814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64225814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64227064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64228314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003af data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64229564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64230814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64232064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64233314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64234564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64235814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64235814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64237064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64238314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64239564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64240814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64242064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64243314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64244564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64245814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64245814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64247064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64248314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64249564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64250814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64252064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64253314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64254564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64255814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64255814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64257064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64258314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64259564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64260814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64262064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64263314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64264564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64265814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64265814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64267064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64268314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64269564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64270814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64272064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64273314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64274564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64275814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64275814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64277064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64278314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64279564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64280814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64282064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64283314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64284564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64285814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64285814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64287064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64288314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64289564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64290814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64292064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64293314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64294564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64295814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64295814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64297064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64298314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64299564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64300814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64302064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64303314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64304564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64305814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64305814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64307064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64308314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64309564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64310814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64312064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64313314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64314564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64315814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 64315814.0 ps INFO: Auto Precharge bank           0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64317064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64318314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64319564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64320814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64322064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64323314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64324564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64325814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64327064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64328314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64338314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64355814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64365814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64369564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64370814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64372064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64373314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64374564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64375814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64375814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64377064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64378314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64379564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64380814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64382064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64383314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64384564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64385814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64385814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64387064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64388314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64389564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64390814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64392064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64393314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64394564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000014 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64395814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64395814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64397064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000016 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64398314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64399564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000018 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64400814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64402064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64403314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64404564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64405814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64405814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64407064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64408314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64409564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64410814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64412064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64413314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64414564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64415814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64417064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64418314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64419564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64420814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64422064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64423314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64423314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64424564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64425814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64427064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64428314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65038314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65055814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 65060814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65065814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000118 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000119 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000120 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000121 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000122 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000123 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000124 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000125 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65085814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000126 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000127 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000128 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000129 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65105814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000130 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000131 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000132 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000133 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000134 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000135 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65125814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000136 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000137 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000138 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000139 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65145814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000140 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000141 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000142 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000143 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000144 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000145 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65165814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000146 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000147 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000148 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000149 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65185814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000150 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000151 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000152 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000153 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000154 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000155 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65205814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000156 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000157 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000158 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000159 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65225814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000160 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000161 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000162 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000163 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000164 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000165 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65245814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000166 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000167 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000168 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000169 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65265814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000170 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000171 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000172 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000173 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000174 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000175 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65285814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000176 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000177 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000178 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000179 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65305814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000180 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000181 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000182 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000183 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000184 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000185 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65325814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000186 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000187 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000188 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000189 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65345814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000190 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000191 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000192 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000193 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000194 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000195 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000196 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000197 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 65370814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65380814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65390814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65394564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000198 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65395814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000199 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65397064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65398314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65399564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019c data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65400814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019d data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65402064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65403314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65404564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000198 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65405814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000199 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65407064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65408314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65409564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019c data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65410814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019d data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65412064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65413314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65415814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 65420814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65425814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000198 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000199 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65440814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65450814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001aa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ac data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ae data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65470814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65490814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65510814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65530814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65550814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65570814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65590814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65610814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65625814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 65650814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65663314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65698314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65715814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 65720814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65725814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000238 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000239 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000240 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000241 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000242 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000243 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000244 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000245 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65745814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000246 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000247 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000248 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000249 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65765814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000250 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000252 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000254 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65785814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000256 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000258 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000259 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65805814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000260 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000261 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000262 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000263 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000264 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000265 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65825814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000266 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000267 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000268 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000269 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65845814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000270 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000271 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000272 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000273 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000274 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000275 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65865814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000276 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000277 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000278 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000279 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65885814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000280 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000281 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000282 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000283 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000284 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000285 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65905814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000286 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000287 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000288 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000289 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65925814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000290 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000291 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000292 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000293 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000294 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000295 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65945814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000296 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000297 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000298 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000299 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65965814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65985814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ab data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ad data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66005814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002af data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66025814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66045814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66065814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66085814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66105814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66125814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66145814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66165814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66185814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66205814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fe data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000300 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000301 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000302 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000303 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000304 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000305 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66225814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000306 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000307 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000308 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000309 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66245814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000310 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000311 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000312 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000313 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000314 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000315 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66265814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000316 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000317 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000318 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000319 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66285814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000320 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000321 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000322 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000323 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000324 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000325 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66305814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000326 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000327 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000328 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000329 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66325814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000331 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000333 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000335 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66345814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000337 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000339 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 66370814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66383314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66403314.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66563314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66580814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66590814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66594564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000340 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66595814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000341 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66597064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000342 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66598314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000343 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66599564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000344 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66600814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000345 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66602064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000346 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66603314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000347 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66604564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000340 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66605814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000341 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66607064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000342 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66608314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000343 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66609564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000344 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66610814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000345 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66612064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000346 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66613314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000347 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66615814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 66620814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66625814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000340 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000342 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000344 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000346 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000348 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66640814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66650814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000350 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000352 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000354 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000356 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000358 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66670814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000361 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000363 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000365 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66690814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000367 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66710814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66730814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66750814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66770814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66790814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66810814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66830814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66850814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66870814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66890814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66910814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66930814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66950814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66970814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66990814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67010814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67030814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67045814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 67070814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67083314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67118314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67135814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 67140814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67145814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000018 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000019 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000020 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000021 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000022 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000024 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67165814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000026 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000028 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67185814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000030 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000032 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000034 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67205814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000036 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000038 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67225814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000040 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000041 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000042 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000043 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000044 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000045 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67245814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000046 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000047 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000048 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000049 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67265814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000050 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000051 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000052 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000053 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000054 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000055 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67285814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000056 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000057 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000058 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000059 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67305814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000060 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000061 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000062 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000063 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000064 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000065 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67325814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000066 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000067 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000068 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000069 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67345814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000070 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000071 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000072 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000073 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000074 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000075 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67365814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000076 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000077 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000078 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000079 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67385814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000080 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000081 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000082 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000083 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000084 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000085 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67405814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000086 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000087 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000088 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000089 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67425814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000090 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000091 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000092 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000093 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000094 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000095 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67445814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000096 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000097 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000098 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000099 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67465814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67485814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000aa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ac data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67505814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ae data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67525814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ba data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67545814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bf data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 67570814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67580814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67590814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67594564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000c8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67595814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000c9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67597064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ca data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67598314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67599564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cc data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67600814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cd data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67602064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ce data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67603314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67604564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000c8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67605814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000c9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67607064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ca data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67608314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67609564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cc data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67610814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cd data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67612064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ce data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67613314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67615814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 67620814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67625814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cd data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cf data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67640814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67650814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000db data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000de data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67670814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ea data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ec data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67690814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ee data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67710814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fa data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67730814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ff data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000100 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000101 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000102 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000103 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000104 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000105 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67750814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000106 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000107 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000108 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000109 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67770814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000110 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000111 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000112 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000113 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000114 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000115 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67790814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000116 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000117 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000118 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000119 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67810814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000120 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000121 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000122 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000123 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000124 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000125 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67830814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000126 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000127 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000128 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000129 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67850814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000130 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000131 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000132 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000133 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000134 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000135 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67870814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000136 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000137 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000138 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000139 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67890814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000140 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000141 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000142 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000143 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000144 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000145 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67910814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000146 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000147 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000148 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000149 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67930814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000150 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000151 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000152 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000153 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000154 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000155 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67950814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000156 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000157 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000158 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000159 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67970814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000160 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000161 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000162 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000163 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000164 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000165 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67990814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000166 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000167 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000168 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000169 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68010814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000170 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000171 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000172 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000173 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000174 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000175 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68030814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000176 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000177 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000178 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000179 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68050814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000180 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000181 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000182 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000183 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000184 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000185 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68070814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000186 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000187 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000188 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000189 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68090814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000190 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000191 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68105814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000192 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000193 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000194 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000195 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000196 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000197 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000198 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000199 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 68130814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68143314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68188314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68205814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 68210814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68215814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68235814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68255814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68275814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68295814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68315814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68335814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68355814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68375814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68395814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68415814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68435814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68455814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68475814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68495814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68515814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68535814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68555814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 68580814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68590814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68600814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68604564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68605814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68607064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68608314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68609564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68610814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68612064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68613314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68614564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68615814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68617064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68618314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68619564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68620814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68622064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68623314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68625814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 68630814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68640814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68660814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68680814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68700814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68720814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68740814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68760814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68780814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68800814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68820814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68840814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68860814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68880814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68900814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68920814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68940814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68955814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 68980814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68993314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69013314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69030814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69040814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69049564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69050814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69050814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69052064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69053314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69054564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69055814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69057064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69058314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69060814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69069564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69070814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69070814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69072064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69073314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69074564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69075814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69077064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69078314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69080814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69089564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69090814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69090814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69092064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69093314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69094564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69095814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69097064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69098314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69099564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69100814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69100814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69102064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69103314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69104564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69105814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69107064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69108314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69109564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69110814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69110814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69112064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69113314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69114564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69115814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69117064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69118314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69119564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69120814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69120814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69122064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69123314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69124564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69125814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69127064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69128314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69129564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69130814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69130814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69132064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69133314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69134564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69135814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69137064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69138314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69139564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69140814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69140814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69142064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69143314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69144564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69145814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69147064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69148314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69149564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69150814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69150814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69152064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69153314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69154564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69155814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69157064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69158314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69159564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69160814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69160814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69162064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69163314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69164564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69165814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69167064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69168314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69169564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69170814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69170814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69172064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69173314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69174564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69175814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69177064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69178314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69179564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69180814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69180814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69182064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69183314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69184564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69185814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69187064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69188314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69189564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69190814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69190814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69192064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69193314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69194564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69195814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69197064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69198314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69199564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69200814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69200814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69202064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69203314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69204564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69205814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69207064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69208314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69209564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69210814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69210814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69212064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69213314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69214564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69215814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69217064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69218314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69219564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69220814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69220814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69222064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69223314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69224564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69225814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69227064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69228314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69229564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69230814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69230814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69232064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69233314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69234564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69235814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69237064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69238314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69239564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69240814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69240814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69242064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69243314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69244564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69245814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69247064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69248314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69249564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69250814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69250814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69252064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69253314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69254564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69255814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69257064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69258314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69259564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69260814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69260814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69262064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69263314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69264564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69265814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69267064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69268314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69269564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69270814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69270814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69272064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69273314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69274564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69275814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69277064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69278314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69279564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69280814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69280814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69282064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69283314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69284564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69285814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69287064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69288314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69289564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69290814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69290814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69292064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69293314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69294564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69295814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69297064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69298314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69299564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69300814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69300814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69302064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69303314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69304564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69305814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69307064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69308314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69309564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69310814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69310814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69312064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69313314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69314564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69315814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69317064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69318314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69319564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69320814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69320814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69322064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69323314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69324564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69325814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69327064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69328314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69329564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69330814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69330814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69332064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69333314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69334564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69335814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69337064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69338314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69339564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69340814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69340814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69342064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69343314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69344564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69345814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69347064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69348314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69349564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69350814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69350814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69352064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69353314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69354564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69355814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69357064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69358314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69359564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69360814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69360814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69362064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69363314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69364564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69365814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69367064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69368314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69369564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69370814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69370814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69372064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69373314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69374564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69375814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69377064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69378314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69379564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69380814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69380814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69382064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69383314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69384564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69385814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69387064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69388314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69389564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69390814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69390814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69392064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69393314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69394564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69395814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69397064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69398314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69399564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69400814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69402064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69403314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69404564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69405814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69407064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69408314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69408314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69409564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69410814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69412064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69413314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69943314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69960814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69970814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69974564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69975814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69977064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69978314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69979564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69980814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69980814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69982064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69983314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69984564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69985814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69987064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69988314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69989564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69990814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69990814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69992064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69993314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69994564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69995814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69997064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69998314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69999564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70000814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70000814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70002064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70003314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70004564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70005814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70007064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70008314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70009564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70010814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70010814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70012064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70013314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70014564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70015814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70017064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70018314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70019564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70020814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70020814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70022064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70023314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70024564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70025814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70027064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70028314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70029564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70030814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70030814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70032064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70033314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70034564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70035814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70037064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70038314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70039564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70040814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70040814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70042064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70043314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70049564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70050814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70050814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70052064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70053314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70054564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70055814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70057064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70058314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70060814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70069564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70070814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70070814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70072064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70073314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70074564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70075814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70077064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70078314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70080814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70089564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70090814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70090814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70092064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70093314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70094564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70095814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70097064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70098314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70099564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70100814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70100814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70102064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70103314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70104564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70105814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70107064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70108314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70109564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70110814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70110814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70112064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70113314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70114564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70115814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70117064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70118314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70119564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70120814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70120814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70122064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70123314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70124564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70125814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70127064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70128314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70129564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70130814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70130814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70132064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70133314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70134564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70135814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70137064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70138314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70139564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70140814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70140814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70142064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70143314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70144564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70145814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70147064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70148314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70149564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70150814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70150814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70152064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70153314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70154564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70155814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70157064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70158314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70159564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70160814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70160814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70162064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70163314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70164564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70165814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70167064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70168314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70169564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70170814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70170814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70172064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70173314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70174564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70175814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70177064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70178314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70179564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70180814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70180814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70182064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70183314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70184564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70185814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70187064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70188314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70189564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70190814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70190814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70192064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70193314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70194564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70195814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70197064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70198314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70199564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70200814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70200814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70202064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70203314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70204564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70205814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70207064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70208314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70209564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70210814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70210814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70212064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70213314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70214564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70215814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70217064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70218314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70219564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70220814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70220814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70222064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70223314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70224564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70225814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70227064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70228314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70229564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70230814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70230814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70232064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70233314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70234564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70235814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70237064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70238314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70239564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70240814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70240814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70242064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70243314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70244564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70245814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70247064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70248314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70249564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70250814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70250814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70252064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70253314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70254564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70255814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70257064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70258314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70259564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70260814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70260814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70262064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70263314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70264564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70265814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70267064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70268314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70269564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70270814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70270814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70272064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70273314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70274564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70275814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70277064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70278314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70279564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70280814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70280814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70282064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70283314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70284564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70285814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70287064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70288314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70289564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70290814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70290814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70292064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70293314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70294564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70295814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70297064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70298314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70299564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70300814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70300814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70302064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70303314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70304564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70305814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70307064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70308314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70309564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70310814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70310814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70312064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70313314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70314564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70315814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70317064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70318314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70319564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70320814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70320814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70322064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70323314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70324564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70325814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70327064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70328314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70329564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70330814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70332064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70333314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70334564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70335814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70337064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70338314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70338314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70339564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70340814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70342064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70343314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70903314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70920814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 70925814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70930814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70950814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70970814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70990814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71010814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71030814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71050814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71070814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71085814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 71110814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71123314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71158314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71175814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71185814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71189564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000138 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71190814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71192064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71193314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71194564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71195814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71197064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71198314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71199564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000138 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71200814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71202064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71203314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71203314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71204564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71205814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71207064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71208314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71223314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71240814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 71245814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71250814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71265814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71275814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71290814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71310814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71330814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000211 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000213 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000215 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71350814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000217 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000219 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71370814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71390814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71410814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000230 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000232 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000234 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71430814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000236 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000238 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71450814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000240 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000242 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000244 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71470814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000246 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71490814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71510814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71530814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71550814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71565814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 71590814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71603314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71623314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71640814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71650814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71654564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71655814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71657064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71658314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71659564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71660814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71660814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71662064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71663314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71664564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71665814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71667064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71668314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71669564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71670814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71670814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71672064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71673314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71674564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71675814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71677064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71678314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71679564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71680814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71680814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71682064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71683314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71684564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71685814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71687064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71688314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71689564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71690814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71690814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71692064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71693314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71694564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71695814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71697064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71698314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71699564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71700814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71700814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71702064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71703314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71704564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71705814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71707064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71708314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71709564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71710814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71710814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71712064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71713314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71714564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71715814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000211 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71717064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71718314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000213 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71719564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71720814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000215 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71720814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71722064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71723314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000217 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71724564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71725814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000219 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71727064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71728314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71729564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71730814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71730814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71732064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71733314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71734564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71735814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71737064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71738314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71739564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71740814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71740814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71742064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71743314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71744564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71745814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71747064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71748314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71749564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71750814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71750814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71752064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71753314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71754564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000230 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71755814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71757064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000232 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71758314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71759564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000234 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71760814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71760814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71762064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000236 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71763314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71764564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000238 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71765814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71767064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71768314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71769564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71770814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71770814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71772064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71773314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71774564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000240 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71775814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71777064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000242 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71778314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71779564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000244 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71780814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71780814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71782064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000246 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71783314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71784564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71785814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71787064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71788314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71789564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71790814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71790814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71792064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71793314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71794564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71795814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71797064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71798314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71799564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71800814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71800814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71802064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71803314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71804564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71805814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71807064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71808314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71809564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71810814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71810814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71812064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71813314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71814564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71815814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71817064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71818314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71819564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71820814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71820814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71822064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71823314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71824564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71825814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71827064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71828314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71829564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71830814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71832064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71833314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71834564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71835814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71837064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71838314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71838314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71839564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71840814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71842064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71843314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72183314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72200814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72210814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72214564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72215814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72217064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72218314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72219564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72220814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72220814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72222064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72223314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72224564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72225814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72227064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72228314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72229564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72230814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72230814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72232064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72233314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72234564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72235814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72237064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72238314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72239564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72240814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72240814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72242064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72243314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72244564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72245814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72247064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72248314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72249564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72250814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72250814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72252064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72253314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72254564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72255814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72257064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72258314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72259564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72260814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72260814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72262064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72263314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72264564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72265814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72267064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72268314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72269564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72270814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72270814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72272064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72273314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72274564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72275814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000211 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72277064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72278314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000213 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72279564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72280814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000215 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72280814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72282064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72283314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000217 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72284564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72285814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000219 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72287064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72288314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72289564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72290814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72290814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72292064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72293314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72294564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72295814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72297064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72298314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72299564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72300814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72300814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72302064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72303314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72304564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72305814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72307064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72308314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72309564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72310814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72310814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72312064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72313314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72314564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000230 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72315814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72317064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000232 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72318314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72319564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000234 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72320814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72320814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72322064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000236 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72323314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72324564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000238 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72325814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72327064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72328314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72329564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72330814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72330814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72332064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72333314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72334564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000240 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72335814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72337064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000242 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72338314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72339564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000244 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72340814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72340814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72342064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000246 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72343314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72344564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72345814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72347064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72348314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72349564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72350814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72350814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72352064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72353314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72354564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72355814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72357064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72358314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72359564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72360814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72360814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72362064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72363314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72364564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72365814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72367064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72368314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72369564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72370814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72370814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72372064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72373314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72374564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72375814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72377064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72378314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72379564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72380814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72380814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72382064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72383314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72384564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72385814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72387064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72388314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72389564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72390814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72392064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72393314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72394564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72395814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72397064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72398314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72398314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72399564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72400814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72402064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72403314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72778314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72795814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 72800814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72805814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72825814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72845814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72865814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72885814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72905814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72925814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000314 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72945814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000316 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000318 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72965814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72985814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73005814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73025814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73045814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73065814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73085814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73105814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73125814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73145814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73165814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73185814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73205814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73225814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73245814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73265814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73285814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73305814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73325814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73345814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73370814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73380814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73390814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73394564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73395814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73397064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73398314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73399564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73400814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73402064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73403314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73404564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73405814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73407064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73408314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73409564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73410814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73412064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73413314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73415814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73420814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73425814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73440814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73450814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73470814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73490814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73510814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73530814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73555814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73568314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73588314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73605814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73610814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73615814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73635814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73655814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73675814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73695814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73715814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000030 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000032 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000034 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73735814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000036 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73750814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000046 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000047 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73775814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73788314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73823314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73840814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73845814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73850814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73870814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73890814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73910814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73930814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73950814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73975814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73988314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74008314.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74168314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74185814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 74190814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74195814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74215814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74235814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74255814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74275814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74295814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74315814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74335814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74355814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 74380814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74390814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74400814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74404564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74405814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74407064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74408314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74409564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74410814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74412064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74413314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74414564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74415814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74417064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74418314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74419564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74420814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74422064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74423314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74425814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 74430814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74440814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74460814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74480814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74500814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74520814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74540814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74560814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74580814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000299 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74600814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74615814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ae data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002af data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 74640814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74653314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74673314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74690814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74700814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74704564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74705814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74707064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74708314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74709564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74710814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74710814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74712064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74713314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74714564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74715814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74717064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74718314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74719564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74720814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74720814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74722064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74723314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74724564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74725814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74727064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74728314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74729564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74730814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74730814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74732064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74733314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74734564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74735814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74737064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74738314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74739564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74740814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74740814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74742064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74743314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74744564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74745814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74747064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74748314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74749564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74750814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74750814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74752064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74753314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74754564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74755814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74757064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74758314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74759564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74760814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74760814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74762064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74763314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74764564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74765814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74767064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74768314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74769564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74770814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74770814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74772064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74773314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74774564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74775814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74777064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74778314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74779564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000314 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74780814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74780814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74782064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000316 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74783314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74784564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000318 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74785814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74787064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74788314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74789564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74790814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74790814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74792064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74793314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74794564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74795814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74797064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74798314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74799564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74800814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74800814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74802064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74803314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74804564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74805814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74807064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74808314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74809564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74810814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74810814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74812064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74813314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74814564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74815814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74817064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74818314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74819564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74820814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74820814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74822064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74823314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74824564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74825814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74827064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74828314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74829564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74830814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74830814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74832064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74833314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74834564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74835814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74837064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74838314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74839564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74840814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74840814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74842064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74843314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74844564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74845814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74847064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74848314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74849564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74850814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74850814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74852064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74853314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74854564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74855814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74857064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74858314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74859564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74860814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74860814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74862064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74863314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74864564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74865814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74867064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74868314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74869564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74870814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74870814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74872064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74873314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74874564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74875814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74877064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74878314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74879564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74880814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74880814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74882064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74883314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74884564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74885814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74887064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74888314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74889564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74890814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74890814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74892064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74893314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74894564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74895814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74897064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74898314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74899564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74900814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74900814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74902064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74903314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74904564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74905814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74907064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74908314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74909564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74910814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74910814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74912064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74913314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74914564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74915814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74917064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74918314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74919564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74920814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74920814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74922064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74923314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74924564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74925814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74927064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74928314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74929564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74930814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74930814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74932064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74933314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74934564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74935814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74937064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74938314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74939564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74940814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74940814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74942064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74943314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74944564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74945814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74947064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74948314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74949564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74950814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74950814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74952064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74953314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74954564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74955814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74957064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74958314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74959564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74960814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74960814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74962064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74963314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74964564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74965814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74967064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74968314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74969564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74970814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74970814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74972064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74973314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74974564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74975814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74977064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74978314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74979564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74980814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74980814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74982064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74983314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74984564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74985814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74987064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74988314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74989564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74990814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74990814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74992064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74993314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74994564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74995814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74997064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74998314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75000814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75009564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75010814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75010814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75012064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75013314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75014564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75015814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75017064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75018314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75019564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75020814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75020814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75022064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75023314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75024564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75025814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75027064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75028314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75029564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75030814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75030814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75032064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75033314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75034564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75035814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75037064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75038314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75039564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75040814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75040814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75042064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75043314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75044564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75045814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75047064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75048314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75049564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75050814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75050814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75052064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75053314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75054564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75055814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75057064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75058314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75059564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75060814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 75060814.0 ps INFO: Auto Precharge bank           0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75062064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75063314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75064564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75065814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75067064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75068314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75069564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75070814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75072064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75073314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75083314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75100814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75110814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75114564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75115814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75117064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75118314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75119564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75120814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75120814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75122064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75123314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75124564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75125814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75127064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75128314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75129564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75130814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75130814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75132064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75133314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75134564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75135814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75137064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75138314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75139564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75140814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75140814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75142064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75143314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75144564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000018 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75145814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75147064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75148314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75149564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75150814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75150814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75152064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75153314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75154564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75155814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75157064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75158314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75159564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75160814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75160814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75162064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75163314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75164564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75165814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75167064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75168314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75169564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75170814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75170814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75172064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75173314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75174564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000030 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75175814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75177064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000032 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75178314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75179564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000034 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75180814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75180814.0 ps INFO: Read      bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75182064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000036 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75183314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75184564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75185814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75187064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75188314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75189564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75190814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75192064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75193314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75194564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75195814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75197064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75198314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75198314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000046 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000047 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75813314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75830814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 75835814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75840814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75860814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75880814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75900814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75920814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75940814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75960814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75980814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76000814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76020814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 76045814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76058314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76078314.0 ps INFO: Activate  bank 0 row 0db7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76095814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 76100814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76105814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76125814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76145814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 76170814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76180814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76190814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76194564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76195814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76197064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76198314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76199564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76200814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000025 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76202064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76203314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000027 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76204564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76205814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76207064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76208314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76209564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76210814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000025 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76212064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76213314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000027 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76215814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 76220814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76225814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76240814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76250814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76270814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76290814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76310814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76330814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76350814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76370814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76390814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76410814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76430814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76450814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76470814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76490814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76510814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76530814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76550814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76570814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76590814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76610814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76630814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76650814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76670814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76690814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76710814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76730814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76750814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000100 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000101 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000102 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000103 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000104 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000105 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76770814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000106 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000107 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000108 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000109 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76790814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000110 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000111 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000112 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000113 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000114 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000115 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76810814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000116 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000117 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000118 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000119 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76830814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000120 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000121 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000125 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76850814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000126 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000127 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000128 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000129 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76870814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000130 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000131 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000132 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000133 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000134 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000135 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76890814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000136 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000137 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000138 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000139 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76910814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000140 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000141 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000142 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000143 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000144 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000145 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76930814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000146 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000147 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000148 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000149 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76950814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000150 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000151 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76965814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000152 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000153 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000154 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000155 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000156 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000157 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000158 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000159 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015c data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015d data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 76990814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77003314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77043314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77060814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 77065814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77070814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77090814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77110814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77130814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77150814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 77175814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77185814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77195814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77204564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77205814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77207064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77208314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77209564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77210814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77212064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77213314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77214564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77215814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77217064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77218314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77220814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 77225814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77230814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77245814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77255814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77275814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77295814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77315814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77335814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77355814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77375814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77395814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77415814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77435814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77455814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77475814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77495814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77515814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77535814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77555814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77575814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 77600814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77613314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77633314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77650814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 77655814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77660814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77680814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77700814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77720814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77740814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77760814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000030 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000032 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000034 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77780814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000036 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77800814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77820814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000046 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000047 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000048 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000049 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77840814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000050 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000051 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000052 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000053 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000054 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000055 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77860814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000056 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000057 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000058 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000059 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77880814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000060 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000061 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000062 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000063 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000064 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000065 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77900814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000066 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000067 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000068 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000069 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77920814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000070 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000071 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000072 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000073 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000074 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000075 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77940814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000076 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000077 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000078 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000079 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77960814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000080 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000081 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000082 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000083 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000084 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000085 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77980814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000086 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000087 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000088 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000089 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77995814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000090 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000091 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000092 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000093 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000094 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000095 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000096 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000097 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 78020814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78033314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78073314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78090814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 78095814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78100814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78120814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78140814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78160814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 78185814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78195814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78205814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78209564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78210814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78212064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78213314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78214564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78215814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78217064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78218314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78219564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78220814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78222064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78223314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78224564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78225814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78227064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78228314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78230814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 78235814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78245814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78265814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78285814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78305814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78325814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78345814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78365814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78385814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78405814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78425814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78445814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78465814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78485814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78505814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000299 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78525814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78545814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78565814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78585814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78600814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c2 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c3 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c4 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c5 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c6 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c7 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 78625814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78638314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78658314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78675814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78685814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78689564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000200 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78690814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78692064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000202 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78693314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78694564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000204 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78695814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78695814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78697064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000206 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78698314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78699564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000208 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78700814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78702064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78703314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78704564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78705814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78705814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78707064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78708314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78709564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000210 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78710814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78712064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000212 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78713314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78714564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78715814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000215 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78715814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78717064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78718314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000217 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78719564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78720814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78722064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78723314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78724564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78725814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78725814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78727064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78728314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78729564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78730814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78732064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78733314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78734564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78735814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78735814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78737064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78738314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78739564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78740814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78742064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78743314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78744564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78745814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78745814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78747064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78748314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78749564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78750814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000231 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78752064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78753314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000233 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78754564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000234 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78755814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78755814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78757064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000236 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78758314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78759564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000238 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78760814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78762064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78763314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78764564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78765814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78765814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78767064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78768314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78769564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000240 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78770814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78772064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000242 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78773314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78774564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000244 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78775814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78775814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78777064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000246 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78778314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78779564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000248 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78780814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78782064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78783314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78784564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78785814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78785814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78787064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78788314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78789564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78790814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78792064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78793314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78794564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78795814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78795814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78797064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78798314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78799564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78800814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000259 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78802064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78803314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78804564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78805814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78805814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78807064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78808314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78809564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78810814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000261 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78812064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78813314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000263 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78814564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78815814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000265 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78815814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78817064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78818314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000267 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78819564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78820814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000269 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78822064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78823314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78824564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78825814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78825814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78827064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78828314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78829564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78830814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000271 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78832064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78833314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000273 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78834564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000274 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78835814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78835814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78837064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000276 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78838314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78839564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000278 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78840814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78842064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78843314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78844564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78845814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78845814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78847064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78848314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78849564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000280 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78850814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78852064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000282 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78853314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78854564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000284 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78855814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78855814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78857064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000286 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78858314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78859564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000288 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78860814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78862064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78863314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78864564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78865814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78865814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78867064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78868314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78869564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000290 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78870814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78872064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000292 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78873314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000293 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78874564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000294 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78875814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000295 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78875814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78877064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000296 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78878314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000297 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78879564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78880814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000299 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78882064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78883314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78884564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78885814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78885814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78887064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78888314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78889564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78890814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78892064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78893314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78894564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78895814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78895814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78897064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78898314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78899564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78900814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78902064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78903314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78904564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78905814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78905814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78907064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78908314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78909564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78910814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78912064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78913314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78914564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78915814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78915814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78917064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78918314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78919564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78920814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78922064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78923314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78924564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78925814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78927064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78928314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78929564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78930814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78932064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c2 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78933314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c3 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78933314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78934564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c4 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78935814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c5 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78937064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c6 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78938314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c7 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79368314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79385814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 79390814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79395814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79415814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79435814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79455814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79475814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79495814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79515814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79535814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79555814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79575814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79595814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79615814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79635814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79655814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79675814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79695814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79715814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79735814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 79760814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79773314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79793314.0 ps INFO: Activate  bank 0 row 0db7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79810814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 79815814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 79835814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79845814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79855814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79859564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79860814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79862064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79863314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79864564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79865814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79867064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79868314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79869564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79870814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79872064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79873314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79874564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79875814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79877064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79878314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79880814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 79885814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79895814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79915814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79935814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79955814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79975814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79995814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80015814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80035814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80055814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80075814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80095814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80115814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80135814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80155814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80175814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80195814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80215814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80235814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80255814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80275814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80295814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80315814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80335814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80355814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80375814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80395814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80415814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80435814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80455814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80475814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80495814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000100 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000101 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000102 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000103 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000104 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000105 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80515814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000106 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000107 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000108 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000109 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80535814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000110 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000111 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000112 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000113 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000114 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000115 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80555814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000116 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000117 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000118 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000119 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80570814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000120 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000121 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000125 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000126 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000127 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 80595814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80608314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80628314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80645814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80655814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80659564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80660814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80662064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80663314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80664564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80665814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80665814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80667064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80668314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80669564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80670814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80672064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80673314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80674564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80675814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80675814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80677064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80678314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80679564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80680814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80682064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80683314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80684564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80685814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80685814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80687064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80688314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80689564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80690814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80692064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80693314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80694564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80695814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80695814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80697064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80698314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80699564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80700814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80702064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80703314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80704564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80705814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80705814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80707064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80708314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80709564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80710814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80712064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80713314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80714564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80715814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80715814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80717064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80718314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80719564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80720814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80722064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80723314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80724564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80725814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80725814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80727064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80728314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80729564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80730814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80732064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80733314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80734564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80735814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80735814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80737064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80738314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80739564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80740814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80742064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80743314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80744564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80745814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80745814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80747064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80748314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80749564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80750814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80752064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80753314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80754564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80755814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80755814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80757064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80758314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80759564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80760814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80762064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80763314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80764564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80765814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80765814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80767064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80768314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80769564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80770814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80772064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80773314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80774564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80775814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80775814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80777064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80778314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80779564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80780814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80782064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80783314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80784564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80785814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80785814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80787064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80788314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80789564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80790814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80792064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80793314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80794564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80795814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80795814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80797064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80798314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80799564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80800814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80802064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80803314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80804564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80805814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80805814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80807064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80808314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80809564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80810814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80812064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80813314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80814564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80815814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80815814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80817064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80818314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80819564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80820814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80822064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80823314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80824564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80825814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80825814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80827064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80828314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80829564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80830814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80832064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80833314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80834564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80835814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 80835814.0 ps INFO: Auto Precharge bank           0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80837064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80838314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80839564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80840814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80842064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80843314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80844564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80845814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80847064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80848314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80858314.0 ps INFO: Activate  bank 0 row 0db7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80875814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80885814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80889564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80890814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80892064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80893314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80894564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80895814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80895814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80897064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80898314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80899564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80900814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80902064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80903314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80904564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80905814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80905814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80907064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80908314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80909564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000010 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80910814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000011 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80912064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000012 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80913314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000013 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80914564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000014 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80915814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000015 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80915814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80917064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000016 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80918314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000017 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80919564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000018 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80920814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000019 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80922064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80923314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80924564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80925814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80925814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80927064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80928314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80929564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000020 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80930814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000021 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80932064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000022 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80933314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000023 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80934564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000024 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80935814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000025 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80935814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80937064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000026 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80938314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000027 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80939564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000028 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80940814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000029 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80942064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80943314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80944564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80945814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80945814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80947064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80948314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80949564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000030 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80950814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000031 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80952064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000032 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80953314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000033 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80954564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000034 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80955814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000035 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80955814.0 ps INFO: Read      bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80957064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000036 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80958314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000037 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80959564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000038 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80960814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000039 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80962064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80963314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80964564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80965814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80965814.0 ps INFO: Read      bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80967064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80968314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80969564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000040 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80970814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000041 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80972064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000042 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80973314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000043 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80974564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000044 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80975814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000045 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80975814.0 ps INFO: Read      bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80977064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000046 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80978314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000047 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80979564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000048 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80980814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000049 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80982064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80983314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80984564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80985814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80985814.0 ps INFO: Read      bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80987064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80988314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80989564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000050 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80990814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000051 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80992064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000052 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80993314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000053 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80994564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000054 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80995814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000055 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80995814.0 ps INFO: Read      bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80997064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000056 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80998314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000057 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80999564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000058 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81000814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000059 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81002064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81003314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81004564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81005814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81005814.0 ps INFO: Read      bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81007064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81008314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81009564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000060 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81010814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000061 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81012064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000062 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81013314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000063 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81014564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000064 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81015814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000065 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81015814.0 ps INFO: Read      bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81017064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000066 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81018314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000067 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81019564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000068 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81020814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000069 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81022064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81023314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81024564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81025814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81025814.0 ps INFO: Read      bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81027064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81028314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81029564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000070 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81030814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000071 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81032064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000072 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81033314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000073 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81034564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000074 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81035814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000075 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81035814.0 ps INFO: Read      bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81037064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000076 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81038314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000077 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81039564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000078 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81040814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000079 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81042064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81043314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81044564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81045814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81045814.0 ps INFO: Read      bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81047064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81048314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81049564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000080 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81050814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000081 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81052064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000082 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81053314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000083 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81054564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000084 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81055814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000085 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81055814.0 ps INFO: Read      bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81057064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000086 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81058314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000087 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81059564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000088 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81060814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000089 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81062064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81063314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81064564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81065814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81065814.0 ps INFO: Read      bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81067064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81068314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81069564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000090 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81070814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000091 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81072064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000092 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81073314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000093 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81074564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000094 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81075814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000095 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81075814.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81077064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000096 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81078314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000097 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81079564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000098 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81080814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000099 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81082064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81083314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81084564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81085814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81085814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81087064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81088314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81089564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81090814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81092064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81093314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81094564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81095814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81095814.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81097064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81098314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81099564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81100814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81102064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81103314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81104564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81105814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81105814.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81107064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81108314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81109564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81110814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81112064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81113314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81114564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81115814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81115814.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81117064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81118314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81119564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81120814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81122064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81123314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81124564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81125814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81125814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81127064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81128314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81129564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81130814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81132064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81133314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81134564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81135814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81135814.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81137064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81138314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81139564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81140814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81142064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81143314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81144564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81145814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81145814.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81147064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81148314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81149564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81150814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81152064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81153314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81154564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81155814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81155814.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81157064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81158314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81159564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81160814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81162064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81163314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81164564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81165814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81165814.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81167064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81168314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81169564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81170814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81172064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81173314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81174564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81175814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81175814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81177064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81178314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81179564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81180814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81182064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81183314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81184564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81185814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81185814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81187064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81188314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81189564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81190814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81192064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81193314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81194564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81195814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81195814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81197064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81198314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81199564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81200814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81202064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81203314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81204564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81205814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81207064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81208314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81209564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000100 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81210814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000101 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81210814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81212064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000102 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81213314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000103 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81214564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000104 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81215814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000105 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81217064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000106 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81218314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000107 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81224564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000108 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81225814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000109 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81227064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81228314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81229564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81230814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81230814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81232064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81233314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81240814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81244564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000110 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81245814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000111 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81247064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000112 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81248314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000113 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81249564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000114 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81250814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000115 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81252064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000116 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81253314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000117 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81254564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000118 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81255814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000119 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81257064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81258314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81259564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81260814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81262064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81263314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81265814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81279564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000120 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81280814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000121 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81282064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81283314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81283314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81284564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81285814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000125 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81287064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000126 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81288314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000127 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81558314.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81953314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81970814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 81975814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81980814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82000814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82020814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82040814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82060814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82080814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82100814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82120814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82140814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000300 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000301 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000302 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000303 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000304 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000305 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82160814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000306 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000307 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000308 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000309 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 82185814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82195814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82205814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82209564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82210814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82212064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82213314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82214564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82215814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82217064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82218314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82219564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82220814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82222064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82223314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82224564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82225814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82227064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82228314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82230814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 82235814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000310 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000311 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82245814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000312 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000313 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000314 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000315 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000316 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000317 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000318 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000319 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82265814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000320 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000321 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000322 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000323 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000324 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000325 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82285814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000326 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000327 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000328 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000329 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82305814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82325814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82345814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82365814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82385814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82405814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82425814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82445814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82465814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82485814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82505814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82525814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82545814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82565814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82585814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82605814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82625814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82645814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82665814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82685814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82705814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82725814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82745814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82765814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82785814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82805814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 82830814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82843314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82863314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82880814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 82885814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82890814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82910814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82930814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82945814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 82970814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82983314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83023314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83040814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 83045814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83050814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000110 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000111 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000112 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000113 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000114 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000115 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000116 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000117 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000118 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000119 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83070814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000120 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000121 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000122 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000123 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000124 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000125 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83090814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000126 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000127 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000128 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000129 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83110814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000130 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000131 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000132 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000133 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000134 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000135 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83130814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000136 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000137 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000138 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000139 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83150814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000140 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000141 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000142 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000143 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000144 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000145 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000146 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000147 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 83175814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83185814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83195814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83199564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000140 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83200814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000141 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83202064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000142 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83203314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000143 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83204564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000144 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83205814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000145 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83207064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000146 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83208314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000147 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83209564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000140 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83210814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000141 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83212064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000142 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83213314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000143 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83214564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000144 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83215814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000145 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83217064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000146 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83218314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000147 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83220814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 83225814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83230814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000148 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000149 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000150 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000151 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83245814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000152 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000153 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000154 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000155 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000156 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000157 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83255814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000158 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000159 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000160 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000161 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000162 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000163 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000164 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000165 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83275814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000166 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000167 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000168 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000169 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83295814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000170 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000171 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000172 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000173 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000174 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000175 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83315814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000176 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000177 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000178 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000179 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83335814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000180 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000181 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000182 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000183 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000184 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000185 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83355814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000186 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000187 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000188 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000189 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83375814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000190 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000191 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000192 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000193 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000194 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000195 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83395814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000196 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000197 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000198 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000199 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83415814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83435814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83455814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83475814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83495814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83515814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83535814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83555814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83570814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 83595814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83608314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83643314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83660814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 83665814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83670814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000220 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000221 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000222 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000223 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000224 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000225 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000226 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000227 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000228 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000229 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83690814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000230 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000231 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000232 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000233 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000234 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000235 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83710814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000236 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000237 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000238 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000239 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83730814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000240 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000241 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000242 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000243 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000244 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000245 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83750814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000246 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000247 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000248 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000249 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83770814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000250 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000251 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000252 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000253 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000254 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000255 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83790814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000256 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000257 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000258 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000259 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83810814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000260 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000261 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000262 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000263 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000264 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000265 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83830814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000266 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000267 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000268 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000269 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83850814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000270 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000271 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000272 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000273 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000274 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000275 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83870814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000276 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000277 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000278 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000279 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83890814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000280 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000281 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000282 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000283 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000284 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000285 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83910814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000286 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000287 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000288 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000289 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83930814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000290 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000291 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000292 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000293 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000294 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000295 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83950814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000296 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000297 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000298 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000299 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83970814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83990814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84010814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84030814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84050814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84070814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84090814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84110814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84130814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84150814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 84175814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84185814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84195814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84199564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84200814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84202064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84203314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84204564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84205814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84207064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84208314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84209564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84210814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84212064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84213314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84214564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84215814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84217064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84218314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84220814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 84225814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84230814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84245814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84255814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000300 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000301 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000302 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000303 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000304 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000305 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000306 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000307 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000308 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000309 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84275814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000310 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000311 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000312 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000313 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000314 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000315 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84295814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000316 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000317 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000318 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000319 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84315814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000320 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000321 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000322 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000323 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000324 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000325 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84335814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000326 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000327 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000328 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000329 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84355814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000330 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000331 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000332 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000333 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000334 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000335 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84375814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000336 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000337 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000338 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000339 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84395814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000340 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000341 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000342 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000343 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000344 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000345 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84415814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000346 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000347 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000348 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000349 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84435814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000350 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000351 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000352 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000353 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000354 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000355 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84455814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000356 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000357 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000358 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000359 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84475814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000360 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000361 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000362 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000363 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000364 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000365 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84495814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000366 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000367 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84515814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84535814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84555814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84575814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84595814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84615814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84635814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84655814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84675814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84695814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84710814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 84735814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84748314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84768314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84785814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84795814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84799564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000220 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84800814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000221 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84802064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000222 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84803314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000223 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84804564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000224 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84805814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000225 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84805814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84807064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000226 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84808314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000227 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84809564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000228 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84810814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000229 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84812064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84813314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84814564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84815814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84815814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84817064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84818314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84819564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000230 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84820814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000231 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84822064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000232 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84823314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000233 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84824564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000234 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84825814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000235 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84825814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84827064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000236 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84828314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000237 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84829564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000238 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84830814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000239 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84832064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84833314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84834564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84835814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84835814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84837064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84838314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84839564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000240 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84840814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000241 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84842064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000242 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84843314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000243 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84844564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000244 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84845814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000245 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84845814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84847064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000246 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84848314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000247 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84849564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000248 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84850814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000249 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84852064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84853314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84854564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84855814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84855814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84857064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84858314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84859564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000250 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84860814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000251 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84862064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000252 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84863314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000253 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84864564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000254 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84865814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000255 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84865814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84867064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000256 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84868314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000257 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84869564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000258 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84870814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000259 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84872064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84873314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84874564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84875814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84875814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84877064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84878314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84879564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000260 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84880814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000261 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84882064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000262 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84883314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000263 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84884564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000264 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84885814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000265 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84885814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84887064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000266 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84888314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000267 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84889564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000268 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84890814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000269 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84892064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84893314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84894564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84895814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84895814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84897064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84898314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84899564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000270 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84900814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000271 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84902064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000272 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84903314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000273 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84904564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000274 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84905814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000275 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84905814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84907064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000276 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84908314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000277 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84909564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000278 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84910814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000279 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84912064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84913314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84914564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84915814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84915814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84917064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84918314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84919564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000280 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84920814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000281 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84922064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000282 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84923314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000283 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84924564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000284 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84925814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000285 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84925814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84927064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000286 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84928314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000287 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84929564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000288 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84930814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000289 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84932064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84933314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84934564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84935814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84935814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84937064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84938314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84939564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000290 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84940814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000291 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84942064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000292 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84943314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000293 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84944564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000294 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84945814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000295 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84945814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84947064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000296 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84948314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000297 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84949564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000298 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84950814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000299 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84952064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84953314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84954564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84955814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84955814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84957064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84958314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84959564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84960814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84962064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84963314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84964564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84965814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84965814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84967064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84968314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84969564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84970814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84972064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84973314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84974564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84975814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84975814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84977064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84978314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84979564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84980814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84982064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84983314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84984564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84985814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84985814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84987064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84988314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84989564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84990814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84992064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84993314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84994564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84995814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84995814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84997064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84998314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84999564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85000814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85002064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85003314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85004564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85005814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85005814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85007064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85008314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85009564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85010814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85012064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85013314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85014564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85015814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85015814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85017064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85018314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85019564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85020814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85022064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85023314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85024564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85025814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85025814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85027064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85028314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85029564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85030814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85032064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85033314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85034564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85035814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85035814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85037064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85038314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85039564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85040814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85042064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85043314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85044564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85045814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85045814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85047064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85048314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85049564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85050814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85052064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85053314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85054564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85055814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85055814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85057064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85058314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85059564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85060814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85062064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85063314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85064564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85065814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85065814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85067064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85068314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85069564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85070814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85072064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85073314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85074564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85075814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85075814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85077064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85078314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85079564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000300 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85080814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000301 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85082064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000302 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85083314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000303 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85084564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000304 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85085814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000305 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85085814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85087064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000306 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85088314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000307 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85089564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000308 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85090814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000309 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85092064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85093314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85094564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85095814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85095814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85097064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85098314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85099564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000310 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85100814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000311 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85102064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000312 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85103314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000313 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85104564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000314 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85105814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000315 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85105814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85107064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000316 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85108314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000317 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85109564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000318 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85110814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000319 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85112064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85113314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85114564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85115814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85115814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85117064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85118314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85119564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000320 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85120814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000321 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85122064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000322 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85123314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000323 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85124564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000324 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85125814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000325 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85125814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85127064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000326 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85128314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000327 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85129564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000328 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85130814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000329 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85132064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85133314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85134564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85135814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85135814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85137064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85138314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85139564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000330 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85140814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000331 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85142064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000332 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85143314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000333 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85144564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000334 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85145814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000335 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85145814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85147064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000336 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85148314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000337 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85149564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000338 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85150814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000339 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85152064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85153314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85154564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85155814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85155814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85157064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85158314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85159564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000340 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85160814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000341 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85162064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000342 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85163314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000343 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85164564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000344 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85165814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000345 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85165814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85167064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000346 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85168314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000347 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85169564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000348 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85170814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000349 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85172064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85173314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85174564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85175814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85175814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85177064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85178314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85179564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000350 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85180814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000351 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85182064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000352 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85183314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000353 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85184564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000354 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85185814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000355 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85185814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85187064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000356 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85188314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000357 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85189564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000358 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85190814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000359 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85192064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85193314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85194564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85195814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85195814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85197064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85198314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85199564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000360 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85200814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000361 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85202064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000362 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85203314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000363 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85204564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000364 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85205814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000365 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85205814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85207064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000366 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85208314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000367 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85209564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000368 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85210814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000369 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85212064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85213314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85214564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85215814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85215814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85217064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85218314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85219564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85220814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85222064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85223314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85224564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85225814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85225814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85227064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85228314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85229564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85230814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85232064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85233314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85234564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85235814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85235814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85237064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85238314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85239564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85240814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85242064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85243314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85244564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85245814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85245814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85247064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85248314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85249564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85250814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85252064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85253314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85254564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85255814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85255814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85257064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85258314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85259564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85260814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85262064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85263314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85264564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85265814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85267064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85268314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85269564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85270814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85270814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85272064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85273314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85274564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85275814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85277064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85278314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85284564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85285814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85287064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85288314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85289564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85290814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85290814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85292064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85293314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85300814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85304564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85305814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85307064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85308314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85309564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85310814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85312064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85313314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85314564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85315814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85317064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85318314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85319564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85320814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85322064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85323314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85325814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85335814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85339564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85340814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85342064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85343314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85344564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85345814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85347064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85348314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85349564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85350814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85352064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85353314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85353314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85354564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85355814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85357064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85358314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86038314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86055814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 86060814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86065814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000028 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000030 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000031 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000032 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000033 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000034 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000035 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86085814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000036 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000037 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000038 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000039 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86105814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000040 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000041 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000042 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000043 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000044 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000045 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86125814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000046 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000047 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000048 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000049 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86145814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000050 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000051 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000052 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000053 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000054 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000055 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86165814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000056 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000057 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000058 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000059 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86185814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000060 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000061 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000062 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000063 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000064 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000065 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86205814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000066 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000067 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000068 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000069 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86225814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000070 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000071 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000072 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000073 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000074 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000075 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86245814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000076 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000077 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000078 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000079 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86265814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000080 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000081 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000082 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000083 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000084 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000085 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86285814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000086 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000087 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000088 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000089 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86305814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000090 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000091 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000092 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000093 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000094 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000095 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86325814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000096 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000097 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000098 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000099 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86345814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 86370814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86380814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86390814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86394564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000a8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86395814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86397064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000aa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86398314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86399564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ac data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86400814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86402064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ae data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86403314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86404564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000a8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86405814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86407064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000aa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86408314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86409564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ac data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86410814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86412064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ae data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86413314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86415814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 86420814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86425814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86440814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86450814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86470814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86490814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86510814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86530814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86550814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86570814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86590814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86610814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000100 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000101 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000102 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000103 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000104 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000105 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86630814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000106 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000107 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000108 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000109 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86650814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000110 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000111 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000112 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000113 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000114 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000115 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86670814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000116 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000117 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000118 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000119 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86690814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000120 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000121 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000122 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000123 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000124 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000125 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86710814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000126 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000127 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000128 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000129 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86730814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000130 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000131 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000132 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000133 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000134 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000135 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86750814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000136 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000137 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000138 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000139 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86770814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000140 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000141 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000142 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000143 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000144 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000145 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86790814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000146 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000147 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000148 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000149 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014a data = a5a5
# [INFO] : All tests have been completed
# [INFO] : Tests PASSED
# ** Note: $finish    : ../../../../imports/mig_7series_v4_2_tg.v(774)
#    Time: 86807500 ps  Iteration: 10  Instance: /sim_tb_top/u_ip_top/u_axi4_tg_inst/traffic_gen_inst
# 1
# Break in Module mig_7series_v4_2_tg at ../../../../imports/mig_7series_v4_2_tg.v line 774
add wave sim:/sim_tb_top/u_ip_top/u_axi4_tg_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sim_tb_top(fast)
# Loading work.WireDelay(fast)
# Loading work.example_top(fast)
# Loading work.mig_7series_0(fast)
# Loading work.mig_7series_0_mig(fast)
# Loading work.mig_7series_v4_2_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_2_clk_ibuf(fast)
# Loading work.mig_7series_v4_2_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_2_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.mig_7series_v4_2_memc_ui_top_axi(fast)
# Loading work.mig_7series_v4_2_mem_intfc(fast)
# Loading work.mig_7series_v4_2_mc(fast)
# Loading work.mig_7series_v4_2_rank_mach(fast)
# Loading work.mig_7series_v4_2_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_2_rank_common(fast)
# Loading work.mig_7series_v4_2_round_robin_arb(fast)
# Loading work.mig_7series_v4_2_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_2_bank_mach(fast)
# Loading work.mig_7series_v4_2_bank_cntrl(fast)
# Loading work.mig_7series_v4_2_bank_compare(fast)
# Loading work.mig_7series_v4_2_bank_state(fast)
# Loading work.mig_7series_v4_2_bank_queue(fast)
# Loading work.mig_7series_v4_2_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_2_bank_state(fast__1)
# Loading work.mig_7series_v4_2_bank_queue(fast__1)
# Loading work.mig_7series_v4_2_bank_common(fast)
# Loading work.mig_7series_v4_2_arb_mux(fast)
# Loading work.mig_7series_v4_2_arb_row_col(fast)
# Loading work.mig_7series_v4_2_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_2_arb_select(fast)
# Loading work.mig_7series_v4_2_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_2_ddr_phy_top(fast)
# Loading work.mig_7series_v4_2_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF_INTERMDISABLE(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_2_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_2_ddr_of_pre_fifo(fast)
# Loading work.mig_7series_v4_2_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_2_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_2_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_2_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_2_ddr_of_pre_fifo(fast__2)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__1)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__1)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__2)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_2_ddr_calib_top(fast)
# Loading work.mig_7series_v4_2_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_2_ddr_phy_init(fast)
# Loading work.mig_7series_v4_2_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_2_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_2_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_2_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_2_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_2_ui_top(fast)
# Loading work.mig_7series_v4_2_ui_cmd(fast)
# Loading work.mig_7series_v4_2_ui_wr_data(fast)
# Loading work.mig_7series_v4_2_ui_rd_data(fast)
# Loading work.mig_7series_v4_2_axi_mc(fast)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__1)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__2)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__3)
# Loading work.mig_7series_v4_2_ddr_axi_upsizer(fast)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast__1)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__4)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__5)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__6)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__7)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast__2)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__8)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__9)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__10)
# Loading work.mig_7series_v4_2_ddr_a_upsizer(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading work.mig_7series_v4_2_ddr_carry_latch_and(fast)
# Loading unisims_ver.AND2B1L(fast)
# Loading work.mig_7series_v4_2_ddr_carry_and(fast)
# Loading work.mig_7series_v4_2_ddr_command_fifo(fast)
# Loading work.mig_7series_v4_2_ddr_carry_latch_or(fast)
# Loading unisims_ver.OR2L(fast)
# Loading unisims_ver.FDRE(fast)
# Loading work.mig_7series_v4_2_ddr_w_upsizer(fast)
# Loading work.mig_7series_v4_2_ddr_comparator_sel_static(fast)
# Loading work.mig_7series_v4_2_ddr_carry_or(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.FDSE(fast)
# Loading work.mig_7series_v4_2_ddr_comparator_sel_static(fast__1)
# Loading work.mig_7series_v4_2_ddr_comparator_sel(fast)
# Loading unisims_ver.LUT6(fast__1)
# Loading work.mig_7series_v4_2_ddr_a_upsizer(fast__1)
# Loading work.mig_7series_v4_2_ddr_r_upsizer(fast)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast__3)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__11)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__12)
# Loading work.mig_7series_v4_2_axi_mc_aw_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_cmd_translator(fast)
# Loading work.mig_7series_v4_2_axi_mc_incr_cmd(fast)
# Loading work.mig_7series_v4_2_axi_mc_wrap_cmd(fast)
# Loading work.mig_7series_v4_2_axi_mc_wr_cmd_fsm(fast)
# Loading work.mig_7series_v4_2_axi_mc_w_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_b_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_fifo(fast)
# Loading work.mig_7series_v4_2_axi_mc_ar_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_cmd_translator(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_incr_cmd(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_wrap_cmd(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_cmd_fsm(fast)
# Loading work.mig_7series_v4_2_axi_mc_r_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_fifo(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_fifo(fast__2)
# Loading work.mig_7series_v4_2_axi_mc_cmd_arbiter(fast)
# Loading work.mig_7series_v4_2_axi4_tg(fast)
# Loading work.mig_7series_v4_2_axi4_wrapper(fast)
# Loading work.mig_7series_v4_2_tg(fast)
# Loading work.mig_7series_v4_2_data_gen_chk(fast)
# Loading work.mig_7series_v4_2_cmd_prbs_gen_axi(fast)
# Loading work.mig_7series_v4_2_cmd_prbs_gen_axi(fast__1)
# Loading work.ddr3_model(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v Line: 1579
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v Line: 1579
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v Line: 1579
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v Line: 1579
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v Line: 1277
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'axi_wlock'. The port definition is at: ../../../../imports/mig_7series_v4_2_axi4_tg.v(120).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_axi4_tg_inst File: ../../../../imports/example_top.v Line: 526
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'axi_rlock'. The port definition is at: ../../../../imports/mig_7series_v4_2_axi4_tg.v(146).
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_axi4_tg_inst File: ../../../../imports/example_top.v Line: 526
run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /tools/Xilinx/Vivado/2021.1/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /sim_tb_top/u_ip_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       2
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       4
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =    5000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           4
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 3 DATA_CTL_B1 = 0
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# ** Error (suppressible): (vsim-8630) Infinity results from division operation.
#    Time: 0 fs  Iteration: 0  Process: /sim_tb_top/mem_rnk[0]/mem/gen_mem[0]/u_comp_ddr3/#ASSIGN#532 File: ../../../../imports/ddr3_model.sv Line: 532
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.reset at time 852600.0 ps WARNING: 200 us is required before RST_N goes inactive.
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task at time 883314.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1125814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1775814.0 ps INFO: Load Mode 3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1775814.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1775814.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Additive Latency = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 2425814.0 ps INFO: Load Mode 1 Qoff = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Burst Length =  8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Burst Order = Sequential
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 CAS Latency =           6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Write Recovery =           6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3075814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3725814.0 ps INFO: ZQ        long = 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3725814.0 ps INFO: Initialization Sequence is complete
# PHY_INIT: Memory Initialization completed at 4962600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.chk_err: at time 5015814.0 ps ERROR:  tZQinit violation during Activate 
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5015814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5665814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5675814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5685814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5695814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5705814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5715814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5725814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5735814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5745814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5755814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5765814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5775814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 5777600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5785814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5795814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5805814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 5828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6460814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 6460814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7110814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7760814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 8410814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 9060814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 9710814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10360814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11010814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11660814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12310814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12960814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12970814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12980814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12990814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 12999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13645814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13655814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13665814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13675814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 13698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14330814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14340814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14350814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 14360814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 14383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15015814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15025814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15035814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15045814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 15068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 15102600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15700814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15700814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 16350814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 Additive Latency = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17000814.0 ps INFO: Load Mode 1 Qoff = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 17115814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17349736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17349736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17352236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17352236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17354736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17354736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17357236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17357236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17359736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17359736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17459736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17459736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17462236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17462236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17464736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17464736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17467236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17467236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17469736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17469736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17569736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17569736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17572236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17572236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17574736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17574736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17577236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17577236.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17579736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17579736.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17679775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17679775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17682275.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17682275.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17684775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17684775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17687275.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17687275.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17689775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17689775.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17789882.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17789882.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17792382.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17792382.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17794882.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17794882.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17797382.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17797382.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17799892.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17799892.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17899980.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17899980.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17902480.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17902480.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17904980.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17904980.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17907489.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17907489.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17909989.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 17909989.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18010087.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18010087.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18012587.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18012587.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18015097.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18015097.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18017597.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18017597.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18020107.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18020107.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18120498.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18120498.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18122998.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18122998.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18125498.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18125498.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18127998.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18127998.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18130498.0 ps Write Leveling @ DQS ck = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 18130498.0 ps Write Leveling @ DQS ck = 0
# PHY_INIT: Write Leveling completed at 18167600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 18205814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 Additive Latency = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18230814.0 ps INFO: Load Mode 1 Qoff = Enabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18880814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20170814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20820814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 21470814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22120814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 22125814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22130814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22140814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22795814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 22800814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 22818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 23445814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 23445814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24095814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24745814.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 25442600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26035814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26035814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26685814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27335814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27985814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 28635814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29285814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29935814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30585814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31235814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 31885814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32535814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 32540814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32545814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32555814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 33215814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33965814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33965814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34615814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35265814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35915814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 36565814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37215814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37865814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38515814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 39165814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 39815814.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 40507600.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 40507600.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 40507600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41745814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41745814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 Burst Length =  8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 Burst Order = Sequential
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 CAS Latency =           6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 DLL Reset = Normal
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 Write Recovery =           6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42395814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 43045814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 43695814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44345814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44345814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44995814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 45645814.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46295814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 46300814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46305814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46315814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46970814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 46975814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47215814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47865814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47865814.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48515814.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 49165814.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 49942600.0 ps
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50455814.0 ps INFO: Precharge All
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50455814.0 ps INFO: Precharge bank   0
# Calibration Done
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51153314.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51313314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51365814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51375814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51393314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51413314.0 ps INFO: ZQ        long = 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51573314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51590814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 51595814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 51615814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51625814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51643314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51818314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51835814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51853314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52028314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52045814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52063314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52268314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52285814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 52290814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52295814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 52320814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52333314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52353314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52370814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52380814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52390814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52400814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52418314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52583314.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52600814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52618314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52828314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52845814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 52850814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52855814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000090 data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000091 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000092 data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000093 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000094 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000095 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000096 data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000097 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000098 data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000099 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009a data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009b data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009c data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009d data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52875814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009e data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000009f data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a0 data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a1 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a2 data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a3 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a4 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a5 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52895814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a6 data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a7 data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a8 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000a9 data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000aa data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ab data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ac data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ad data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52915814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ae data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000af data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b0 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b1 data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b2 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b3 data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b4 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b5 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52935814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b6 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b7 data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b8 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000b9 data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ba data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bb data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bc data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bd data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52955814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000be data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000bf data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c0 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c1 data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c2 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c3 data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c4 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c5 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52975814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c6 data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c7 data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c8 data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000c9 data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ca data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cb data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cc data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cd data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52995814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ce data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 52998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000cf data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d0 data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d1 data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d2 data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d3 data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d4 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d5 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53015814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d6 data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d7 data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d8 data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000d9 data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000da data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000db data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000dc data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000dd data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000de data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000df data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 53040814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53053314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53093314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53110814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 53115814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53120814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000124 data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000125 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000126 data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000127 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000128 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000129 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012a data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012b data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012c data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012d data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53140814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012e data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012f data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000130 data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000131 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000132 data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000133 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000134 data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000135 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53160814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000136 data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000137 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000138 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000139 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013a data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013b data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013c data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013d data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53180814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013e data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013f data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000140 data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000141 data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000142 data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000143 data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000144 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000145 data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53200814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000146 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000147 data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000148 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000149 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014a data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014b data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014c data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014d data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53220814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014e data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014f data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000150 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000151 data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000152 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000153 data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000154 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000155 data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53240814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000156 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000157 data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000158 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000159 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015a data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015b data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015c data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015d data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53260814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015e data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015f data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000160 data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000161 data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000162 data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000163 data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000164 data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000165 data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53280814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000166 data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000167 data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000168 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000169 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016a data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016b data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016c data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016d data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53300814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016e data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016f data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000170 data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000171 data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000172 data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000173 data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000174 data = 3744
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000175 data = 515d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53320814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000176 data = 6e88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000177 data = a2ba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000178 data = ddd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000179 data = 4574
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017a data = bbaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017b data = 8ae9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017c data = 7791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017d data = 15d3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53340814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017e data = ef22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017f data = 2ba6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000180 data = de44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000181 data = 574d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000182 data = bc88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000183 data = ae9b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000184 data = 79d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000185 data = 5d37
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53360814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000186 data = f3aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000187 data = ba6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000188 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000189 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018a data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018b data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018c data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018d data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018e data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018f data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 53385814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53395814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53405814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53409564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53410814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53412064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53413314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53414564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53415814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53417064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53418314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53419564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53420814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53422064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53423314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53424564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53425814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53427064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53428314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53430814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 53435814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000190 data = 7b4b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000191 data = 4dde
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53445814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000192 data = f696
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000193 data = 9bbc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000194 data = ede9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000195 data = 3779
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000196 data = dbd2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000197 data = 6ef3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000198 data = b7a4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000199 data = dde7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019a data = 6f8d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019b data = bbcf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019c data = dfdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019d data = 779e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53465814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019e data = bfbe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019f data = ef3d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a0 data = 7fb9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a1 data = de7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffb7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a3 data = bcf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a4 data = ffab
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a5 data = 79ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53485814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a6 data = ff56
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a7 data = f3db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a8 data = fe69
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a9 data = e7b7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001aa data = fc17
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ab data = cf6f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ac data = f8eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ad data = 9edf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53505814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ae data = f113
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001af data = 3dbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b0 data = e226
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b1 data = 7b7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53520814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b2 data = c44c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b3 data = f6ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b4 data = 885d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b5 data = edff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b6 data = 107f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b7 data = dbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b8 data = 203b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b9 data = b7fe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 53545814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53558314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53578314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53595814.0 ps INFO: Read      bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53605814.0 ps INFO: Read      bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53609564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000090 data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53610814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000091 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53612064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000092 data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53613314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000093 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53614564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000094 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53615814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000095 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53615814.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53617064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000096 data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53618314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000097 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53619564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000098 data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53620814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000099 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53622064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009a data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53623314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009b data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53624564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009c data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53625814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009d data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53625814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53627064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009e data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53628314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000009f data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53629564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a0 data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53630814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a1 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53632064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a2 data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53633314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a3 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53634564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a4 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53635814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a5 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53635814.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53637064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a6 data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53638314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a7 data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53639564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a8 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53640814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000a9 data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53642064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000aa data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53643314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ab data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53644564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ac data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53645814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ad data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53645814.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53647064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ae data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53648314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000af data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53649564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b0 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53650814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b1 data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53652064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b2 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53653314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b3 data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53654564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b4 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53655814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b5 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53655814.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53657064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b6 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53658314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b7 data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53659564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b8 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53660814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000b9 data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53662064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ba data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53663314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bb data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53664564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bc data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53665814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bd data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53665814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53667064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000be data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53668314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000bf data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53669564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c0 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53670814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c1 data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53672064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c2 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53673314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c3 data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53674564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c4 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53675814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c5 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53675814.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53677064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c6 data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53678314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c7 data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53679564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c8 data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53680814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000c9 data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53682064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ca data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53683314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cb data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53684564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cc data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53685814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cd data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53685814.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53687064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ce data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53688314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000cf data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53689564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d0 data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53690814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d1 data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53692064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d2 data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53693314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d3 data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53694564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d4 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53695814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d5 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53697064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d6 data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53698314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d7 data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53699564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d8 data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53700814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000d9 data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53702064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000da data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53703314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000db data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53703314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53704564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000dc data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53705814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000dd data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53707064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000de data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53708314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000df data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53968314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53985814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53995814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53999564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54000814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54002064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54003314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54004564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000124 data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54005814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000125 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54005814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54007064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000126 data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54008314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000127 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54009564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000128 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54010814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000129 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54012064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012a data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54013314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012b data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54014564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012c data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54015814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012d data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54015814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54017064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012e data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54018314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012f data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54019564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000130 data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54020814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000131 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54022064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000132 data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54023314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000133 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54024564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000134 data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54025814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000135 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54025814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54027064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000136 data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54028314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000137 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54029564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000138 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54030814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000139 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54032064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013a data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54033314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013b data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54034564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013c data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54035814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013d data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54035814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54037064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013e data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54038314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013f data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54039564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000140 data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54040814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000141 data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54042064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000142 data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54043314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000143 data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54044564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000144 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54045814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000145 data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54045814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54047064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000146 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54048314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000147 data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54049564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000148 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54050814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000149 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54052064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014a data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54053314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014b data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54054564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014c data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54055814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014d data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54055814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54057064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014e data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54058314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014f data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54059564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000150 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54060814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000151 data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54062064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000152 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54063314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000153 data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54064564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000154 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54065814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000155 data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54065814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54067064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000156 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54068314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000157 data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54069564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000158 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54070814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000159 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54072064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015a data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54073314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015b data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54074564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015c data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54075814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015d data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54075814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54077064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015e data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54078314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015f data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54079564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000160 data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54080814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000161 data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54082064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000162 data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54083314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000163 data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54084564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000164 data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54085814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000165 data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54085814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54087064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000166 data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54088314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000167 data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54089564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000168 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54090814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000169 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54092064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016a data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54093314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016b data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54094564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016c data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54095814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016d data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54095814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54097064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016e data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54098314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016f data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54099564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000170 data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54100814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000171 data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54102064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000172 data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54103314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000173 data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54104564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000174 data = 3744
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54105814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000175 data = 515d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54105814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54107064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000176 data = 6e88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54108314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000177 data = a2ba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54109564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000178 data = ddd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54110814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000179 data = 4574
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54112064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017a data = bbaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54113314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017b data = 8ae9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54114564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017c data = 7791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54115814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017d data = 15d3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54115814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54117064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017e data = ef22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54118314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017f data = 2ba6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54119564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000180 data = de44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54120814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000181 data = 574d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54122064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000182 data = bc88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54123314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000183 data = ae9b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54124564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000184 data = 79d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54125814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000185 data = 5d37
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54125814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54127064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000186 data = f3aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54128314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000187 data = ba6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54129564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54130814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54132064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54133314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54134564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54135814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54135814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54137064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54138314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54139564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000190 data = 7b4b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54140814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000191 data = 4dde
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54142064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000192 data = f696
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54143314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000193 data = 9bbc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54144564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000194 data = ede9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54145814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000195 data = 3779
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54145814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54147064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000196 data = dbd2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54148314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000197 data = 6ef3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54149564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000198 data = b7a4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54150814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000199 data = dde7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54152064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019a data = 6f8d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54153314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019b data = bbcf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54154564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019c data = dfdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54155814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019d data = 779e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54155814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54157064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019e data = bfbe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54158314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019f data = ef3d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54159564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a0 data = 7fb9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54160814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a1 data = de7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54162064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffb7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54163314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a3 data = bcf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54164564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a4 data = ffab
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54165814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a5 data = 79ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54165814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54167064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a6 data = ff56
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54168314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a7 data = f3db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54169564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a8 data = fe69
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54170814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a9 data = e7b7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54172064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001aa data = fc17
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54173314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ab data = cf6f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54174564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ac data = f8eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54175814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ad data = 9edf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54175814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54177064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ae data = f113
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54178314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001af data = 3dbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54179564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b0 data = e226
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54180814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b1 data = 7b7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54182064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b2 data = c44c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54183314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b3 data = f6ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54184564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b4 data = 885d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54185814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b5 data = edff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54187064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b6 data = 107f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54188314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b7 data = dbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54189564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = 203b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54190814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = b7fe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54192064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54193314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54193314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54194564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54195814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54197064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54198314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54578314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54595814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 54600814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54605814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54625814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54645814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54665814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54685814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54705814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54725814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54745814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54765814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54785814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = 3744
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = 515d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54805814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = 6e88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = a2ba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = ddd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = 4574
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = bbaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = 8ae9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = 7791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = 15d3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54825814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = ef22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = 2ba6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = de44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = 574d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = bc88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = ae9b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = 79d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = 5d37
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54845814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = f3aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = ba6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54865814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = 7b4b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = 4dde
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = f696
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = 9bbc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = ede9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = 3779
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54885814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = dbd2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = 6ef3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = b7a4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = dde7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = 6f8d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = bbcf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = dfdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = 779e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54905814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = bfbe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = ef3d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = 7fb9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = de7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = ffb7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = bcf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = ffab
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = 79ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54925814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = ff56
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = f3db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = fe69
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = e7b7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = fc17
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = cf6f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = f8eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = 9edf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54945814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = f113
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = 3dbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = e226
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = 7b7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = c44c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = f6ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = 885d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = edff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54965814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = 107f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = dbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = 203b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = b7fe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54985814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = 0209
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = bff1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 54999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = 04d7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = 7fe2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = 09ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = ffc4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = 1399
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = ff88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55005814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = 27f7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = ff10
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = 4f2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = fe20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = 9e93
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = fc40
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = 3de3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = f881
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55025814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = 7b03
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = f102
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = f6c3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = e204
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = ed43
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = c409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = da43
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = 8813
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55045814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = b443
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = 1027
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = 6886
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = 204f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = d10c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = 409e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = a218
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = 813d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55065814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = 44f5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = 027b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = 89ea
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = 04f6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = 13d4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = 09ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = 27a8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = 13da
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55085814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = 4f50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = 27b4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = 9ea0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = 4f68
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = 3d40
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = 9ed1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = 7a45
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = 3da2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55105814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = f48a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = 7b44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = e914
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = f689
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = d2ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = ed13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = a51f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = da27
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55125814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = 4afb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = b44f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = 9533
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = 689e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = 2a66
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = d13d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = 5409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = a27a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55145814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = a8d7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = 44f4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = 51ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = 89e9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = a399
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = 13d2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = 4732
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = 27a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = 8e64
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = 4f4a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 55170814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55180814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55190814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55194564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55195814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55197064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55198314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55199564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55200814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55202064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55203314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55204564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55205814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55207064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55208314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55209564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55210814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55212064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55213314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55215814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 55220814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55225814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = 1cc8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = 9e95
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = 3955
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = 3d2a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = 72aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = 7a54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = e554
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = f4a8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = ca6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = e951
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55240814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = 941f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = d2a3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = 28fb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = a547
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = 5133
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = 4a8e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55250814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = a266
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = 951c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = 4409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = 2a39
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = 8812
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = 5472
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = 1024
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = a8e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = 208d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = 51ca
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = 411a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = a394
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = 82f1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = 4728
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55270814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = 05e2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = 8e51
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = 0b01
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = 1ca2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = 1602
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = 3944
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = 2c04
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = 7288
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55290814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = 5808
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = e510
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = b0d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = ca20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = 616f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = 9441
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = c21b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = 2882
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55310814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = 8436
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = 5105
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = 086c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = a20b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = 101d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = 4416
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = 203a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = 882c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55330814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = 40b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = 1058
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = 8162
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = 20b0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = 02c4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = 4161
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = 0588
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = 82c2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55350814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = 0bd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = 0584
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000370 data = 17aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000371 data = 0b08
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55365814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000378 data = 7aa0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000379 data = b081
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037a data = f585
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037b data = 6102
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037c data = eb0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037d data = c205
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000037f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 55390814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55403314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55443314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55460814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 55465814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55470814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55490814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55510814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55530814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55550814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55570814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55590814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55610814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55630814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000140 data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000141 data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000142 data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000143 data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000144 data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000145 data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55650814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000146 data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000147 data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000148 data = 3744
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000149 data = 515d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014a data = 6e88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014b data = a2ba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014c data = ddd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014d data = 4574
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55670814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014e data = bbaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000014f data = 8ae9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000150 data = 7791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000151 data = 15d3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55685814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000152 data = ef22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000153 data = 2ba6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000154 data = de44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000155 data = 574d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000156 data = bc88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000157 data = ae9b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000158 data = 79d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000159 data = 5d37
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015c data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015d data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000015f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 55710814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55723314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55743314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55760814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55770814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55774564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55775814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55777064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55778314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55779564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = 9e7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55780814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55780814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55782064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = 3cf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55783314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55784564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = 7929
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55785814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55787064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = f297
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55788314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55789564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = e5eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55790814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55790814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55792064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = cb13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55793314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = 3cf3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55794564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = 9626
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55795814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = 79e7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55797064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = 2c4c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55798314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = f3cf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55799564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = 585d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55800814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = e79e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55800814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55802064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = b07f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55803314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = cf3c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55804564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = 603b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55805814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = 9e79
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55807064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = c0b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55808314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = 3cf2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55809564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55810814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = 79e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55810814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55812064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = 02cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55813314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = f3cb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55814564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = 055d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55815814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = e796
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55817064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = 0a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55818314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = cf2c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55819564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55820814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = 9e58
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55820814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55822064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55823314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = 3cb0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55824564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55825814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = 7960
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55827064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55828314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = f2c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55829564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55830814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = e581
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55830814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55832064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = 8a7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55833314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = cb02
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55834564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = 143b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55835814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = 9605
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55837064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = 28b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55838314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = 2c0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55839564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = 5166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55840814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = 5814
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55840814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55842064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = a2cc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55843314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = b028
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55844564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = 455d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55845814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = 6051
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55847064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = 8aba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55848314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = c0a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55849564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = 15b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55850814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = 8145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55850814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55852064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = 2ba7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55853314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = 028a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55854564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = 574e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55855814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = 0514
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55857064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = ae9c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55858314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = 0a28
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55859564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = 5d38
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55860814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = 1451
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55860814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55862064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = ba70
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55863314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = 28a2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55864564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = 74e0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55865814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = 5145
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55867064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = e9c0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55868314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = a28a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55869564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = d345
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55870814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = 4515
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55870814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55872064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = a68a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55873314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = 8a2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55874564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = 4dd1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55875814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = 1457
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55877064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55878314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55879564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = 3744
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55880814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = 515d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55880814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55882064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = 6e88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55883314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = a2ba
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55884564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = ddd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55885814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = 4574
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55887064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = bbaa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55888314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = 8ae9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55889564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = 7791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55890814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = 15d3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55890814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55892064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = ef22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55893314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = 2ba6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55894564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = de44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55895814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = 574d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55897064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = bc88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55898314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = ae9b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55899564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = 79d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55900814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = 5d37
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55900814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55902064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = f3aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55903314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = ba6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55904564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = e791
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55905814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = 74dd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55907064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = cf22
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55908314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = e9bb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55909564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = 9e81
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55910814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = d377
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55910814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55912064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = 3dc7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55913314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = a6ef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55914564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = 7b4b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55915814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = 4dde
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55917064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = f696
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55918314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = 9bbc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55919564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ede9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55920814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = 3779
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55920814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55922064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = dbd2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55923314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = 6ef3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55924564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = b7a4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55925814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = dde7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55927064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = 6f8d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55928314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = bbcf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55929564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = dfdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55930814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = 779e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55930814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55932064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = bfbe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55933314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = ef3d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55934564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = 7fb9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55935814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = de7b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55937064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = ffb7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55938314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = bcf6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55939564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = ffab
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55940814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = 79ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55940814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55942064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = ff56
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55943314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = f3db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55944564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = fe69
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55945814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = e7b7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55947064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = fc17
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55948314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = cf6f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55949564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = f8eb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55950814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = 9edf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55950814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55952064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = f113
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55953314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = 3dbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55954564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = e226
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55955814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = 7b7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55957064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = c44c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55958314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = f6ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55959564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = 885d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55960814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = edff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55960814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55962064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = 107f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55963314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = dbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55964564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = 203b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55965814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = b7fe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55967064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55968314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55969564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55970814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55970814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55972064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = 0209
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55973314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = bff1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55974564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = 04d7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55975814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = 7fe2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55977064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = 09ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55978314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = ffc4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55979564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = 1399
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55980814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = ff88
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55980814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55982064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = 27f7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55983314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = ff10
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55984564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = 4f2b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55985814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = fe20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55987064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = 9e93
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55988314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = fc40
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55989564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = 3de3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55990814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = f881
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55990814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55992064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = 7b03
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55993314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = f102
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55994564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = f6c3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55995814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = e204
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55997064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ed43
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55998314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = c409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 55999564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = da43
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56000814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = 8813
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56000814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56002064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = b443
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56003314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = 1027
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56004564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = 6886
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56005814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = 204f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56007064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = d10c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56008314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = 409e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56009564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = a218
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56010814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = 813d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56010814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56012064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = 44f5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56013314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = 027b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56014564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = 89ea
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56015814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = 04f6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56017064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = 13d4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56018314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = 09ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56019564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = 27a8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56020814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = 13da
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56020814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56022064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = 4f50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56023314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = 27b4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56024564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = 9ea0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56025814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = 4f68
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56027064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = 3d40
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56028314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = 9ed1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56029564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = 7a45
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56030814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = 3da2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56030814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56032064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = f48a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56033314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = 7b44
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56034564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = e914
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56035814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = f689
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56037064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = d2ed
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56038314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ed13
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56039564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = a51f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56040814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = da27
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56040814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56042064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = 4afb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56043314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = b44f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = 9533
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = 689e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = 2a66
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = d13d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56049564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = 5409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56050814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = a27a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56050814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56052064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = a8d7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56053314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = 44f4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56054564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = 51ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56055814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = 89e9
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56057064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = a399
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56058314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = 13d2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = 4732
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = 27a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56060814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = 8e64
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = 4f4a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = 1cc8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = 9e95
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = 3955
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = 3d2a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56069564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = 72aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56070814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = 7a54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56070814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56072064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = e554
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56073314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = f4a8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56074564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ca6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56075814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = e951
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56077064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = 941f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56078314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = d2a3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = 28fb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = a547
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56080814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = 5133
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = 4a8e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = a266
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = 951c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = 4409
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = 2a39
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56089564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = 8812
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56090814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = 5472
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56090814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56092064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = 1024
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56093314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = a8e5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56094564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = 208d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56095814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = 51ca
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56097064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = 411a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56098314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = a394
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56099564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = 82f1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56100814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = 4728
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56100814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56102064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = 05e2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56103314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = 8e51
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56104564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = 0b01
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56105814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = 1ca2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56107064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = 1602
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56108314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = 3944
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56109564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = 2c04
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56110814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = 7288
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56110814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56112064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = 5808
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56113314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = e510
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56114564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = b0d5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56115814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ca20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56117064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = 616f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56118314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = 9441
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56119564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = c21b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56120814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = 2882
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56120814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56122064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = 8436
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56123314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = 5105
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56124564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = 086c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56125814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = a20b
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56127064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = 101d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56128314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = 4416
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56129564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = 203a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56130814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = 882c
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56130814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56132064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = 40b1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56133314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = 1058
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56134564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = 8162
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56135814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = 20b0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56137064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = 02c4
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56138314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = 4161
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56139564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = 0588
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56140814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = 82c2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56140814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56142064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = 0bd5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56143314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = 0584
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56144564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000370 data = 17aa
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56145814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000371 data = 0b08
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56147064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56148314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56149564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56150814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56152064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56153314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56154564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000378 data = 7aa0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56155814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000379 data = b081
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56157064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037a data = f585
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56158314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037b data = 6102
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56158314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56159564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037c data = eb0a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56160814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037d data = c205
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56162064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56163314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000037f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56738314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56755814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 56760814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56765814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000124 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000125 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000126 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000127 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000128 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000129 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56785814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000012f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000130 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000131 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000132 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000133 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000134 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000135 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56805814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000136 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000137 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000138 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56825814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000140 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000141 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000142 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000143 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000144 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000145 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56845814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000146 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000147 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000148 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000149 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56865814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000014f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000150 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000151 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000152 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000153 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000154 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000155 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56885814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000156 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000157 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000158 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000159 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56905814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000015f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000160 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000161 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000162 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000163 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000164 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000165 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56925814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000166 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000167 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000168 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000169 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56945814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000016f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000170 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000171 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000172 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000173 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000174 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000175 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56965814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000176 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000177 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000178 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000179 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56985814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000017f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 56999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000180 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000181 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000182 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000183 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000184 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000185 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57005814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000186 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000187 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000188 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000189 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57025814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000018f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000190 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000191 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000192 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000193 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000194 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000195 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57045814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000196 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000197 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000198 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000199 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57065814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000019f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a1 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a3 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a4 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57085814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a6 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a8 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001a9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001aa data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ab data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ac data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ad data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57105814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ae data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001af data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b0 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57120814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b2 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b4 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b6 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b8 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 57145814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57158314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57178314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57195814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57205814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57209564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57210814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57212064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57213314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57214564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57215814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57217064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57218314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57219564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57220814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57222064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57223314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57224564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57225814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57225814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57227064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57228314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57235814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57239564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000120 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57240814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000121 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57242064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000122 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57243314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000123 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57244564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000124 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57245814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000125 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57245814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57247064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000126 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57248314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000127 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57249564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000128 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57250814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000129 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57252064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57253314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57254564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57255814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57255814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57257064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57258314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000012f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57259564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000130 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57260814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000131 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57262064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000132 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57263314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000133 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57264564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000134 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57265814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000135 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57265814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57267064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000136 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57268314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000137 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57269564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000138 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57270814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57272064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57273314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57274564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57275814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57275814.0 ps INFO: Read      bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57277064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57278314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57279564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000140 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57280814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000141 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57282064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000142 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57283314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000143 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57284564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000144 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57285814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000145 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57285814.0 ps INFO: Read      bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57287064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000146 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57288314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000147 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57289564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000148 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57290814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000149 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57292064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57293314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57294564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57295814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57295814.0 ps INFO: Read      bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57297064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57298314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000014f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57299564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000150 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57300814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000151 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57302064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000152 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57303314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000153 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57304564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000154 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57305814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000155 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57305814.0 ps INFO: Read      bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57307064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000156 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57308314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000157 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57309564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000158 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57310814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000159 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57312064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57313314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57314564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57315814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57315814.0 ps INFO: Read      bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57317064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57318314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000015f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57319564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000160 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57320814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000161 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57322064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000162 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57323314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000163 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57324564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000164 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57325814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000165 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57325814.0 ps INFO: Read      bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57327064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000166 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57328314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000167 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57329564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000168 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57330814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000169 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57332064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57333314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57334564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57335814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57335814.0 ps INFO: Read      bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57337064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57338314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000016f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57339564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000170 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57340814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000171 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57342064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000172 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57343314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000173 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57344564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000174 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57345814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000175 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57345814.0 ps INFO: Read      bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57347064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000176 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57348314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000177 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57349564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000178 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57350814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000179 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57352064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57353314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57354564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57355814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57355814.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57357064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57358314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000017f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57359564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000180 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57360814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000181 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57362064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000182 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57363314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000183 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57364564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000184 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57365814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000185 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57365814.0 ps INFO: Read      bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57367064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000186 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57368314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000187 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57369564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000188 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57370814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000189 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57372064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57373314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57374564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57375814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57375814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57377064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57378314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000018f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57379564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000190 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57380814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000191 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57382064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000192 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57383314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000193 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57384564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000194 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57385814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000195 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57385814.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57387064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000196 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57388314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000197 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57389564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000198 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57390814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000199 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57392064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57393314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57394564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57395814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57395814.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57397064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57398314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000019f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57399564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57400814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a1 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57402064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57403314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a3 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57404564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a4 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57405814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57405814.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57407064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a6 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57408314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57409564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a8 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57410814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001a9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57412064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001aa data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57413314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ab data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57414564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ac data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57415814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ad data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57415814.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57417064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ae data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57418314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001af data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57419564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b0 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57420814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57422064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b2 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57423314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57424564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b4 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57425814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57427064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b6 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57428314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57429564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b8 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57430814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57432064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ba data = 40b3
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57433314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bb data = 6ffc
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57433314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57434564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bc data = 8166
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57435814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bd data = dff8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57437064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001be data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57438314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001bf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57813314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57830814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 57835814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57840814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57860814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57880814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57900814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57920814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57940814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57960814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57980814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 57999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58000814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58020814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58040814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58060814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58080814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58100814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58120814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58140814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58160814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58180814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58200814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58220814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58240814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58260814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58280814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58300814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58320814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58340814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58360814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 58385814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58395814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58405814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58409564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58410814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58412064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58413314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58414564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58415814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58417064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58418314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58419564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58420814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58422064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58423314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58424564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58425814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58427064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58428314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58430814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 58435814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58445814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58465814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58485814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58505814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58525814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58545814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58565814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58585814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58600814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000370 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000371 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 58625814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58638314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58658314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58675814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58685814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58689564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58690814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58692064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58693314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58694564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58695814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58695814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58697064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58698314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58699564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58700814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58702064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58703314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58704564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58705814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58705814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58707064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58708314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58709564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58710814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58712064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58713314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58714564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58715814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58715814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58717064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58718314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58719564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58720814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58722064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58723314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58724564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58725814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58725814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58727064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58728314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58729564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58730814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58732064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58733314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58734564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58735814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58735814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58737064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58738314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58739564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58740814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58742064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58743314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58744564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58745814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58745814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58747064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58748314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58749564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58750814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58752064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58753314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58754564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58755814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58755814.0 ps INFO: Read      bank 0 col 288, auto precharge 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58757064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58758314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58759564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58760814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58762064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58763314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58764564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58765814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 58765814.0 ps INFO: Auto Precharge bank           0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58767064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58768314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58769564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58770814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58772064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58773314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58774564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58775814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58777064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58778314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58788314.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58948314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58965814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58975814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58979564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58980814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58982064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58983314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58984564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58985814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58985814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58987064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58988314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58989564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58990814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58992064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58993314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58994564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58995814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58995814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58997064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58998314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 58999564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59000814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59002064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59003314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59004564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59005814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59005814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59007064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59008314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59009564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59010814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59012064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59013314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59014564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59015814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59015814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59017064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59018314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59019564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59020814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59022064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59023314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59024564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59025814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59025814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59027064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59028314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59029564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59030814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59032064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59033314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59034564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59035814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59035814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59037064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59038314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59039564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59040814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59042064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59043314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59045814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59049564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59050814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59052064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59053314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59054564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59055814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59055814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59057064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59058314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59065814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59069564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59070814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59072064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59073314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59074564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59075814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59075814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59077064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59078314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59085814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59089564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59090814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59092064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59093314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59094564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59095814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59095814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59097064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59098314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59099564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59100814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59102064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59103314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59104564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59105814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59105814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59107064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59108314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59109564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59110814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59112064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59113314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59114564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59115814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59115814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59117064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59118314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59119564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59120814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59122064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59123314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59124564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59125814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59125814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59127064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59128314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59129564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59130814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59132064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59133314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59134564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59135814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59135814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59137064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59138314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59139564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59140814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59142064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59143314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59144564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59145814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59145814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59147064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59148314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59149564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59150814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59152064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59153314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59154564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59155814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59155814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59157064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59158314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59159564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59160814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59162064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59163314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59164564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59165814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59165814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59167064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59168314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59169564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59170814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59172064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59173314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59174564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59175814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59175814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59177064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59178314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59179564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59180814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59182064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59183314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59184564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59185814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59185814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59187064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59188314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59189564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59190814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59192064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59193314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59194564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59195814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59195814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59197064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59198314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59199564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59200814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59202064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59203314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59204564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59205814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59205814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59207064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59208314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59209564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59210814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59212064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59213314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59214564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59215814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59215814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59217064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59218314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59219564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59220814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59222064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59223314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59224564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59225814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59225814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59227064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59228314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59229564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59230814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59232064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59233314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59234564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59235814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59235814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59237064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59238314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59239564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59240814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59242064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59243314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59244564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59245814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59245814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59247064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59248314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59249564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59250814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59252064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59253314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59254564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59255814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59257064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59258314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59259564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000370 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59260814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000371 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59262064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000372 data = 2f54
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59263314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000373 data = 1610
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59263314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59264564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000374 data = 5ea8
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59265814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000375 data = 2c20
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59267064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000376 data = bd50
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59268314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000377 data = 5840
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59733314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59750814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 59755814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59760814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f0 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f1 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f2 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f3 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f4 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f6 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59780814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59800814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59820814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59840814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59860814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59880814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59900814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59920814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59935814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000140 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000141 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000142 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000143 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000144 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000145 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000146 data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 59958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000147 data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 59960814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59973314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 59993314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60010814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60020814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60024564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f0 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60025814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f1 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60027064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f2 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60028314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f3 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60029564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f4 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60030814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60030814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60032064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f6 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60033314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60034564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f8 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60035814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60037064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fa data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60038314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60039564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fc data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60040814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60040814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60042064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000fe data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60043314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60044564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000100 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60045814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60047064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000102 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60048314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60049564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000104 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60050814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60050814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60052064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000106 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60053314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60054564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000108 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60055814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60057064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010a data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60058314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60059564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010c data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60060814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60060814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60062064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010e data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60063314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60064564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000110 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60065814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60067064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000112 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60068314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60069564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000114 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60070814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000115 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60070814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60072064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000116 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60073314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000117 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60074564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000118 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60075814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000119 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60077064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60078314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011b data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60079564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60080814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011d data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60080814.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60082064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60083314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000011f data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60084564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000120 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60085814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000121 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60087064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000122 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60088314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000123 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60089564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000124 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60090814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000125 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60090814.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60092064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000126 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60093314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000127 data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60094564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000128 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60095814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000129 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60097064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60098314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012b data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60099564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60100814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012d data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60100814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60102064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60103314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000012f data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60104564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000130 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60105814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000131 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60107064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000132 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60108314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000133 data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60109564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000134 data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60110814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60110814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60112064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000136 data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60113314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60114564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000138 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60115814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60117064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60118314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60119564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60120814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60122064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60123314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60124564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000140 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60125814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000141 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60127064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000142 data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60128314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000143 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60128314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60129564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000144 data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60130814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000145 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60132064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000146 data = 9ba2
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60133314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000147 data = 28ae
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60423314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60440814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 60445814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60450814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ea data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001eb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ec data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ee data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f0 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f2 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60470814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fa data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fc data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60490814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fe data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000200 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000202 data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000204 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60510814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000206 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000208 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020a data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020d data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60530814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020f data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000211 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000213 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000215 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60550814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000217 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000219 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021b data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021d data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60570814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021f data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000221 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000223 data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000225 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60590814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000227 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000229 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022b data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022c data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60610814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022e data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000230 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000232 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000234 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60630814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000236 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000238 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023a data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023c data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60650814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023e data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000240 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000242 data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000244 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60670814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000246 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000248 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024a data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024d data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60690814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024f data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000251 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000253 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000255 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60710814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000257 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000259 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025b data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025d data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60730814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025f data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000261 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000263 data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000265 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60750814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000267 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000269 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026b data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026c data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60770814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026e data = fffd
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000270 data = fffb
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60790814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000278 data = ffbf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000279 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027a data = ff7f
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027c data = feff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60810814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027e data = fdff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000027f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000280 data = fbff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000281 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60825814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000282 data = f7ff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000283 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000284 data = efff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000285 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000286 data = dfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000287 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000288 data = bfff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028a data = 7fff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028d data = fffe
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000028f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 60850814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60863314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60903314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60920814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 60925814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60930814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60950814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 60975814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60985814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60995814.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 60999564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c0 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61000814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61002064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c2 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61003314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61004564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c4 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61005814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61007064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c6 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61008314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61009564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c0 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61010814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61012064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c2 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61013314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61014564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c4 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61015814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61017064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c6 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61018314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000001c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61020814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 61025814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61030814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61045814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61055814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61075814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61095814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61115814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61135814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61155814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61175814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61195814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61215814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61235814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61255814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61275814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61295814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61315814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61335814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61355814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61375814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61395814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61415814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61435814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61455814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61475814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61490814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 61515814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61528314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61563314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61580814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 61585814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61590814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61610814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61630814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61650814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61670814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61690814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61710814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61730814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61750814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61770814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61790814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61810814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61830814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61850814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61870814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61890814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61910814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61930814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 61953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 61955814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61968314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61988314.0 ps INFO: Activate  bank 0 row 0db7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62005814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62010814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62030814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62040814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62050814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62054564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62055814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62057064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62058314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62059564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62060814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62062064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62063314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62064564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62065814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62067064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62068314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62069564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62070814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62072064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62073314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62075814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62080814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62090814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62110814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62130814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62150814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62170814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62190814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62210814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62230814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62250814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62270814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62290814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62310814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62330814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62350814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62370814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62390814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62410814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62430814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62450814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62470814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ab data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ac data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62490814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ae data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62510814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ba data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62530814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000be data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62550814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ca data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62570814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cf data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62590814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000db data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dd data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62610814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000df data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62630814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000eb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ec data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62650814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ee data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62670814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62690814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fe data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000100 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000101 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000102 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000103 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000104 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000105 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62710814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000106 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000107 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000108 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000109 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62730814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000110 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000111 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000112 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000113 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000114 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000115 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62750814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000116 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000117 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000118 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000119 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62765814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000120 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000121 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000125 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000126 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000127 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62790814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62803314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62838314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62855814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62860814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62865814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ba data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62885814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62905814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62925814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62945814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 62970814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62980814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62990814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62994564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62995814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62997064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62998314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 62999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63009564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63010814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63012064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63013314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63015814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 63020814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63025814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63040814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63050814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63070814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63090814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000314 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63110814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000316 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000318 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63130814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63150814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63170814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63190814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63210814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63230814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63250814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63270814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63290814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63310814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63330814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63350814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63370814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63390814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63410814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63430814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63450814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63470814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63490814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63510814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63530814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63550814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63570814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63590814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63610814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63630814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63650814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63670814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 63695814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63708314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63728314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63745814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 63750814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63755814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63775814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63795814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63815814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63830814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 63855814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63868314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63888314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63905814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63915814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63919564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002b8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63920814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002b9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63922064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ba data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63923314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63924564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63925814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63925814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63927064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63928314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63929564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63930814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63932064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63933314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63934564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63935814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63935814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63937064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63938314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63939564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63940814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63942064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63943314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63944564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63945814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63945814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63947064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63948314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63949564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63950814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63952064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63953314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63954564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63955814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63955814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63957064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63958314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63959564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63960814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63962064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63963314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63964564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63965814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63965814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63967064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63968314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63969564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63970814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63972064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63973314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63974564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63975814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63975814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63977064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63978314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63979564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63980814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63982064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63983314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63984564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63985814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63985814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63987064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63988314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63989564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63990814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63992064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63993314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63994564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63995814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63995814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63997064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63998314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 63999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64005814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64009564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64010814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64012064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64013314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64014564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64015814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64015814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64017064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64018314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64019564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64020814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64022064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64023314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64024564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64025814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64025814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64027064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64028314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64029564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64030814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64032064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64033314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64034564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000314 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64035814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64035814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64037064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000316 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64038314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64039564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000318 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64040814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64042064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64043314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64044564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64045814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64045814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64047064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64048314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64049564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64050814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64052064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64053314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64054564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64055814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64055814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64057064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64058314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64059564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64060814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64062064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64063314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64064564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64065814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64065814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64067064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64068314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64069564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64070814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64072064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64073314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64074564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64075814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000335 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64075814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64077064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64078314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000337 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64079564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64080814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000339 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64082064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64083314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64084564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64085814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64085814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64087064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64088314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64089564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64090814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64092064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64093314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64094564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64095814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64095814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64097064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64098314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64099564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64100814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64102064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64103314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64104564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64105814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64105814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64107064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64108314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64109564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64110814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64112064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64113314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64114564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000354 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64115814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64115814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64117064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000356 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64118314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64119564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64120814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64122064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64123314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64124564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64125814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64125814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64127064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64128314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64129564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64130814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64132064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64133314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64134564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64135814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64135814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64137064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64138314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64139564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64140814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64142064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64143314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64144564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64145814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64145814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64147064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64148314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64149564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64150814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64152064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64153314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64154564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64155814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000375 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64155814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64157064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64158314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000377 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64159564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64160814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000379 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64162064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64163314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64164564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64165814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64165814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64167064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64168314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64169564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64170814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64172064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64173314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64174564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64175814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64175814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64177064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64178314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64179564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64180814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64182064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64183314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64184564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64185814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64185814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64187064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64188314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64189564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64190814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64192064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64193314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64194564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000394 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64195814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64195814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64197064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000396 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64198314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000398 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64204564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64205814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64205814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64207064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64208314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64209564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64210814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64212064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64213314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64214564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64215814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64215814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64217064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64218314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64219564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64220814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64222064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64223314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64224564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64225814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64225814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64227064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64228314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003af data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64229564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64230814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64232064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64233314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64234564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64235814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64235814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64237064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64238314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64239564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64240814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64242064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64243314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64244564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64245814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64245814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64247064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64248314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64249564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64250814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64252064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64253314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64254564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64255814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64255814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64257064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64258314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64259564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64260814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64262064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64263314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64264564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64265814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64265814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64267064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64268314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64269564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64270814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64272064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64273314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64274564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64275814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64275814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64277064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64278314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64279564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64280814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64282064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64283314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64284564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64285814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64285814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64287064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64288314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64289564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64290814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64292064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64293314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64294564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64295814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64295814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64297064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64298314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64299564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64300814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64302064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64303314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64304564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64305814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64305814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64307064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64308314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64309564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64310814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64312064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64313314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64314564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64315814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 64315814.0 ps INFO: Auto Precharge bank           0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64317064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64318314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64319564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64320814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64322064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64323314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64324564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64325814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64327064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64328314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64338314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64355814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64365814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64369564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64370814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64372064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64373314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64374564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64375814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64375814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64377064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64378314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64379564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64380814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64382064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64383314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64384564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64385814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64385814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64387064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64388314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64389564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64390814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64392064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64393314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64394564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000014 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64395814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64395814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64397064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000016 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64398314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64399564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000018 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64400814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64402064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64403314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64404564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64405814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64405814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64407064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64408314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64409564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64410814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64412064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64413314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64414564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64415814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64417064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64418314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64419564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64420814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64422064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64423314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64423314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64424564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64425814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64427064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 64428314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65038314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65055814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 65060814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65065814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000118 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000119 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000120 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000121 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000122 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000123 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000124 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000125 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65085814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000126 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000127 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000128 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000129 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65105814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000130 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000131 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000132 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000133 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000134 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000135 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65125814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000136 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000137 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000138 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000139 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65145814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000140 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000141 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000142 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000143 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000144 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000145 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65165814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000146 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000147 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000148 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000149 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65185814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000150 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000151 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000152 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000153 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000154 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000155 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65205814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000156 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000157 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000158 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000159 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65225814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000160 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000161 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000162 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000163 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000164 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000165 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65245814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000166 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000167 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000168 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000169 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65265814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000170 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000171 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000172 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000173 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000174 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000175 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65285814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000176 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000177 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000178 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000179 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65305814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000180 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000181 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000182 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000183 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000184 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000185 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65325814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000186 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000187 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000188 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000189 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65345814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000190 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000191 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000192 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000193 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000194 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000195 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000196 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000197 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 65370814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65380814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65390814.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65394564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000198 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65395814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000199 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65397064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65398314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65399564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019c data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65400814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019d data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65402064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65403314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65404564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000198 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65405814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000199 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65407064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65408314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65409564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019c data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65410814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019d data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65412064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65413314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000019f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65415814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 65420814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65425814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000198 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000199 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65440814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65450814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001aa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ac data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ae data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65470814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65490814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65510814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65530814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65550814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65570814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65590814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65610814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65625814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 65650814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65663314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65698314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65715814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 65720814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65725814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000238 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000239 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000240 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000241 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000242 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000243 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000244 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000245 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65745814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000246 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000247 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000248 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000249 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65765814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000250 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000252 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000254 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65785814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000256 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000258 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000259 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65805814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000260 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000261 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000262 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000263 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000264 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000265 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65825814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000266 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000267 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000268 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000269 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65845814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000270 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000271 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000272 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000273 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000274 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000275 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65865814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000276 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000277 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000278 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000279 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65885814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000280 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000281 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000282 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000283 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000284 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000285 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65905814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000286 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000287 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000288 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000289 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65925814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000290 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000291 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000292 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000293 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000294 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000295 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65945814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000296 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000297 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000298 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000299 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65965814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65985814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 65999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ab data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ad data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66005814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002af data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66025814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66045814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66065814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66085814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66105814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66125814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66145814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66165814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66185814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66205814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fe data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000300 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000301 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000302 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000303 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000304 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000305 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66225814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000306 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000307 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000308 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000309 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66245814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000310 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000311 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000312 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000313 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000314 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000315 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66265814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000316 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000317 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000318 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000319 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66285814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000320 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000321 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000322 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000323 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000324 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000325 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66305814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000326 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000327 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000328 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000329 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66325814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000331 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000333 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000335 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66345814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000337 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000339 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 66370814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66383314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66403314.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66563314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66580814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66590814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66594564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000340 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66595814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000341 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66597064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000342 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66598314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000343 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66599564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000344 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66600814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000345 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66602064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000346 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66603314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000347 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66604564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000340 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66605814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000341 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66607064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000342 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66608314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000343 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66609564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000344 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66610814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000345 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66612064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000346 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66613314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000347 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66615814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 66620814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66625814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000340 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000342 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000344 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000346 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000348 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66640814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66650814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000350 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000352 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000354 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000356 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000358 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66670814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000361 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000363 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000365 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66690814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000367 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66710814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66730814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66750814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66770814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66790814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66810814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66830814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66850814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66870814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66890814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66910814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66930814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66950814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66970814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66990814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67010814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67030814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67045814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 67070814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67083314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67118314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67135814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 67140814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67145814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000018 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000019 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000001f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000020 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000021 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000022 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000024 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67165814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000026 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000028 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67185814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000030 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000032 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000034 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67205814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000036 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000038 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67225814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000040 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000041 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000042 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000043 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000044 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000045 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67245814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000046 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000047 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000048 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000049 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67265814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000050 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000051 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000052 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000053 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000054 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000055 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67285814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000056 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000057 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000058 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000059 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67305814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000060 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000061 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000062 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000063 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000064 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000065 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67325814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000066 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000067 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000068 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000069 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67345814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000070 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000071 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000072 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000073 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000074 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000075 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67365814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000076 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000077 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000078 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000079 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67385814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000080 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000081 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000082 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000083 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000084 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000085 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67405814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000086 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000087 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000088 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000089 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67425814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000090 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000091 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000092 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000093 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000094 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000095 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67445814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000096 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000097 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000098 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000099 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67465814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67485814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000aa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ac data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67505814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ae data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67525814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ba data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67545814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bf data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c1 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c3 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c5 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c7 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 67570814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67580814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67590814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67594564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000c8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67595814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000c9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67597064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ca data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67598314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67599564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cc data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67600814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cd data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67602064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ce data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67603314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67604564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000c8 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67605814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000c9 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67607064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ca data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67608314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cb data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67609564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cc data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67610814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cd data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67612064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ce data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67613314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000cf data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67615814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 67620814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67625814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c9 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cb data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cd data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cf data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67640814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d5 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d7 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67650814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d9 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000db data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dc data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000de data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67670814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ea data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ec data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67690814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ee data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f0 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f2 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f4 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67710814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f6 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f8 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fa data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fd data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67730814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ff data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000100 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000101 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000102 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000103 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000104 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000105 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67750814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000106 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000107 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000108 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000109 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67770814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000110 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000111 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000112 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000113 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000114 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000115 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67790814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000116 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000117 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000118 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000119 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67810814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000120 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000121 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000122 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000123 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000124 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000125 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67830814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000126 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000127 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000128 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000129 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67850814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000130 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000131 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000132 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000133 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000134 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000135 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67870814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000136 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000137 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000138 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000139 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67890814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000140 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000141 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000142 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000143 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000144 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000145 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67910814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000146 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000147 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000148 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000149 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67930814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000150 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000151 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000152 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000153 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000154 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000155 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67950814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000156 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000157 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000158 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000159 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67970814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015e data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000015f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000160 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000161 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000162 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000163 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000164 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000165 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67990814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000166 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000167 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000168 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000169 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016c data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68010814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016e data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000016f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000170 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000171 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000172 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000173 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000174 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000175 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68030814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000176 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000177 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000178 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000179 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017a data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017d data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68050814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000017f data = 0002
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000180 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000181 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000182 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000183 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000184 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000185 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68070814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000186 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000187 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000188 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000189 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018d data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68090814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000018f data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000190 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000191 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68105814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000192 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000193 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000194 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000195 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000196 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000197 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000198 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000199 data = 4000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019b data = 8000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019c data = 0001
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000019f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 68130814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68143314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68188314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68205814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 68210814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68215814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68235814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68255814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68275814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68295814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68315814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68335814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68355814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000288 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68375814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000290 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000292 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000294 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68395814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000296 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000298 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68415814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68435814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68455814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68475814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68495814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68515814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68535814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68555814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 68580814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68590814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68600814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68604564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68605814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68607064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68608314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68609564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68610814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68612064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68613314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68614564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68615814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68617064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68618314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68619564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68620814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68622064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68623314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68625814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 68630814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68640814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68660814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68680814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68700814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 000002ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000301 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000303 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000305 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68720814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000307 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68740814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68760814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68780814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68800814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000329 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68820814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000032f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000331 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000333 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000335 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68840814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000337 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000339 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68860814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000033f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000341 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000343 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000345 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68880814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000347 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000348 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68900814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000350 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000352 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000354 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68920814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000356 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000358 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68940814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000360 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68955814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000362 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000364 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000366 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 68978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 68980814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 68993314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69013314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69030814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69040814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69049564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69050814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69050814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69052064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69053314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69054564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69055814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69057064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69058314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69060814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69069564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69070814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69070814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69072064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69073314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69074564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69075814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69077064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69078314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69080814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69089564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69090814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69090814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69092064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69093314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69094564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69095814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69097064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69098314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69099564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69100814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69100814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69102064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69103314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69104564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69105814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69107064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69108314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69109564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69110814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69110814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69112064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69113314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69114564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69115814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69117064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69118314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69119564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69120814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69120814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69122064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69123314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69124564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69125814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69127064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69128314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69129564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69130814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69130814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69132064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69133314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69134564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69135814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69137064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69138314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69139564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69140814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69140814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69142064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69143314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69144564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69145814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69147064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69148314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69149564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69150814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69150814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69152064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69153314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69154564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69155814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69157064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69158314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69159564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69160814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69160814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69162064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69163314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69164564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69165814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69167064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69168314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69169564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69170814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69170814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69172064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69173314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69174564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69175814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69177064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69178314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69179564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69180814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69180814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69182064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69183314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69184564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69185814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69187064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69188314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69189564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69190814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69190814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69192064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69193314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69194564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69195814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69197064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69198314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69199564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69200814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69200814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69202064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69203314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69204564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69205814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69207064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69208314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69209564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69210814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69210814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69212064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69213314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69214564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69215814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69217064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69218314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69219564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69220814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69220814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69222064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69223314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69224564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69225814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69227064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69228314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69229564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69230814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69230814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69232064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69233314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69234564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69235814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69237064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69238314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69239564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69240814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69240814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69242064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69243314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69244564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69245814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69247064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69248314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69249564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69250814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69250814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69252064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69253314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69254564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69255814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69257064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69258314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69259564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69260814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69260814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69262064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69263314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69264564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69265814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69267064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69268314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69269564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69270814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69270814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69272064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69273314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69274564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69275814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69277064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69278314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69279564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69280814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69280814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69282064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69283314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69284564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69285814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69287064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69288314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69289564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69290814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69290814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69292064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69293314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69294564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69295814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69297064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69298314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69299564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69300814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69300814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69302064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69303314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69304564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69305814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69307064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69308314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69309564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69310814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69310814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69312064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69313314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69314564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69315814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69317064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69318314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69319564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69320814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69320814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69322064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69323314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69324564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69325814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69327064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69328314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69329564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69330814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69330814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69332064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69333314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69334564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69335814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69337064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69338314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69339564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69340814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69340814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69342064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69343314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69344564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69345814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69347064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69348314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69349564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69350814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69350814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69352064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69353314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69354564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69355814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69357064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69358314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69359564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69360814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69360814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69362064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69363314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69364564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69365814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69367064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69368314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69369564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69370814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69370814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69372064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69373314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69374564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69375814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69377064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69378314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69379564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69380814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69380814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69382064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69383314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69384564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69385814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69387064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69388314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69389564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69390814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69390814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69392064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69393314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69394564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69395814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69397064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69398314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69399564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69400814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69402064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69403314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69404564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69405814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69407064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69408314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69408314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69409564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69410814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69412064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69413314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69943314.0 ps INFO: Activate  bank 0 row 0924
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69960814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69970814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69974564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69975814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69977064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69978314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69979564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69980814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69980814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69982064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69983314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69984564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69985814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69987064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69988314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69989564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69990814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69990814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69992064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69993314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69994564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69995814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69997064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69998314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69999564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70000814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70000814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70002064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70003314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70004564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70005814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70007064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70008314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70009564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70010814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70010814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70012064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70013314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70014564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70015814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70017064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70018314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70019564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70020814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70020814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70022064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70023314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70024564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70025814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70027064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000272 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70028314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70029564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000274 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70030814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70030814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70032064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000276 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70033314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70034564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000278 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70035814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000279 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70037064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70038314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70039564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70040814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70040814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70042064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70043314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000027f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70044564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000280 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70045814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000281 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70047064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000282 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70048314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000283 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70049564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000284 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70050814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000285 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70050814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70052064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000286 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70053314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000287 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70054564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000288 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70055814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000289 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70057064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70058314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70059564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70060814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70060814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70062064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70063314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000028f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70064564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000290 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70065814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000291 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70067064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000292 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70068314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000293 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70069564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000294 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70070814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000295 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70070814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70072064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000296 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70073314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000297 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70074564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000298 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70075814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000299 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70077064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70078314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70079564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70080814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70080814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70082064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70083314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000029f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70084564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70085814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70087064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70088314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70089564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70090814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70090814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70092064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70093314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70094564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70095814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002a9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70097064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002aa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70098314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ab data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70099564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ac data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70100814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ad data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70100814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70102064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ae data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70103314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002af data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70104564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70105814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70107064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70108314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70109564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70110814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70110814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70112064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70113314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70114564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70115814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002b9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70117064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ba data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70118314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70119564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70120814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70120814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70122064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002be data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70123314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002bf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70124564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70125814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70127064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70128314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70129564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70130814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70130814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70132064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70133314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70134564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70135814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002c9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70137064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ca data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70138314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70139564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70140814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70140814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70142064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ce data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70143314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002cf data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70144564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70145814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70147064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70148314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70149564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70150814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70150814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70152064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70153314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70154564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70155814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002d9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70157064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002da data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70158314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002db data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70159564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70160814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002dd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70160814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70162064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002de data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70163314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002df data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70164564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70165814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70167064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70168314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70169564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70170814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70170814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70172064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70173314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70174564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70175814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70177064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70178314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70179564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70180814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70180814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70182064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70183314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70184564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70185814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70187064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70188314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70189564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70190814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70190814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70192064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70193314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70194564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70195814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70197064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70198314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70199564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70200814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70200814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70202064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70203314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 000002ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70204564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000300 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70205814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000301 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70207064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000302 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70208314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000303 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70209564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000304 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70210814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000305 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70210814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70212064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000306 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70213314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000307 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70214564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000308 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70215814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000309 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70217064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70218314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70219564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70220814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70220814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70222064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70223314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000030f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70224564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000310 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70225814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000311 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70227064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000312 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70228314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000313 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70229564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000314 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70230814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000315 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70230814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70232064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000316 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70233314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000317 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70234564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000318 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70235814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000319 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70237064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70238314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70239564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70240814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70240814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70242064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70243314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000031f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70244564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000320 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70245814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000321 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70247064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000322 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70248314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000323 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70249564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000324 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70250814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000325 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70250814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70252064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000326 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70253314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000327 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70254564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000328 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70255814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000329 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70257064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70258314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70259564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70260814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70260814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70262064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70263314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000032f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70264564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000330 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70265814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000331 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70267064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000332 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70268314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000333 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70269564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000334 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70270814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000335 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70270814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70272064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000336 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70273314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000337 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70274564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000338 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70275814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000339 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70277064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70278314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70279564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70280814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70280814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70282064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70283314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000033f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70284564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000340 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70285814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000341 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70287064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000342 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70288314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000343 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70289564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000344 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70290814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000345 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70290814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70292064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000346 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70293314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000347 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70294564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000348 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70295814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000349 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70297064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70298314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70299564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70300814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70300814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70302064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70303314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000034f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70304564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000350 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70305814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000351 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70307064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000352 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70308314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000353 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70309564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000354 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70310814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000355 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70310814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70312064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000356 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70313314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000357 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70314564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000358 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70315814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000359 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70317064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70318314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70319564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70320814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70320814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70322064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70323314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000035f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70324564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000360 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70325814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000361 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70327064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000362 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70328314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000363 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70329564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000364 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70330814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000365 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70332064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000366 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70333314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000367 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70334564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000368 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70335814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 00000369 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70337064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70338314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70338314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70339564.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70340814.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70342064.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70343314.0 ps INFO: READ @ DQS= bank = 0 row = 0924 col = 0000036f data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70903314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70920814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 70925814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70930814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70950814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 000000ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000100 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000101 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000102 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000103 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000104 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000105 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70970814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000106 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000107 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000108 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000109 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70990814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 70993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000010f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000110 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000111 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000112 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000113 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000114 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000115 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71010814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000116 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000117 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000118 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000119 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71030814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000011f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000120 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000121 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000122 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000123 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000124 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000125 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71050814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000126 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000127 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000128 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000129 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71070814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000012f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000130 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000131 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71085814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000132 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000133 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000134 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000135 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000136 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000137 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000138 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 71110814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71123314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71158314.0 ps INFO: Activate  bank 0 row 1249
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71175814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71185814.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71189564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000138 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71190814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71192064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71193314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71194564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71195814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71197064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71198314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71199564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000138 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71200814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 00000139 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71202064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013a data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71203314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71203314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71204564.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013c data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71205814.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71207064.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013e data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71208314.0 ps INFO: READ @ DQS= bank = 0 row = 1249 col = 0000013f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71223314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71240814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 71245814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71250814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71265814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71275814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71290814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71310814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71330814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000020f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000211 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000213 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000215 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71350814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000217 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000219 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71370814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000021f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71390814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71410814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000230 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000232 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000234 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71430814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000236 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000238 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71450814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000240 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000242 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000244 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71470814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000246 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71490814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71510814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71530814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71550814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71565814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 71590814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71603314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71623314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71640814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71650814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71654564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71655814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71657064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71658314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71659564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71660814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71660814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71662064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71663314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71664564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71665814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71667064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71668314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71669564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71670814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71670814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71672064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71673314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71674564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71675814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71677064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71678314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71679564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71680814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71680814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71682064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71683314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71684564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71685814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71687064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71688314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71689564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71690814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71690814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71692064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71693314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71694564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71695814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71697064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71698314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71699564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71700814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71700814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71702064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71703314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71704564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71705814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71707064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71708314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71709564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71710814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71710814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71712064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71713314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71714564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71715814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000211 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71717064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71718314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000213 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71719564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71720814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000215 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71720814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71722064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71723314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000217 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71724564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71725814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000219 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71727064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71728314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71729564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71730814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71730814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71732064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71733314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71734564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71735814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71737064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71738314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71739564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71740814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71740814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71742064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71743314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71744564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71745814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71747064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71748314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71749564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71750814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71750814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71752064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71753314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71754564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000230 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71755814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71757064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000232 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71758314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71759564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000234 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71760814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71760814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71762064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000236 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71763314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71764564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000238 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71765814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71767064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71768314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71769564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71770814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71770814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71772064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71773314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71774564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000240 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71775814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71777064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000242 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71778314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71779564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000244 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71780814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71780814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71782064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000246 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71783314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71784564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71785814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71787064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71788314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71789564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71790814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71790814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71792064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71793314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71794564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71795814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71797064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71798314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71799564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71800814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71800814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71802064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71803314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71804564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71805814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71807064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71808314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71809564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71810814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71810814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71812064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71813314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71814564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71815814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71817064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71818314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71819564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71820814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71820814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71822064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71823314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71824564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71825814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71827064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71828314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71829564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71830814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71832064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71833314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71834564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71835814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71837064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71838314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71838314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71839564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71840814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71842064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 71843314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72183314.0 ps INFO: Activate  bank 0 row 0492
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72200814.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72210814.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72214564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72215814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72217064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72218314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72219564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72220814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72220814.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72222064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72223314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72224564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72225814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001e9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72227064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ea data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72228314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001eb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72229564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ec data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72230814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ed data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72230814.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72232064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ee data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72233314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ef data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72234564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f0 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72235814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f1 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72237064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f2 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72238314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f3 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72239564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f4 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72240814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f5 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72240814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72242064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f6 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72243314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f7 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72244564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f8 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72245814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001f9 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72247064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fa data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72248314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fb data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72249564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fc data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72250814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fd data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72250814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72252064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001fe data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72253314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 000001ff data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72254564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000200 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72255814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000201 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72257064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000202 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72258314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000203 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72259564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000204 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72260814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000205 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72260814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72262064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000206 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72263314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000207 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72264564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000208 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72265814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000209 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72267064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72268314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72269564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72270814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72270814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72272064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72273314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000020f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72274564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000210 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72275814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000211 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72277064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000212 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72278314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000213 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72279564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000214 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72280814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000215 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72280814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72282064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000216 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72283314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000217 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72284564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000218 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72285814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000219 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72287064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72288314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72289564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72290814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72290814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72292064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72293314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000021f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72294564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000220 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72295814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000221 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72297064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000222 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72298314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000223 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72299564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000224 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72300814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000225 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72300814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72302064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000226 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72303314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000227 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72304564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000228 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72305814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000229 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72307064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72308314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72309564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72310814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72310814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72312064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72313314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000022f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72314564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000230 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72315814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000231 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72317064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000232 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72318314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000233 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72319564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000234 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72320814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000235 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72320814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72322064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000236 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72323314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000237 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72324564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000238 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72325814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000239 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72327064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72328314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72329564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72330814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72330814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72332064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72333314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000023f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72334564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000240 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72335814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000241 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72337064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000242 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72338314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000243 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72339564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000244 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72340814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000245 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72340814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72342064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000246 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72343314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000247 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72344564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000248 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72345814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000249 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72347064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72348314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72349564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72350814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72350814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72352064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72353314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000024f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72354564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000250 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72355814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000251 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72357064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000252 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72358314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000253 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72359564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000254 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72360814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000255 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72360814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72362064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000256 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72363314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000257 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72364564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000258 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72365814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000259 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72367064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72368314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72369564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72370814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72370814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72372064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72373314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000025f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72374564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000260 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72375814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000261 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72377064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000262 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72378314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000263 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72379564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000264 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72380814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000265 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72380814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72382064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000266 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72383314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000267 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72384564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000268 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72385814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000269 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72387064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026a data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72388314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026b data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72389564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026c data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72390814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026d data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72392064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026e data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72393314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 0000026f data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72394564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000270 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72395814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000271 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72397064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000272 data = fff7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72398314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000273 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72398314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72399564.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000274 data = ffef
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72400814.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000275 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72402064.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000276 data = ffdf
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72403314.0 ps INFO: READ @ DQS= bank = 0 row = 0492 col = 00000277 data = ffff
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72778314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72795814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 72800814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72805814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72825814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72845814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72865814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72885814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72905814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72925814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000314 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72945814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000316 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000318 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72965814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 72985814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 72999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73005814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73025814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73045814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73065814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73085814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73105814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73125814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73145814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73165814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73185814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73205814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73225814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73245814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73265814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73285814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73305814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73325814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73345814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73370814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73380814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73390814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73394564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73395814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73397064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73398314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73399564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73400814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73402064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73403314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73404564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0004
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73405814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73407064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0008
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73408314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73409564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0010
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73410814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73412064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0020
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73413314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73415814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73420814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73425814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73440814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73450814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73470814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73490814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73510814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73530814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73555814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73568314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73588314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73605814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73610814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73615814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73635814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73655814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73675814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73695814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73715814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000030 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000032 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000034 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73735814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000036 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73750814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000046 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000047 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73775814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73788314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73823314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73840814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73845814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73850814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73870814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73890814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73910814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73930814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73950814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 73973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 73975814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73988314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74008314.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74168314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74185814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 74190814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74195814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74215814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74235814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74255814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74275814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74295814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74315814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74335814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74355814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 74380814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74390814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74400814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74404564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74405814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74407064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74408314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74409564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74410814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74412064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74413314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74414564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74415814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74417064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74418314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74419564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74420814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74422064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74423314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74425814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 74430814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74440814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74460814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74480814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74500814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74520814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74540814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74560814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74580814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000299 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74600814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74615814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ae data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002af data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 74640814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74653314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74673314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74690814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74700814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74704564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74705814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74707064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74708314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74709564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74710814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74710814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74712064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74713314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74714564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74715814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74717064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74718314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74719564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74720814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74720814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74722064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74723314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74724564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74725814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74727064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74728314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74729564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74730814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74730814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74732064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74733314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74734564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74735814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74737064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74738314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74739564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74740814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74740814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74742064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74743314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74744564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74745814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74747064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74748314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74749564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74750814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74750814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74752064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74753314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000002ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74754564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000300 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74755814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000301 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74757064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000302 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74758314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000303 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74759564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000304 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74760814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000305 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74760814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74762064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000306 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74763314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000307 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74764564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74765814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74767064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74768314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74769564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74770814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74770814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74772064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74773314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74774564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000310 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74775814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000311 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74777064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000312 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74778314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000313 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74779564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000314 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74780814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000315 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74780814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74782064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000316 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74783314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000317 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74784564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000318 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74785814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000319 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74787064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74788314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74789564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74790814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74790814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74792064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74793314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000031f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74794564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000320 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74795814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000321 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74797064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000322 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74798314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000323 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74799564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000324 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74800814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000325 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74800814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74802064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000326 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74803314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000327 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74804564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000328 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74805814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000329 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74807064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74808314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74809564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74810814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74810814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74812064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74813314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000032f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74814564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74815814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74817064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74818314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74819564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74820814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74820814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74822064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74823314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74824564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74825814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74827064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74828314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74829564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74830814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74830814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74832064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74833314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74834564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74835814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74837064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74838314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74839564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74840814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74840814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74842064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74843314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74844564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74845814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74847064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74848314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74849564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74850814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74850814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74852064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74853314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74854564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74855814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74857064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74858314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74859564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74860814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74860814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74862064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74863314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74864564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74865814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74867064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74868314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74869564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74870814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74870814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74872064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74873314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74874564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74875814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74877064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74878314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74879564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74880814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74880814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74882064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74883314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74884564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74885814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74887064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74888314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74889564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74890814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74890814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74892064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74893314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74894564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74895814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74897064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74898314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74899564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74900814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74900814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74902064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74903314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74904564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74905814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74907064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74908314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74909564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74910814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74910814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74912064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74913314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74914564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74915814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74917064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74918314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74919564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74920814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74920814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74922064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74923314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74924564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74925814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74927064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74928314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74929564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74930814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74930814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74932064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74933314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74934564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74935814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74937064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74938314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74939564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74940814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74940814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74942064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74943314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74944564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74945814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74947064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74948314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74949564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74950814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74950814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74952064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74953314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74954564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74955814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74957064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74958314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74959564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74960814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74960814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74962064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74963314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74964564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74965814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74967064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74968314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74969564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74970814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74970814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74972064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74973314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74974564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74975814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74977064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74978314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74979564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74980814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74980814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74982064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74983314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74984564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74985814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74987064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74988314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74989564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74990814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74990814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74992064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74993314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74994564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74995814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74997064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74998314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 74999564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75000814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75000814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75002064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75003314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75004564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75005814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75007064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75008314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75009564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75010814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75010814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75012064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75013314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75014564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75015814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75017064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75018314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75019564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75020814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75020814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75022064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75023314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75024564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75025814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75027064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75028314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75029564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75030814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75030814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75032064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75033314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75034564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75035814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75037064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75038314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75039564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75040814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75040814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75042064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75043314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75044564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75045814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75047064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75048314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75049564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75050814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75050814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75052064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75053314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75054564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75055814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75057064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75058314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75059564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75060814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 75060814.0 ps INFO: Auto Precharge bank           0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75062064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75063314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75064564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75065814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75067064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75068314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75069564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75070814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75072064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75073314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75083314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75100814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75110814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75114564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75115814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75117064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75118314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75119564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75120814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75120814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75122064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75123314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75124564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75125814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75127064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75128314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75129564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75130814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75130814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75132064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75133314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75134564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75135814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75137064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75138314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75139564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75140814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75140814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75142064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75143314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75144564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000018 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75145814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75147064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75148314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75149564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75150814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75150814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75152064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75153314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75154564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75155814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75157064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75158314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75159564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75160814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75160814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75162064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75163314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75164564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75165814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75167064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75168314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75169564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75170814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75170814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75172064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75173314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75174564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000030 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75175814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75177064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000032 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75178314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75179564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000034 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75180814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75180814.0 ps INFO: Read      bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75182064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000036 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75183314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75184564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75185814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75187064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75188314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75189564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75190814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75192064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75193314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75194564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75195814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75197064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75198314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75198314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000046 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6e col = 00000047 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75813314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75830814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 75835814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75840814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75860814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75880814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75900814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75920814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75940814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75960814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75980814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 75999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76000814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76020814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 76045814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76058314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76078314.0 ps INFO: Activate  bank 0 row 0db7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76095814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 76100814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76105814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76125814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76145814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 76170814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76180814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76190814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76194564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76195814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76197064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76198314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76199564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76200814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000025 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76202064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76203314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000027 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76204564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76205814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0400
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76207064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76208314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0800
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76209564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76210814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000025 data = 1000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76212064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76213314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000027 data = 2000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76215814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 76220814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76225814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76240814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76250814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76270814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76290814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76310814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76330814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76350814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76370814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76390814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76410814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76430814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76450814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76470814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76490814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76510814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76530814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76550814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76570814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76590814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76610814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76630814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76650814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76670814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76690814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76710814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76730814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76750814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000100 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000101 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000102 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000103 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000104 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000105 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76770814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000106 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000107 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000108 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000109 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76790814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000110 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000111 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000112 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000113 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000114 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000115 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76810814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000116 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000117 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000118 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000119 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76830814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000120 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000121 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000125 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76850814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000126 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000127 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000128 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000129 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76870814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000012f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000130 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000131 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000132 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000133 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000134 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000135 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76890814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000136 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000137 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000138 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000139 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76910814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000013f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000140 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000141 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000142 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000143 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000144 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000145 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76930814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000146 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000147 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000148 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000149 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76950814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000014f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000150 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000151 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 76965814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000152 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000153 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000154 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000155 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000156 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000157 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000158 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000159 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015a data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015b data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015c data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015d data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015e data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 76988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000015f data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 76990814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77003314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77043314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77060814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 77065814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77070814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77090814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77110814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77130814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77150814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 77175814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77185814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77195814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77199564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77200814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77202064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77203314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77204564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77205814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77207064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77208314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77209564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000358 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77210814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000359 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77212064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77213314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77214564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77215814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77217064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77218314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000035f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77220814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 77225814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77230814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77245814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77255814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77275814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77295814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77315814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77335814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77355814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77375814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77395814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77415814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77435814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77455814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77475814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77495814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77515814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77535814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77555814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77575814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 77600814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77613314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77633314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77650814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 77655814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77660814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77680814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77700814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77720814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77740814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000028 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77760814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000002f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000030 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000031 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000032 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000033 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000034 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000035 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77780814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000036 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000037 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000038 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000039 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77800814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000003f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000040 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000041 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000042 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000043 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000044 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000045 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77820814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000046 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000047 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000048 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000049 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77840814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000004f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000050 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000051 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000052 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000053 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000054 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000055 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77860814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000056 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000057 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000058 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000059 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77880814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000005f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000060 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000061 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000062 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000063 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000064 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000065 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77900814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000066 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000067 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000068 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000069 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77920814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000006f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000070 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000071 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000072 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000073 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000074 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000075 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77940814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000076 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000077 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000078 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000079 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77960814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000007f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000080 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000081 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000082 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000083 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000084 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000085 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77980814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000086 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000087 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000088 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000089 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77995814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 77999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000008f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000090 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000091 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000092 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000093 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000094 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000095 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000096 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000097 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 78020814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78033314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78073314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78090814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 78095814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78100814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000200 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000202 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000204 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000206 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000208 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78120814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000210 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000212 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000215 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78140814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000217 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78160814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 78185814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78195814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78205814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78209564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78210814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78212064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78213314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78214564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78215814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78217064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78218314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78219564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78220814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78222064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78223314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78224564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78225814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78227064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78228314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78230814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 78235814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78245814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000231 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000233 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000234 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78265814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000236 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000238 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78285814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000240 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000242 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000244 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78305814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000246 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000248 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78325814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78345814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000259 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78365814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000025f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000261 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000263 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000265 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78385814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000267 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000269 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78405814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000026f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000271 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000273 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000274 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78425814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000276 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000278 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78445814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000280 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000282 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000284 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78465814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000286 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000288 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78485814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000290 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000292 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000293 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000294 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000295 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78505814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000296 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000297 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000299 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78525814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000029f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78545814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78565814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78585814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78600814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c2 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c3 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c4 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c5 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c6 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000002c7 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 78625814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78638314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78658314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78675814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78685814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78689564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000200 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78690814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000201 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78692064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000202 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78693314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000203 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78694564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000204 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78695814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000205 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78695814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78697064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000206 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78698314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000207 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78699564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000208 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78700814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000209 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78702064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78703314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78704564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78705814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78705814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78707064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78708314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000020f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78709564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000210 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78710814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000211 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78712064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000212 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78713314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000213 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78714564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000214 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78715814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000215 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78715814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78717064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000216 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78718314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000217 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78719564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000218 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78720814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000219 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78722064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78723314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78724564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78725814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78725814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78727064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78728314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000021f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78729564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000220 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78730814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000221 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78732064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000222 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78733314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000223 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78734564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000224 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78735814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000225 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78735814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78737064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000226 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78738314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000227 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78739564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000228 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78740814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000229 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78742064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78743314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78744564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78745814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78745814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78747064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78748314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000022f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78749564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000230 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78750814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000231 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78752064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000232 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78753314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000233 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78754564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000234 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78755814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000235 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78755814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78757064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000236 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78758314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000237 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78759564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000238 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78760814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000239 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78762064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78763314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78764564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78765814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78765814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78767064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78768314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000023f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78769564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000240 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78770814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000241 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78772064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000242 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78773314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000243 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78774564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000244 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78775814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000245 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78775814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78777064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000246 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78778314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000247 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78779564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000248 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78780814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000249 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78782064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78783314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78784564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78785814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78785814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78787064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78788314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000024f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78789564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000250 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78790814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000251 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78792064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000252 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78793314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000253 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78794564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000254 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78795814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000255 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78795814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78797064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000256 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78798314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000257 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78799564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000258 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78800814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000259 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78802064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78803314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78804564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78805814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78805814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78807064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78808314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000025f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78809564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000260 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78810814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000261 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78812064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000262 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78813314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000263 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78814564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000264 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78815814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000265 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78815814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78817064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000266 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78818314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000267 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78819564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000268 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78820814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000269 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78822064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78823314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78824564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78825814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78825814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78827064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78828314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000026f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78829564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000270 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78830814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000271 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78832064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000272 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78833314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000273 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78834564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000274 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78835814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000275 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78835814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78837064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000276 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78838314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000277 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78839564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000278 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78840814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000279 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78842064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78843314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78844564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78845814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78845814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78847064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78848314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000027f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78849564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000280 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78850814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000281 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78852064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000282 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78853314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000283 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78854564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000284 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78855814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000285 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78855814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78857064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000286 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78858314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000287 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78859564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000288 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78860814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000289 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78862064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78863314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78864564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78865814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78865814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78867064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78868314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000028f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78869564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000290 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78870814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000291 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78872064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000292 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78873314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000293 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78874564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000294 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78875814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000295 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78875814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78877064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000296 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78878314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000297 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78879564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000298 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78880814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000299 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78882064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78883314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78884564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029c data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78885814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029d data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78885814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78887064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029e data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78888314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 0000029f data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78889564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78890814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78892064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78893314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78894564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78895814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78895814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78897064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78898314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78899564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78900814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78902064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002aa data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78903314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78904564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ac data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78905814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78905814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78907064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ae data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78908314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78909564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78910814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78912064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78913314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78914564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78915814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78915814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78917064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78918314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78919564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b8 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78920814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002b9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78922064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002ba data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78923314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bb data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78924564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bc data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78925814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bd data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78927064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002be data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78928314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002bf data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78929564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c0 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78930814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c1 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78932064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c2 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78933314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c3 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78933314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78934564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c4 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78935814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c5 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78937064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c6 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 78938314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 000002c7 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79368314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79385814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 79390814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79395814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79415814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79435814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79455814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79475814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79495814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79515814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79535814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79555814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79575814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79595814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79615814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79635814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79655814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79675814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79695814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79715814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79735814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 79760814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79773314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79793314.0 ps INFO: Activate  bank 0 row 0db7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79810814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 79815814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 79835814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79845814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79855814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79859564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79860814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79862064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79863314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79864564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79865814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79867064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79868314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79869564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79870814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79872064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79873314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79874564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79875814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79877064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79878314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79880814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 79885814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79895814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000000f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000010 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000011 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000012 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000013 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000014 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000015 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79915814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000016 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000017 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000018 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000019 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79935814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000001f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000020 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000021 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000022 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000023 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000024 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000025 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79955814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000026 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000027 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000028 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000029 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79975814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000002f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000030 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000031 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000032 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000033 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000034 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000035 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79995814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000036 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 79998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000037 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000038 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000039 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80015814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000003f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000040 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000041 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000042 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000043 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000044 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000045 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80035814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000046 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000047 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000048 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000049 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80055814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000004f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000050 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000051 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000052 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000053 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000054 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000055 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80075814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000056 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000057 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000058 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000059 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80095814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000005f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000060 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000061 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000062 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000063 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000064 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000065 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80115814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000066 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000067 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000068 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000069 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80135814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000006f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000070 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000071 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000072 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000073 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000074 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000075 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80155814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000076 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000077 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000078 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000079 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80175814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000007f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000080 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000081 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000082 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000083 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000084 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000085 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80195814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000086 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000087 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000088 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000089 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80215814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000008f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000090 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000091 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000092 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000093 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000094 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000095 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80235814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000096 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000097 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000098 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000099 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80255814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000009f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80275814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80295814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80315814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80335814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80355814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80375814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80395814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80415814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80435814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80455814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80475814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80495814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 000000ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000100 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000101 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000102 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000103 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000104 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000105 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80515814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000106 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000107 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000108 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000109 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80535814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000010f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000110 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000111 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000112 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000113 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000114 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000115 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80555814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000116 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000117 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000118 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000119 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80570814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 0000011f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000120 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000121 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000125 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000126 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db7 col = 00000127 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 80595814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80608314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80628314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80645814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80655814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80659564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000368 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80660814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000369 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80662064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036a data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80663314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036b data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80664564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80665814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80665814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80667064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80668314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80669564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80670814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80672064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80673314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80674564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80675814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80675814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80677064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80678314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80679564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80680814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80682064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80683314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80684564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80685814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80685814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80687064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80688314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80689564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80690814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80692064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80693314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80694564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80695814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80695814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80697064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80698314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80699564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80700814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80702064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80703314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80704564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80705814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80705814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80707064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80708314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80709564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80710814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80712064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80713314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80714564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80715814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80715814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80717064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80718314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80719564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80720814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80722064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80723314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80724564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80725814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80725814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80727064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80728314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80729564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80730814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80732064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80733314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80734564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80735814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80735814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80737064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80738314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80739564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80740814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80742064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80743314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80744564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80745814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80745814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80747064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80748314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80749564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80750814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80752064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80753314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80754564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80755814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80755814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80757064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80758314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80759564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80760814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80762064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80763314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80764564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80765814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80765814.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80767064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80768314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80769564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80770814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80772064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80773314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80774564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80775814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80775814.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80777064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80778314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80779564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80780814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80782064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80783314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80784564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80785814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80785814.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80787064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80788314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80789564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80790814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80792064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80793314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80794564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80795814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80795814.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80797064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80798314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80799564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80800814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80802064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80803314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80804564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80805814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80805814.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80807064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80808314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80809564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80810814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80812064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80813314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80814564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80815814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80815814.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80817064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80818314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80819564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80820814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80822064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80823314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80824564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80825814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80825814.0 ps INFO: Read      bank 0 col 3f8, auto precharge 1
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80827064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80828314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80829564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80830814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80832064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80833314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80834564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80835814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 80835814.0 ps INFO: Auto Precharge bank           0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80837064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80838314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80839564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80840814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80842064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80843314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80844564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80845814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80847064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80848314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80858314.0 ps INFO: Activate  bank 0 row 0db7
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80875814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80885814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80889564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80890814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80892064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80893314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80894564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80895814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80895814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80897064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80898314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80899564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80900814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80902064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80903314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80904564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80905814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80905814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80907064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80908314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000000f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80909564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000010 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80910814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000011 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80912064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000012 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80913314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000013 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80914564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000014 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80915814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000015 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80915814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80917064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000016 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80918314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000017 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80919564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000018 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80920814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000019 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80922064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80923314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80924564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80925814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80925814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80927064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80928314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000001f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80929564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000020 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80930814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000021 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80932064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000022 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80933314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000023 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80934564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000024 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80935814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000025 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80935814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80937064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000026 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80938314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000027 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80939564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000028 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80940814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000029 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80942064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80943314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80944564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80945814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80945814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80947064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80948314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000002f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80949564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000030 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80950814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000031 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80952064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000032 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80953314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000033 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80954564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000034 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80955814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000035 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80955814.0 ps INFO: Read      bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80957064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000036 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80958314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000037 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80959564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000038 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80960814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000039 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80962064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80963314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80964564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80965814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80965814.0 ps INFO: Read      bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80967064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80968314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000003f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80969564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000040 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80970814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000041 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80972064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000042 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80973314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000043 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80974564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000044 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80975814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000045 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80975814.0 ps INFO: Read      bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80977064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000046 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80978314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000047 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80979564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000048 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80980814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000049 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80982064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80983314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80984564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80985814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80985814.0 ps INFO: Read      bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80987064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80988314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000004f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80989564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000050 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80990814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000051 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80992064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000052 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80993314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000053 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80994564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000054 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80995814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000055 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80995814.0 ps INFO: Read      bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80997064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000056 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80998314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000057 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 80999564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000058 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81000814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000059 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81002064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81003314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81004564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81005814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81005814.0 ps INFO: Read      bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81007064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81008314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000005f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81009564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000060 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81010814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000061 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81012064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000062 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81013314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000063 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81014564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000064 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81015814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000065 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81015814.0 ps INFO: Read      bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81017064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000066 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81018314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000067 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81019564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000068 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81020814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000069 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81022064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81023314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81024564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81025814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81025814.0 ps INFO: Read      bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81027064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81028314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000006f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81029564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000070 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81030814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000071 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81032064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000072 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81033314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000073 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81034564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000074 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81035814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000075 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81035814.0 ps INFO: Read      bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81037064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000076 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81038314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000077 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81039564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000078 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81040814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000079 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81042064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81043314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81044564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81045814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81045814.0 ps INFO: Read      bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81047064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81048314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000007f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81049564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000080 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81050814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000081 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81052064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000082 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81053314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000083 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81054564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000084 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81055814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000085 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81055814.0 ps INFO: Read      bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81057064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000086 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81058314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000087 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81059564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000088 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81060814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000089 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81062064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81063314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81064564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81065814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81065814.0 ps INFO: Read      bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81067064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81068314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000008f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81069564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000090 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81070814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000091 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81072064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000092 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81073314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000093 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81074564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000094 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81075814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000095 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81075814.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81077064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000096 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81078314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000097 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81079564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000098 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81080814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000099 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81082064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81083314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81084564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81085814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81085814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81087064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81088314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000009f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81089564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81090814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81092064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81093314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81094564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81095814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81095814.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81097064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81098314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81099564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81100814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81102064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81103314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81104564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81105814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81105814.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81107064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81108314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81109564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81110814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81112064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81113314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81114564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81115814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81115814.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81117064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81118314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81119564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81120814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81122064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81123314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81124564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81125814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81125814.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81127064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81128314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81129564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81130814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81132064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81133314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81134564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81135814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81135814.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81137064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81138314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81139564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81140814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81142064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81143314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81144564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81145814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81145814.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81147064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81148314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81149564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81150814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81152064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81153314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81154564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81155814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81155814.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81157064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81158314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81159564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81160814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81162064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81163314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81164564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81165814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81165814.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81167064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81168314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81169564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81170814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81172064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81173314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81174564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81175814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81175814.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81177064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81178314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81179564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81180814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81182064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81183314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81184564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81185814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81185814.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81187064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81188314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81189564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81190814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81192064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81193314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81194564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81195814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81195814.0 ps INFO: Read      bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81197064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81198314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81199564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81200814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81202064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81203314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81204564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81205814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81207064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81208314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 000000ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81209564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000100 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81210814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000101 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81210814.0 ps INFO: Read      bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81212064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000102 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81213314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000103 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81214564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000104 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81215814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000105 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81217064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000106 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81218314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000107 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81224564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000108 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81225814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000109 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81227064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81228314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81229564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81230814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81230814.0 ps INFO: Read      bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81232064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81233314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000010f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81240814.0 ps INFO: Read      bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81244564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000110 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81245814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000111 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81247064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000112 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81248314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000113 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81249564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000114 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81250814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000115 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81252064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000116 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81253314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000117 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81254564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000118 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81255814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000119 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81257064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81258314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81259564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81260814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81262064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81263314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 0000011f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81265814.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81279564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000120 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81280814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000121 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81282064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000122 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81283314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000123 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81283314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81284564.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000124 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81285814.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000125 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81287064.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000126 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81288314.0 ps INFO: READ @ DQS= bank = 0 row = 0db7 col = 00000127 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81558314.0 ps INFO: Refresh  
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81953314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81970814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 81975814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81980814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 81999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82000814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82020814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82040814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82060814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82080814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82100814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82120814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82140814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000002ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000300 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000301 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000302 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000303 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000304 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000305 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82160814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000306 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000307 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000308 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000309 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000030f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 82185814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82195814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82205814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82209564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82210814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82212064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82213314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82214564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82215814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82217064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82218314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82219564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000308 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82220814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 00000309 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82222064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82223314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82224564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82225814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82227064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82228314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 0000030f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82230814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 82235814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000310 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000311 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82245814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000312 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000313 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000314 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000315 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000316 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000317 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000318 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000319 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82265814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000031f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000320 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000321 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000322 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000323 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000324 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000325 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82285814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000326 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000327 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000328 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000329 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82305814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000032f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000330 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000331 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000332 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000333 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000334 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000335 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82325814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000336 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000337 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000338 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000339 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82345814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000033f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000340 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000341 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000342 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000343 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000344 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000345 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82365814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000346 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000347 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000348 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000349 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82385814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000034f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000350 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000351 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000352 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000353 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000354 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000355 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82405814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000356 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000357 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000358 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000359 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82425814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000035f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000360 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000361 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000362 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000363 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000364 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000365 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82445814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000366 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000367 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000368 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000369 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82465814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000036f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000370 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000371 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000372 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000373 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000374 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000375 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82485814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000376 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000377 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000378 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000379 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82505814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000037f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000380 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000381 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000382 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000383 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000384 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000385 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82525814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000386 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000387 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000388 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000389 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82545814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000038f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000390 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000391 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000392 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000393 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000394 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000395 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82565814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000396 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000397 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000398 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000399 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82585814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000039f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82605814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82625814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82645814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82665814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82685814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82705814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82725814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82745814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82765814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82785814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82805814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000003ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 82830814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82843314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82863314.0 ps INFO: Activate  bank 0 row 1b6e
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82880814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 82885814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82890814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000000 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000001 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000002 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000003 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000004 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000005 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000006 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000007 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000008 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000009 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82910814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000000f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000010 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000011 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000012 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000013 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000014 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000015 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82930814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000016 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000017 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000018 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000019 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82945814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 0000001f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000020 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000021 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000022 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000023 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000024 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000025 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000026 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 82968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6e col = 00000027 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 82970814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82983314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83023314.0 ps INFO: Activate  bank 0 row 16db
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83040814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 83045814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83050814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000110 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000111 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000112 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000113 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000114 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000115 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000116 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000117 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000118 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000119 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83070814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000011f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000120 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000121 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000122 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000123 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000124 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000125 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83090814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000126 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000127 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000128 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000129 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83110814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000012f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000130 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000131 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000132 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000133 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000134 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000135 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83130814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000136 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000137 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000138 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000139 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83150814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000013f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000140 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000141 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000142 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000143 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000144 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000145 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000146 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000147 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 83175814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83185814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83195814.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83199564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000140 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83200814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000141 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83202064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000142 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83203314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000143 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83204564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000144 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83205814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000145 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83207064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000146 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83208314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000147 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83209564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000140 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83210814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000141 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83212064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000142 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83213314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000143 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83214564.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000144 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83215814.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000145 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83217064.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000146 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83218314.0 ps INFO: READ @ DQS= bank = 0 row = 16db col = 00000147 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83220814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 83225814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83230814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000148 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000149 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000014f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000150 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000151 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83245814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000152 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000153 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000154 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000155 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000156 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000157 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83255814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000158 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000159 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000015f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000160 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000161 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000162 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000163 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000164 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000165 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83275814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000166 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000167 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000168 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000169 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83295814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000016f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000170 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000171 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000172 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000173 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000174 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000175 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83315814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000176 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000177 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000178 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000179 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83335814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000017f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000180 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000181 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000182 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000183 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000184 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000185 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83355814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000186 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000187 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000188 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000189 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83375814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000018f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000190 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000191 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000192 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000193 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000194 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000195 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83395814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000196 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000197 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000198 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 00000199 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83415814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 0000019f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83435814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83455814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83475814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83495814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83515814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83535814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83555814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83570814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e2 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e3 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e4 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e5 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e6 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 16db col = 000001e7 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 83595814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83608314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83643314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83660814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 83665814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83670814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000220 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000221 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000222 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000223 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000224 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000225 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000226 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000227 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000228 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000229 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83690814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000022f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000230 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000231 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000232 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000233 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000234 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000235 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83710814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000236 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000237 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000238 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000239 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83730814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000023f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000240 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000241 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000242 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000243 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000244 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000245 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83750814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000246 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000247 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000248 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000249 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83770814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000024f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000250 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000251 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000252 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000253 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000254 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000255 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83790814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000256 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000257 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000258 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000259 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83810814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000025f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000260 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000261 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000262 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000263 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000264 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000265 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83830814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000266 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000267 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000268 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000269 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83850814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000026f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000270 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000271 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000272 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000273 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000274 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000275 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83870814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000276 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000277 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000278 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000279 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83890814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000027f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000280 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000281 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000282 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000283 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000284 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000285 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83910814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000286 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000287 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000288 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000289 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83930814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000028f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000290 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000291 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000292 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000293 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000294 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000295 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83950814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000296 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000297 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000298 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000299 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83970814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000029f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83990814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 83993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84010814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84030814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84050814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84070814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84090814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84110814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84130814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84150814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 84175814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84185814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84195814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84199564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84200814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84202064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84203314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84204564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84205814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84207064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84208314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84209564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84210814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84212064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84213314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84214564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84215814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84217064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84218314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84220814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 84225814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84230814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84245814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000002ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84255814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000300 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000301 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000302 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000303 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000304 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000305 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000306 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000307 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000308 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000309 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84275814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000030f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000310 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000311 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000312 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000313 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000314 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000315 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84295814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000316 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000317 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000318 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000319 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84315814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000031f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000320 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000321 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000322 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000323 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000324 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000325 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84335814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000326 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000327 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000328 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000329 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84355814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000032f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000330 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000331 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000332 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000333 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000334 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000335 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84375814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000336 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000337 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000338 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000339 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84395814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000033f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000340 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000341 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000342 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000343 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000344 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000345 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84415814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000346 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000347 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000348 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000349 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84435814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000034f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000350 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000351 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000352 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000353 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000354 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000355 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84455814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000356 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000357 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000358 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000359 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84475814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000035f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000360 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000361 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000362 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000363 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000364 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000365 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84495814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000366 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000367 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000368 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000369 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84515814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84535814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84555814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84575814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84595814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84615814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84635814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84655814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84675814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84695814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84710814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 84735814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84748314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84768314.0 ps INFO: Activate  bank 0 row 0db6
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84785814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84795814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84799564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000220 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84800814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000221 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84802064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000222 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84803314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000223 data = xxxx
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84804564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000224 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84805814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000225 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84805814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84807064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000226 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84808314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000227 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84809564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000228 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84810814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000229 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84812064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84813314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84814564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84815814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84815814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84817064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84818314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000022f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84819564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000230 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84820814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000231 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84822064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000232 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84823314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000233 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84824564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000234 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84825814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000235 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84825814.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84827064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000236 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84828314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000237 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84829564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000238 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84830814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000239 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84832064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84833314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84834564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84835814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84835814.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84837064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84838314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000023f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84839564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000240 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84840814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000241 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84842064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000242 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84843314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000243 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84844564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000244 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84845814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000245 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84845814.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84847064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000246 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84848314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000247 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84849564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000248 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84850814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000249 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84852064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84853314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84854564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84855814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84855814.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84857064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84858314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000024f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84859564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000250 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84860814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000251 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84862064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000252 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84863314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000253 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84864564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000254 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84865814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000255 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84865814.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84867064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000256 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84868314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000257 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84869564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000258 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84870814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000259 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84872064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84873314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84874564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84875814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84875814.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84877064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84878314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000025f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84879564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000260 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84880814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000261 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84882064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000262 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84883314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000263 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84884564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000264 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84885814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000265 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84885814.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84887064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000266 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84888314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000267 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84889564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000268 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84890814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000269 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84892064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84893314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84894564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84895814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84895814.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84897064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84898314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000026f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84899564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000270 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84900814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000271 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84902064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000272 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84903314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000273 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84904564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000274 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84905814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000275 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84905814.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84907064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000276 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84908314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000277 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84909564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000278 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84910814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000279 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84912064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84913314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84914564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84915814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84915814.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84917064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84918314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000027f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84919564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000280 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84920814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000281 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84922064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000282 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84923314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000283 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84924564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000284 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84925814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000285 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84925814.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84927064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000286 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84928314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000287 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84929564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000288 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84930814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000289 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84932064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84933314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84934564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84935814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84935814.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84937064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84938314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000028f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84939564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000290 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84940814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000291 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84942064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000292 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84943314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000293 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84944564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000294 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84945814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000295 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84945814.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84947064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000296 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84948314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000297 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84949564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000298 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84950814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000299 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84952064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84953314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84954564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84955814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84955814.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84957064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84958314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000029f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84959564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84960814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84962064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84963314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84964564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84965814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84965814.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84967064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84968314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84969564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84970814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84972064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84973314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84974564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84975814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84975814.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84977064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84978314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84979564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84980814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84982064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84983314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84984564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84985814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84985814.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84987064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84988314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84989564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84990814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84992064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84993314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84994564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84995814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84995814.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84997064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84998314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 84999564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85000814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85002064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85003314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85004564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85005814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85005814.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85007064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85008314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85009564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85010814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85012064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85013314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85014564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85015814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85015814.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85017064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85018314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85019564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85020814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85022064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85023314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85024564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85025814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85025814.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85027064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85028314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85029564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85030814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85032064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85033314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85034564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85035814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85035814.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85037064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85038314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85039564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85040814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85042064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85043314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85044564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85045814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85045814.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85047064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85048314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85049564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85050814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85052064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85053314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85054564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85055814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85055814.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85057064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85058314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85059564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85060814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85062064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85063314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85064564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85065814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85065814.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85067064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85068314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85069564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85070814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85072064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85073314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85074564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85075814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85075814.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85077064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85078314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000002ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85079564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000300 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85080814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000301 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85082064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000302 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85083314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000303 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85084564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000304 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85085814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000305 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85085814.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85087064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000306 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85088314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000307 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85089564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000308 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85090814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000309 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85092064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85093314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85094564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85095814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85095814.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85097064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85098314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000030f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85099564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000310 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85100814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000311 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85102064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000312 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85103314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000313 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85104564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000314 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85105814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000315 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85105814.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85107064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000316 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85108314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000317 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85109564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000318 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85110814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000319 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85112064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85113314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85114564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85115814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85115814.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85117064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85118314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000031f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85119564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000320 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85120814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000321 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85122064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000322 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85123314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000323 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85124564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000324 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85125814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000325 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85125814.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85127064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000326 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85128314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000327 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85129564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000328 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85130814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000329 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85132064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85133314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85134564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85135814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85135814.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85137064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85138314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000032f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85139564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000330 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85140814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000331 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85142064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000332 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85143314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000333 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85144564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000334 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85145814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000335 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85145814.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85147064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000336 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85148314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000337 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85149564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000338 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85150814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000339 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85152064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85153314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85154564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85155814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85155814.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85157064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85158314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000033f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85159564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000340 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85160814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000341 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85162064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000342 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85163314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000343 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85164564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000344 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85165814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000345 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85165814.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85167064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000346 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85168314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000347 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85169564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000348 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85170814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000349 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85172064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85173314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85174564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85175814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85175814.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85177064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85178314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000034f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85179564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000350 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85180814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000351 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85182064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000352 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85183314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000353 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85184564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000354 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85185814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000355 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85185814.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85187064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000356 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85188314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000357 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85189564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000358 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85190814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000359 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85192064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85193314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85194564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85195814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85195814.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85197064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85198314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000035f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85199564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000360 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85200814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000361 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85202064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000362 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85203314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000363 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85204564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000364 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85205814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000365 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85205814.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85207064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000366 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85208314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000367 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85209564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000368 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85210814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000369 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85212064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85213314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85214564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85215814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85215814.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85217064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85218314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000036f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85219564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000370 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85220814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000371 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85222064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000372 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85223314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000373 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85224564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000374 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85225814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000375 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85225814.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85227064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000376 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85228314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000377 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85229564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000378 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85230814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000379 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85232064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85233314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85234564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85235814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85235814.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85237064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85238314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000037f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85239564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000380 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85240814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000381 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85242064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000382 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85243314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000383 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85244564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000384 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85245814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000385 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85245814.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85247064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000386 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85248314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000387 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85249564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000388 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85250814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000389 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85252064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85253314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85254564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85255814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85255814.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85257064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85258314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000038f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85259564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000390 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85260814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000391 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85262064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000392 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85263314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000393 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85264564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000394 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85265814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000395 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85267064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000396 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85268314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000397 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85269564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000398 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85270814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 00000399 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85270814.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85272064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85273314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85274564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85275814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85277064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85278314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 0000039f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85284564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85285814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85287064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85288314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85289564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85290814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85290814.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85292064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85293314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85300814.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85304564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85305814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85307064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85308314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85309564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85310814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85312064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85313314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85314564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85315814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85317064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85318314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85319564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85320814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85322064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85323314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85325814.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85335814.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85339564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85340814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85342064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85343314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85344564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85345814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85347064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85348314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85349564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85350814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85352064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85353314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 85353314.0 ps INFO: Precharge bank   0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85354564.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85355814.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85357064.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 85358314.0 ps INFO: READ @ DQS= bank = 0 row = 0db6 col = 000003c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86038314.0 ps INFO: Activate  bank 0 row 1b6d
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86055814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 86060814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86065814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000028 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000029 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002a data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002b data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000002f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000030 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000031 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000032 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000033 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000034 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000035 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86085814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000036 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000037 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000038 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000039 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86105814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000003f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000040 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000041 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000042 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000043 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000044 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000045 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86125814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000046 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000047 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000048 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000049 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86145814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000004f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000050 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000051 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000052 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000053 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000054 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000055 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86165814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000056 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000057 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000058 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000059 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86185814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000005f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000060 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000061 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000062 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000063 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000064 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000065 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86205814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000066 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000067 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000068 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000069 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86225814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000006f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000070 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000071 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000072 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000073 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000074 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000075 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86245814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000076 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000077 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000078 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000079 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86265814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000007f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000080 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000081 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000082 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000083 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000084 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000085 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86285814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000086 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000087 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000088 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000089 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86305814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000008f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000090 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000091 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000092 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000093 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000094 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000095 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86325814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000096 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000097 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000098 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000099 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86345814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000009f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 86370814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86380814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86390814.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86394564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000a8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86395814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86397064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000aa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86398314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86399564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ac data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86400814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86402064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ae data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86403314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86404564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000a8 data = 0040
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86405814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000a9 data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86407064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000aa data = 0080
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86408314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ab data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86409564.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ac data = 0100
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86410814.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ad data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86412064.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000ae data = 0200
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86413314.0 ps INFO: READ @ DQS= bank = 0 row = 1b6d col = 000000af data = 0000
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86415814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 86420814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86425814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000a9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000aa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ab data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ac data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ad data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ae data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000af data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86440814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86450814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000b9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ba data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000be data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000bf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86470814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000c9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ca data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86490814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ce data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000cf data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86510814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000d9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000da data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000db data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000dd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86530814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000de data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000df data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86550814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000e9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ea data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000eb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ec data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ed data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86570814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ee data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ef data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f0 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f1 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f2 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f3 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f4 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f5 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86590814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f6 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f7 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f8 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000f9 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fa data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fb data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fc data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fd data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86610814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000fe data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 000000ff data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000100 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000101 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000102 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000103 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000104 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000105 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86630814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000106 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000107 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000108 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000109 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86650814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000010f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000110 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000111 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000112 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000113 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000114 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000115 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86670814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000116 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000117 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000118 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000119 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86690814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000011f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000120 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000121 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000122 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000123 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000124 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000125 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86710814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000126 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000127 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000128 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000129 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86730814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000012f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000130 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000131 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000132 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000133 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000134 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000135 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86750814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000136 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000137 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000138 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000139 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013a data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013b data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013c data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013d data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86770814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013e data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000013f data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000140 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000141 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000142 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000143 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000144 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000145 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86790814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000146 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000147 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000148 data = a5a5
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 00000149 data = 5a5a
# sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 86807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 1b6d col = 0000014a data = a5a5
# [INFO] : All tests have been completed
# [INFO] : Tests PASSED
# ** Note: $finish    : ../../../../imports/mig_7series_v4_2_tg.v(774)
#    Time: 86807500 ps  Iteration: 10  Instance: /sim_tb_top/u_ip_top/u_axi4_tg_inst/traffic_gen_inst
# 1
# Break in Module mig_7series_v4_2_tg at ../../../../imports/mig_7series_v4_2_tg.v line 774
