/eda/synpro/fpga/R-2021.03X/bin/m_generic  -mp  4  -prjfile  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/scratchproject.prs  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1   -part AC7t1500ES0  -package F53A0  -grade C2    -maxfan 10000 -RWCheckOnRam 0 -block -pipe -infer_seqShift -retiming -continue_on_error -fixgatedclocks 1 -fixgeneratedclocks 1 -adder_threshold 0 -alu_threshold 0 -widemuxinfer 1 -enable_gcc_in_premap -mem_init_file 0 -summaryfile /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/synlog/report/mlp_conv2d_top_premap.xml -merge_inferred_clocks 0  -top_level_module  mlp_conv2d_top  -dc_root  /eda/dc2016  -implementation  rev_1  -ovm  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/mlp_conv2d_top.vm  -conchk_prepass  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/mlp_conv2d_top_cck.rpt   -autoconstraint  -freq 200.000   -tcl  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/constraints/mlp_conv2d_synplify.sdc  -tcl  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/constraints/mlp_conv2d.fdc  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/synwork/mlp_conv2d_top_mult.srs  -flow prepass  -gcc_prepass  -osrd  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/synwork/mlp_conv2d_top_prem.srd  -qsap  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/mlp_conv2d_top.sap  -devicelib  /eda/synpro/fpga/R-2021.03X/lib/generic/speedster7t.v  -ologparam  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/syntmp/mlp_conv2d_top.plg  -osyn  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/synwork/mlp_conv2d_top_prem.srd  -prjdir  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/  -prjname  mlp_conv2d_top  -log  /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/synlog/mlp_conv2d_top_premap.srr  -sn  2021.03  -jobname  "premap" 
relcom:/eda/synpro/fpga/R-2021.03X/bin/m_generic -mp 4 -prjfile ../scratchproject.prs -prodtype synplify_pro -encrypt -pro -rundir ../../rev_1 -part AC7t1500ES0 -package F53A0 -grade C2 -maxfan 10000 -RWCheckOnRam 0 -block -pipe -infer_seqShift -retiming -continue_on_error -fixgatedclocks 1 -fixgeneratedclocks 1 -adder_threshold 0 -alu_threshold 0 -widemuxinfer 1 -enable_gcc_in_premap -mem_init_file 0 -summaryfile ../synlog/report/mlp_conv2d_top_premap.xml -merge_inferred_clocks 0 -top_level_module mlp_conv2d_top -dc_root /eda/dc2016 -implementation rev_1 -ovm ../mlp_conv2d_top.vm -conchk_prepass ../mlp_conv2d_top_cck.rpt -autoconstraint -freq 200.000 -tcl ../../../constraints/mlp_conv2d_synplify.sdc -tcl ../../../constraints/mlp_conv2d.fdc ../synwork/mlp_conv2d_top_mult.srs -flow prepass -gcc_prepass -osrd ../synwork/mlp_conv2d_top_prem.srd -qsap ../mlp_conv2d_top.sap -devicelib /eda/synpro/fpga/R-2021.03X/lib/generic/speedster7t.v -ologparam mlp_conv2d_top.plg -osyn ../synwork/mlp_conv2d_top_prem.srd -prjdir ../../ -prjname mlp_conv2d_top -log ../synlog/mlp_conv2d_top_premap.srr -sn 2021.03 -jobname "premap"
rc:0 success:1 runtime:0
file:../scratchproject.prs|io:o|time:1657607897|size:4013|exec:0|csum:
file:/eda/dc2016|io:o|time:1461053986|size:4096|exec:0|csum:
file:../mlp_conv2d_top.vm|io:o|time:1657608020|size:7755856|exec:0|csum:
file:../mlp_conv2d_top_cck.rpt|io:o|time:1657607942|size:4207|exec:0|csum:
file:../../../constraints/mlp_conv2d_synplify.sdc|io:i|time:1610961902|size:353|exec:0|csum:56E69498F88A676FA3B6E735A36933D4
file:../../../constraints/mlp_conv2d.fdc|io:i|time:1589410102|size:368|exec:0|csum:898A2623121F1AC46E54A947EE52C63F
file:../synwork/mlp_conv2d_top_mult.srs|io:i|time:1657607907|size:17008|exec:0|csum:D453DBB79D93C638D16D06FAA02F94BC
file:../synwork/mlp_conv2d_top_prem.srd|io:o|time:1657607937|size:3604194|exec:0|csum:
file:../mlp_conv2d_top.sap|io:o|time:1657607943|size:6792|exec:0|csum:
file:/eda/synpro/fpga/R-2021.03X/lib/generic/speedster7t.v|io:i|time:1632938142|size:125444|exec:0|csum:D00EB231BA4747C102DF0E4D840FFECA
file:mlp_conv2d_top.plg|io:o|time:1657608025|size:24620|exec:0|csum:
file:../synwork/mlp_conv2d_top_prem.srd|io:o|time:1657607937|size:3604194|exec:0|csum:
file:../synlog/mlp_conv2d_top_premap.srr|io:o|time:1657607943|size:105953|exec:0|csum:
file:/eda/synpro/fpga/R-2021.03X/linux_a_64/m_generic|io:i|time:1633021211|size:44800976|exec:1|csum:39B8DE9A4927D0A830BFEBEB40F4CF88
file:/eda/synpro/fpga/R-2021.03X/bin/m_generic|io:i|time:1633020838|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
