# compile verilog/system verilog design source files
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_axis/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wb/xsdbs_v1_0_2/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_v6_1_1/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ltlib_v1_0_0/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbm_v1_1_3/hdl/verilog" --include "../../../project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/xsdbs_v1_0_2/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
