<profile>

<section name = "Vitis HLS Report for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1'" level="0">
<item name = "Date">Wed Jan 17 08:24:26 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">DynMap</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z035-ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.367 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 204, 50.000 ns, 2.040 us, 5, 204, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_14_1">3, 201, 2, 2, 1, 1 ~ 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 14, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 65, -</column>
<column name="Register">-, -, 29, -, -</column>
<specialColumn name="Available">1000, 900, 343800, 171900, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_106_p2">+, 0, 0, 7, 7, 1</column>
<column name="icmp_ln14_fu_100_p2">icmp, 0, 0, 3, 7, 6</column>
<column name="icmp_ln15_fu_112_p2">icmp, 0, 0, 4, 8, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 6, 1, 6</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_79_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="keyIdx_fu_44">9, 2, 7, 14</column>
<column name="trunc_ln14_cast2_out">13, 3, 7, 21</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_75">1, 0, 1, 0</column>
<column name="add_ln14_reg_142">7, 0, 7, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="icmp_ln14_reg_138">1, 0, 1, 0</column>
<column name="keyIdx_1_reg_133">7, 0, 7, 0</column>
<column name="keyIdx_fu_44">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="predecessors_load">in, 8, ap_none, predecessors_load, scalar</column>
<column name="trunc_ln14_cast2_out">out, 7, ap_vld, trunc_ln14_cast2_out, pointer</column>
<column name="trunc_ln14_cast2_out_ap_vld">out, 1, ap_vld, trunc_ln14_cast2_out, pointer</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_address0">out, 7, ap_memory, placement_dynamic_dict_Opt2Tile_keys, array</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_ce0">out, 1, ap_memory, placement_dynamic_dict_Opt2Tile_keys, array</column>
<column name="placement_dynamic_dict_Opt2Tile_keys_q0">in, 8, ap_memory, placement_dynamic_dict_Opt2Tile_keys, array</column>
</table>
</item>
</section>
</profile>
