//Copyright (C)2014-2019 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: v1.9.0Beta
//Created Time: Thu Mar 07 13:32:36 2019

module Gowin_EMPU(
	sys_clk,
	uart0_rxd,
	reset_n,
	uart0_txd,
	scl,
	sda,
	gpio
);
input sys_clk;
input uart0_rxd;
input reset_n;
output uart0_txd;
output scl;
output sda;
inout [15:0] gpio;
wire GND;
wire VCC;
wire [15:0] gpio;
wire reset_n;
wire reset_n_c;
wire scl;
wire scl_c;
wire sda;
wire sda_c;
wire sys_clk;
wire sys_clk_c;
wire uart0_rxd;
wire uart0_rxd_c;
wire uart0_txd;
wire uart0_txd_c;
wire [3:0] \Gowin_EMPU_inst/TPIUTRACEDATA ;
wire [15:0] \Gowin_EMPU_inst/io_exp_output_o ;
wire [15:0] \Gowin_EMPU_inst/io_exp_outputen_o ;
wire [15:0] \Gowin_EMPU_inst/io_exp_input_i ;
wire [12:0] \Gowin_EMPU_inst/sram0_addr ;
wire [3:0] \Gowin_EMPU_inst/sram0_wren ;
wire [31:0] \Gowin_EMPU_inst/sram0_wdata ;
wire [31:0] \Gowin_EMPU_inst/sram0_rdata ;
wire [28:0] \Gowin_EMPU_inst/targflash0_haddr ;
wire [1:0] \Gowin_EMPU_inst/targflash0_htrans ;
wire [2:0] \Gowin_EMPU_inst/targflash0_hsize ;
wire [2:0] \Gowin_EMPU_inst/targflash0_hburst ;
wire [3:0] \Gowin_EMPU_inst/targflash0_hprot ;
wire [1:0] \Gowin_EMPU_inst/targflash0_memattr ;
wire [3:0] \Gowin_EMPU_inst/targflash0_hmaster ;
wire [31:0] \Gowin_EMPU_inst/targflash0_hwdata ;
wire [3:0] \Gowin_EMPU_inst/targflash0_hwuser ;
wire [31:0] \Gowin_EMPU_inst/targflash0_hrdata ;
wire [31:0] \Gowin_EMPU_inst/targexp0_haddr ;
wire [1:0] \Gowin_EMPU_inst/targexp0_htrans ;
wire [2:0] \Gowin_EMPU_inst/targexp0_hsize ;
wire [2:0] \Gowin_EMPU_inst/targexp0_hburst ;
wire [3:0] \Gowin_EMPU_inst/targexp0_hprot ;
wire [1:0] \Gowin_EMPU_inst/targexp0_memattr ;
wire [3:0] \Gowin_EMPU_inst/targexp0_hmaster ;
wire [31:0] \Gowin_EMPU_inst/targexp0_hwdata ;
wire [3:0] \Gowin_EMPU_inst/targexp0_hwuser ;
wire [31:0] \Gowin_EMPU_inst/initexp0_hrdata ;
wire [2:0] \Gowin_EMPU_inst/initexp0_hruser ;
wire [3:0] \Gowin_EMPU_inst/apbtargexp2_pstrb ;
wire [2:0] \Gowin_EMPU_inst/apbtargexp2_pprot ;
wire [11:0] \Gowin_EMPU_inst/apbtargexp2_paddr ;
wire [31:0] \Gowin_EMPU_inst/apbtargexp2_pwdata ;
wire [31:0] \Gowin_EMPU_inst/apbtargexp2_prdata ;
wire [2:1] \Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i ;
wire [7:1] \Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 ;
wire [15:0] \Gowin_EMPU_inst/io_exp_outputen_o_i ;
wire [3:1] \Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast ;
wire \Gowin_EMPU_inst/UART0BAUDTICK ;
wire \Gowin_EMPU_inst/UART1BAUDTICK ;
wire \Gowin_EMPU_inst/INTMONITOR ;
wire \Gowin_EMPU_inst/DAPSWDO ;
wire \Gowin_EMPU_inst/DAPSWDOEN ;
wire \Gowin_EMPU_inst/DAPTDO ;
wire \Gowin_EMPU_inst/DAPJTAGNSW ;
wire \Gowin_EMPU_inst/DAPNTDOEN ;
wire \Gowin_EMPU_inst/fclk ;
wire \Gowin_EMPU_inst/uart1_txd ;
wire \Gowin_EMPU_inst/mtx_hreset_n ;
wire \Gowin_EMPU_inst/sram0_cs ;
wire \Gowin_EMPU_inst/targflash0_hsel ;
wire \Gowin_EMPU_inst/targflash0_hwrite ;
wire \Gowin_EMPU_inst/targflash0_exreq ;
wire \Gowin_EMPU_inst/targflash0_hmastlock ;
wire \Gowin_EMPU_inst/targflash0_hreadymux ;
wire \Gowin_EMPU_inst/targflash0_hauser ;
wire \Gowin_EMPU_inst/targexp0_hsel ;
wire \Gowin_EMPU_inst/targexp0_hwrite ;
wire \Gowin_EMPU_inst/targexp0_exreq ;
wire \Gowin_EMPU_inst/targexp0_hmastlock ;
wire \Gowin_EMPU_inst/targexp0_hreadymux ;
wire \Gowin_EMPU_inst/targexp0_hauser ;
wire \Gowin_EMPU_inst/initexp0_hready ;
wire \Gowin_EMPU_inst/initexp0_hresp ;
wire \Gowin_EMPU_inst/initexp0_exresp ;
wire \Gowin_EMPU_inst/apbtargexp2_psel ;
wire \Gowin_EMPU_inst/apbtargexp2_penable ;
wire \Gowin_EMPU_inst/apbtargexp2_pwrite ;
wire \Gowin_EMPU_inst/apbtargexp2_pready ;
wire \Gowin_EMPU_inst/trace_swo ;
wire \Gowin_EMPU_inst/trace_clk ;
wire \Gowin_EMPU_inst/d_m12_0 ;
wire \Gowin_EMPU_inst/d_N_7_0 ;
wire \Gowin_EMPU_inst/d_N_10 ;
wire \Gowin_EMPU_inst/mtx_hreset_n_i ;
wire \Gowin_EMPU_inst/d_m12_0_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_3_rep1 ;
wire [14:0] \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test ;
wire \Gowin_EMPU_inst/u_flash_wrap/OE ;
wire \Gowin_EMPU_inst/u_flash_wrap/AE_test ;
wire \Gowin_EMPU_inst/u_flash_wrap/u_test/TBIT ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3_DO ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2_DO ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1_DO ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0_DO ;
wire [15:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 ;
wire [9:2] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_0 ;
wire [9:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 ;
wire [9:9] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_5 ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 ;
wire [15:15] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp ;
wire [5:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_22_i_0_a2_0_x ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte17 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw04_cs_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_591 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_704 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_705 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_218 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_224 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_226 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_228 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_230 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_220 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_222 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/write_enable_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw10_cs_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw0c_cs_2 ;
wire [31:16] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 ;
wire [11:11] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_a0 ;
wire [5:5] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_1_1 ;
wire [5:5] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0 ;
wire [6:6] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_tz ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_1 ;
wire [6:6] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0 ;
wire [15:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 ;
wire [7:7] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_4_x ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_558 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_560 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_546 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_549 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_553 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_556 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PSEL2_i_o2_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0_N_2L1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L4_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_8 ;
wire [15:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl ;
wire [11:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data ;
wire [15:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_1 ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_0_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_520 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_40_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_460 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_542 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_540 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_459 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_i_i_a2_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_0_a2_0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_1_i_0_0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg2_eoc ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_24 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/eoc ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 ;
wire [5:4] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2 ;
wire [31:4] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 ;
wire [31:10] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z ;
wire [31:4] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm ;
wire [4:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx ;
wire [5:5] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu ;
wire [5:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte ;
wire [30:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry ;
wire [31:31] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s_0_COUT ;
wire [4:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry ;
wire [5:5] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s_0_COUT ;
wire [14:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_3_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_234 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_2_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_2_tz ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_98 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NN_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un4_i2c_m_sda_1_c3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_118 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_590 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_89 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un4_i2c_m_sda_1_c2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_109 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_110 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_a5_2_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_116 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_25 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_24 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_5_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0_a2_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_123 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_2_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_2_rep1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_4_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_5_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_2_0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_1_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_9_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_15_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_21_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_27_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_33_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_39_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_51_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_57_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_63_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_69_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_75_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_81_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_87_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_93_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_45_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC11 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC12 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC13 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC14 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC15 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC16 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC17 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC18 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC19 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC20 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC21 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC22 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC23 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC24 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC25 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC26 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC27 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC28 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC29 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC30 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC31 ;
wire [5:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt ;
wire [3:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status ;
wire [4:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status ;
wire [4:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask ;
wire [1:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel ;
wire [4:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 ;
wire [5:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast ;
wire [3:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_rep1 ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data ;
wire [3:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry ;
wire [4:4] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s_0_COUT ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_dw00_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_axbxc4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m2_0_a2_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status_0_sqmuxa_2_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_rd ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_SPI_WE_I ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt17_2_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_clock_polarity_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt16_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt18_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_clock_phase ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status38_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_1_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status24 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status37_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data12 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_50 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_7_mux ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_53 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_49 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_48 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_47 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_46 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_45 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_44 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_trdy9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_toe6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m15_0_rn_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_10_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt17_2_4_3_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_0_a3_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_0_a3_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_rep1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_fast ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_420_fast ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_415_fast ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_2L1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_3L3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_2L1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_5L8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_3_N_2L1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m15_0_mb_mb_mb_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_8_sx ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_2L1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_4_N_2L1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_pending_data5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_1_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_0_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_1_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_0_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_1_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_0_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_1_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ;
wire [3:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4 ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_i_0 ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 ;
wire [15:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_0 ;
wire [9:1] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 ;
wire [7:1] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte ;
wire [30:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry ;
wire [31:31] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s_0_COUT_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/uart_m_tx_114 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/write_enable ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_reg_addr_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/ANB1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/ANB2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_i_5_c2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_330_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_464 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_465 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m92_i_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m102_i_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m107_i_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m112_i_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m116_i_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m97_i_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_416 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/CO0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_241_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_239_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_237_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_235_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_233_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_253_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_251_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_249_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_349_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_351_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_247_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_245_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_243_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_263_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_261_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_345_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_347_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_259_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_257_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_255_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_271_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_269_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_267_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_265_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_1_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_9_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_15_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_21_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_27_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_33_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_39_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_51_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_57_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_63_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_69_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_75_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_81_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_87_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_93_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_45_carry ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC11 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC12 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC13 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC14 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC15 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC16 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC17 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC18 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC19 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC20 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC21 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC22 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC23 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC24 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC25 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC26 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC27 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC28 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC29 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC30 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC31 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR \Gowin_EMPU_inst/sys_reset  (
	.GSRI(reset_n_c)
);
IBUF sys_clk_ibuf (
	.I(sys_clk),
	.O(sys_clk_c)
);
IBUF uart0_rxd_ibuf (
	.I(uart0_rxd),
	.O(uart0_rxd_c)
);
IBUF reset_n_ibuf (
	.I(reset_n),
	.O(reset_n_c)
);
OBUF uart0_txd_obuf (
	.I(uart0_txd_c),
	.O(uart0_txd)
);
OBUF scl_obuf (
	.I(scl_c),
	.O(scl)
);
OBUF sda_obuf (
	.I(sda_c),
	.O(sda)
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio15  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [15]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [15]),
	.IO(gpio[15]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [15])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio14  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [14]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [14]),
	.IO(gpio[14]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [14])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio13  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [13]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [13]),
	.IO(gpio[13]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [13])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio12  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [12]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [12]),
	.IO(gpio[12]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [12])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio11  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [11]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [11]),
	.IO(gpio[11]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [11])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio10  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [10]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [10]),
	.IO(gpio[10]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [10])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio9  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [9]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [9]),
	.IO(gpio[9]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [9])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio8  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [8]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [8]),
	.IO(gpio[8]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [8])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio7  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [7]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [7]),
	.IO(gpio[7]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [7])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio6  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [6]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [6]),
	.IO(gpio[6]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [6])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio5  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [5]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [5]),
	.IO(gpio[5]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [5])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio4  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [4]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [4]),
	.IO(gpio[4]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [4])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio3  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [3]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [3]),
	.IO(gpio[3]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [3])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio2  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [2]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [2]),
	.IO(gpio[2]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [2])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio1  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [1]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [1]),
	.IO(gpio[1]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [1])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio0  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [0]),
	.OEN(\Gowin_EMPU_inst/io_exp_outputen_o_i [0]),
	.IO(gpio[0]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [0])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[0]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [0]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [0])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[1]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [1]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [1])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[2]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [2]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [2])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[3]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [3]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [3])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[4]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [4]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [4])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[5]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [5]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [5])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[6]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [6]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [6])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[7]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [7]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [7])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[8]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [8]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [8])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[9]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [9]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [9])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[10]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [10]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [10])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[11]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [11]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [11])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[12]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [12]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [12])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[13]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [13]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [13])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[14]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [14]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [14])
);
INV \Gowin_EMPU_inst/io_exp_outputen_o_i_cZ[15]  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [15]),
	.O(\Gowin_EMPU_inst/io_exp_outputen_o_i [15])
);
INV \Gowin_EMPU_inst/mtx_hreset_n_i_cZ  (
	.I(\Gowin_EMPU_inst/mtx_hreset_n ),
	.O(\Gowin_EMPU_inst/mtx_hreset_n_i )
);
LUT4 \Gowin_EMPU_inst/d_m12_0_cZ  (
	.I0(\Gowin_EMPU_inst/d_N_7_0 ),
	.I1(\Gowin_EMPU_inst/d_m12_0_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.F(\Gowin_EMPU_inst/d_m12_0 )
);
defparam \Gowin_EMPU_inst/d_m12_0_cZ .INIT=16'hECCC;
LUT4 \Gowin_EMPU_inst/d_m12_0_0_cZ  (
	.I0(\Gowin_EMPU_inst/d_N_10 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_3_rep1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [4]),
	.F(\Gowin_EMPU_inst/d_m12_0_0 )
);
defparam \Gowin_EMPU_inst/d_m12_0_0_cZ .INIT=16'hAAAE;
LUT4 \Gowin_EMPU_inst/d_m12_0_a4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [5]),
	.F(\Gowin_EMPU_inst/d_N_10 )
);
defparam \Gowin_EMPU_inst/d_m12_0_a4 .INIT=16'h0145;
LUT3 \Gowin_EMPU_inst/d_m12_0_m4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_3_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [7]),
	.F(\Gowin_EMPU_inst/d_N_7_0 )
);
defparam \Gowin_EMPU_inst/d_m12_0_m4 .INIT=8'h27;
MCU \Gowin_EMPU_inst/u_mcu_top  (
	.FCLK(\Gowin_EMPU_inst/fclk ),
	.PORESETN(VCC),
	.SYSRESETN(VCC),
	.RTCSRCCLK(GND),
	.UART0RXDI(uart0_rxd_c),
	.UART1RXDI(GND),
	.TARGFLASH0HRESP(GND),
	.TARGFLASH0EXRESP(GND),
	.TARGFLASH0HREADYOUT(VCC),
	.TARGEXP0HREADYOUT(GND),
	.TARGEXP0HRESP(VCC),
	.TARGEXP0EXRESP(GND),
	.INITEXP0HSEL(GND),
	.INITEXP0HWRITE(GND),
	.INITEXP0EXREQ(GND),
	.INITEXP0HMASTLOCK(GND),
	.INITEXP0HAUSER(GND),
	.APBTARGEXP2PREADY(\Gowin_EMPU_inst/apbtargexp2_pready ),
	.APBTARGEXP2PSLVERR(GND),
	.DAPSWDITMS(GND),
	.DAPTDI(GND),
	.DAPNTRST(VCC),
	.DAPSWCLKTCK(GND),
	.FLASHERR(GND),
	.FLASHINT(GND),
	.INITEXP0HTRANS({GND, GND}),
	.IOEXPINPUTI({\Gowin_EMPU_inst/io_exp_input_i [15:0]}),
	.SRAM0RDATA({\Gowin_EMPU_inst/sram0_rdata [31:0]}),
	.TARGFLASH0HRDATA({\Gowin_EMPU_inst/targflash0_hrdata [31:0]}),
	.TARGFLASH0HRUSER({GND, GND, GND}),
	.TARGEXP0HRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TARGEXP0HRUSER({GND, GND, GND}),
	.INITEXP0HADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HSIZE({GND, GND, GND}),
	.INITEXP0HBURST({GND, GND, GND}),
	.INITEXP0HPROT({GND, GND, GND, GND}),
	.INITEXP0MEMATTR({GND, GND}),
	.INITEXP0HMASTER({GND, GND, GND, GND}),
	.INITEXP0HWDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HWUSER({GND, GND, GND, GND}),
	.APBTARGEXP2PRDATA({\Gowin_EMPU_inst/apbtargexp2_prdata [31:0]}),
	.MTXREMAP({VCC, VCC, VCC, VCC}),
	.UART0TXDO(uart0_txd_c),
	.UART1TXDO(\Gowin_EMPU_inst/uart1_txd ),
	.UART0BAUDTICK(\Gowin_EMPU_inst/UART0BAUDTICK ),
	.UART1BAUDTICK(\Gowin_EMPU_inst/UART1BAUDTICK ),
	.INTMONITOR(\Gowin_EMPU_inst/INTMONITOR ),
	.SRAM0CS(\Gowin_EMPU_inst/sram0_cs ),
	.MTXHRESETN(\Gowin_EMPU_inst/mtx_hreset_n ),
	.TARGFLASH0HSEL(\Gowin_EMPU_inst/targflash0_hsel ),
	.TARGFLASH0HWRITE(\Gowin_EMPU_inst/targflash0_hwrite ),
	.TARGFLASH0EXREQ(\Gowin_EMPU_inst/targflash0_exreq ),
	.TARGFLASH0HMASTLOCK(\Gowin_EMPU_inst/targflash0_hmastlock ),
	.TARGFLASH0HREADYMUX(\Gowin_EMPU_inst/targflash0_hreadymux ),
	.TARGFLASH0HAUSER(\Gowin_EMPU_inst/targflash0_hauser ),
	.TARGEXP0HSEL(\Gowin_EMPU_inst/targexp0_hsel ),
	.TARGEXP0HWRITE(\Gowin_EMPU_inst/targexp0_hwrite ),
	.TARGEXP0EXREQ(\Gowin_EMPU_inst/targexp0_exreq ),
	.TARGEXP0HMASTLOCK(\Gowin_EMPU_inst/targexp0_hmastlock ),
	.TARGEXP0HREADYMUX(\Gowin_EMPU_inst/targexp0_hreadymux ),
	.TARGEXP0HAUSER(\Gowin_EMPU_inst/targexp0_hauser ),
	.INITEXP0HREADY(\Gowin_EMPU_inst/initexp0_hready ),
	.INITEXP0HRESP(\Gowin_EMPU_inst/initexp0_hresp ),
	.INITEXP0EXRESP(\Gowin_EMPU_inst/initexp0_exresp ),
	.APBTARGEXP2PSEL(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.APBTARGEXP2PENABLE(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.APBTARGEXP2PWRITE(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.DAPSWDO(\Gowin_EMPU_inst/DAPSWDO ),
	.DAPSWDOEN(\Gowin_EMPU_inst/DAPSWDOEN ),
	.DAPTDO(\Gowin_EMPU_inst/DAPTDO ),
	.DAPNTDOEN(\Gowin_EMPU_inst/DAPNTDOEN ),
	.DAPJTAGNSW(\Gowin_EMPU_inst/DAPJTAGNSW ),
	.TPIUTRACESWO(\Gowin_EMPU_inst/trace_swo ),
	.TPIUTRACECLK(\Gowin_EMPU_inst/trace_clk ),
	.IOEXPOUTPUTO({\Gowin_EMPU_inst/io_exp_output_o [15:0]}),
	.IOEXPOUTPUTENO({\Gowin_EMPU_inst/io_exp_outputen_o [15:0]}),
	.SRAM0ADDR({\Gowin_EMPU_inst/sram0_addr [12:0]}),
	.SRAM0WREN({\Gowin_EMPU_inst/sram0_wren [3:0]}),
	.SRAM0WDATA({\Gowin_EMPU_inst/sram0_wdata [31:0]}),
	.TARGFLASH0HADDR({\Gowin_EMPU_inst/targflash0_haddr [28:0]}),
	.TARGFLASH0HTRANS({\Gowin_EMPU_inst/targflash0_htrans [1:0]}),
	.TARGFLASH0HSIZE({\Gowin_EMPU_inst/targflash0_hsize [2:0]}),
	.TARGFLASH0HBURST({\Gowin_EMPU_inst/targflash0_hburst [2:0]}),
	.TARGFLASH0HPROT({\Gowin_EMPU_inst/targflash0_hprot [3:0]}),
	.TARGFLASH0MEMATTR({\Gowin_EMPU_inst/targflash0_memattr [1:0]}),
	.TARGFLASH0HMASTER({\Gowin_EMPU_inst/targflash0_hmaster [3:0]}),
	.TARGFLASH0HWDATA({\Gowin_EMPU_inst/targflash0_hwdata [31:0]}),
	.TARGFLASH0HWUSER({\Gowin_EMPU_inst/targflash0_hwuser [3:0]}),
	.TARGEXP0HADDR({\Gowin_EMPU_inst/targexp0_haddr [31:0]}),
	.TARGEXP0HTRANS({\Gowin_EMPU_inst/targexp0_htrans [1:0]}),
	.TARGEXP0MEMATTR({\Gowin_EMPU_inst/targexp0_memattr [1:0]}),
	.TARGEXP0HSIZE({\Gowin_EMPU_inst/targexp0_hsize [2:0]}),
	.TARGEXP0HPROT({\Gowin_EMPU_inst/targexp0_hprot [3:0]}),
	.TARGEXP0HMASTER({\Gowin_EMPU_inst/targexp0_hmaster [3:0]}),
	.TARGEXP0HWDATA({\Gowin_EMPU_inst/targexp0_hwdata [31:0]}),
	.TARGEXP0HWUSER({\Gowin_EMPU_inst/targexp0_hwuser [3:0]}),
	.INITEXP0HRDATA({\Gowin_EMPU_inst/initexp0_hrdata [31:0]}),
	.INITEXP0HRUSER({\Gowin_EMPU_inst/initexp0_hruser [2:0]}),
	.APBTARGEXP2PSTRB({\Gowin_EMPU_inst/apbtargexp2_pstrb [3:0]}),
	.APBTARGEXP2PPROT({\Gowin_EMPU_inst/apbtargexp2_pprot [2:0]}),
	.APBTARGEXP2PADDR({\Gowin_EMPU_inst/apbtargexp2_paddr [11:0]}),
	.APBTARGEXP2PWDATA({\Gowin_EMPU_inst/apbtargexp2_pwdata [31:0]}),
	.TPIUTRACEDATA({\Gowin_EMPU_inst/TPIUTRACEDATA [3:0]}),
	.TARGEXP0HBURST({\Gowin_EMPU_inst/targexp0_hburst [2:0]})
);
CLKDIV \Gowin_EMPU_inst/sysclk/clkdiv_inst  (
	.HCLKIN(sys_clk_c),
	.RESETN(VCC),
	.CALIB(GND),
	.CLKOUT(\Gowin_EMPU_inst/fclk )
);
defparam \Gowin_EMPU_inst/sysclk/clkdiv_inst .GSREN="false";
defparam \Gowin_EMPU_inst/sysclk/clkdiv_inst .DIV_MODE="2";
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[5]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [5])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[5] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[4]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [4])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[3]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [3])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[2]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [2])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[1]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[0]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[14]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [16]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [14])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[14] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[13]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [13])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[13] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[12]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [12])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[12] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[11]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [11])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[11] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[10]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [10])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[10] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[9]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [9])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[9] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[8]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [8])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[8] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[7]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [7])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[7] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[6]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [6])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[6] .INIT=1'b0;
DQCE \Gowin_EMPU_inst/u_flash_wrap/u_dqce  (
	.CLKIN(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/mtx_hreset_n ),
	.CLKOUT(\Gowin_EMPU_inst/u_flash_wrap/AE_test )
);
FLASH128K \Gowin_EMPU_inst/u_flash_wrap/u_test/rom  (
	.PCLK(\Gowin_EMPU_inst/fclk ),
	.CS(\Gowin_EMPU_inst/mtx_hreset_n ),
	.AE(\Gowin_EMPU_inst/u_flash_wrap/AE_test ),
	.OE(\Gowin_EMPU_inst/mtx_hreset_n ),
	.PROG(GND),
	.SERA(GND),
	.MASE(GND),
	.NVSTR(GND),
	.IFREN(GND),
	.RESETN(VCC),
	.DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADDR({\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [14:0]}),
	.TBIT(\Gowin_EMPU_inst/u_flash_wrap/u_test/TBIT ),
	.DOUT({\Gowin_EMPU_inst/targflash0_hrdata [31:0]})
);
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3  (
	.CLK(\Gowin_EMPU_inst/fclk ),
	.OCE(VCC),
	.CE(VCC),
	.RESET(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.WRE(\Gowin_EMPU_inst/sram0_wren [3]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [31:24]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3_DO [31:8], \Gowin_EMPU_inst/sram0_rdata [31:24]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3 .BIT_WIDTH=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2  (
	.CLK(\Gowin_EMPU_inst/fclk ),
	.OCE(VCC),
	.CE(VCC),
	.RESET(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.WRE(\Gowin_EMPU_inst/sram0_wren [2]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [23:16]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2_DO [31:8], \Gowin_EMPU_inst/sram0_rdata [23:16]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2 .BIT_WIDTH=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1  (
	.CLK(\Gowin_EMPU_inst/fclk ),
	.OCE(VCC),
	.CE(VCC),
	.RESET(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.WRE(\Gowin_EMPU_inst/sram0_wren [1]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [15:8]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1_DO [31:8], \Gowin_EMPU_inst/sram0_rdata [15:8]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1 .BIT_WIDTH=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0  (
	.CLK(\Gowin_EMPU_inst/fclk ),
	.OCE(VCC),
	.CE(VCC),
	.RESET(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.WRE(\Gowin_EMPU_inst/sram0_wren [0]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [7:0]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0_DO [31:8], \Gowin_EMPU_inst/sram0_rdata [7:0]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0 .BIT_WIDTH=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0 .RESET_MODE="SYNC";
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_558 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_560 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [8]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[8] .INIT=16'hFEEE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[16]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [16]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [16]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[16] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[17]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [17]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [17]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[17] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[18]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [18]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [18]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[18] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[19]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [19]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [19]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[19] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[20]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [20]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [20]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[20] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[21]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [21]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [21]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[21] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[22]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [22]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [22]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[22] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[23]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [23]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [23]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[23] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[24]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [24]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [24]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[24] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[25]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [25]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [25]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[25] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[26]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [26]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [26]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[26] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[27]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [27]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [27]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[27] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[28]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [28]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [28]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[28] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[29]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [29]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [29]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[29] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[30]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [30]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [30]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[30] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[31]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [31]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [31]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[31] .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[11]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_a0 [11]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [11]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[11] .INIT=16'hDC50;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2[12]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [12]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_546 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2[12] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2[13]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [13]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_549 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2[13] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [8]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_558 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2[8] .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0[14]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [14]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_553 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0[14] .INIT=16'h8000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_1[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [8]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_560 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_1[8] .INIT=16'h0200;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0[15]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [15]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_556 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0[15] .INIT=16'h8000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_cZ[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_1_1 [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_cZ[5] .INIT=16'hAA80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_tz_cZ[6]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [6]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_tz [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_tz_cZ[6] .INIT=16'h9810;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_a0_cZ[11]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [11]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_a0 [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_a0_cZ[11] .INIT=16'h67EF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_4[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_4[7] .INIT=16'h0200;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_3[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_3[7] .INIT=16'h8000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PREADY  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\Gowin_EMPU_inst/apbtargexp2_pready )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PREADY .INIT=8'h1F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_1_1_cZ[5]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_1_1 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_1_1_cZ[5] .INIT=16'h8000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[23]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [23]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[23] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[16]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [16]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[16] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[19]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [19]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[19] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[30]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [30]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[30] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[26]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [26]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[26] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[29]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [29]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[29] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[31]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[31] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[21]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [21]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[21] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[25]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [25]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[25] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[28]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [28]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0 [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_0_0[28] .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_1_cZ[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_1_cZ[0] .INIT=16'h2A7F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0_cZ[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_tz [6]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0_cZ[6] .INIT=16'h135F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0 [6]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[6] .INIT=16'h50DC;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PSEL2_i_o2_1_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PSEL2_i_o2_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PSEL2_i_o2_1_cZ .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PSEL2_i_o2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PSEL2_i_o2_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PSEL2_i_o2 .INIT=16'hFBFF;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_cZ[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_cZ[5] .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0 [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [5]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[5] .INIT=16'hFFF8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_cZ[13]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [13]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_cZ[13] .INIT=16'h7FFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[13]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_549 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [13]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [13]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[13] .INIT=16'hEAFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_cZ[12]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [12]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_cZ[12] .INIT=16'h7FFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[12]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_546 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [12]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [12]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[12] .INIT=16'hEAFF;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_cZ .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[7] .INIT=16'h8FFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_4L6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_4L6 .INIT=16'h23AF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L4_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L4_cZ .INIT=16'hF7FF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_2 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[2] .INIT=16'hFF8F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_4L5_2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_4L5_2 .INIT=16'h5F13;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_2_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_2_cZ .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_cZ[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_cZ[1] .INIT=16'h23AF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_0 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[1] .INIT=16'h8FFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[15]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_556 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [15]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [15]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[15] .INIT=16'hECFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0[11]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0_N_2L1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0[11] .INIT=16'h1000;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0_N_2L1_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0_N_2L1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_0_N_2L1_cZ .INIT=4'h2;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[14]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_553 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [14]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [14]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[14] .INIT=16'hECFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L4_0 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[4] .INIT=16'h8FFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_4L6_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_4L6_0 .INIT=16'h23AF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L4_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L4_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L4_0_cZ .INIT=16'hF7FF;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_4_x_cZ[7]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_4_x [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_4_x_cZ[7] .INIT=8'h10;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_4_x [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [15]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_2 .INIT=8'h7F;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_a2_4_x [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [14]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_6 .INIT=8'h7F;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_22_i_0_a2_0_x ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_0_cZ .INIT=8'hDF;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_cZ .INIT=8'h7F;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_7_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_7_cZ .INIT=4'h7;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_cZ[9]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_593 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1_cZ[9] .INIT=16'h0CAE;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[9]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [9]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[9] .INIT=8'hF8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[10]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [10]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [10]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[10] .INIT=16'h80FF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [10]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [10]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_5 .INIT=16'h153F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_0_1 [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [0]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[0] .INIT=16'h08FF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_3 .INIT=16'h23AF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_601 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_1 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0[3] .INIT=16'hFF8F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_4L5_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/N_600 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_1 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_4L5_0 .INIT=16'h5F13;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_1_cZ .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_8_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_2L1_8_cZ .INIT=4'h7;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_0_N_3L3_0_cZ .INIT=16'hF7FF;
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_i_cZ  (
	.I(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_i )
);
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_40_i_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_520 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_40_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_40_i_cZ .INIT=16'h1333;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[3] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[4] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[5] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[6] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[7] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [8]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [8]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[8] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[9]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[9] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[10]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [10]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[10] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[11]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[11] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_460 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_542 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[2] .INIT=16'hFEEE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_460 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_540 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0[1] .INIT=16'hFEEE;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0_a2_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_540 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0_a2_0[1] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0_a2_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_542 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_0_a2_0[2] .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_459 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_460 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0[0] .INIT=16'hFEEE;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_cZ[15]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_cZ[15] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_cZ[14]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [14]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_cZ[14] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_cZ[13]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_cZ[13] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_cZ[12]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [12]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_cZ[12] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_0_a2_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_607 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_0_a2_1 .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_i_i_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_591 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_i_i_a2_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_i_i_a2 .INIT=16'h8000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_0_a2_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_591 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_0_a2_0_1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw04_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_520 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_0_a2_0 .INIT=16'h8000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte17 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_1 [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_459 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2[0] .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_0[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_0_2 [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_460 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_0[0] .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_0_2_cZ[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_0_2 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_0_2_cZ[0] .INIT=16'h2000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_1_0[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_0_a2_1_0[0] .INIT=16'h3020;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_0_a2_0_2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_0_a2_0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_0_a2_0_2 .INIT=8'h10;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_i_i_a2_0_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_603 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_i_i_a2_0_cZ .INIT=4'h2;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_i_i_a2_0_0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_i_i_a2_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_i_i_a2_0_0 .INIT=4'h4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_1_i_0_0_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_1_i_0_0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_1_i_0_0_1_cZ .INIT=8'h7F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_1_i_0_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_520 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg2_eoc ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_1_i_0_0_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_24 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_1_i_0_0 .INIT=16'hBAFF;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_61_i_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_61_i_0_a2 .INIT=8'h08;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg2_eoc_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg2_eoc )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg2_eoc_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/eoc ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[15]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[15] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[14]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[14] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[13]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[13] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[12]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[12] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[11]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[11] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[10]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[10] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[9]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[9] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[8]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[8] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[7]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[6]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[5]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[3]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[2]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_Z  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_518 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_40_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_24 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[15]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[15] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[14]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[14] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[13]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[13] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[12]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[12] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[11]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[11] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[10]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[10] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[9]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[9] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[8]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[8] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_61_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[0] .INIT=1'b0;
ADC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/u_S55NLLAD2A  (
	.CLK(GND),
	.PD(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_i ),
	.SOC(GND),
	.VREF(GND),
	.SEL({\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [2:0]}),
	.CH({GND, GND, GND, GND, GND, GND, GND, GND}),
	.EOC(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/eoc ),
	.ADOUT({\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [11:0]})
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/u_S55NLLAD2A .VREF_EN=1'b0;
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/u_S55NLLAD2A .VREF_SEL=3'b000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_i2c_m/penable_valid_o_0_a2_0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_591 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_i2c_m/penable_valid_o_0_a2_0 .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_3 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_1_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_3_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_234 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48 .INIT=16'hEEEC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_3_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_2_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_2_tz ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_3_cZ .INIT=16'hFEFC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_2_u  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_98 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NN_1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un4_i2c_m_sda_1_c3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_2_u .INIT=16'hB8E2;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_i_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_118 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_i_cZ .INIT=16'h0F07;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[1]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[1] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[2]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[2] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[3]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[3] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[4]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[4] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[5]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[5] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[6]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[6] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[7]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[7] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[8]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[8] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[9]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [9]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[9] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[10]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[10] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[11]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [11]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[11] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[12]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [12]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[12] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[13]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[13] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[14]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [14]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[14] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[15]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[15] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[16]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [16]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[16] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[17]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [17]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[17] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[18]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [18]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[18] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[19]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [19]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[19] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[20]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [20]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[20] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[21]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [21]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[21] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[22]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [22]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[22] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[26]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [26]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[26] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[28]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [28]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[28] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[29]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [29]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[29] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[30]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [30]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[30] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[31]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [31]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[31] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_0_a2[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_0_a2[0] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[27]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [27]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[27] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_590 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0_cZ .INIT=8'hEA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[25]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [25]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[25] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[24]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [24]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[24] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[23]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [23]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3_cZ[23] .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_2_cZ  (
	.I0(\Gowin_EMPU_inst/d_m12_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_89 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_98 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_2_cZ .INIT=16'h555C;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2_0_a2 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw04_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1_0_a2 .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_2_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_0 [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_0 [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un4_i2c_m_sda_1_c2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_89 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_2_1 .INIT=16'hE4D8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_u  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_109 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_110 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_3_rep1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un4_i2c_m_sda_1_c2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_u .INIT=16'hCAAC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_a5_2_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_1_cZ .INIT=16'hAAAE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_o5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_116 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_118 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_o5 .INIT=16'hFBFE;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[5]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_25 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2 [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[5] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[4]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_24 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2 [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[4] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i_0_a2 .INIT=8'h02;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un4_i2c_m_sda_1.un4_i2c_m_sda_1_ac0_3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un4_i2c_m_sda_1_c3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un4_i2c_m_sda_1.un4_i2c_m_sda_1_ac0_3 .INIT=8'h07;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_2_tz_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_5_1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_2_tz )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_2_tz_cZ .INIT=16'hEAAA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_591 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/write_enable_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable_1_cZ .INIT=16'h0200;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0_a2_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_590 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0_a2 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_123 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_0_cZ .INIT=16'hEAAA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_2_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_48_0_cZ .INIT=16'hD555;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[29]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [29]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [29]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[29] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[28]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [28]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [28]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[28] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[27]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [27]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [27]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[27] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[21]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [21]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [21]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[21] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[20]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [20]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [20]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[20] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[19]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [19]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [19]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[19] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[18]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [18]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [18]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[18] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[31]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [31]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[31] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[30]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [30]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [30]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[30] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[17]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [17]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [17]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[17] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[16]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [16]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [16]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[16] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[11]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [11]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[11] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[10]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [10]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [10]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[10] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[15]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [15]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [15]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[15] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[14]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [14]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [14]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[14] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[13]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [13]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [13]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[13] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[12]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [12]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [12]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[12] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[25]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [25]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [25]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[25] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[24]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [24]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [24]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[24] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[23]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [23]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [23]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[23] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[22]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [22]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [22]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[22] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[8]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NN_1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [8]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[8] .INIT=16'h3210;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[26]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [26]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [26]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_cZ[26] .INIT=16'h3210;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte16_0_a2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte17 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte16_0_a2 .INIT=8'h01;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un13_i2c_m_sda_1.un13_i2c_m_sda_1_c2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_2_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un4_i2c_m_sda_1_c2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un13_i2c_m_sda_1.un13_i2c_m_sda_1_c2 .INIT=4'h7;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_5_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_5_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_5_1_cZ .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i_0_a2_0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I3(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i_0_a2_0 .INIT=16'h0010;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_a5_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_2_rep1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_3_rep1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_123 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_a5_1 .INIT=16'h8000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_a5_2_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_a5_2_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_a5_2_1_cZ .INIT=16'h0002;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0_a2_2_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_2_rep1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_3_rep1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0_a2_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0_a2_2_cZ .INIT=16'h1000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_1_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_1_0_cZ .INIT=8'h02;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_3_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_3_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_3_1_cZ .INIT=8'h10;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[0] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[1] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[2] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[3] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[4] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[5] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[6] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[7] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [8]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[8] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[9]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[9] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[10]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[10] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[11]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[11] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[12]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [12]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[12] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[13]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [13]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[13] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[14]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [14]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[14] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[15]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [15]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[15] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[16]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [16]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[16] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[17]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [17]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[17] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[18]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [18]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[18] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[19]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [19]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[19] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[20]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [20]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[20] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[21]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [21]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[21] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[22]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [22]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[22] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[23]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [23]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[23] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[24]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [24]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[24] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[25]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [25]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[25] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[26]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [26]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[26] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[27]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [27]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[27] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[28]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [28]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[28] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[29]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [29]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[29] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[30]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [30]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[30] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[31]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [31]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm_0[31] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_0[5]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_25 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_0[5] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_0[4]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_24 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5_0[4] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_m2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_116 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_1_m2 .INIT=8'hD8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte16_0_a2_0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte16_0_a2_0 .INIT=4'h1;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable_1_0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/write_enable_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/write_enable_1_0 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_2_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_2_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_a9_2_0_cZ .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_4_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_4_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_4_1_cZ .INIT=16'h4657;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_4_1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_2_rep1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_109 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_4 .INIT=16'hD591;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_5_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2 [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [6]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_5_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_5_1_cZ .INIT=16'h4657;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_5_1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_2_rep1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2 [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_110 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3_5 .INIT=16'hD591;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_2_0_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_2_0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_2_0_1_cZ .INIT=16'h0F02;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_2_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_2_0_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_2_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_5_iv_0_2_0_cZ .INIT=16'h282C;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i_0_a2_0_x  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_22_i_0_a2_0_x )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i_0_a2_0_x .INIT=8'h04;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx_cZ[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx_cZ[0] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx_cZ[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx_cZ[1] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx_cZ[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx_cZ[2] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx_cZ[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx_cZ[3] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx_cZ[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx_cZ[4] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_cZ[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_cZ[5] .INIT=4'h8;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_3_rep1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_3_rep1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_3_rep1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_fast_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_fast_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_fast_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_fast_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_2_rep1_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_2_rep1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_2_rep1_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_fast_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i_fast [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_fast_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_Z[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[31]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [31]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[31] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[30]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [30]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[30] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[29]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [29]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[29] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[28]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [28]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[28] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[27]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [27]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[27] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[26]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [26]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[26] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[25]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [25]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[25] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[24]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [24]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[24] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[23]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [23]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[23] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[22]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [22]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[22] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[21]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [21]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[21] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[20]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [20]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[20] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[19]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [19]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[19] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[18]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [18]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[18] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[17]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [17]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[17] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[16]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [16]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[16] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[15]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[15] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[14]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[14] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[13]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[13] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[12]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[12] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[11]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[11] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[10]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[10] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[9]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[9] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[8]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[8] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[7] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[6] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[5] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_lm [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_Z[0] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_222 ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[1] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_220 ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[0] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[16]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [16]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[16] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[15]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [15]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[15] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[14]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [14]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[14] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[13]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [13]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[13] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[12]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [12]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[12] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[11]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [11]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[11] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[10]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [10]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[10] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[9]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_5 [9]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[9] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[8]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [8]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[8] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_230 ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[7] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_228 ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[6] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [5]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[5] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [4]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[4] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_226 ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[3] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_224 ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[2] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[31]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [31]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[31] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[30]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [30]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[30] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[29]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [29]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[29] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[28]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [28]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[28] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[27]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [27]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[27] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[26]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [26]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[26] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[25]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [25]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[25] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[24]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [24]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[24] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[23]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [23]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[23] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[22]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [22]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[22] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[21]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [21]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[21] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[20]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [20]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[20] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[19]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [19]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[19] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[18]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [18]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[18] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[17]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_5 [17]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_Z[17] .INIT=1'b0;
DFFP \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_scl_1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_218 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(scl_c)
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_scl_1 .INIT=1'b1;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[31]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [31]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[31] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[30]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [30]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[30] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[29]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [29]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[29] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[28]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [28]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[28] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[27]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [27]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[27] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[26]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [26]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[26] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[25]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [25]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[25] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[24]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [24]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[24] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[23]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [23]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[23] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[22]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [22]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[22] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[21]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [21]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[21] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[20]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [20]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[20] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[19]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [19]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[19] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[18]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [18]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[18] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[17]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [17]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[17] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[16]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [16]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[16] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[15]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[15] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[14]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[14] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[13]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[13] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[12]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[12] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[11]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[11] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[10]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[10] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[9]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[9] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[8]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[8] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[7]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[6]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[5]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[4]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[3]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[2]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[7]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[6]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2_Z[5]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2_Z[4]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[3]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[2]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_2[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[31]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [31]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[31] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[30]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [30]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[30] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[29]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [29]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[29] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[28]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [28]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[28] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[27]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [27]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[27] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[26]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [26]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[26] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[25]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [25]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[25] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[24]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [24]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[24] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[23]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [23]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[23] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[22]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [22]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[22] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[21]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [21]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[21] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[20]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [20]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[20] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[19]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [19]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[19] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[18]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [18]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[18] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[17]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [17]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[17] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[16]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [16]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[16] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[15]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[15] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[14]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[14] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[13]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[13] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[12]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[12] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[11]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[11] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[10]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[10] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[9]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_0 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[9] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[8]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NN_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[8] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_0 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_0 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0_3 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/un1_reg_addr_0_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_0[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[31]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [31]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[31] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[30]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [30]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[30] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[29]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [29]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[29] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[28]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [28]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[28] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[27]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [27]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[27] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[26]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [26]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[26] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[25]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [25]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[25] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[24]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [24]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[24] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[23]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [23]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[23] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[22]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [22]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[22] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[21]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [21]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[21] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[20]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [20]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[20] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[19]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [19]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[19] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[18]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [18]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[18] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[17]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [17]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[17] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[16]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [16]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[16] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[15]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[15] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[14]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[14] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[13]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[13] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[12]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[12] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[11]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[11] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[10]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[10] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[9]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[9] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[8]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[8] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_22_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/read_reg_byte_1_Z[0] .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/N_234 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1_4_sqmuxa_i ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(sda_c)
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i2c_m_sda_1 .INIT=1'b1;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s_0[31]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [31]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [30]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s_0_COUT [31]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s_0[31] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[30]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [30]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [29]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [30]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[30] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[29]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [29]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [28]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [29]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[29] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[28]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [28]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [27]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [28]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[28] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[27]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [27]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [26]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [27]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[27] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[26]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [26]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [25]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [26]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[26] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[25]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [25]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [24]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [25]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[25] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[24]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [24]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [23]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [24]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[24] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[23]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [23]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [22]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [23]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[23] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[22]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [22]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [21]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [22]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[22] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[21]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [21]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [20]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [21]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[21] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[20]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [20]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [19]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [20]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[20] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[19]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [19]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [18]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [19]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[19] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[18]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [18]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [17]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [18]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[18] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[17]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [16]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [17]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[17] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[16]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [16]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [15]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [16]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[16] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[15]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [15]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [14]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [15]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[15] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[14]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [14]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [13]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [14]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[14] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[13]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [13]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [12]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [13]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[13] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[12]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [12]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [11]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [12]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[12] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[11]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [11]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [10]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [11]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[11] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[10]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [10]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [9]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [10]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[10] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[9]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [9]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [8]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [9]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[9] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [8]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [7]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [8]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[8] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [6]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [7]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[7] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [5]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [6]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[6] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [4]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [5]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[5] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [3]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [4]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[4] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [2]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [3]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[3] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [1]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [2]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[2] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [0]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [1]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[1] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry [0]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_s [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt_cry_0[0] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry [4]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s_0_COUT [5]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s_0[5] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry [3]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry [4]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry_0[4] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry [2]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry [3]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry_0[3] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry [1]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry [2]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry_0[2] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry [0]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry [1]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry_0[1] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_qxu_lofx [0]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry [0]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_s [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/i_cry_0[0] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_1_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_1_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_1_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [1]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_1_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [0]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_1_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_9_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [2]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [0]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_9_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_9_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_9_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [3]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_9_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [1]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_9_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_15_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [4]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [1]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_15_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_15_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_15_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [5]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_15_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [2]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_15_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_21_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [22]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [22]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [10]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_21_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_21_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_21_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [23]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [23]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_21_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [11]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_21_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_27_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [14]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [14]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [6]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_27_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_27_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_27_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [15]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_27_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [7]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_27_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_33_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [10]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [4]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_33_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_33_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_33_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [11]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [11]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_33_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [5]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC11 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_33_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_39_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [12]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [12]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [5]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_39_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC12 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_39_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_39_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [13]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_39_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [6]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC13 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_39_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_51_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [6]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [2]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_51_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC14 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_51_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_51_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [7]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_51_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [3]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC15 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_51_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_57_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [18]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [18]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [8]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_57_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC16 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_57_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_57_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [19]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [19]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_57_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [9]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC17 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_57_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_63_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [20]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [20]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [9]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_63_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC18 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_63_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_63_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [21]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [21]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_63_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [10]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC19 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_63_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_69_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [24]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [24]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [11]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_69_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC20 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_69_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_69_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [25]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [25]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_69_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [12]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC21 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_69_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_75_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [8]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [3]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_75_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC22 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_75_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_75_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [9]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [9]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_75_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [4]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC23 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_75_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_81_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [26]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [26]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [12]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_81_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC24 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_81_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_81_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [27]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [27]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_81_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [13]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC25 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_81_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_87_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [28]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [28]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [13]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_87_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC26 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_87_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_87_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [29]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [29]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_87_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [14]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC27 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_87_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_93_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [16]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [16]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [7]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_93_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC28 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_93_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_93_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [17]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [17]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_93_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [8]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC29 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_93_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_45_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [30]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [30]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_data_tmp [14]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_45_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC30 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_45_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_45_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt [31]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/reg_1 [31]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_45_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/NC31 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c_master/div_cnt7_0_I_45_0 .ALU_MODE=3;
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reset_n_i  (
	.I(reset_n_c),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i )
);
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_i_cZ  (
	.I(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_i )
);
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_i_cZ  (
	.I(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_i )
);
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[2] .INIT=16'h060C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[3] .INIT=16'h1222;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[1] .INIT=16'h060C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe7 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_dw00_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_cZ .INIT=16'hAA0C;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[0] .INIT=8'h12;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_axbxc4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_axbxc4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_axbxc4 .INIT=16'h6AAA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m3_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m2_0_a2_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m3_cZ .INIT=16'h6AAA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status_0_sqmuxa_2_i_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_dw00_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status_0_sqmuxa_2_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status_0_sqmuxa_2_i_cZ .INIT=8'h5C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_rd_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_rd )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_rd_cZ .INIT=16'hFF45;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0 .INIT=4'h8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_SPI_WE_I ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5_cZ .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt17_2_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_clock_polarity_1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16 .INIT=16'hFF80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2_cZ .INIT=8'h45;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_SPI_WE_I_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_SPI_WE_I )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_SPI_WE_I_cZ .INIT=16'hFFB0;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_2_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_374 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_2_cZ .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt16_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt18_1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_clock_phase ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3 .INIT=16'hFEFC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt16_1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt18_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0 .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_1_i_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status38_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_1_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_1_i_cZ .INIT=16'hABFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data12  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status24 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status37_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_clock_phase ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data12 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data12 .INIT=16'h0020;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_lm_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status24 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_lm_0[0] .INIT=16'h8088;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_lm_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status24 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_lm_0[1] .INIT=16'h8088;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_lm_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status24 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_lm_0[2] .INIT=16'h8088;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_lm_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status24 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_lm_0[3] .INIT=16'h8088;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_lm_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status24 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_lm_0[4] .INIT=16'h8088;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_50 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_7_mux ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[7] .INIT=16'h00AC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_53 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_7_mux ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[0] .INIT=16'hCA0A;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_49 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_7_mux ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[6] .INIT=16'h00AC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_48 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_7_mux ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[5] .INIT=16'h00AC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_47 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_7_mux ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[4] .INIT=16'h00AC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_46 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_7_mux ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[3] .INIT=16'h00AC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_45 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_7_mux ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[2] .INIT=16'h00AC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_44 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_7_mux ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2[1] .INIT=16'h00AC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status38_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1_cZ .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_2_0_a2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte17 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw04_cs_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_2_0_a2 .INIT=16'h0200;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_trdy9  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy9 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_trdy9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_trdy9 .INIT=16'hF8F0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status37_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4 .INIT=16'h0200;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_2_0_a2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte17 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_2_0_a2 .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_2_0_a2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte17 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_2_0_a2 .INIT=16'h0400;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt18_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status38_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt18_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt18_1 .INIT=16'h0200;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt16_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status37_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt16_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt16_1 .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1 .INIT=16'h3D3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0 .INIT=16'h3C1E;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_clock_phase_i  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_clock_phase )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_clock_phase_i .INIT=16'h3C36;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_3[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_53 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_3[0] .INIT=16'hACA0;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_toe6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_toe6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_toe6 .INIT=4'hE;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status37_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag5 .INIT=8'h08;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy9  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status37_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy9 .INIT=8'h70;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_50 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[7] .INIT=8'h54;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4_cZ .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_dw00_cs  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_dw00_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_dw00_cs .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe7  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe7 .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe6 .INIT=16'h0800;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_cZ .INIT=16'h0001;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_genblk1.n_status_2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_genblk1.n_status_2 .INIT=8'h08;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status23_NE_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status23_NE_1 .INIT=8'hF6;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status23_NE_2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status23_NE_2 .INIT=16'hFFF6;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m2_0_a2_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m2_0_a2_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m2_0_a2_0_cZ .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0_1_cZ .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[0] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[1] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[2] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[3] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[4] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[5] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [6]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[6] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_1 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1[7] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_47 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[4] .INIT=8'hB8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_46 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[3] .INIT=8'hB8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_45 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[2] .INIT=8'hB8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[6] .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[5] .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[4] .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[3] .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[2] .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[1] .INIT=8'hCA;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask5 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_49 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[6] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_48 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[5] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_44 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_2[1] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_sn_m3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_sn_m3 .INIT=4'h1;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.pending_data5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.pending_data5 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[7] .INIT=4'h2;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4[0] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_cZ  (
	.I0(reset_n_c),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_cZ .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_cZ  (
	.I0(reset_n_c),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_cZ .INIT=4'h1;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt16_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status37_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt16_1_0 .INIT=4'h2;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt18_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status38_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt18_1_0 .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_1_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m2_0_a2_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m2_0_a2_1 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_genblk1.n_status_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_genblk1.n_status_1_0 .INIT=4'h1;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m15_0_rn  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m15_0_rn_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m15_0_rn .INIT=8'h32;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status24 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0 .INIT=16'h80C0;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_10_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_1_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt17_2_4_3_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt17_2_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0 .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_1_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_1_0_cZ .INIT=16'h0009;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_3 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_clock_polarity_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_1 .INIT=16'hEAAA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_5 .INIT=8'h02;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_0_a3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_0_a3_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_0_a3_5 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_0_a3 .INIT=16'h2000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_0_a3_5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_0_a3_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_0_a3_5 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_3_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_3_1 .INIT=16'h0002;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_0_a3_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_0_a3_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_0_a3_0 .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_clock_polarity_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_0 .INIT=16'h3C36;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt17_2_4_3_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_1_cZ .INIT=8'h18;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_fast ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_10_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2 .INIT=8'h96;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[0] .INIT=8'h12;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_rep1_cZ[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_rep1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_rep1_cZ[0] .INIT=8'h12;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[1] .INIT=16'h060C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[3] .INIT=16'h1222;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m3_fast  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m2_0_a2_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_420_fast )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m3_fast .INIT=16'h6AAA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_axbxc4_fast  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status23_3 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m1_0_a2_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_415_fast )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_axbxc4_fast .INIT=16'h6AAA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status23_NE  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status24 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status23_NE .INIT=16'hFFF6;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_10_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_2L1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_3L3 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_clock_polarity_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_2 .INIT=16'h8000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_2_N_3L3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_3L3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_2_N_3L3 .INIT=16'h0201;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_2_N_2L1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_2L1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_2_N_2L1 .INIT=16'h0280;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_5L8  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_2L1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_5L8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_5L8 .INIT=16'hFBFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_2L1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_2L1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_2L1_0 .INIT=16'h0002;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g1_3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_rep1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_3_N_2L1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g1_3 .INIT=16'h4182;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g1_3_N_2L1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_fast ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_3_N_2L1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g1_3_N_2L1 .INIT=4'h6;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m15_0_mb_mb_mb_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m15_0_mb_mb_mb_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m15_0_mb_mb_mb_1 .INIT=4'h1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m15_0_mb_mb_mb  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status37_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m15_0_mb_mb_mb_1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m15_0_rn_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m15_0_mb_mb_mb .INIT=16'h7F20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[2] .INIT=16'h060C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_genblk1.data_cnt_8_sx  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_8_sx )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_genblk1.data_cnt_8_sx .INIT=16'hFFFD;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_genblk1.data_cnt_8  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_8_sx ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_genblk1.data_cnt_8 .INIT=8'h01;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_2L1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0 .INIT=16'hFDDD;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_2L1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_2L1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_2L1 .INIT=16'h0002;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g1_4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_4_N_2L1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g1_4 .INIT=16'h0200;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g1_4_N_2L1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g1_4_N_2L1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g1_4_N_2L1 .INIT=16'h0140;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_pending_data5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data5 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_pending_data5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_pending_data5 .INIT=16'hFF02;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_sn_m5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_sn_N_7_mux )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_sn_m5 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3_1_0 .INIT=16'h0000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3_1_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_1_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3_1_1 .INIT=16'h0000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3_0_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_0_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3_0_0 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3_0_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3_0_1 .INIT=16'h0002;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_2L1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_3L3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1_0 .INIT=16'h0000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_2L1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_3L3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_1_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1_1 .INIT=16'h0000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_2L1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_3L3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_0_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0_0 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_2L1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/g0_2_N_3L3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0_1 .INIT=16'h2000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_fast ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1_1_0 .INIT=16'hE7E7;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1_1_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_fast ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_1_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1_1_1 .INIT=16'hE7EE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1_0_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_fast ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_0_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1_0_0 .INIT=16'hDBDB;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1_0_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_fast ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1_0_1 .INIT=16'hDBDD;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_5L8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_1_0 .INIT=16'hAAAA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_1_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_5L8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_1_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_1_1 .INIT=16'h0500;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_5L8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0 .INIT=16'h8888;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_5L8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_1 .INIT=16'h0500;
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_1_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_1_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_1 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_0_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_0_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_0 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_1_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_1_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_1 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_0_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_0_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_0 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_1_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_1_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_1 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_0_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_0_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_0 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_1_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_1_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_1 )
);
MUX2_LUT6 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_1_0_N_3L3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_1_0_N_3L3 )
);
MUX2_LUT6 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_3L3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status23_NE_2 ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_3L3 )
);
MUX2_LUT6 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_N_6L10_mb_mb_N_2L1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_N_6L10_mb_mb_N_2L1 )
);
MUX2_LUT6 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status24 ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 [2])
);
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_fast_Z  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_fast )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_fast_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast_Z  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_fast_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_0_rep1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_0_rep1 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_415_fast ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_420_fast ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[5] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_0_rep1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_rep1 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_rep1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_0_rep1 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0] .INIT=1'b0;
DLNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_2  (
	.D(VCC),
	.G(reset_n_c),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1 ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_2 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag5 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag .INIT=1'b0;
DFFP \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_tmt  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_tmt .INIT=1'b1;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw10_cs_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw0c_cs_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw04_cs_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_0 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1  (
	.D(VCC),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m3 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_axbxc4 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[7]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[7] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[6]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[6] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[5]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[5] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[4]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[3]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[2]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction_Z  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_Z  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_Z[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_Z[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction4 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.pending_data  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data5 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_pending_data5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.pending_data .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_toe6 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy9 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_trdy9 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy .INIT=1'b1;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data12 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data12 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data12 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data12 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data12 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data12 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data12 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data12 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status_0_sqmuxa_2_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_1_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2] .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_1_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1] .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_1_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0] .INIT=1'b0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_s_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [3]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s_0_COUT [4]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_s_0[4] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_cry_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [2]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [3]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_cry_0[3] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_cry_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [1]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [2]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_cry_0[2] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_cry_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [0]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [1]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_cry_0[1] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_cry_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [0]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_cry_0[0] .ALU_MODE=0;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_reg_addr_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/uart_m_tx_114 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_reg_addr_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_reg_addr_0_cZ .INIT=8'hEA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0_3_0_a2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/write_enable ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw00_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0_3_0_a2 .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4_cZ[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/ANB1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/ANB2 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_i_5_c2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4_cZ[3] .INIT=16'h60C0;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/write_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2_0_a2 .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_330_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_i_0 [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_330_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_330_i_cZ .INIT=16'h0F0D;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/write_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw04_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1_0_a2 .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_464 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_465 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_218 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i .INIT=16'hFFEF;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4_cZ[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/ANB1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_i_5_c2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4_cZ[2] .INIT=8'h48;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m92_i  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m92_i_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_230 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m92_i .INIT=16'hFF20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m102_i  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m102_i_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_226 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m102_i .INIT=16'hFF20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m107_i  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m107_i_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_224 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m107_i .INIT=16'hFF20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m112_i  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m112_i_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_222 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m112_i .INIT=16'hFF20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m116_i  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m116_i_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_220 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m116_i .INIT=16'hFF20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m85_0_a2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte17 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw0c_cs_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m85_0_a2 .INIT=16'h0800;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m97_i  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m97_i_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_228 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m97_i .INIT=16'hFF20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_416 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_1_cZ .INIT=16'hF334;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4_cZ[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/CO0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_0 [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4_cZ[1] .INIT=16'h9A00;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_592 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i_0_a2 .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[1]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[1] .INIT=16'hEC20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[2]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[2] .INIT=16'hEC20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[3]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[3] .INIT=16'hEC20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[4]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[4] .INIT=16'hEC20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[5]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[5] .INIT=16'hEC20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[6]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [6]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[6] .INIT=16'hEC20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[7]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_1[7] .INIT=16'hEC20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_464 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_a2 .INIT=16'h5551;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/write_enable_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_591 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/write_enable_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/write_enable )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/write_enable_1_cZ .INIT=16'h8000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m82_0_a2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte17 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw10_cs_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m82_0_a2 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m107_i_0_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_0 [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m107_i_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m107_i_0_cZ .INIT=16'hDC10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m112_i_0_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m112_i_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m112_i_0_cZ .INIT=16'hDC10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m97_i_0_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_0 [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [6]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m97_i_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m97_i_0_cZ .INIT=16'hDC10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_i_0_cZ[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_i_0 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5_i_0_cZ[0] .INIT=16'h01CD;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m92_i_0_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m92_i_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m92_i_0_cZ .INIT=16'hDC10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m102_i_0_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.reg_0 [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m102_i_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m102_i_0_cZ .INIT=16'hDC10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m116_i_0_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_2 [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m116_i_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m116_i_0_cZ .INIT=16'hDC10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m87_0_a2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_0 [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reg_1 [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_5 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m87_0_a2 .INIT=16'h3210;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_1_sqmuxa_i_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/div_cnt7_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_scalar ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_1_sqmuxa_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_1_sqmuxa_i_0 .INIT=4'h7;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4_cZ[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_0 [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4_cZ[0] .INIT=8'h90;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_241_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [27]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_241_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_241_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_239_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [28]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_239_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_239_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_237_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [29]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_237_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_237_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_235_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [30]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_235_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_235_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_233_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_233_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_233_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_253_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [19]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_253_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_253_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_251_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [20]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_251_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_251_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_249_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [21]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_249_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_249_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_349_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [22]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_349_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_349_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_351_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [23]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_351_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_351_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_247_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [24]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_247_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_247_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_245_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [25]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_245_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_245_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_243_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [26]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_243_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_243_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_263_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [12]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_263_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_263_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_261_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [13]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_261_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_261_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_345_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [14]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_345_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_345_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_347_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [15]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_347_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_347_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_259_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [16]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_259_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_259_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_257_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [17]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_257_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_257_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_255_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [18]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_255_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_255_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_271_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [8]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_271_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_271_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_269_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_269_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_269_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_267_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [10]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_267_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_267_i_cZ .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_265_i_cZ  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [11]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_265_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_265_i_cZ .INIT=4'h8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_i_5_ac0_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/CO0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_0 [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_i_5_c2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_i_5_ac0_1 .INIT=8'h20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_a2_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_465 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_a2_0 .INIT=16'hE000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/uart_m_tx_114_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/ANB1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/ANB2 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/CO0 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_0 [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/uart_m_tx_114 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/uart_m_tx_114_cZ .INIT=16'h0040;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[0] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[1] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[2] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[3] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[4] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[5] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[6] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[7] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [8]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[8] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[9]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[9] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[10]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[10] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[11]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[11] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[12]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [12]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[12] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[13]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [13]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[13] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[14]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [14]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[14] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[15]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [15]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[15] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[16]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [16]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[16] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[17]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [17]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[17] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[18]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [18]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[18] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[19]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [19]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[19] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[20]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [20]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[20] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[21]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [21]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[21] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[22]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [22]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[22] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[23]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [23]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[23] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[24]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [24]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[24] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[25]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [25]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[25] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[26]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [26]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[26] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[27]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [27]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[27] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[28]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [28]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[28] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[29]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [29]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[29] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[30]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [30]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[30] .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[31]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [31]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm_0[31] .INIT=8'h80;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_o2_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_apb2_i2c_master.i [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/i_Z [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_416 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/m138_i_o2_1 .INIT=4'hE;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[31]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [31]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[31] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[30]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [30]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[30] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[29]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [29]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[29] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[28]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [28]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[28] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[27]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [27]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[27] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[26]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [26]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[26] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[25]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [25]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[25] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[24]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [24]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[24] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[23]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [23]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[23] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[22]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [22]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[22] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[21]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [21]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[21] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[20]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [20]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[20] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[19]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [19]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[19] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[18]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [18]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[18] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[17]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [17]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[17] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[16]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [16]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[16] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[15]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[15] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[14]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[14] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[13]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[13] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[12]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[12] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[11]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[11] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[10]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[10] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[9]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[9] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[8]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[8] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[7] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[6] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[5] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_lm [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_Z[0] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_330_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[0] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[11]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_265_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[11] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[10]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_267_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[10] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[9]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_269_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[9] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[8]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_271_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[8] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [7]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[7] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [6]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[6] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [5]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[5] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [4]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[4] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [3]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[3] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [2]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[2] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_5 [1]),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[1] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[18]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_255_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[18] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[17]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_257_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[17] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[16]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_259_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[16] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[15]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_347_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[15] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[14]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_345_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[14] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[13]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_261_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[13] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[12]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_263_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[12] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[26]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_243_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[26] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[25]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_245_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[25] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[24]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_247_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[24] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[23]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_351_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[23] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[22]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_349_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[22] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[21]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_249_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[21] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[20]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_251_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[20] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[19]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_253_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[19] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[31]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_233_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[31] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[30]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_235_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[30] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[29]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_237_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[29] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[28]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_239_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[28] .INIT=1'b0;
DLNE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[27]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_241_i ),
	.G(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_594 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_Z[27] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4 [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/ANB1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_Z[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4 [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/CO0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_Z[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_0 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_Z[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_4 [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/ANB2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/i_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[31]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [31]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[31] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[30]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [30]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[30] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[29]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [29]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[29] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[28]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [28]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[28] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[27]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [27]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[27] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[26]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [26]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[26] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[25]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [25]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[25] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[24]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [24]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[24] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[23]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [23]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[23] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[22]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [22]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[22] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[21]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [21]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[21] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[20]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [20]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[20] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[19]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [19]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[19] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[18]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [18]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[18] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[17]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [17]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[17] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[16]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [16]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[16] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[15]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[15] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[14]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[14] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[13]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[13] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[12]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[12] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[11]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[11] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[10]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[10] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[9]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[9] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[8]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[8] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[7]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[6]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[5]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[4]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[3]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[2]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_1 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[7]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[6]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[5]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[4]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[3]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[2]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_addr_2 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_2_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0_3 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/un1_reg_addr_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_0_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[31]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [31]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[31] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[30]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [30]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[30] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[29]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [29]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[29] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[28]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [28]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[28] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[27]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [27]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[27] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[26]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [26]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[26] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[25]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [25]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[25] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[24]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [24]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[24] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[23]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [23]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[23] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[22]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [22]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[22] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[21]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [21]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[21] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[20]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [20]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[20] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[19]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [19]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[19] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[18]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [18]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[18] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[17]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [17]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[17] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[16]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [16]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[16] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[15]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[15] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[14]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[14] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[13]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[13] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[12]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[12] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[11]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[11] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[10]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[10] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[9]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[9] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[8]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[8] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/N_20_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_reg_byte_1_0 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/read_reg_byte_1_Z[0] .INIT=1'b0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s_0[31]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [31]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [30]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s_0_COUT_0 [31]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s_0[31] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[30]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [30]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [29]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [30]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[30] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[29]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [29]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [28]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [29]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[29] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[28]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [28]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [27]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [28]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[28] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[27]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [27]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [26]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [27]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[27] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[26]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [26]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [25]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [26]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[26] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[25]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [25]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [24]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [25]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[25] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[24]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [24]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [23]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [24]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[24] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[23]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [23]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [22]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [23]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[23] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[22]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [22]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [21]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [22]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[22] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[21]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [21]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [20]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [21]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[21] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[20]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [20]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [19]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [20]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[20] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[19]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [19]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [18]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [19]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[19] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[18]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [18]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [17]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [18]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[18] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[17]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [16]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [17]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[17] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[16]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [16]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [15]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [16]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[16] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[15]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [15]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [14]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [15]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[15] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[14]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [14]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [13]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [14]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[14] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[13]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [13]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [12]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [13]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[13] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[12]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [12]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [11]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [12]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[12] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[11]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [11]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [10]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [11]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[11] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[10]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [10]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [9]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [10]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[10] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[9]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [9]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [8]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [9]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[9] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [8]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [7]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [8]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[8] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [6]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [7]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[7] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [5]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [6]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[6] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [4]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [5]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[5] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [3]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [4]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[4] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [2]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [3]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[3] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [1]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [2]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[2] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [0]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [1]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[1] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry [0]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_s [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt_cry_0[0] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_1_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_1_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_1_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [1]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_1_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [0]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_1_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_9_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [2]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [0]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_9_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_9_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_9_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [3]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_9_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [1]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_9_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_15_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [4]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [1]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_15_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_15_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_15_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [5]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_15_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [2]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_15_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_21_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [22]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [22]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [10]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_21_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_21_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_21_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [23]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [23]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_21_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [11]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_21_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_27_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [14]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [14]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [6]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_27_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_27_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_27_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [15]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_27_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [7]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_27_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_33_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [10]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [4]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_33_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_33_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_33_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [11]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [11]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_33_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [5]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC11 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_33_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_39_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [12]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [12]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [5]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_39_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC12 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_39_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_39_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [13]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_39_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [6]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC13 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_39_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_51_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [6]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [2]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_51_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC14 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_51_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_51_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [7]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_51_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [3]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC15 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_51_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_57_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [18]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [18]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [8]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_57_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC16 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_57_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_57_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [19]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [19]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_57_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [9]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC17 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_57_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_63_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [20]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [20]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [9]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_63_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC18 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_63_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_63_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [21]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [21]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_63_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [10]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC19 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_63_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_69_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [24]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [24]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [11]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_69_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC20 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_69_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_69_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [25]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [25]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_69_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [12]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC21 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_69_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_75_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [8]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [3]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_75_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC22 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_75_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_75_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [9]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1_0 [9]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_75_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [4]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC23 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_75_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_81_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [26]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [26]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [12]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_81_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC24 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_81_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_81_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [27]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [27]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_81_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [13]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC25 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_81_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_87_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [28]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [28]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [13]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_87_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC26 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_87_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_87_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [29]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [29]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_87_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [14]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC27 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_87_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_93_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [16]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [16]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [7]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_93_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC28 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_93_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_93_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [17]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [17]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_93_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [8]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC29 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_93_0 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_45_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [30]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [30]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [14]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_45_carry ),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC30 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_45_1 .ALU_MODE=3;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_45_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt [31]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/reg_1 [31]),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_45_carry ),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_data_tmp [15]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/NC31 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_uart_tx/div_cnt8_0_I_45_0 .ALU_MODE=3;
endmodule
