TimeQuest Timing Analyzer report for risac_soc
Fri Nov 15 21:11:11 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock50'
 13. Slow Model Hold: 'clock50'
 14. Slow Model Recovery: 'clock50'
 15. Slow Model Removal: 'clock50'
 16. Slow Model Minimum Pulse Width: 'clock50'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clock50'
 25. Fast Model Hold: 'clock50'
 26. Fast Model Recovery: 'clock50'
 27. Fast Model Removal: 'clock50'
 28. Fast Model Minimum Pulse Width: 'clock50'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Setup Transfers
 35. Hold Transfers
 36. Recovery Transfers
 37. Removal Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; risac_soc                                           ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C35F672C7                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; risac_soc_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Nov 15 21:11:10 2019 ;
+-------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock50    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 138.95 MHz ; 138.95 MHz      ; clock50    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clock50 ; -6.197 ; -4412.800     ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clock50 ; 0.445 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clock50 ; -2.059 ; -1807.802     ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clock50 ; 2.811 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clock50 ; -2.064 ; -2461.763           ;
+---------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock50'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.197 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[30]                                                                           ; clock50      ; clock50     ; 1.000        ; 0.025      ; 7.260      ;
; -6.192 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_NEW303_OTERM2239                                                           ; clock50      ; clock50     ; 1.000        ; -0.004     ; 7.226      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.148 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.080     ; 7.106      ;
; -6.144 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM981                                                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM75_OTERM2303                                                               ; clock50      ; clock50     ; 1.000        ; -0.004     ; 7.178      ;
; -6.090 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg4 ; clock50      ; clock50     ; 1.000        ; 0.105      ; 7.155      ;
; -6.090 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ; clock50      ; clock50     ; 1.000        ; 0.105      ; 7.155      ;
; -6.090 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg2 ; clock50      ; clock50     ; 1.000        ; 0.105      ; 7.155      ;
; -6.090 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg1 ; clock50      ; clock50     ; 1.000        ; 0.105      ; 7.155      ;
; -6.090 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg0 ; clock50      ; clock50     ; 1.000        ; 0.105      ; 7.155      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.082 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.079     ; 7.041      ;
; -6.060 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245                                                          ; clock50      ; clock50     ; 1.000        ; 0.006      ; 7.104      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -6.029 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; -0.096     ; 6.971      ;
; -5.998 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[27]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.007     ; 7.029      ;
; -5.995 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.007     ; 7.026      ;
; -5.975 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[1]_NEW254_OTERM2235                                                           ; clock50      ; clock50     ; 1.000        ; 0.008      ; 7.021      ;
; -5.969 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_NEW286_OTERM2241                                                          ; clock50      ; clock50     ; 1.000        ; 0.021      ; 7.028      ;
; -5.967 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_NEW238_OTERM2249                                                           ; clock50      ; clock50     ; 1.000        ; 0.021      ; 7.026      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.966 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.084     ; 6.920      ;
; -5.959 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]_NEW319_OTERM2233                                                           ; clock50      ; clock50     ; 1.000        ; 0.021      ; 7.018      ;
; -5.956 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]_NEW307_OTERM2237                                                           ; clock50      ; clock50     ; 1.000        ; 0.025      ; 7.019      ;
; -5.953 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]_NEW299_OTERM2275                                                          ; clock50      ; clock50     ; 1.000        ; -0.007     ; 6.984      ;
; -5.948 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261                                                           ; clock50      ; clock50     ; 1.000        ; 0.002      ; 6.988      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.905 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259                                                          ; clock50      ; clock50     ; 1.000        ; -0.087     ; 6.856      ;
; -5.898 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                                                                               ; clock50      ; clock50     ; 1.000        ; -0.108     ; 6.828      ;
; -5.898 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                                                                               ; clock50      ; clock50     ; 1.000        ; -0.108     ; 6.828      ;
; -5.898 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                                                                               ; clock50      ; clock50     ; 1.000        ; -0.108     ; 6.828      ;
; -5.898 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                                                                               ; clock50      ; clock50     ; 1.000        ; -0.108     ; 6.828      ;
; -5.898 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                                                                               ; clock50      ; clock50     ; 1.000        ; -0.108     ; 6.828      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.889 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                           ; clock50      ; clock50     ; 1.000        ; -0.085     ; 6.842      ;
; -5.871 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.004      ; 6.913      ;
; -5.869 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                                                                ; clock50      ; clock50     ; 1.000        ; 0.004      ; 6.911      ;
; -5.868 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.004      ; 6.910      ;
; -5.867 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.004      ; 6.909      ;
; -5.866 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.004      ; 6.908      ;
; -5.866 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM975                                                                          ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[8]                                                                 ; clock50      ; clock50     ; 1.000        ; 0.004      ; 6.908      ;
; -5.866 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[7]                                                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg4 ; clock50      ; clock50     ; 1.000        ; 0.111      ; 6.937      ;
; -5.866 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[7]                                                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ; clock50      ; clock50     ; 1.000        ; 0.111      ; 6.937      ;
; -5.866 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[7]                                                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg2 ; clock50      ; clock50     ; 1.000        ; 0.111      ; 6.937      ;
; -5.866 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[7]                                                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg1 ; clock50      ; clock50     ; 1.000        ; 0.111      ; 6.937      ;
; -5.866 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[7]                                                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg0 ; clock50      ; clock50     ; 1.000        ; 0.111      ; 6.937      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock50'                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW197_OTERM1709_OTERM2387               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW197_OTERM1709_OTERM2387               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]_OTERM2085                                        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]_OTERM2085                                        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14]_OTERM1997                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14]_OTERM1997                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1501                                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1501                                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]_OTERM1945                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]_OTERM1945                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM1031                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM1031                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27]_OTERM2027                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27]_OTERM2027                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2179                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2179                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1495                                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1495                                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2015                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2015                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2011                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2011                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1003                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1003                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[19]_OTERM2473                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[19]_OTERM2473                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[1]_OTERM1481                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[1]_OTERM1481                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1513                                        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1513                                        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[0]_OTERM1475                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[0]_OTERM1475                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1509                                        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1509                                        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1517                                        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1517                                        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[2]_OTERM1485                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[2]_OTERM1485                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM977                                         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM977                                         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf_OTERM1503                                         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf_OTERM1503                                         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs_OTERM1529                                         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs_OTERM1529                                         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1839                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1839                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1015                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1015                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1083                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1083                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[2]                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[2]                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[0]                                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[0]                                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1835                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1835                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[27]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[27]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[27]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[27]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_OTERM27                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_OTERM27                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1793                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1793                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[29]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[29]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1781                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1781                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[30]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[30]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[30]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[30]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM1079                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM1079                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[1]                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[1]                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[1]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[1]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[1]                                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[1]                                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[8]_OTERM1931                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[8]_OTERM1931                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[21]_OTERM1825                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[21]_OTERM1825                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[21]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[21]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[14]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[14]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[15]_OTERM2421                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[15]_OTERM2421                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[15]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[15]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[17]_OTERM2477                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[17]_OTERM2477                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17]_OTERM33                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17]_OTERM33                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]_OTERM1087                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]_OTERM1087                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[3]                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[3]                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM2159                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM2159                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]  ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]    ; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]    ; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]  ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[2]                                             ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[2]                                             ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[3]_OTERM2209                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[3]_OTERM2209                                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[3]                                             ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[3]                                             ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]_OTERM1023                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]_OTERM1023                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[8]                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[8]                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[8]                                             ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[8]                                             ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[9]_OTERM1681                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[9]_OTERM1681                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]_OTERM1019                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]_OTERM1019                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[9]                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[9]                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.731      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock50'                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW197_OTERM1709_OTERM2387 ; clock50      ; clock50     ; 1.000        ; -0.014     ; 3.083      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8]                  ; clock50      ; clock50     ; 1.000        ; -0.019     ; 3.078      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                  ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                  ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                  ; clock50      ; clock50     ; 1.000        ; -0.019     ; 3.078      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                 ; clock50      ; clock50     ; 1.000        ; -0.040     ; 3.057      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]_OTERM2085                          ; clock50      ; clock50     ; 1.000        ; -0.027     ; 3.070      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM981                        ; clock50      ; clock50     ; 1.000        ; -0.039     ; 3.058      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                    ; clock50      ; clock50     ; 1.000        ; -0.049     ; 3.048      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14]_OTERM1997                    ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14]_OTERM989_OTERM1309              ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]_OTERM7_OTERM1321                 ; clock50      ; clock50     ; 1.000        ; -0.023     ; 3.074      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1295             ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1501                      ; clock50      ; clock50     ; 1.000        ; -0.024     ; 3.073      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]_OTERM1945                       ; clock50      ; clock50     ; 1.000        ; -0.023     ; 3.074      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1299             ; clock50      ; clock50     ; 1.000        ; -0.023     ; 3.074      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1269             ; clock50      ; clock50     ; 1.000        ; -0.042     ; 3.055      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1271             ; clock50      ; clock50     ; 1.000        ; -0.036     ; 3.061      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1267             ; clock50      ; clock50     ; 1.000        ; -0.036     ; 3.061      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM1031                        ; clock50      ; clock50     ; 1.000        ; -0.030     ; 3.067      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27]_OTERM2027                    ; clock50      ; clock50     ; 1.000        ; -0.013     ; 3.084      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29                         ; clock50      ; clock50     ; 1.000        ; -0.014     ; 3.083      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[4]_OTERM2095                       ; clock50      ; clock50     ; 1.000        ; -0.043     ; 3.054      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2179                        ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2181                        ; clock50      ; clock50     ; 1.000        ; -0.034     ; 3.063      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                   ; clock50      ; clock50     ; 1.000        ; -0.040     ; 3.057      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1495                      ; clock50      ; clock50     ; 1.000        ; -0.029     ; 3.068      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                 ; clock50      ; clock50     ; 1.000        ; -0.020     ; 3.077      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2015                    ; clock50      ; clock50     ; 1.000        ; -0.016     ; 3.081      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0_OTERM2431                      ; clock50      ; clock50     ; 1.000        ; -0.017     ; 3.080      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]                                ; clock50      ; clock50     ; 1.000        ; -0.024     ; 3.073      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2013                    ; clock50      ; clock50     ; 1.000        ; -0.015     ; 3.082      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2011                    ; clock50      ; clock50     ; 1.000        ; -0.029     ; 3.068      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30]                                ; clock50      ; clock50     ; 1.000        ; -0.034     ; 3.063      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2009                    ; clock50      ; clock50     ; 1.000        ; -0.027     ; 3.070      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1297             ; clock50      ; clock50     ; 1.000        ; -0.023     ; 3.074      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1003                       ; clock50      ; clock50     ; 1.000        ; -0.015     ; 3.082      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[12]_OTERM965_OTERM1851              ; clock50      ; clock50     ; 1.000        ; -0.043     ; 3.054      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[19]_OTERM2473                       ; clock50      ; clock50     ; 1.000        ; -0.033     ; 3.064      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1515                          ; clock50      ; clock50     ; 1.000        ; -0.048     ; 3.049      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1513                          ; clock50      ; clock50     ; 1.000        ; -0.046     ; 3.051      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                    ; clock50      ; clock50     ; 1.000        ; -0.044     ; 3.053      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                    ; clock50      ; clock50     ; 1.000        ; -0.044     ; 3.053      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                  ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1511                          ; clock50      ; clock50     ; 1.000        ; -0.048     ; 3.049      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1509                          ; clock50      ; clock50     ; 1.000        ; -0.046     ; 3.051      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                    ; clock50      ; clock50     ; 1.000        ; -0.044     ; 3.053      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                    ; clock50      ; clock50     ; 1.000        ; -0.044     ; 3.053      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                  ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1517                          ; clock50      ; clock50     ; 1.000        ; -0.027     ; 3.070      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1519                          ; clock50      ; clock50     ; 1.000        ; -0.029     ; 3.068      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                    ; clock50      ; clock50     ; 1.000        ; -0.025     ; 3.072      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                    ; clock50      ; clock50     ; 1.000        ; -0.053     ; 3.044      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                  ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                 ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1281                 ; clock50      ; clock50     ; 1.000        ; -0.036     ; 3.061      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1273                 ; clock50      ; clock50     ; 1.000        ; -0.043     ; 3.054      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1277                 ; clock50      ; clock50     ; 1.000        ; -0.043     ; 3.054      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM977                           ; clock50      ; clock50     ; 1.000        ; -0.041     ; 3.056      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf_OTERM1503                           ; clock50      ; clock50     ; 1.000        ; -0.051     ; 3.046      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs_OTERM1529                           ; clock50      ; clock50     ; 1.000        ; -0.051     ; 3.046      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                     ; clock50      ; clock50     ; 1.000        ; -0.052     ; 3.045      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11                         ; clock50      ; clock50     ; 1.000        ; -0.019     ; 3.078      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13                         ; clock50      ; clock50     ; 1.000        ; -0.019     ; 3.078      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37                         ; clock50      ; clock50     ; 1.000        ; -0.015     ; 3.082      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1839                       ; clock50      ; clock50     ; 1.000        ; -0.014     ; 3.083      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1013                       ; clock50      ; clock50     ; 1.000        ; -0.048     ; 3.049      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1015                       ; clock50      ; clock50     ; 1.000        ; -0.040     ; 3.057      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                                  ; clock50      ; clock50     ; 1.000        ; -0.040     ; 3.057      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                                ; clock50      ; clock50     ; 1.000        ; -0.014     ; 3.083      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1841                       ; clock50      ; clock50     ; 1.000        ; -0.014     ; 3.083      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM1075_OTERM1289              ; clock50      ; clock50     ; 1.000        ; -0.036     ; 3.061      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1083                        ; clock50      ; clock50     ; 1.000        ; -0.044     ; 3.053      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1085                        ; clock50      ; clock50     ; 1.000        ; -0.035     ; 3.062      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[2]                                   ; clock50      ; clock50     ; 1.000        ; -0.043     ; 3.054      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[6]_OTERM1951                       ; clock50      ; clock50     ; 1.000        ; -0.026     ; 3.071      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[6]_OTERM73_OTERM1337                ; clock50      ; clock50     ; 1.000        ; -0.026     ; 3.071      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[7]_OTERM49_OTERM1361                ; clock50      ; clock50     ; 1.000        ; -0.034     ; 3.063      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[0]                                  ; clock50      ; clock50     ; 1.000        ; -0.030     ; 3.067      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[1]_OTERM53_OTERM1357                ; clock50      ; clock50     ; 1.000        ; -0.027     ; 3.070      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1835                       ; clock50      ; clock50     ; 1.000        ; -0.014     ; 3.083      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                ; clock50      ; clock50     ; 1.000        ; -0.015     ; 3.082      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1837                       ; clock50      ; clock50     ; 1.000        ; -0.014     ; 3.083      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[27]                                ; clock50      ; clock50     ; 1.000        ; -0.033     ; 3.064      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[27]                                 ; clock50      ; clock50     ; 1.000        ; -0.026     ; 3.071      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_OTERM27                         ; clock50      ; clock50     ; 1.000        ; -0.016     ; 3.081      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1793                       ; clock50      ; clock50     ; 1.000        ; -0.045     ; 3.052      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26]                                ; clock50      ; clock50     ; 1.000        ; -0.050     ; 3.047      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1795                       ; clock50      ; clock50     ; 1.000        ; -0.050     ; 3.047      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29]                                ; clock50      ; clock50     ; 1.000        ; -0.026     ; 3.071      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[29]                                 ; clock50      ; clock50     ; 1.000        ; -0.025     ; 3.072      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1781                       ; clock50      ; clock50     ; 1.000        ; -0.039     ; 3.058      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28]                                ; clock50      ; clock50     ; 1.000        ; -0.040     ; 3.057      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1783                       ; clock50      ; clock50     ; 1.000        ; -0.040     ; 3.057      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[28]_OTERM1315_OTERM2283             ; clock50      ; clock50     ; 1.000        ; -0.007     ; 3.090      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2]_OTERM2433                       ; clock50      ; clock50     ; 1.000        ; -0.020     ; 3.077      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]_OTERM3                           ; clock50      ; clock50     ; 1.000        ; -0.020     ; 3.077      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                                ; clock50      ; clock50     ; 1.000        ; -0.024     ; 3.073      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                                 ; clock50      ; clock50     ; 1.000        ; -0.033     ; 3.064      ;
; -2.059 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[30]                                ; clock50      ; clock50     ; 1.000        ; -0.034     ; 3.063      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock50'                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW197_OTERM1709_OTERM2387 ; clock50      ; clock50     ; 0.000        ; -0.014     ; 3.083      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8]                  ; clock50      ; clock50     ; 0.000        ; -0.019     ; 3.078      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                  ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                  ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                  ; clock50      ; clock50     ; 0.000        ; -0.019     ; 3.078      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                 ; clock50      ; clock50     ; 0.000        ; -0.040     ; 3.057      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]_OTERM2085                          ; clock50      ; clock50     ; 0.000        ; -0.027     ; 3.070      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM981                        ; clock50      ; clock50     ; 0.000        ; -0.039     ; 3.058      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                    ; clock50      ; clock50     ; 0.000        ; -0.049     ; 3.048      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14]_OTERM1997                    ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14]_OTERM989_OTERM1309              ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]_OTERM7_OTERM1321                 ; clock50      ; clock50     ; 0.000        ; -0.023     ; 3.074      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1295             ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1501                      ; clock50      ; clock50     ; 0.000        ; -0.024     ; 3.073      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]_OTERM1945                       ; clock50      ; clock50     ; 0.000        ; -0.023     ; 3.074      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1299             ; clock50      ; clock50     ; 0.000        ; -0.023     ; 3.074      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1269             ; clock50      ; clock50     ; 0.000        ; -0.042     ; 3.055      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1271             ; clock50      ; clock50     ; 0.000        ; -0.036     ; 3.061      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1267             ; clock50      ; clock50     ; 0.000        ; -0.036     ; 3.061      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM1031                        ; clock50      ; clock50     ; 0.000        ; -0.030     ; 3.067      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27]_OTERM2027                    ; clock50      ; clock50     ; 0.000        ; -0.013     ; 3.084      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29                         ; clock50      ; clock50     ; 0.000        ; -0.014     ; 3.083      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[4]_OTERM2095                       ; clock50      ; clock50     ; 0.000        ; -0.043     ; 3.054      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2179                        ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2181                        ; clock50      ; clock50     ; 0.000        ; -0.034     ; 3.063      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                   ; clock50      ; clock50     ; 0.000        ; -0.040     ; 3.057      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1495                      ; clock50      ; clock50     ; 0.000        ; -0.029     ; 3.068      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                 ; clock50      ; clock50     ; 0.000        ; -0.020     ; 3.077      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2015                    ; clock50      ; clock50     ; 0.000        ; -0.016     ; 3.081      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0_OTERM2431                      ; clock50      ; clock50     ; 0.000        ; -0.017     ; 3.080      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]                                ; clock50      ; clock50     ; 0.000        ; -0.024     ; 3.073      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2013                    ; clock50      ; clock50     ; 0.000        ; -0.015     ; 3.082      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2011                    ; clock50      ; clock50     ; 0.000        ; -0.029     ; 3.068      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30]                                ; clock50      ; clock50     ; 0.000        ; -0.034     ; 3.063      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2009                    ; clock50      ; clock50     ; 0.000        ; -0.027     ; 3.070      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1297             ; clock50      ; clock50     ; 0.000        ; -0.023     ; 3.074      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1003                       ; clock50      ; clock50     ; 0.000        ; -0.015     ; 3.082      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[12]_OTERM965_OTERM1851              ; clock50      ; clock50     ; 0.000        ; -0.043     ; 3.054      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[19]_OTERM2473                       ; clock50      ; clock50     ; 0.000        ; -0.033     ; 3.064      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1515                          ; clock50      ; clock50     ; 0.000        ; -0.048     ; 3.049      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1513                          ; clock50      ; clock50     ; 0.000        ; -0.046     ; 3.051      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                    ; clock50      ; clock50     ; 0.000        ; -0.044     ; 3.053      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                    ; clock50      ; clock50     ; 0.000        ; -0.044     ; 3.053      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                  ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1511                          ; clock50      ; clock50     ; 0.000        ; -0.048     ; 3.049      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1509                          ; clock50      ; clock50     ; 0.000        ; -0.046     ; 3.051      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                    ; clock50      ; clock50     ; 0.000        ; -0.044     ; 3.053      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                    ; clock50      ; clock50     ; 0.000        ; -0.044     ; 3.053      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                  ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1517                          ; clock50      ; clock50     ; 0.000        ; -0.027     ; 3.070      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1519                          ; clock50      ; clock50     ; 0.000        ; -0.029     ; 3.068      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                    ; clock50      ; clock50     ; 0.000        ; -0.025     ; 3.072      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                    ; clock50      ; clock50     ; 0.000        ; -0.053     ; 3.044      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                  ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                 ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1281                 ; clock50      ; clock50     ; 0.000        ; -0.036     ; 3.061      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1273                 ; clock50      ; clock50     ; 0.000        ; -0.043     ; 3.054      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1277                 ; clock50      ; clock50     ; 0.000        ; -0.043     ; 3.054      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM977                           ; clock50      ; clock50     ; 0.000        ; -0.041     ; 3.056      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf_OTERM1503                           ; clock50      ; clock50     ; 0.000        ; -0.051     ; 3.046      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs_OTERM1529                           ; clock50      ; clock50     ; 0.000        ; -0.051     ; 3.046      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                     ; clock50      ; clock50     ; 0.000        ; -0.052     ; 3.045      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11                         ; clock50      ; clock50     ; 0.000        ; -0.019     ; 3.078      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13                         ; clock50      ; clock50     ; 0.000        ; -0.019     ; 3.078      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37                         ; clock50      ; clock50     ; 0.000        ; -0.015     ; 3.082      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1839                       ; clock50      ; clock50     ; 0.000        ; -0.014     ; 3.083      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1013                       ; clock50      ; clock50     ; 0.000        ; -0.048     ; 3.049      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1015                       ; clock50      ; clock50     ; 0.000        ; -0.040     ; 3.057      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                                  ; clock50      ; clock50     ; 0.000        ; -0.040     ; 3.057      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                                ; clock50      ; clock50     ; 0.000        ; -0.014     ; 3.083      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1841                       ; clock50      ; clock50     ; 0.000        ; -0.014     ; 3.083      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM1075_OTERM1289              ; clock50      ; clock50     ; 0.000        ; -0.036     ; 3.061      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1083                        ; clock50      ; clock50     ; 0.000        ; -0.044     ; 3.053      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1085                        ; clock50      ; clock50     ; 0.000        ; -0.035     ; 3.062      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[2]                                   ; clock50      ; clock50     ; 0.000        ; -0.043     ; 3.054      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[6]_OTERM1951                       ; clock50      ; clock50     ; 0.000        ; -0.026     ; 3.071      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[6]_OTERM73_OTERM1337                ; clock50      ; clock50     ; 0.000        ; -0.026     ; 3.071      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[7]_OTERM49_OTERM1361                ; clock50      ; clock50     ; 0.000        ; -0.034     ; 3.063      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[0]                                  ; clock50      ; clock50     ; 0.000        ; -0.030     ; 3.067      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[1]_OTERM53_OTERM1357                ; clock50      ; clock50     ; 0.000        ; -0.027     ; 3.070      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1835                       ; clock50      ; clock50     ; 0.000        ; -0.014     ; 3.083      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                ; clock50      ; clock50     ; 0.000        ; -0.015     ; 3.082      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1837                       ; clock50      ; clock50     ; 0.000        ; -0.014     ; 3.083      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[27]                                ; clock50      ; clock50     ; 0.000        ; -0.033     ; 3.064      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[27]                                 ; clock50      ; clock50     ; 0.000        ; -0.026     ; 3.071      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_OTERM27                         ; clock50      ; clock50     ; 0.000        ; -0.016     ; 3.081      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1793                       ; clock50      ; clock50     ; 0.000        ; -0.045     ; 3.052      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26]                                ; clock50      ; clock50     ; 0.000        ; -0.050     ; 3.047      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1795                       ; clock50      ; clock50     ; 0.000        ; -0.050     ; 3.047      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29]                                ; clock50      ; clock50     ; 0.000        ; -0.026     ; 3.071      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[29]                                 ; clock50      ; clock50     ; 0.000        ; -0.025     ; 3.072      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1781                       ; clock50      ; clock50     ; 0.000        ; -0.039     ; 3.058      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28]                                ; clock50      ; clock50     ; 0.000        ; -0.040     ; 3.057      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1783                       ; clock50      ; clock50     ; 0.000        ; -0.040     ; 3.057      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[28]_OTERM1315_OTERM2283             ; clock50      ; clock50     ; 0.000        ; -0.007     ; 3.090      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2]_OTERM2433                       ; clock50      ; clock50     ; 0.000        ; -0.020     ; 3.077      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]_OTERM3                           ; clock50      ; clock50     ; 0.000        ; -0.020     ; 3.077      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                                ; clock50      ; clock50     ; 0.000        ; -0.024     ; 3.073      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                                 ; clock50      ; clock50     ; 0.000        ; -0.033     ; 3.064      ;
; 2.811 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[30]                                ; clock50      ; clock50     ; 0.000        ; -0.034     ; 3.063      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock50'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 7.651 ; 7.651 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 7.636 ; 7.636 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 7.618 ; 7.618 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 7.344 ; 7.344 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 7.331 ; 7.331 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 7.360 ; 7.360 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 7.640 ; 7.640 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 7.385 ; 7.385 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 7.330 ; 7.330 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 7.651 ; 7.651 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 7.353 ; 7.353 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 7.330 ; 7.330 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 7.636 ; 7.636 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 7.618 ; 7.618 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 7.344 ; 7.344 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 7.331 ; 7.331 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 7.360 ; 7.360 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 7.640 ; 7.640 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 7.385 ; 7.385 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 7.330 ; 7.330 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 7.651 ; 7.651 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 7.353 ; 7.353 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clock50 ; -2.424 ; -1228.275     ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clock50 ; 0.215 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clock50 ; -0.640 ; -561.920      ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clock50 ; 1.520 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clock50 ; -2.000 ; -2095.480           ;
+---------+--------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock50'                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.424 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.069     ; 3.387      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.385 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.068     ; 3.349      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.346 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]_NEW252_OTERM2261  ; clock50      ; clock50     ; 1.000        ; -0.085     ; 3.293      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.312 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                  ; clock50      ; clock50     ; 1.000        ; -0.073     ; 3.271      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.285 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_NEW221_OTERM2259 ; clock50      ; clock50     ; 1.000        ; -0.075     ; 3.242      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.279 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]_NEW205_OTERM2245 ; clock50      ; clock50     ; 1.000        ; -0.080     ; 3.231      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg6        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg7        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg8        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.276 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a20~porta_address_reg9        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                  ; clock50      ; clock50     ; 1.000        ; -0.074     ; 3.234      ;
; -2.274 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg0 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                      ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.241      ;
; -2.274 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg1 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                      ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.241      ;
; -2.274 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg2 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                      ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.241      ;
; -2.274 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg3 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                      ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.241      ;
; -2.274 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers_rtl_0|altsyncram_37i1:auto_generated|ram_block1a0~portb_address_reg4 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[17]                      ; clock50      ; clock50     ; 1.000        ; -0.065     ; 3.241      ;
; -2.262 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_we_reg              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_NEW303_OTERM2239  ; clock50      ; clock50     ; 1.000        ; -0.086     ; 3.208      ;
; -2.262 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg0        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_NEW303_OTERM2239  ; clock50      ; clock50     ; 1.000        ; -0.086     ; 3.208      ;
; -2.262 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg1        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_NEW303_OTERM2239  ; clock50      ; clock50     ; 1.000        ; -0.086     ; 3.208      ;
; -2.262 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg2        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_NEW303_OTERM2239  ; clock50      ; clock50     ; 1.000        ; -0.086     ; 3.208      ;
; -2.262 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg3        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_NEW303_OTERM2239  ; clock50      ; clock50     ; 1.000        ; -0.086     ; 3.208      ;
; -2.262 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg4        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_NEW303_OTERM2239  ; clock50      ; clock50     ; 1.000        ; -0.086     ; 3.208      ;
; -2.262 ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg5        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]_NEW303_OTERM2239  ; clock50      ; clock50     ; 1.000        ; -0.086     ; 3.208      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock50'                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW197_OTERM1709_OTERM2387               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW197_OTERM1709_OTERM2387               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]_OTERM2085                                        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]_OTERM2085                                        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14]_OTERM1997                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14]_OTERM1997                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1501                                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1501                                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]_OTERM1945                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]_OTERM1945                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM1031                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM1031                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27]_OTERM2027                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27]_OTERM2027                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2179                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2179                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1495                                    ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1495                                    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2015                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2015                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2011                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2011                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1003                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1003                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[19]_OTERM2473                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[19]_OTERM2473                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[1]_OTERM1481                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[1]_OTERM1481                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1513                                        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1513                                        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[0]_OTERM1475                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[0]_OTERM1475                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1509                                        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1509                                        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1517                                        ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1517                                        ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[2]_OTERM1485                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[2]_OTERM1485                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                                  ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                                  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM977                                         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM977                                         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf_OTERM1503                                         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf_OTERM1503                                         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs_OTERM1529                                         ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs_OTERM1529                                         ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1839                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1839                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1015                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1015                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1083                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1083                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[2]                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[2]                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[0]                                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[0]                                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1835                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1835                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[27]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[27]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[27]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[27]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_OTERM27                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_OTERM27                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1793                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1793                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[29]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[29]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1781                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1781                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[30]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[30]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[30]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[30]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM1079                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM1079                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[1]                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[1]                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[1]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[1]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[1]                                                ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[1]                                                ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[8]_OTERM1931                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[8]_OTERM1931                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[21]_OTERM1825                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[21]_OTERM1825                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[21]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[21]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[14]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[14]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                                               ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[14]                                               ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[15]_OTERM2421                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[15]_OTERM2421                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[15]                                              ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[15]                                              ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[17]_OTERM2477                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[17]_OTERM2477                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17]_OTERM33                                       ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17]_OTERM33                                       ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]_OTERM1087                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]_OTERM1087                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[3]                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[3]                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM2159                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM2159                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]  ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]    ; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]    ; risac_soc_system:soc_system|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]    ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]  ; risac_soc_system:soc_system|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]  ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[2]                                             ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[2]                                             ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[3]_OTERM2209                                   ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[3]_OTERM2209                                   ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[3]                                             ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[3]                                             ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]_OTERM1023                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]_OTERM1023                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[8]                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[8]                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[8]                                             ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[8]                                             ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[9]_OTERM1681                                     ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[9]_OTERM1681                                     ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]_OTERM1019                                      ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]_OTERM1019                                      ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[9]                                                 ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[9]                                                 ; clock50      ; clock50     ; 0.000        ; 0.000      ; 0.367      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock50'                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW197_OTERM1709_OTERM2387 ; clock50      ; clock50     ; 1.000        ; -0.013     ; 1.659      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8]                  ; clock50      ; clock50     ; 1.000        ; -0.018     ; 1.654      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                  ; clock50      ; clock50     ; 1.000        ; -0.033     ; 1.639      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                  ; clock50      ; clock50     ; 1.000        ; -0.033     ; 1.639      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                  ; clock50      ; clock50     ; 1.000        ; -0.018     ; 1.654      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                 ; clock50      ; clock50     ; 1.000        ; -0.038     ; 1.634      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]_OTERM2085                          ; clock50      ; clock50     ; 1.000        ; -0.025     ; 1.647      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM981                        ; clock50      ; clock50     ; 1.000        ; -0.036     ; 1.636      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                    ; clock50      ; clock50     ; 1.000        ; -0.046     ; 1.626      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14]_OTERM1997                    ; clock50      ; clock50     ; 1.000        ; -0.032     ; 1.640      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14]_OTERM989_OTERM1309              ; clock50      ; clock50     ; 1.000        ; -0.032     ; 1.640      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]_OTERM7_OTERM1321                 ; clock50      ; clock50     ; 1.000        ; -0.021     ; 1.651      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1295             ; clock50      ; clock50     ; 1.000        ; -0.032     ; 1.640      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1501                      ; clock50      ; clock50     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]_OTERM1945                       ; clock50      ; clock50     ; 1.000        ; -0.021     ; 1.651      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1299             ; clock50      ; clock50     ; 1.000        ; -0.021     ; 1.651      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1269             ; clock50      ; clock50     ; 1.000        ; -0.039     ; 1.633      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1271             ; clock50      ; clock50     ; 1.000        ; -0.032     ; 1.640      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1267             ; clock50      ; clock50     ; 1.000        ; -0.032     ; 1.640      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM1031                        ; clock50      ; clock50     ; 1.000        ; -0.028     ; 1.644      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27]_OTERM2027                    ; clock50      ; clock50     ; 1.000        ; -0.012     ; 1.660      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29                         ; clock50      ; clock50     ; 1.000        ; -0.013     ; 1.659      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[4]_OTERM2095                       ; clock50      ; clock50     ; 1.000        ; -0.039     ; 1.633      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2179                        ; clock50      ; clock50     ; 1.000        ; -0.033     ; 1.639      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2181                        ; clock50      ; clock50     ; 1.000        ; -0.032     ; 1.640      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                   ; clock50      ; clock50     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1495                      ; clock50      ; clock50     ; 1.000        ; -0.027     ; 1.645      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                 ; clock50      ; clock50     ; 1.000        ; -0.017     ; 1.655      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2015                    ; clock50      ; clock50     ; 1.000        ; -0.016     ; 1.656      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0_OTERM2431                      ; clock50      ; clock50     ; 1.000        ; -0.016     ; 1.656      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]                                ; clock50      ; clock50     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2013                    ; clock50      ; clock50     ; 1.000        ; -0.014     ; 1.658      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2011                    ; clock50      ; clock50     ; 1.000        ; -0.027     ; 1.645      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30]                                ; clock50      ; clock50     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2009                    ; clock50      ; clock50     ; 1.000        ; -0.025     ; 1.647      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1297             ; clock50      ; clock50     ; 1.000        ; -0.021     ; 1.651      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1003                       ; clock50      ; clock50     ; 1.000        ; -0.012     ; 1.660      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[12]_OTERM965_OTERM1851              ; clock50      ; clock50     ; 1.000        ; -0.039     ; 1.633      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[19]_OTERM2473                       ; clock50      ; clock50     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1515                          ; clock50      ; clock50     ; 1.000        ; -0.045     ; 1.627      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1513                          ; clock50      ; clock50     ; 1.000        ; -0.043     ; 1.629      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                    ; clock50      ; clock50     ; 1.000        ; -0.042     ; 1.630      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                    ; clock50      ; clock50     ; 1.000        ; -0.042     ; 1.630      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                  ; clock50      ; clock50     ; 1.000        ; -0.033     ; 1.639      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1511                          ; clock50      ; clock50     ; 1.000        ; -0.045     ; 1.627      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1509                          ; clock50      ; clock50     ; 1.000        ; -0.043     ; 1.629      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                    ; clock50      ; clock50     ; 1.000        ; -0.042     ; 1.630      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                    ; clock50      ; clock50     ; 1.000        ; -0.042     ; 1.630      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                  ; clock50      ; clock50     ; 1.000        ; -0.033     ; 1.639      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1517                          ; clock50      ; clock50     ; 1.000        ; -0.025     ; 1.647      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1519                          ; clock50      ; clock50     ; 1.000        ; -0.027     ; 1.645      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                    ; clock50      ; clock50     ; 1.000        ; -0.024     ; 1.648      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                    ; clock50      ; clock50     ; 1.000        ; -0.050     ; 1.622      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                  ; clock50      ; clock50     ; 1.000        ; -0.033     ; 1.639      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                 ; clock50      ; clock50     ; 1.000        ; -0.033     ; 1.639      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1281                 ; clock50      ; clock50     ; 1.000        ; -0.032     ; 1.640      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1273                 ; clock50      ; clock50     ; 1.000        ; -0.040     ; 1.632      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1277                 ; clock50      ; clock50     ; 1.000        ; -0.040     ; 1.632      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM977                           ; clock50      ; clock50     ; 1.000        ; -0.038     ; 1.634      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf_OTERM1503                           ; clock50      ; clock50     ; 1.000        ; -0.047     ; 1.625      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs_OTERM1529                           ; clock50      ; clock50     ; 1.000        ; -0.047     ; 1.625      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                     ; clock50      ; clock50     ; 1.000        ; -0.049     ; 1.623      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11                         ; clock50      ; clock50     ; 1.000        ; -0.018     ; 1.654      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13                         ; clock50      ; clock50     ; 1.000        ; -0.018     ; 1.654      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37                         ; clock50      ; clock50     ; 1.000        ; -0.014     ; 1.658      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1839                       ; clock50      ; clock50     ; 1.000        ; -0.013     ; 1.659      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1013                       ; clock50      ; clock50     ; 1.000        ; -0.045     ; 1.627      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1015                       ; clock50      ; clock50     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                                  ; clock50      ; clock50     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                                ; clock50      ; clock50     ; 1.000        ; -0.013     ; 1.659      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1841                       ; clock50      ; clock50     ; 1.000        ; -0.013     ; 1.659      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM1075_OTERM1289              ; clock50      ; clock50     ; 1.000        ; -0.032     ; 1.640      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1083                        ; clock50      ; clock50     ; 1.000        ; -0.042     ; 1.630      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1085                        ; clock50      ; clock50     ; 1.000        ; -0.033     ; 1.639      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[2]                                   ; clock50      ; clock50     ; 1.000        ; -0.040     ; 1.632      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[6]_OTERM1951                       ; clock50      ; clock50     ; 1.000        ; -0.024     ; 1.648      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[6]_OTERM73_OTERM1337                ; clock50      ; clock50     ; 1.000        ; -0.024     ; 1.648      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[7]_OTERM49_OTERM1361                ; clock50      ; clock50     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[0]                                  ; clock50      ; clock50     ; 1.000        ; -0.028     ; 1.644      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[1]_OTERM53_OTERM1357                ; clock50      ; clock50     ; 1.000        ; -0.023     ; 1.649      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1835                       ; clock50      ; clock50     ; 1.000        ; -0.011     ; 1.661      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                ; clock50      ; clock50     ; 1.000        ; -0.012     ; 1.660      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1837                       ; clock50      ; clock50     ; 1.000        ; -0.011     ; 1.661      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[27]                                ; clock50      ; clock50     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[27]                                 ; clock50      ; clock50     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_OTERM27                         ; clock50      ; clock50     ; 1.000        ; -0.016     ; 1.656      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1793                       ; clock50      ; clock50     ; 1.000        ; -0.043     ; 1.629      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26]                                ; clock50      ; clock50     ; 1.000        ; -0.048     ; 1.624      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1795                       ; clock50      ; clock50     ; 1.000        ; -0.048     ; 1.624      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29]                                ; clock50      ; clock50     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[29]                                 ; clock50      ; clock50     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1781                       ; clock50      ; clock50     ; 1.000        ; -0.036     ; 1.636      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28]                                ; clock50      ; clock50     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1783                       ; clock50      ; clock50     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[28]_OTERM1315_OTERM2283             ; clock50      ; clock50     ; 1.000        ; -0.005     ; 1.667      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2]_OTERM2433                       ; clock50      ; clock50     ; 1.000        ; -0.017     ; 1.655      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]_OTERM3                           ; clock50      ; clock50     ; 1.000        ; -0.016     ; 1.656      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                                ; clock50      ; clock50     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                                 ; clock50      ; clock50     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[30]                                ; clock50      ; clock50     ; 1.000        ; -0.030     ; 1.642      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock50'                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]_NEW197_OTERM1709_OTERM2387 ; clock50      ; clock50     ; 0.000        ; -0.013     ; 1.659      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[8]                  ; clock50      ; clock50     ; 0.000        ; -0.018     ; 1.654      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[2]                  ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.639      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[4]                  ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.639      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[6]                  ; clock50      ; clock50     ; 0.000        ; -0.018     ; 1.654      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_1_bypass[10]                 ; clock50      ; clock50     ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]_OTERM2085                          ; clock50      ; clock50     ; 0.000        ; -0.025     ; 1.647      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM981                        ; clock50      ; clock50     ; 0.000        ; -0.036     ; 1.636      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                    ; clock50      ; clock50     ; 0.000        ; -0.046     ; 1.626      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14]_OTERM1997                    ; clock50      ; clock50     ; 0.000        ; -0.032     ; 1.640      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14]_OTERM989_OTERM1309              ; clock50      ; clock50     ; 0.000        ; -0.032     ; 1.640      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]_OTERM7_OTERM1321                 ; clock50      ; clock50     ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1295             ; clock50      ; clock50     ; 0.000        ; -0.032     ; 1.640      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]_OTERM1501                      ; clock50      ; clock50     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[0]_OTERM1945                       ; clock50      ; clock50     ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1299             ; clock50      ; clock50     ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1269             ; clock50      ; clock50     ; 0.000        ; -0.039     ; 1.633      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1271             ; clock50      ; clock50     ; 0.000        ; -0.032     ; 1.640      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]_OTERM1011_OTERM1267             ; clock50      ; clock50     ; 0.000        ; -0.032     ; 1.640      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]_OTERM1031                        ; clock50      ; clock50     ; 0.000        ; -0.028     ; 1.644      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27]_OTERM2027                    ; clock50      ; clock50     ; 0.000        ; -0.012     ; 1.660      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM29                         ; clock50      ; clock50     ; 0.000        ; -0.013     ; 1.659      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[4]_OTERM2095                       ; clock50      ; clock50     ; 0.000        ; -0.039     ; 1.633      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2179                        ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.639      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec_OTERM2181                        ; clock50      ; clock50     ; 0.000        ; -0.032     ; 1.640      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                   ; clock50      ; clock50     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM1495                      ; clock50      ; clock50     ; 0.000        ; -0.027     ; 1.645      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                 ; clock50      ; clock50     ; 0.000        ; -0.017     ; 1.655      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2015                    ; clock50      ; clock50     ; 0.000        ; -0.016     ; 1.656      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers~0_OTERM2431                      ; clock50      ; clock50     ; 0.000        ; -0.016     ; 1.656      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]                                ; clock50      ; clock50     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]_OTERM2013                    ; clock50      ; clock50     ; 0.000        ; -0.014     ; 1.658      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2011                    ; clock50      ; clock50     ; 0.000        ; -0.027     ; 1.645      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[30]                                ; clock50      ; clock50     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]_OTERM2009                    ; clock50      ; clock50     ; 0.000        ; -0.025     ; 1.647      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1005_OTERM1297             ; clock50      ; clock50     ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM1003                       ; clock50      ; clock50     ; 0.000        ; -0.012     ; 1.660      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[12]_OTERM965_OTERM1851              ; clock50      ; clock50     ; 0.000        ; -0.039     ; 1.633      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[19]_OTERM2473                       ; clock50      ; clock50     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1515                          ; clock50      ; clock50     ; 0.000        ; -0.045     ; 1.627      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[1]_OTERM1513                          ; clock50      ; clock50     ; 0.000        ; -0.043     ; 1.629      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[1]                                    ; clock50      ; clock50     ; 0.000        ; -0.042     ; 1.630      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                    ; clock50      ; clock50     ; 0.000        ; -0.042     ; 1.630      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[2]                  ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.639      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1511                          ; clock50      ; clock50     ; 0.000        ; -0.045     ; 1.627      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[0]_OTERM1509                          ; clock50      ; clock50     ; 0.000        ; -0.043     ; 1.629      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[0]                                    ; clock50      ; clock50     ; 0.000        ; -0.042     ; 1.630      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                    ; clock50      ; clock50     ; 0.000        ; -0.042     ; 1.630      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[4]                  ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.639      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1517                          ; clock50      ; clock50     ; 0.000        ; -0.025     ; 1.647      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]_OTERM1519                          ; clock50      ; clock50     ; 0.000        ; -0.027     ; 1.645      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                    ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.648      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                    ; clock50      ; clock50     ; 0.000        ; -0.050     ; 1.622      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[6]                  ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.639      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|registers_rtl_0_bypass[10]                 ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.639      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1281                 ; clock50      ; clock50     ; 0.000        ; -0.032     ; 1.640      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1273                 ; clock50      ; clock50     ; 0.000        ; -0.040     ; 1.632      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM979_OTERM1277                 ; clock50      ; clock50     ; 0.000        ; -0.040     ; 1.632      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM977                           ; clock50      ; clock50     ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf_OTERM1503                           ; clock50      ; clock50     ; 0.000        ; -0.047     ; 1.625      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs_OTERM1529                           ; clock50      ; clock50     ; 0.000        ; -0.047     ; 1.625      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                     ; clock50      ; clock50     ; 0.000        ; -0.049     ; 1.623      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM11                         ; clock50      ; clock50     ; 0.000        ; -0.018     ; 1.654      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM13                         ; clock50      ; clock50     ; 0.000        ; -0.018     ; 1.654      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM37                         ; clock50      ; clock50     ; 0.000        ; -0.014     ; 1.658      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1839                       ; clock50      ; clock50     ; 0.000        ; -0.013     ; 1.659      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1013                       ; clock50      ; clock50     ; 0.000        ; -0.045     ; 1.627      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM1015                       ; clock50      ; clock50     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[11]                                  ; clock50      ; clock50     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[19]                                ; clock50      ; clock50     ; 0.000        ; -0.013     ; 1.659      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[19]_OTERM1841                       ; clock50      ; clock50     ; 0.000        ; -0.013     ; 1.659      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM1075_OTERM1289              ; clock50      ; clock50     ; 0.000        ; -0.032     ; 1.640      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1083                        ; clock50      ; clock50     ; 0.000        ; -0.042     ; 1.630      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM1085                        ; clock50      ; clock50     ; 0.000        ; -0.033     ; 1.639      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|immOf[2]                                   ; clock50      ; clock50     ; 0.000        ; -0.040     ; 1.632      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[6]_OTERM1951                       ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.648      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[6]_OTERM73_OTERM1337                ; clock50      ; clock50     ; 0.000        ; -0.024     ; 1.648      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[7]_OTERM49_OTERM1361                ; clock50      ; clock50     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[0]                                  ; clock50      ; clock50     ; 0.000        ; -0.028     ; 1.644      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[1]_OTERM53_OTERM1357                ; clock50      ; clock50     ; 0.000        ; -0.023     ; 1.649      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1835                       ; clock50      ; clock50     ; 0.000        ; -0.011     ; 1.661      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[20]                                ; clock50      ; clock50     ; 0.000        ; -0.012     ; 1.660      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[20]_OTERM1837                       ; clock50      ; clock50     ; 0.000        ; -0.011     ; 1.661      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[27]                                ; clock50      ; clock50     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[27]                                 ; clock50      ; clock50     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_OTERM27                         ; clock50      ; clock50     ; 0.000        ; -0.016     ; 1.656      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1793                       ; clock50      ; clock50     ; 0.000        ; -0.043     ; 1.629      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[26]                                ; clock50      ; clock50     ; 0.000        ; -0.048     ; 1.624      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[26]_OTERM1795                       ; clock50      ; clock50     ; 0.000        ; -0.048     ; 1.624      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[29]                                ; clock50      ; clock50     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[29]                                 ; clock50      ; clock50     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1781                       ; clock50      ; clock50     ; 0.000        ; -0.036     ; 1.636      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[28]                                ; clock50      ; clock50     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[28]_OTERM1783                       ; clock50      ; clock50     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[28]_OTERM1315_OTERM2283             ; clock50      ; clock50     ; 0.000        ; -0.005     ; 1.667      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOs[2]_OTERM2433                       ; clock50      ; clock50     ; 0.000        ; -0.017     ; 1.655      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[9]_OTERM3                           ; clock50      ; clock50     ; 0.000        ; -0.016     ; 1.656      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[31]                                ; clock50      ; clock50     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[31]                                 ; clock50      ; clock50     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; risac_soc_system:soc_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[30]                                ; clock50      ; clock50     ; 0.000        ; -0.030     ; 1.642      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock50'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50 ; Rise       ; risac_soc_system:soc_system|risac_soc_system_Memory:memory|altsyncram:the_altsyncram|altsyncram_dfh1:auto_generated|ram_block1a17~porta_address_reg9 ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 3.916 ; 3.916 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 3.907 ; 3.907 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 3.893 ; 3.893 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 3.788 ; 3.788 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 3.776 ; 3.776 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 3.805 ; 3.805 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 3.902 ; 3.902 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 3.821 ; 3.821 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 3.773 ; 3.773 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 3.916 ; 3.916 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 3.797 ; 3.797 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 3.773 ; 3.773 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 3.907 ; 3.907 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 3.893 ; 3.893 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 3.788 ; 3.788 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 3.776 ; 3.776 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 3.805 ; 3.805 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 3.902 ; 3.902 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 3.821 ; 3.821 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 3.773 ; 3.773 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 3.916 ; 3.916 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 3.797 ; 3.797 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+-----------+-------+-----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack ; -6.197    ; 0.215 ; -2.059    ; 1.520   ; -2.064              ;
;  clock50         ; -6.197    ; 0.215 ; -2.059    ; 1.520   ; -2.064              ;
; Design-wide TNS  ; -4412.8   ; 0.0   ; -1807.802 ; 0.0     ; -2461.763           ;
;  clock50         ; -4412.800 ; 0.000 ; -1807.802 ; 0.000   ; -2461.763           ;
+------------------+-----------+-------+-----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 7.651 ; 7.651 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 7.636 ; 7.636 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 7.618 ; 7.618 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 7.344 ; 7.344 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 7.331 ; 7.331 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 7.360 ; 7.360 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 7.640 ; 7.640 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 7.385 ; 7.385 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 7.330 ; 7.330 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 7.651 ; 7.651 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 7.353 ; 7.353 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ledr[*]   ; clock50    ; 3.773 ; 3.773 ; Rise       ; clock50         ;
;  ledr[0]  ; clock50    ; 3.907 ; 3.907 ; Rise       ; clock50         ;
;  ledr[1]  ; clock50    ; 3.893 ; 3.893 ; Rise       ; clock50         ;
;  ledr[2]  ; clock50    ; 3.788 ; 3.788 ; Rise       ; clock50         ;
;  ledr[3]  ; clock50    ; 3.776 ; 3.776 ; Rise       ; clock50         ;
;  ledr[4]  ; clock50    ; 3.805 ; 3.805 ; Rise       ; clock50         ;
;  ledr[5]  ; clock50    ; 3.902 ; 3.902 ; Rise       ; clock50         ;
;  ledr[6]  ; clock50    ; 3.821 ; 3.821 ; Rise       ; clock50         ;
;  ledr[7]  ; clock50    ; 3.773 ; 3.773 ; Rise       ; clock50         ;
;  ledr[8]  ; clock50    ; 3.916 ; 3.916 ; Rise       ; clock50         ;
;  ledr[9]  ; clock50    ; 3.797 ; 3.797 ; Rise       ; clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock50    ; clock50  ; 52789    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock50    ; clock50  ; 52789    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock50    ; clock50  ; 879      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock50    ; clock50  ; 879      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Nov 15 21:11:09 2019
Info: Command: quartus_sta risac_soc -c risac_soc
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'risac_soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock50 clock50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.197
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.197     -4412.800 clock50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock50 
Info (332146): Worst-case recovery slack is -2.059
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.059     -1807.802 clock50 
Info (332146): Worst-case removal slack is 2.811
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.811         0.000 clock50 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2461.763 clock50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.424     -1228.275 clock50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock50 
Info (332146): Worst-case recovery slack is -0.640
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.640      -561.920 clock50 
Info (332146): Worst-case removal slack is 1.520
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.520         0.000 clock50 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2095.480 clock50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 559 megabytes
    Info: Processing ended: Fri Nov 15 21:11:11 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


