#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Nov 26 18:21:32 2024
# Process ID: 1399391
# Current directory: /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_xbar_2_synth_1
# Command line: vivado -log system_xbar_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_xbar_2.tcl
# Log file: /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_xbar_2_synth_1/system_xbar_2.vds
# Journal file: /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_xbar_2_synth_1/vivado.jou
# Running On        :debian
# Platform          :Debian
# Operating System  :Debian GNU/Linux 12 (bookworm)
# Processor Detail  :Intel(R) Core(TM) i7-8700K CPU @ 3.70GHz
# CPU Frequency     :4389.391 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :50424 MB
# Swap memory       :0 MB
# Total Virtual     :50424 MB
# Available Virtual :34987 MB
#-----------------------------------------------------------
source system_xbar_2.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1374.906 ; gain = 22.836 ; free physical = 9367 ; free virtual = 31250
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomas/src/dab/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomas/src/dab/hls/hls_dab/hls_dab/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tomas/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_2
Command: synth_design -top system_xbar_2 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1399809
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2174.809 ; gain = 411.715 ; free physical = 2218 ; free virtual = 24102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_xbar_2' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_xbar_2/synth/system_xbar_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_axi_crossbar' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_crossbar' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_si_transactor' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_addr_decoder' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_addr_decoder' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/tomas/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/home/tomas/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_si_transactor' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_splitter' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_splitter' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_wdata_router' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_wdata_router' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_si_transactor__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_si_transactor__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_addr_decoder__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_addr_decoder__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_addr_decoder__parameterized1' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_addr_decoder__parameterized1' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_wdata_mux' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_wdata_mux' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axi_register_slice' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized1' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized1' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized2' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized2' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axi_register_slice' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_32_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_32_axi_register_slice' has 93 connections declared, but only 92 given [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_addr_decoder__parameterized2' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_addr_decoder__parameterized2' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized1' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl__parameterized1' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl__parameterized1' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized1' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_wdata_mux__parameterized0' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_wdata_mux__parameterized0' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_32_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_32_axi_register_slice' has 93 connections declared, but only 92 given [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_decerr_slave' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_decerr_slave' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_addr_arbiter' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_addr_arbiter' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_crossbar' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_axi_crossbar' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_2' (0#1) [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_xbar_2/synth/system_xbar_2.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_32_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_32_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_32_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_32_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_32_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[28] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[27] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[26] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[25] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[24] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[23] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[22] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[21] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[20] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[19] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[18] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[17] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[16] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[15] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[14] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[13] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[12] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[11] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[10] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[9] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[8] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[7] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[6] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[5] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[4] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[3] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[2] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_33_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_33_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_33_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_33_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_33_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[57] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[56] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[55] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[54] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[53] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[52] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[51] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[50] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[49] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[48] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[47] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[46] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[45] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[44] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[43] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[42] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[41] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[40] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[39] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[38] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[37] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[36] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[35] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[34] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[33] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[32] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[15] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[14] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[13] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[12] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[11] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[10] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[9] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[8] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[5] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[4] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[3] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[3] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[2] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[3] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[2] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[7] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[6] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[5] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[4] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[5] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[4] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[3] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[7] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[6] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[5] in module axi_crossbar_v2_1_33_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2377.746 ; gain = 614.652 ; free physical = 1502 ; free virtual = 23390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2377.746 ; gain = 614.652 ; free physical = 1491 ; free virtual = 23379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2377.746 ; gain = 614.652 ; free physical = 1491 ; free virtual = 23379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2377.746 ; gain = 0.000 ; free physical = 1486 ; free virtual = 23378
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_xbar_2/system_xbar_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_xbar_2/system_xbar_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_xbar_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_xbar_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.590 ; gain = 0.000 ; free physical = 1458 ; free virtual = 23354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2460.590 ; gain = 0.000 ; free physical = 1424 ; free virtual = 23321
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2460.590 ; gain = 697.496 ; free physical = 1384 ; free virtual = 23278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 1384 ; free virtual = 23278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_xbar_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 1384 ; free virtual = 23278
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_33_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_33_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 1382 ; free virtual = 23279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               68 Bit    Registers := 4     
	               61 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 11    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 46    
	   4 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_33_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[3]) is unused and will be removed from module axi_crossbar_v2_1_33_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_33_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_33_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_33_axi_crossbar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 1302 ; free virtual = 23199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 1552 ; free virtual = 23448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 1848 ; free virtual = 23744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 2148 ; free virtual = 24044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 2736 ; free virtual = 24638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 2736 ; free virtual = 24638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 2735 ; free virtual = 24636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 2734 ; free virtual = 24635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 2733 ; free virtual = 24634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 2733 ; free virtual = 24634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     5|
|2     |LUT2    |    96|
|3     |LUT3    |   123|
|4     |LUT4    |    25|
|5     |LUT5    |    32|
|6     |LUT6    |    46|
|7     |SRLC32E |     2|
|8     |FDRE    |   312|
|9     |FDSE    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2468.594 ; gain = 705.500 ; free physical = 2733 ; free virtual = 24634
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 409 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2468.594 ; gain = 622.656 ; free physical = 2739 ; free virtual = 24641
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2468.602 ; gain = 705.500 ; free physical = 2739 ; free virtual = 24641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2468.602 ; gain = 0.000 ; free physical = 2872 ; free virtual = 24772
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.621 ; gain = 0.000 ; free physical = 3029 ; free virtual = 24929
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f5b2b2e6
INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 2524.621 ; gain = 1123.965 ; free physical = 3029 ; free virtual = 24929
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1820.456; main = 1517.097; forked = 324.196
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3497.793; main = 2524.621; forked = 1029.199
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.633 ; gain = 0.000 ; free physical = 3029 ; free virtual = 24929
INFO: [Common 17-1381] The checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_xbar_2_synth_1/system_xbar_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_xbar_2, cache-ID = 74c31ee92d7660f8
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.633 ; gain = 0.000 ; free physical = 3032 ; free virtual = 24933
INFO: [Common 17-1381] The checkpoint '/home/tomas/src/dab/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_xbar_2_synth_1/system_xbar_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_xbar_2_utilization_synth.rpt -pb system_xbar_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 18:22:17 2024...
