Timing Analyzer report for Mercury
Tue Aug 29 20:27:20 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. Clock Setup: 'IFCLK'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Ignored Timing Assignments
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-----------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                    ; To                                                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                              ; 7.257 ns                                       ; ADC[0]                                                                                                                                                  ; cordic:rx_cordic|Istage0[16]                                                                                                   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A       ; None                              ; 13.380 ns                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                          ; FX2_FD[4]                                                                                                                      ; IFCLK      ; --       ; 0            ;
; Worst-case tpd               ; N/A       ; None                              ; 11.550 ns                                      ; FLAGC                                                                                                                                                   ; LED[1]                                                                                                                         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                              ; -3.594 ns                                      ; ADC[13]                                                                                                                                                 ; cordic:rx_cordic|Istage0[13]                                                                                                   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; -1.575 ns ; 100.00 MHz ( period = 10.000 ns ) ; 86.39 MHz ( period = 11.575 ns )               ; filter_14:cic_I|section_out4[7]                                                                                                                         ; filter_14:cic_I|output_register[23]                                                                                            ; clock      ; clock    ; 332          ;
; Clock Setup: 'IFCLK'         ; N/A       ; None                              ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg10 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13] ; IFCLK      ; IFCLK    ; 0            ;
; Clock Hold: 'clock'          ; 0.499 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                                                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                           ; clock      ; clock    ; 0            ;
; Total number of failed paths ;           ;                                   ;                                                ;                                                                                                                                                         ;                                                                                                                                ;            ;          ; 332          ;
+------------------------------+-----------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                       ;
+-------------------------------------------------------+--------------------+---------+---------------------------+-------------+
; Option                                                ; Setting            ; From    ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+---------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C8        ;         ;                           ;             ;
; Timing Models                                         ; Final              ;         ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;         ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;         ;                           ;             ;
; Number of paths to report                             ; 200                ;         ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;         ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;         ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;         ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle ;         ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;         ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;         ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;         ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;         ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;         ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;         ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;         ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;         ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;         ;                           ;             ;
; Clock Settings                                        ; Adc clock          ;         ; clock                     ;             ;
; Cut Timing Path                                       ; On                 ; rdptr_g ; ws_dgrp|dffpipe10|dffe11a ; dcfifo_f2c1 ;
+-------------------------------------------------------+--------------------+---------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ; ADC_clock          ; User Pin ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -1.575 ns                               ; 86.39 MHz ( period = 11.575 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.372 ns               ;
; -1.519 ns                               ; 86.81 MHz ( period = 11.519 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 11.273 ns               ;
; -1.506 ns                               ; 86.91 MHz ( period = 11.506 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 11.149 ns               ;
; -1.504 ns                               ; 86.93 MHz ( period = 11.504 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.301 ns               ;
; -1.489 ns                               ; 87.04 MHz ( period = 11.489 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.286 ns               ;
; -1.433 ns                               ; 87.47 MHz ( period = 11.433 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 11.187 ns               ;
; -1.421 ns                               ; 87.56 MHz ( period = 11.421 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 11.062 ns               ;
; -1.420 ns                               ; 87.57 MHz ( period = 11.420 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 11.063 ns               ;
; -1.418 ns                               ; 87.58 MHz ( period = 11.418 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.215 ns               ;
; -1.413 ns                               ; 87.62 MHz ( period = 11.413 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 11.056 ns               ;
; -1.403 ns                               ; 87.70 MHz ( period = 11.403 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.200 ns               ;
; -1.401 ns                               ; 87.71 MHz ( period = 11.401 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.198 ns               ;
; -1.360 ns                               ; 88.03 MHz ( period = 11.360 ns )                    ; filter_14:cic_Q|section_out4[6]  ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 11.003 ns               ;
; -1.352 ns                               ; 88.09 MHz ( period = 11.352 ns )                    ; filter_14:cic_I|diff1[2]         ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 11.106 ns               ;
; -1.347 ns                               ; 88.13 MHz ( period = 11.347 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 11.101 ns               ;
; -1.335 ns                               ; 88.22 MHz ( period = 11.335 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.976 ns               ;
; -1.334 ns                               ; 88.23 MHz ( period = 11.334 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.977 ns               ;
; -1.332 ns                               ; 88.25 MHz ( period = 11.332 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.129 ns               ;
; -1.327 ns                               ; 88.28 MHz ( period = 11.327 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.970 ns               ;
; -1.317 ns                               ; 88.36 MHz ( period = 11.317 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.114 ns               ;
; -1.315 ns                               ; 88.38 MHz ( period = 11.315 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.112 ns               ;
; -1.274 ns                               ; 88.70 MHz ( period = 11.274 ns )                    ; filter_14:cic_Q|section_out4[6]  ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.917 ns               ;
; -1.266 ns                               ; 88.76 MHz ( period = 11.266 ns )                    ; filter_14:cic_I|diff1[2]         ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 11.020 ns               ;
; -1.264 ns                               ; 88.78 MHz ( period = 11.264 ns )                    ; filter_14:cic_I|section_out4[6]  ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.061 ns               ;
; -1.261 ns                               ; 88.80 MHz ( period = 11.261 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 11.015 ns               ;
; -1.249 ns                               ; 88.90 MHz ( period = 11.249 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.890 ns               ;
; -1.248 ns                               ; 88.90 MHz ( period = 11.248 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.891 ns               ;
; -1.246 ns                               ; 88.92 MHz ( period = 11.246 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.043 ns               ;
; -1.241 ns                               ; 88.96 MHz ( period = 11.241 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.884 ns               ;
; -1.231 ns                               ; 89.04 MHz ( period = 11.231 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.028 ns               ;
; -1.229 ns                               ; 89.06 MHz ( period = 11.229 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 11.026 ns               ;
; -1.219 ns                               ; 89.13 MHz ( period = 11.219 ns )                    ; filter_14:cic_Q|section_out4[7]  ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.862 ns               ;
; -1.188 ns                               ; 89.38 MHz ( period = 11.188 ns )                    ; filter_14:cic_Q|section_out4[6]  ; filter_14:cic_Q|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.831 ns               ;
; -1.180 ns                               ; 89.45 MHz ( period = 11.180 ns )                    ; filter_14:cic_I|diff1[2]         ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.934 ns               ;
; -1.178 ns                               ; 89.46 MHz ( period = 11.178 ns )                    ; filter_14:cic_I|section_out4[6]  ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.975 ns               ;
; -1.175 ns                               ; 89.49 MHz ( period = 11.175 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.929 ns               ;
; -1.163 ns                               ; 89.58 MHz ( period = 11.163 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.804 ns               ;
; -1.162 ns                               ; 89.59 MHz ( period = 11.162 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.805 ns               ;
; -1.160 ns                               ; 89.61 MHz ( period = 11.160 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.957 ns               ;
; -1.155 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.798 ns               ;
; -1.143 ns                               ; 89.74 MHz ( period = 11.143 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.940 ns               ;
; -1.135 ns                               ; 89.81 MHz ( period = 11.135 ns )                    ; filter_14:cic_Q|section_out4[8]  ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.776 ns               ;
; -1.133 ns                               ; 89.82 MHz ( period = 11.133 ns )                    ; filter_14:cic_Q|section_out4[7]  ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.776 ns               ;
; -1.119 ns                               ; 89.94 MHz ( period = 11.119 ns )                    ; filter_14:cic_Q|section_out4[10] ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.760 ns               ;
; -1.102 ns                               ; 90.07 MHz ( period = 11.102 ns )                    ; filter_14:cic_Q|section_out4[6]  ; filter_14:cic_Q|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.745 ns               ;
; -1.101 ns                               ; 90.08 MHz ( period = 11.101 ns )                    ; filter_14:cic_I|section_out4[8]  ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.889 ns               ;
; -1.094 ns                               ; 90.14 MHz ( period = 11.094 ns )                    ; filter_14:cic_I|diff1[2]         ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.848 ns               ;
; -1.092 ns                               ; 90.16 MHz ( period = 11.092 ns )                    ; filter_14:cic_I|section_out4[6]  ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.889 ns               ;
; -1.077 ns                               ; 90.28 MHz ( period = 11.077 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.718 ns               ;
; -1.069 ns                               ; 90.34 MHz ( period = 11.069 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.712 ns               ;
; -1.057 ns                               ; 90.44 MHz ( period = 11.057 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.854 ns               ;
; -1.049 ns                               ; 90.51 MHz ( period = 11.049 ns )                    ; filter_14:cic_Q|section_out4[8]  ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.690 ns               ;
; -1.047 ns                               ; 90.52 MHz ( period = 11.047 ns )                    ; filter_14:cic_Q|section_out4[7]  ; filter_14:cic_Q|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.690 ns               ;
; -1.041 ns                               ; 90.57 MHz ( period = 11.041 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.838 ns               ;
; -1.033 ns                               ; 90.64 MHz ( period = 11.033 ns )                    ; filter_14:cic_Q|section_out4[10] ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.674 ns               ;
; -1.016 ns                               ; 90.78 MHz ( period = 11.016 ns )                    ; filter_14:cic_Q|section_out4[6]  ; filter_14:cic_Q|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.659 ns               ;
; -1.015 ns                               ; 90.79 MHz ( period = 11.015 ns )                    ; filter_14:cic_I|section_out4[8]  ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.803 ns               ;
; -1.008 ns                               ; 90.84 MHz ( period = 11.008 ns )                    ; filter_14:cic_I|diff1[2]         ; filter_14:cic_I|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.762 ns               ;
; -1.006 ns                               ; 90.86 MHz ( period = 11.006 ns )                    ; filter_14:cic_I|section_out4[6]  ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.803 ns               ;
; -0.985 ns                               ; 91.03 MHz ( period = 10.985 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.739 ns               ;
; -0.972 ns                               ; 91.14 MHz ( period = 10.972 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.615 ns               ;
; -0.970 ns                               ; 91.16 MHz ( period = 10.970 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.767 ns               ;
; -0.963 ns                               ; 91.22 MHz ( period = 10.963 ns )                    ; filter_14:cic_Q|section_out4[8]  ; filter_14:cic_Q|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.604 ns               ;
; -0.961 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; filter_14:cic_Q|section_out4[7]  ; filter_14:cic_Q|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.604 ns               ;
; -0.955 ns                               ; 91.28 MHz ( period = 10.955 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.752 ns               ;
; -0.929 ns                               ; 91.50 MHz ( period = 10.929 ns )                    ; filter_14:cic_I|section_out4[8]  ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.717 ns               ;
; -0.920 ns                               ; 91.58 MHz ( period = 10.920 ns )                    ; filter_14:cic_I|section_out4[6]  ; filter_14:cic_I|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.717 ns               ;
; -0.909 ns                               ; 91.67 MHz ( period = 10.909 ns )                    ; filter_14:cic_Q|section_out4[10] ; filter_14:cic_Q|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.550 ns               ;
; -0.899 ns                               ; 91.75 MHz ( period = 10.899 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.653 ns               ;
; -0.887 ns                               ; 91.85 MHz ( period = 10.887 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.528 ns               ;
; -0.886 ns                               ; 91.86 MHz ( period = 10.886 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.529 ns               ;
; -0.884 ns                               ; 91.88 MHz ( period = 10.884 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.681 ns               ;
; -0.879 ns                               ; 91.92 MHz ( period = 10.879 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.522 ns               ;
; -0.877 ns                               ; 91.94 MHz ( period = 10.877 ns )                    ; filter_14:cic_Q|section_out4[8]  ; filter_14:cic_Q|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.518 ns               ;
; -0.875 ns                               ; 91.95 MHz ( period = 10.875 ns )                    ; filter_14:cic_Q|section_out4[7]  ; filter_14:cic_Q|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.518 ns               ;
; -0.869 ns                               ; 92.00 MHz ( period = 10.869 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.666 ns               ;
; -0.867 ns                               ; 92.02 MHz ( period = 10.867 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.664 ns               ;
; -0.843 ns                               ; 92.23 MHz ( period = 10.843 ns )                    ; filter_14:cic_I|section_out4[8]  ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.631 ns               ;
; -0.836 ns                               ; 92.28 MHz ( period = 10.836 ns )                    ; filter_14:cic_I|diff1[6]         ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.590 ns               ;
; -0.826 ns                               ; 92.37 MHz ( period = 10.826 ns )                    ; filter_14:cic_Q|section_out4[6]  ; filter_14:cic_Q|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.469 ns               ;
; -0.823 ns                               ; 92.40 MHz ( period = 10.823 ns )                    ; filter_14:cic_Q|section_out4[10] ; filter_14:cic_Q|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.464 ns               ;
; -0.818 ns                               ; 92.44 MHz ( period = 10.818 ns )                    ; filter_14:cic_I|diff1[2]         ; filter_14:cic_I|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.572 ns               ;
; -0.813 ns                               ; 92.48 MHz ( period = 10.813 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.567 ns               ;
; -0.801 ns                               ; 92.58 MHz ( period = 10.801 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.442 ns               ;
; -0.800 ns                               ; 92.59 MHz ( period = 10.800 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.443 ns               ;
; -0.799 ns                               ; 92.60 MHz ( period = 10.799 ns )                    ; filter_14:cic_I|section_out4[17] ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.587 ns               ;
; -0.798 ns                               ; 92.61 MHz ( period = 10.798 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.595 ns               ;
; -0.793 ns                               ; 92.65 MHz ( period = 10.793 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.436 ns               ;
; -0.791 ns                               ; 92.67 MHz ( period = 10.791 ns )                    ; filter_14:cic_Q|section_out4[8]  ; filter_14:cic_Q|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.432 ns               ;
; -0.783 ns                               ; 92.74 MHz ( period = 10.783 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.580 ns               ;
; -0.781 ns                               ; 92.76 MHz ( period = 10.781 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.578 ns               ;
; -0.774 ns                               ; 92.82 MHz ( period = 10.774 ns )                    ; filter_14:cic_I|diff1[1]         ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.528 ns               ;
; -0.757 ns                               ; 92.96 MHz ( period = 10.757 ns )                    ; filter_14:cic_I|section_out4[8]  ; filter_14:cic_I|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.545 ns               ;
; -0.750 ns                               ; 93.02 MHz ( period = 10.750 ns )                    ; filter_14:cic_I|diff1[6]         ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.504 ns               ;
; -0.749 ns                               ; 93.03 MHz ( period = 10.749 ns )                    ; filter_14:cic_Q|diff1[11]        ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.615 ns                  ; 10.364 ns               ;
; -0.740 ns                               ; 93.11 MHz ( period = 10.740 ns )                    ; filter_14:cic_Q|section_out4[6]  ; filter_14:cic_Q|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.383 ns               ;
; -0.737 ns                               ; 93.14 MHz ( period = 10.737 ns )                    ; filter_14:cic_Q|section_out4[10] ; filter_14:cic_Q|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.378 ns               ;
; -0.735 ns                               ; 93.15 MHz ( period = 10.735 ns )                    ; filter_14:cic_I|section_out4[11] ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.523 ns               ;
; -0.732 ns                               ; 93.18 MHz ( period = 10.732 ns )                    ; filter_14:cic_I|diff1[2]         ; filter_14:cic_I|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.486 ns               ;
; -0.730 ns                               ; 93.20 MHz ( period = 10.730 ns )                    ; filter_14:cic_I|section_out4[6]  ; filter_14:cic_I|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.527 ns               ;
; -0.728 ns                               ; 93.21 MHz ( period = 10.728 ns )                    ; filter_14:cic_I|section_out4[9]  ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.516 ns               ;
; -0.727 ns                               ; 93.22 MHz ( period = 10.727 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.481 ns               ;
; -0.715 ns                               ; 93.33 MHz ( period = 10.715 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.356 ns               ;
; -0.714 ns                               ; 93.34 MHz ( period = 10.714 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.357 ns               ;
; -0.713 ns                               ; 93.34 MHz ( period = 10.713 ns )                    ; filter_14:cic_I|section_out4[17] ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.501 ns               ;
; -0.712 ns                               ; 93.35 MHz ( period = 10.712 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.509 ns               ;
; -0.707 ns                               ; 93.40 MHz ( period = 10.707 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.350 ns               ;
; -0.697 ns                               ; 93.48 MHz ( period = 10.697 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[14] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.494 ns               ;
; -0.695 ns                               ; 93.50 MHz ( period = 10.695 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.492 ns               ;
; -0.688 ns                               ; 93.56 MHz ( period = 10.688 ns )                    ; filter_14:cic_I|diff1[1]         ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.442 ns               ;
; -0.685 ns                               ; 93.59 MHz ( period = 10.685 ns )                    ; filter_14:cic_Q|section_out4[7]  ; filter_14:cic_Q|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.328 ns               ;
; -0.683 ns                               ; 93.61 MHz ( period = 10.683 ns )                    ; filter_14:cic_I|diff1[7]         ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.914 ns                  ; 10.597 ns               ;
; -0.681 ns                               ; 93.62 MHz ( period = 10.681 ns )                    ; filter_14:cic_Q|section_out4[11] ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.322 ns               ;
; -0.669 ns                               ; 93.73 MHz ( period = 10.669 ns )                    ; filter_14:cic_Q|diff1[0]         ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 10.064 ns                 ; 10.733 ns               ;
; -0.664 ns                               ; 93.77 MHz ( period = 10.664 ns )                    ; filter_14:cic_I|diff1[6]         ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.418 ns               ;
; -0.663 ns                               ; 93.78 MHz ( period = 10.663 ns )                    ; filter_14:cic_Q|diff1[11]        ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.615 ns                  ; 10.278 ns               ;
; -0.654 ns                               ; 93.86 MHz ( period = 10.654 ns )                    ; filter_14:cic_Q|section_out4[6]  ; filter_14:cic_Q|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.297 ns               ;
; -0.649 ns                               ; 93.91 MHz ( period = 10.649 ns )                    ; filter_14:cic_I|section_out4[11] ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.437 ns               ;
; -0.646 ns                               ; 93.93 MHz ( period = 10.646 ns )                    ; filter_14:cic_I|diff1[2]         ; filter_14:cic_I|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.400 ns               ;
; -0.644 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; filter_14:cic_I|section_out4[6]  ; filter_14:cic_I|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.441 ns               ;
; -0.642 ns                               ; 93.97 MHz ( period = 10.642 ns )                    ; filter_14:cic_I|section_out4[9]  ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.430 ns               ;
; -0.641 ns                               ; 93.98 MHz ( period = 10.641 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[14] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.395 ns               ;
; -0.629 ns                               ; 94.08 MHz ( period = 10.629 ns )                    ; filter_14:cic_I|diff1[8]         ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.914 ns                  ; 10.543 ns               ;
; -0.629 ns                               ; 94.08 MHz ( period = 10.629 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.270 ns               ;
; -0.628 ns                               ; 94.09 MHz ( period = 10.628 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[14] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.271 ns               ;
; -0.627 ns                               ; 94.10 MHz ( period = 10.627 ns )                    ; filter_14:cic_I|section_out4[17] ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.415 ns               ;
; -0.626 ns                               ; 94.11 MHz ( period = 10.626 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[14] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.423 ns               ;
; -0.621 ns                               ; 94.15 MHz ( period = 10.621 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.264 ns               ;
; -0.611 ns                               ; 94.24 MHz ( period = 10.611 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[13] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.408 ns               ;
; -0.609 ns                               ; 94.26 MHz ( period = 10.609 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.406 ns               ;
; -0.605 ns                               ; 94.30 MHz ( period = 10.605 ns )                    ; filter_14:cic_Q|section_out4[13] ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.246 ns               ;
; -0.603 ns                               ; 94.31 MHz ( period = 10.603 ns )                    ; filter_14:cic_I|diff1[3]         ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.357 ns               ;
; -0.602 ns                               ; 94.32 MHz ( period = 10.602 ns )                    ; filter_14:cic_I|diff1[1]         ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.356 ns               ;
; -0.601 ns                               ; 94.33 MHz ( period = 10.601 ns )                    ; filter_14:cic_Q|section_out4[8]  ; filter_14:cic_Q|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.242 ns               ;
; -0.599 ns                               ; 94.35 MHz ( period = 10.599 ns )                    ; filter_14:cic_Q|section_out4[7]  ; filter_14:cic_Q|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.242 ns               ;
; -0.598 ns                               ; 94.36 MHz ( period = 10.598 ns )                    ; filter_14:cic_Q|section_out4[17] ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.239 ns               ;
; -0.597 ns                               ; 94.37 MHz ( period = 10.597 ns )                    ; filter_14:cic_I|diff1[7]         ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.914 ns                  ; 10.511 ns               ;
; -0.595 ns                               ; 94.38 MHz ( period = 10.595 ns )                    ; filter_14:cic_Q|section_out4[11] ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.236 ns               ;
; -0.583 ns                               ; 94.49 MHz ( period = 10.583 ns )                    ; filter_14:cic_Q|diff1[0]         ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 10.064 ns                 ; 10.647 ns               ;
; -0.578 ns                               ; 94.54 MHz ( period = 10.578 ns )                    ; filter_14:cic_I|diff1[6]         ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.332 ns               ;
; -0.575 ns                               ; 94.56 MHz ( period = 10.575 ns )                    ; filter_14:cic_Q|section_out4[23] ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.216 ns               ;
; -0.568 ns                               ; 94.63 MHz ( period = 10.568 ns )                    ; filter_14:cic_Q|section_out4[6]  ; filter_14:cic_Q|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.211 ns               ;
; -0.567 ns                               ; 94.63 MHz ( period = 10.567 ns )                    ; filter_14:cic_I|section_out4[8]  ; filter_14:cic_I|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.355 ns               ;
; -0.563 ns                               ; 94.67 MHz ( period = 10.563 ns )                    ; filter_14:cic_I|section_out4[11] ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.351 ns               ;
; -0.560 ns                               ; 94.70 MHz ( period = 10.560 ns )                    ; filter_14:cic_I|diff1[2]         ; filter_14:cic_I|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.314 ns               ;
; -0.558 ns                               ; 94.71 MHz ( period = 10.558 ns )                    ; filter_14:cic_I|section_out4[6]  ; filter_14:cic_I|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.355 ns               ;
; -0.556 ns                               ; 94.73 MHz ( period = 10.556 ns )                    ; filter_14:cic_I|section_out4[9]  ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.344 ns               ;
; -0.555 ns                               ; 94.74 MHz ( period = 10.555 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[13] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.309 ns               ;
; -0.547 ns                               ; 94.81 MHz ( period = 10.547 ns )                    ; filter_14:cic_Q|section_out4[10] ; filter_14:cic_Q|output_register[18] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.188 ns               ;
; -0.543 ns                               ; 94.85 MHz ( period = 10.543 ns )                    ; filter_14:cic_I|diff1[8]         ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.914 ns                  ; 10.457 ns               ;
; -0.543 ns                               ; 94.85 MHz ( period = 10.543 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[14] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.184 ns               ;
; -0.542 ns                               ; 94.86 MHz ( period = 10.542 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[13] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.185 ns               ;
; -0.541 ns                               ; 94.87 MHz ( period = 10.541 ns )                    ; filter_14:cic_Q|section_out4[12] ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.182 ns               ;
; -0.540 ns                               ; 94.88 MHz ( period = 10.540 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[13] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.337 ns               ;
; -0.535 ns                               ; 94.92 MHz ( period = 10.535 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[14] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.178 ns               ;
; -0.529 ns                               ; 94.98 MHz ( period = 10.529 ns )                    ; filter_14:cic_Q|diff1[12]        ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.259 ns                  ; 9.788 ns                ;
; -0.529 ns                               ; 94.98 MHz ( period = 10.529 ns )                    ; filter_14:cic_I|section_out4[10] ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.317 ns               ;
; -0.528 ns                               ; 94.98 MHz ( period = 10.528 ns )                    ; filter_14:cic_Q|diff1[7]         ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.725 ns                  ; 10.253 ns               ;
; -0.525 ns                               ; 95.01 MHz ( period = 10.525 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[12] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.322 ns               ;
; -0.523 ns                               ; 95.03 MHz ( period = 10.523 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[14] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.320 ns               ;
; -0.519 ns                               ; 95.07 MHz ( period = 10.519 ns )                    ; filter_14:cic_Q|section_out4[13] ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.160 ns               ;
; -0.517 ns                               ; 95.08 MHz ( period = 10.517 ns )                    ; filter_14:cic_I|diff1[3]         ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.271 ns               ;
; -0.517 ns                               ; 95.08 MHz ( period = 10.517 ns )                    ; filter_14:cic_I|diff1[4]         ; filter_14:cic_I|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.271 ns               ;
; -0.516 ns                               ; 95.09 MHz ( period = 10.516 ns )                    ; filter_14:cic_I|diff1[1]         ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.270 ns               ;
; -0.515 ns                               ; 95.10 MHz ( period = 10.515 ns )                    ; filter_14:cic_Q|section_out4[8]  ; filter_14:cic_Q|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.156 ns               ;
; -0.513 ns                               ; 95.12 MHz ( period = 10.513 ns )                    ; filter_14:cic_Q|section_out4[7]  ; filter_14:cic_Q|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.156 ns               ;
; -0.512 ns                               ; 95.13 MHz ( period = 10.512 ns )                    ; filter_14:cic_Q|section_out4[17] ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.153 ns               ;
; -0.511 ns                               ; 95.14 MHz ( period = 10.511 ns )                    ; filter_14:cic_I|diff1[7]         ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.914 ns                  ; 10.425 ns               ;
; -0.497 ns                               ; 95.27 MHz ( period = 10.497 ns )                    ; filter_14:cic_Q|diff1[0]         ; filter_14:cic_Q|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 10.064 ns                 ; 10.561 ns               ;
; -0.492 ns                               ; 95.31 MHz ( period = 10.492 ns )                    ; filter_14:cic_I|diff1[6]         ; filter_14:cic_I|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.246 ns               ;
; -0.489 ns                               ; 95.34 MHz ( period = 10.489 ns )                    ; filter_14:cic_Q|section_out4[23] ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.130 ns               ;
; -0.482 ns                               ; 95.40 MHz ( period = 10.482 ns )                    ; filter_14:cic_Q|section_out4[6]  ; filter_14:cic_Q|output_register[14] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.125 ns               ;
; -0.481 ns                               ; 95.41 MHz ( period = 10.481 ns )                    ; filter_14:cic_I|section_out4[8]  ; filter_14:cic_I|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.269 ns               ;
; -0.477 ns                               ; 95.45 MHz ( period = 10.477 ns )                    ; filter_14:cic_I|section_out4[11] ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.265 ns               ;
; -0.474 ns                               ; 95.47 MHz ( period = 10.474 ns )                    ; filter_14:cic_I|diff1[2]         ; filter_14:cic_I|output_register[14] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.228 ns               ;
; -0.472 ns                               ; 95.49 MHz ( period = 10.472 ns )                    ; filter_14:cic_I|section_out4[6]  ; filter_14:cic_I|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.269 ns               ;
; -0.471 ns                               ; 95.50 MHz ( period = 10.471 ns )                    ; filter_14:cic_Q|section_out4[11] ; filter_14:cic_Q|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.112 ns               ;
; -0.470 ns                               ; 95.51 MHz ( period = 10.470 ns )                    ; filter_14:cic_I|section_out4[9]  ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.258 ns               ;
; -0.469 ns                               ; 95.52 MHz ( period = 10.469 ns )                    ; filter_14:cic_I|diff1[0]         ; filter_14:cic_I|output_register[12] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.223 ns               ;
; -0.461 ns                               ; 95.59 MHz ( period = 10.461 ns )                    ; filter_14:cic_Q|section_out4[10] ; filter_14:cic_Q|output_register[17] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.102 ns               ;
; -0.457 ns                               ; 95.63 MHz ( period = 10.457 ns )                    ; filter_14:cic_Q|section_out4[9]  ; filter_14:cic_Q|output_register[13] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.098 ns               ;
; -0.457 ns                               ; 95.63 MHz ( period = 10.457 ns )                    ; filter_14:cic_I|diff1[8]         ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.914 ns                  ; 10.371 ns               ;
; -0.456 ns                               ; 95.64 MHz ( period = 10.456 ns )                    ; filter_14:cic_Q|section_out4[4]  ; filter_14:cic_Q|output_register[12] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.099 ns               ;
; -0.455 ns                               ; 95.65 MHz ( period = 10.455 ns )                    ; filter_14:cic_Q|section_out4[12] ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.096 ns               ;
; -0.454 ns                               ; 95.66 MHz ( period = 10.454 ns )                    ; filter_14:cic_I|section_out4[4]  ; filter_14:cic_I|output_register[12] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.251 ns               ;
; -0.453 ns                               ; 95.67 MHz ( period = 10.453 ns )                    ; filter_14:cic_Q|section_out4[14] ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.094 ns               ;
; -0.449 ns                               ; 95.70 MHz ( period = 10.449 ns )                    ; filter_14:cic_Q|section_out4[5]  ; filter_14:cic_Q|output_register[13] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.092 ns               ;
; -0.443 ns                               ; 95.76 MHz ( period = 10.443 ns )                    ; filter_14:cic_Q|diff1[12]        ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.259 ns                  ; 9.702 ns                ;
; -0.443 ns                               ; 95.76 MHz ( period = 10.443 ns )                    ; filter_14:cic_I|section_out4[10] ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.788 ns                  ; 10.231 ns               ;
; -0.442 ns                               ; 95.77 MHz ( period = 10.442 ns )                    ; filter_14:cic_Q|diff1[7]         ; filter_14:cic_Q|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.725 ns                  ; 10.167 ns               ;
; -0.439 ns                               ; 95.79 MHz ( period = 10.439 ns )                    ; filter_14:cic_I|section_out4[7]  ; filter_14:cic_I|output_register[11] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.236 ns               ;
; -0.437 ns                               ; 95.81 MHz ( period = 10.437 ns )                    ; filter_14:cic_I|section_out4[5]  ; filter_14:cic_I|output_register[13] ; clock      ; clock    ; 10.000 ns                   ; 9.797 ns                  ; 10.234 ns               ;
; -0.431 ns                               ; 95.87 MHz ( period = 10.431 ns )                    ; filter_14:cic_I|diff1[3]         ; filter_14:cic_I|output_register[21] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.185 ns               ;
; -0.431 ns                               ; 95.87 MHz ( period = 10.431 ns )                    ; filter_14:cic_I|diff1[4]         ; filter_14:cic_I|output_register[22] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.185 ns               ;
; -0.430 ns                               ; 95.88 MHz ( period = 10.430 ns )                    ; filter_14:cic_I|diff1[1]         ; filter_14:cic_I|output_register[19] ; clock      ; clock    ; 10.000 ns                   ; 9.754 ns                  ; 10.184 ns               ;
; -0.429 ns                               ; 95.89 MHz ( period = 10.429 ns )                    ; filter_14:cic_Q|section_out4[8]  ; filter_14:cic_Q|output_register[16] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.070 ns               ;
; -0.427 ns                               ; 95.90 MHz ( period = 10.427 ns )                    ; filter_14:cic_Q|section_out4[7]  ; filter_14:cic_Q|output_register[15] ; clock      ; clock    ; 10.000 ns                   ; 9.643 ns                  ; 10.070 ns               ;
; -0.425 ns                               ; 95.92 MHz ( period = 10.425 ns )                    ; filter_14:cic_I|diff1[7]         ; filter_14:cic_I|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 9.914 ns                  ; 10.339 ns               ;
; -0.411 ns                               ; 96.05 MHz ( period = 10.411 ns )                    ; filter_14:cic_Q|diff1[0]         ; filter_14:cic_Q|output_register[20] ; clock      ; clock    ; 10.000 ns                   ; 10.064 ns                 ; 10.475 ns               ;
; -0.403 ns                               ; 96.13 MHz ( period = 10.403 ns )                    ; filter_14:cic_Q|section_out4[15] ; filter_14:cic_Q|output_register[23] ; clock      ; clock    ; 10.000 ns                   ; 9.641 ns                  ; 10.044 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                     ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg2  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg3  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg4  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg5  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg6  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg7  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg8  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg9  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg10 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg2  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg3  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg4  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg5  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg6  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg7  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg8  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg9  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg10 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg2   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg3   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg4   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg5   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg6   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg7   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg8   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg9   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg10  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.027 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.025 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.928 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.852 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.824 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.810 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.719 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.690 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.694 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.676 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                          ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; reset_count[0]                                                                                                                 ; reset_count[0]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; pulse[0]                                                                                                                       ; pulse[0]                                                                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; pulse[3]                                                                                                                       ; pulse[3]                                                                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; pulse[1]                                                                                                                       ; pulse[1]                                                                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; pulse[2]                                                                                                                       ; pulse[2]                                                                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; data_ready                                                                                                                     ; data_ready                                                                                                                                             ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_count[3]                                                                                                                 ; clock_count[3]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[0]                                                                                                                    ; AD_state[0]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[1]                                                                                                                    ; AD_state[1]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_8                                                                                                                        ; clock_8                                                                                                                                                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; data_flag                                                                                                                      ; data_flag                                                                                                                                              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.736 ns                                ; register[13]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~portb_datain_reg1  ; clock      ; clock    ; 0.000 ns                   ; 2.635 ns                   ; 3.371 ns                 ;
; 0.757 ns                                ; register[7]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a7~portb_datain_reg0  ; clock      ; clock    ; 0.000 ns                   ; 2.635 ns                   ; 3.392 ns                 ;
; 0.835 ns                                ; register[3]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~portb_datain_reg1  ; clock      ; clock    ; 0.000 ns                   ; 2.634 ns                   ; 3.469 ns                 ;
; 0.850 ns                                ; register[14]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~portb_datain_reg1  ; clock      ; clock    ; 0.000 ns                   ; 2.633 ns                   ; 3.483 ns                 ;
; 0.875 ns                                ; register[11]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~portb_datain_reg1  ; clock      ; clock    ; 0.000 ns                   ; 2.624 ns                   ; 3.499 ns                 ;
; 0.902 ns                                ; register[1]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a1~portb_datain_reg0  ; clock      ; clock    ; 0.000 ns                   ; 2.634 ns                   ; 3.536 ns                 ;
; 0.943 ns                                ; filter_14:cic_Q|output_register[13]                                                                                            ; register[13]                                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 2.279 ns                   ; 3.222 ns                 ;
; 0.976 ns                                ; register[12]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a12~portb_datain_reg0 ; clock      ; clock    ; 0.000 ns                   ; 2.628 ns                   ; 3.604 ns                 ;
; 0.977 ns                                ; register[5]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a5~portb_datain_reg0  ; clock      ; clock    ; 0.000 ns                   ; 2.624 ns                   ; 3.601 ns                 ;
; 0.981 ns                                ; filter_14:cic_Q|output_register[12]                                                                                            ; register[12]                                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 2.279 ns                   ; 3.260 ns                 ;
; 0.982 ns                                ; filter_14:cic_I|section_out2[47]                                                                                               ; filter_14:cic_I|section_out3[39]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 0.988 ns                 ;
; 0.984 ns                                ; register[4]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~portb_datain_reg1  ; clock      ; clock    ; 0.000 ns                   ; 2.636 ns                   ; 3.620 ns                 ;
; 0.993 ns                                ; filter_14:cic_Q|output_register[1]                                                                                             ; register[1]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.271 ns                   ; 3.264 ns                 ;
; 0.998 ns                                ; filter_14:cic_Q|output_register[11]                                                                                            ; register[11]                                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 2.275 ns                   ; 3.273 ns                 ;
; 1.007 ns                                ; filter_14:cic_Q|output_register[4]                                                                                             ; register[4]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.271 ns                   ; 3.278 ns                 ;
; 1.011 ns                                ; filter_14:cic_Q|output_register[16]                                                                                            ; register[0]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.282 ns                   ; 3.293 ns                 ;
; 1.016 ns                                ; register[9]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~portb_datain_reg1  ; clock      ; clock    ; 0.000 ns                   ; 2.636 ns                   ; 3.652 ns                 ;
; 1.016 ns                                ; filter_14:cic_Q|output_register[17]                                                                                            ; register[1]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.282 ns                   ; 3.298 ns                 ;
; 1.018 ns                                ; filter_14:cic_Q|output_register[2]                                                                                             ; register[2]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.271 ns                   ; 3.289 ns                 ;
; 1.027 ns                                ; filter_14:cic_Q|output_register[18]                                                                                            ; register[2]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.282 ns                   ; 3.309 ns                 ;
; 1.027 ns                                ; filter_14:cic_I|section_out1[33]                                                                                               ; filter_14:cic_I|section_out2[29]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.361 ns                   ; 1.388 ns                 ;
; 1.033 ns                                ; filter_14:cic_Q|section_out3[39]                                                                                               ; filter_14:cic_Q|section_out4[32]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.846 ns                   ; 1.879 ns                 ;
; 1.049 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_c09:dffpipe10|dffe11a[9] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.051 ns                 ;
; 1.049 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_c09:dffpipe10|dffe11a[9] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.051 ns                 ;
; 1.050 ns                                ; filter_14:cic_Q|cur_count[8]                                                                                                   ; filter_14:cic_Q|cur_count[8]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.052 ns                 ;
; 1.054 ns                                ; register[6]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~portb_datain_reg0  ; clock      ; clock    ; 0.000 ns                   ; 2.636 ns                   ; 3.690 ns                 ;
; 1.059 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[8] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.061 ns                 ;
; 1.061 ns                                ; filter_14:cic_Q|output_register[20]                                                                                            ; register[4]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.282 ns                   ; 3.343 ns                 ;
; 1.063 ns                                ; filter_14:cic_Q|output_register[0]                                                                                             ; register[0]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.271 ns                   ; 3.334 ns                 ;
; 1.064 ns                                ; filter_14:cic_Q|output_register[3]                                                                                             ; register[3]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.271 ns                   ; 3.335 ns                 ;
; 1.073 ns                                ; register[2]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a2~portb_datain_reg0  ; clock      ; clock    ; 0.000 ns                   ; 2.636 ns                   ; 3.709 ns                 ;
; 1.088 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage3|PHout[14]                                                                          ; cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[0]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.153 ns                   ; 1.241 ns                 ;
; 1.093 ns                                ; filter_14:cic_I|section_out1[19]                                                                                               ; filter_14:cic_I|section_out2[15]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.370 ns                   ; 1.463 ns                 ;
; 1.100 ns                                ; filter_14:cic_Q|output_register[22]                                                                                            ; register[6]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.275 ns                   ; 3.375 ns                 ;
; 1.101 ns                                ; filter_14:cic_I|section_out1[35]                                                                                               ; filter_14:cic_I|section_out2[31]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.361 ns                   ; 1.462 ns                 ;
; 1.110 ns                                ; filter_14:cic_Q|output_register[9]                                                                                             ; register[9]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.264 ns                   ; 3.374 ns                 ;
; 1.110 ns                                ; filter_14:cic_I|section_out1[49]                                                                                               ; filter_14:cic_I|section_out2[45]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.293 ns                   ; 1.403 ns                 ;
; 1.110 ns                                ; filter_14:cic_I|section_out1[15]                                                                                               ; filter_14:cic_I|section_out2[11]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.370 ns                   ; 1.480 ns                 ;
; 1.114 ns                                ; filter_14:cic_Q|output_register[19]                                                                                            ; register[3]                                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 2.282 ns                   ; 3.396 ns                 ;
; 1.114 ns                                ; filter_14:cic_I|section_out1[10]                                                                                               ; filter_14:cic_I|section_out2[6]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.370 ns                   ; 1.484 ns                 ;
; 1.115 ns                                ; filter_14:cic_I|section_out1[14]                                                                                               ; filter_14:cic_I|section_out2[10]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.370 ns                   ; 1.485 ns                 ;
; 1.115 ns                                ; filter_14:cic_I|section_out1[32]                                                                                               ; filter_14:cic_I|section_out2[28]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.361 ns                   ; 1.476 ns                 ;
; 1.115 ns                                ; filter_14:cic_I|section_out1[16]                                                                                               ; filter_14:cic_I|section_out2[12]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.370 ns                   ; 1.485 ns                 ;
; 1.116 ns                                ; filter_14:cic_I|section_out1[31]                                                                                               ; filter_14:cic_I|section_out2[27]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.361 ns                   ; 1.477 ns                 ;
; 1.118 ns                                ; filter_14:cic_I|section_out1[51]                                                                                               ; filter_14:cic_I|section_out2[47]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.293 ns                   ; 1.411 ns                 ;
; 1.120 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage14|PHout[14]                                                                         ; cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[1]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 1.126 ns                 ;
; 1.125 ns                                ; filter_14:cic_I|section_out1[26]                                                                                               ; filter_14:cic_I|section_out2[22]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.361 ns                   ; 1.486 ns                 ;
; 1.125 ns                                ; filter_14:cic_I|section_out1[30]                                                                                               ; filter_14:cic_I|section_out2[26]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.361 ns                   ; 1.486 ns                 ;
; 1.132 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]                                                                         ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[0]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.134 ns                 ;
; 1.133 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[14]                                                                          ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[8]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.135 ns                 ;
; 1.137 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_c09:dffpipe10|dffe11a[3] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.139 ns                 ;
; 1.137 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_c09:dffpipe10|dffe11a[3] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.139 ns                 ;
; 1.144 ns                                ; clk_enable                                                                                                                     ; cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[0]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.146 ns                 ;
; 1.147 ns                                ; filter_14:cic_I|section_out1[3]                                                                                                ; filter_14:cic_I|section_out1[3]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.149 ns                 ;
; 1.147 ns                                ; filter_14:cic_I|section_out3[5]                                                                                                ; filter_14:cic_I|section_out3[5]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.149 ns                 ;
; 1.155 ns                                ; filter_14:cic_I|section_out2[1]                                                                                                ; filter_14:cic_I|section_out2[1]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; filter_14:cic_Q|section_out3[7]                                                                                                ; filter_14:cic_Q|section_out3[7]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.156 ns                                ; filter_14:cic_Q|section_out2[39]                                                                                               ; filter_14:cic_Q|section_out2[39]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; filter_14:cic_Q|section_out1[1]                                                                                                ; filter_14:cic_Q|section_out1[1]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; filter_14:cic_I|section_out1[1]                                                                                                ; filter_14:cic_I|section_out1[1]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; filter_14:cic_Q|section_out2[7]                                                                                                ; filter_14:cic_Q|section_out2[7]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; filter_14:cic_Q|section_out3[3]                                                                                                ; filter_14:cic_Q|section_out3[3]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; filter_14:cic_Q|section_out4[1]                                                                                                ; filter_14:cic_Q|section_out4[1]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; filter_14:cic_I|section_out3[3]                                                                                                ; filter_14:cic_I|section_out3[3]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; filter_14:cic_Q|section_out4[3]                                                                                                ; filter_14:cic_Q|section_out4[3]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; filter_14:cic_Q|section_out2[23]                                                                                               ; filter_14:cic_Q|section_out2[23]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; filter_14:cic_I|section_out4[1]                                                                                                ; filter_14:cic_I|section_out4[1]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; filter_14:cic_I|section_out4[3]                                                                                                ; filter_14:cic_I|section_out4[3]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; reset_count[2]                                                                                                                 ; reset_count[2]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.157 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage15|Iout[3]                                                                           ; filter_14:cic_I|input_register[2]                                                                                                                      ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.158 ns                                ; filter_14:cic_I|section_out1[11]                                                                                               ; filter_14:cic_I|section_out1[11]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; filter_14:cic_I|section_out1[18]                                                                                               ; filter_14:cic_I|section_out2[14]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.370 ns                   ; 1.528 ns                 ;
; 1.159 ns                                ; filter_14:cic_I|section_out2[0]                                                                                                ; filter_14:cic_I|section_out2[0]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; filter_14:cic_Q|section_out1[3]                                                                                                ; filter_14:cic_Q|section_out1[3]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage15|Qout[7]                                                                           ; filter_14:cic_Q|input_register[6]                                                                                                                      ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; filter_14:cic_I|input_register[5]                                                                                              ; filter_14:cic_I|section_out1[5]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; filter_14:cic_I|section_out2[7]                                                                                                ; filter_14:cic_I|section_out2[7]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; filter_14:cic_I|section_out1[34]                                                                                               ; filter_14:cic_I|section_out2[30]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.361 ns                   ; 1.522 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[1]                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[2] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|a_graycounter_ik6:wrptr_gp|power_modified_counter_values[3]                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[10]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[9]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[1]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[1]                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; filter_14:cic_I|section_out2[9]                                                                                                ; filter_14:cic_I|section_out2[9]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; filter_14:cic_Q|section_out3[13]                                                                                               ; filter_14:cic_Q|section_out3[13]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; filter_14:cic_I|section_out3[21]                                                                                               ; filter_14:cic_I|section_out3[21]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; filter_14:cic_I|diff1[9]                                                                                                       ; filter_14:cic_I|diff2[8]                                                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; filter_14:cic_I|section_out2[33]                                                                                               ; filter_14:cic_I|section_out2[33]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; filter_14:cic_I|section_out2[17]                                                                                               ; filter_14:cic_I|section_out2[17]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; filter_14:cic_I|section_out1[43]                                                                                               ; filter_14:cic_I|section_out1[43]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; filter_14:cic_I|section_out2[41]                                                                                               ; filter_14:cic_I|section_out2[41]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; filter_14:cic_I|section_out2[25]                                                                                               ; filter_14:cic_I|section_out2[25]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; filter_14:cic_I|section_out3[13]                                                                                               ; filter_14:cic_I|section_out3[13]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out2[45]                                                                                               ; filter_14:cic_Q|section_out2[45]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out2[43]                                                                                               ; filter_14:cic_Q|section_out2[43]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out2[41]                                                                                               ; filter_14:cic_Q|section_out2[41]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out3[30]                                                                                               ; filter_14:cic_Q|section_out3[30]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out4[23]                                                                                               ; filter_14:cic_Q|section_out4[23]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out1[12]                                                                                               ; filter_14:cic_Q|section_out1[12]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out2[9]                                                                                                ; filter_14:cic_Q|section_out2[9]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out2[11]                                                                                               ; filter_14:cic_Q|section_out2[11]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_I|section_out1[12]                                                                                               ; filter_14:cic_I|section_out1[12]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_I|section_out1[13]                                                                                               ; filter_14:cic_I|section_out2[9]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.370 ns                   ; 1.534 ns                 ;
; 1.164 ns                                ; filter_14:cic_I|section_out2[13]                                                                                               ; filter_14:cic_I|section_out2[13]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out2[25]                                                                                               ; filter_14:cic_Q|section_out2[25]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out4[7]                                                                                                ; filter_14:cic_Q|section_out4[7]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_I|section_out4[15]                                                                                               ; filter_14:cic_I|section_out4[15]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out2[27]                                                                                               ; filter_14:cic_Q|section_out2[27]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out3[19]                                                                                               ; filter_14:cic_Q|section_out3[19]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_I|section_out3[27]                                                                                               ; filter_14:cic_I|section_out3[27]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out2[31]                                                                                               ; filter_14:cic_Q|section_out2[31]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_I|section_out2[23]                                                                                               ; filter_14:cic_I|section_out2[23]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_Q|section_out3[23]                                                                                               ; filter_14:cic_Q|section_out3[23]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; filter_14:cic_I|section_out3[32]                                                                                               ; filter_14:cic_I|section_out3[32]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; reset_count[4]                                                                                                                 ; reset_count[4]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; reset_count[6]                                                                                                                 ; reset_count[6]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; filter_14:cic_Q|section_out2[2]                                                                                                ; filter_14:cic_Q|section_out2[2]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; filter_14:cic_Q|section_out3[0]                                                                                                ; filter_14:cic_Q|section_out3[0]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; filter_14:cic_I|section_out3[0]                                                                                                ; filter_14:cic_I|section_out3[0]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; filter_14:cic_I|section_out2[30]                                                                                               ; filter_14:cic_I|section_out2[30]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; clock_count[4]                                                                                                                 ; clock_count[4]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; filter_14:cic_Q|section_out4[25]                                                                                               ; filter_14:cic_Q|section_out4[25]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; filter_14:cic_I|input_register[0]                                                                                              ; filter_14:cic_I|section_out1[0]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; filter_14:cic_I|section_out4[25]                                                                                               ; filter_14:cic_I|section_out4[25]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; filter_14:cic_Q|section_out1[42]                                                                                               ; filter_14:cic_Q|section_out1[42]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; filter_14:cic_Q|section_out1[43]                                                                                               ; filter_14:cic_Q|section_out1[43]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; filter_14:cic_Q|section_out3[29]                                                                                               ; filter_14:cic_Q|section_out3[29]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; clk_enable                                                                                                                     ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[0]                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; filter_14:cic_I|section_out1[11]                                                                                               ; filter_14:cic_I|section_out2[7]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.370 ns                   ; 1.537 ns                 ;
; 1.167 ns                                ; filter_14:cic_Q|section_out1[26]                                                                                               ; filter_14:cic_Q|section_out1[26]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; filter_14:cic_Q|section_out1[27]                                                                                               ; filter_14:cic_Q|section_out1[27]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; filter_14:cic_I|section_out1[26]                                                                                               ; filter_14:cic_I|section_out1[26]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; filter_14:cic_I|section_out1[27]                                                                                               ; filter_14:cic_I|section_out1[27]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; filter_14:cic_I|section_out3[29]                                                                                               ; filter_14:cic_I|section_out3[29]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; filter_14:cic_I|section_out4[24]                                                                                               ; filter_14:cic_I|section_out4[24]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; filter_14:cic_I|section_out4[8]                                                                                                ; filter_14:cic_I|section_out4[8]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; filter_14:cic_Q|section_out3[37]                                                                                               ; filter_14:cic_Q|section_out3[37]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; filter_14:cic_I|section_out3[37]                                                                                               ; filter_14:cic_I|section_out3[37]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; filter_14:cic_I|section_out1[35]                                                                                               ; filter_14:cic_I|section_out1[35]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; filter_14:cic_I|section_out4[17]                                                                                               ; filter_14:cic_I|section_out4[17]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; filter_14:cic_Q|section_out1[35]                                                                                               ; filter_14:cic_Q|section_out1[35]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; filter_14:cic_Q|diff1[9]                                                                                                       ; filter_14:cic_Q|diff2[8]                                                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; filter_14:cic_Q|section_out4[17]                                                                                               ; filter_14:cic_Q|section_out4[17]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; pulse[0]                                                                                                                       ; pulse[3]                                                                                                                                               ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out1[49]                                                                                               ; filter_14:cic_Q|section_out1[49]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out1[49]                                                                                               ; filter_14:cic_I|section_out1[49]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out1[41]                                                                                               ; filter_14:cic_Q|section_out1[41]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out1[39]                                                                                               ; filter_14:cic_Q|section_out1[39]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out3[27]                                                                                               ; filter_14:cic_Q|section_out3[27]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage0|Iout[11]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[10]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|input_register[2]                                                                                              ; filter_14:cic_Q|section_out1[2]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out2[0]                                                                                                ; filter_14:cic_Q|section_out2[0]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out1[5]                                                                                                ; filter_14:cic_Q|section_out1[5]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out1[7]                                                                                                ; filter_14:cic_Q|section_out1[7]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out1[9]                                                                                                ; filter_14:cic_Q|section_out1[9]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out2[2]                                                                                                ; filter_14:cic_I|section_out2[2]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out1[7]                                                                                                ; filter_14:cic_I|section_out1[7]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out1[9]                                                                                                ; filter_14:cic_I|section_out1[9]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out2[13]                                                                                               ; filter_14:cic_Q|section_out2[13]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out2[15]                                                                                               ; filter_14:cic_Q|section_out2[15]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out3[9]                                                                                                ; filter_14:cic_Q|section_out3[9]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out1[33]                                                                                               ; filter_14:cic_I|section_out1[33]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out3[11]                                                                                               ; filter_14:cic_Q|section_out3[11]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out1[37]                                                                                               ; filter_14:cic_I|section_out1[37]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out1[39]                                                                                               ; filter_14:cic_I|section_out1[39]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out1[33]                                                                                               ; filter_14:cic_Q|section_out1[33]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out1[41]                                                                                               ; filter_14:cic_I|section_out1[41]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out3[9]                                                                                                ; filter_14:cic_I|section_out3[9]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out1[37]                                                                                               ; filter_14:cic_Q|section_out1[37]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out3[11]                                                                                               ; filter_14:cic_I|section_out3[11]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out4[19]                                                                                               ; filter_14:cic_I|section_out4[19]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out2[39]                                                                                               ; filter_14:cic_I|section_out2[39]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out4[21]                                                                                               ; filter_14:cic_I|section_out4[21]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out3[25]                                                                                               ; filter_14:cic_Q|section_out3[25]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out4[15]                                                                                               ; filter_14:cic_Q|section_out4[15]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_I|section_out4[23]                                                                                               ; filter_14:cic_I|section_out4[23]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; filter_14:cic_Q|section_out4[19]                                                                                               ; filter_14:cic_Q|section_out4[19]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; reset_count[8]                                                                                                                 ; reset_count[8]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; reset_count[9]                                                                                                                 ; reset_count[9]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; filter_14:cic_I|section_out2[4]                                                                                                ; filter_14:cic_I|section_out2[4]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|alt_synch_pipe_iv7:ws_dgrp|dffpipe_c09:dffpipe10|dffe11a[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; filter_14:cic_I|section_out1[27]                                                                                               ; filter_14:cic_I|section_out2[23]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.361 ns                   ; 1.532 ns                 ;
; 1.172 ns                                ; filter_14:cic_Q|section_out2[47]                                                                                               ; filter_14:cic_Q|section_out2[47]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; filter_14:cic_I|section_out1[51]                                                                                               ; filter_14:cic_I|section_out1[51]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; filter_14:cic_I|section_out2[47]                                                                                               ; filter_14:cic_I|section_out2[47]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; filter_14:cic_Q|input_register[0]                                                                                              ; filter_14:cic_Q|section_out1[0]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------+
; tsu                                                                                   ;
+-------+--------------+------------+---------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                           ; To Clock ;
+-------+--------------+------------+---------+------------------------------+----------+
; N/A   ; None         ; 7.257 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 7.067 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 6.981 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 6.895 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 6.809 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 6.723 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 6.637 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 6.551 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A   ; None         ; 6.465 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A   ; None         ; 6.233 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A   ; None         ; 6.147 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A   ; None         ; 6.136 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 6.092 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 6.061 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A   ; None         ; 5.975 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[4]  ; clock    ;
; N/A   ; None         ; 5.957 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 5.946 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.902 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.890 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 5.889 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[3]  ; clock    ;
; N/A   ; None         ; 5.860 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 5.816 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 5.804 ns   ; FLAGC   ; SLWR~reg0                    ; IFCLK    ;
; N/A   ; None         ; 5.803 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[2]  ; clock    ;
; N/A   ; None         ; 5.774 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 5.773 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 5.767 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.737 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 5.730 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 5.717 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[1]  ; clock    ;
; N/A   ; None         ; 5.700 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.688 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 5.681 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 5.644 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 5.629 ns   ; ADC[7]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 5.614 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 5.602 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 5.600 ns   ; FLAGA   ; state_FX[0]                  ; IFCLK    ;
; N/A   ; None         ; 5.599 ns   ; FLAGA   ; SLOE~reg0                    ; IFCLK    ;
; N/A   ; None         ; 5.595 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 5.585 ns   ; FLAGA   ; state_FX[2]                  ; IFCLK    ;
; N/A   ; None         ; 5.583 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.558 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 5.547 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.528 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 5.516 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 5.509 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 5.497 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 5.477 ns   ; ADC[8]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 5.472 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 5.461 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 5.442 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 5.439 ns   ; ADC[7]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.430 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A   ; None         ; 5.423 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 5.416 ns   ; ADC[9]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 5.414 ns   ; FLAGC   ; state_FX[0]                  ; IFCLK    ;
; N/A   ; None         ; 5.411 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 5.408 ns   ; FLAGC   ; state_FX[1]                  ; IFCLK    ;
; N/A   ; None         ; 5.386 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A   ; None         ; 5.375 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 5.356 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 5.353 ns   ; ADC[7]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 5.344 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A   ; None         ; 5.337 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 5.331 ns   ; FLAGC   ; Tx_read_clock                ; IFCLK    ;
; N/A   ; None         ; 5.325 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 5.308 ns   ; ADC[10] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 5.300 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A   ; None         ; 5.289 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 5.287 ns   ; ADC[8]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.270 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 5.267 ns   ; ADC[7]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 5.251 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A   ; None         ; 5.239 ns   ; ADC[0]  ; cordic:rx_cordic|Istage0[0]  ; clock    ;
; N/A   ; None         ; 5.239 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 5.226 ns   ; ADC[9]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.203 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 5.203 ns   ; ADC[11] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 5.201 ns   ; ADC[8]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 5.184 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A   ; None         ; 5.181 ns   ; ADC[7]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 5.165 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A   ; None         ; 5.153 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 5.151 ns   ; ADC[12] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 5.140 ns   ; ADC[9]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 5.118 ns   ; ADC[10] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.117 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 5.115 ns   ; ADC[8]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 5.112 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A   ; None         ; 5.098 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A   ; None         ; 5.095 ns   ; ADC[7]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 5.068 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A   ; None         ; 5.067 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A   ; None         ; 5.054 ns   ; ADC[9]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 5.032 ns   ; ADC[10] ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 5.031 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A   ; None         ; 5.029 ns   ; ADC[8]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 5.026 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A   ; None         ; 5.013 ns   ; ADC[11] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 5.009 ns   ; ADC[7]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 4.982 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A   ; None         ; 4.981 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A   ; None         ; 4.968 ns   ; ADC[9]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 4.961 ns   ; ADC[12] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 4.946 ns   ; ADC[10] ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 4.945 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A   ; None         ; 4.943 ns   ; ADC[8]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 4.940 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A   ; None         ; 4.933 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A   ; None         ; 4.927 ns   ; ADC[11] ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 4.923 ns   ; ADC[7]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A   ; None         ; 4.896 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A   ; None         ; 4.882 ns   ; ADC[9]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 4.875 ns   ; ADC[12] ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 4.866 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A   ; None         ; 4.860 ns   ; ADC[10] ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 4.857 ns   ; ADC[8]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 4.854 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[4]  ; clock    ;
; N/A   ; None         ; 4.847 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A   ; None         ; 4.841 ns   ; ADC[11] ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 4.837 ns   ; ADC[7]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A   ; None         ; 4.832 ns   ; ADC[15] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 4.810 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[4]  ; clock    ;
; N/A   ; None         ; 4.796 ns   ; ADC[9]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 4.789 ns   ; ADC[12] ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A   ; None         ; 4.780 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A   ; None         ; 4.774 ns   ; ADC[10] ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 4.771 ns   ; ADC[8]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A   ; None         ; 4.768 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[3]  ; clock    ;
; N/A   ; None         ; 4.761 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A   ; None         ; 4.755 ns   ; ADC[11] ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 4.749 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A   ; None         ; 4.739 ns   ; FLAGC   ; SLEN                         ; IFCLK    ;
; N/A   ; None         ; 4.724 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[3]  ; clock    ;
; N/A   ; None         ; 4.713 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A   ; None         ; 4.694 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A   ; None         ; 4.682 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[2]  ; clock    ;
; N/A   ; None         ; 4.675 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[4]  ; clock    ;
; N/A   ; None         ; 4.663 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A   ; None         ; 4.613 ns   ; ADC[13] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 4.539 ns   ; ADC[14] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A   ; None         ; 4.423 ns   ; ADC[13] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 4.349 ns   ; ADC[14] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 4.337 ns   ; ADC[13] ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 4.319 ns   ; ADC[9]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A   ; None         ; 4.309 ns   ; ADC[12] ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A   ; None         ; 4.294 ns   ; ADC[10] ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A   ; None         ; 4.291 ns   ; ADC[8]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A   ; None         ; 4.278 ns   ; ADC[11] ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A   ; None         ; 4.244 ns   ; ADC[15] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A   ; None         ; 4.237 ns   ; ADC[2]  ; cordic:rx_cordic|Istage0[2]  ; clock    ;
; N/A   ; None         ; 4.226 ns   ; ADC[6]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A   ; None         ; 4.207 ns   ; ADC[4]  ; cordic:rx_cordic|Istage0[4]  ; clock    ;
; N/A   ; None         ; 4.204 ns   ; ADC[1]  ; cordic:rx_cordic|Istage0[1]  ; clock    ;
; N/A   ; None         ; 4.197 ns   ; ADC[3]  ; cordic:rx_cordic|Istage0[3]  ; clock    ;
; N/A   ; None         ; 4.193 ns   ; ADC[7]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A   ; None         ; 4.185 ns   ; ADC[5]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A   ; None         ; 3.869 ns   ; ADC[14] ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A   ; None         ; 3.860 ns   ; ADC[13] ; cordic:rx_cordic|Istage0[13] ; clock    ;
+-------+--------------+------------+---------+------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 13.380 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 13.153 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 12.763 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 12.581 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.491 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 12.382 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 12.347 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 12.345 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 12.344 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 12.312 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.146 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 12.045 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.784 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.719 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.424 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.378 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 9.886 ns   ; filter_14:cic_I|ce_out_reg                                                                                                     ; LED[0]      ; clock      ;
; N/A   ; None         ; 9.723 ns   ; data_ready                                                                                                                     ; LED[2]      ; clock      ;
; N/A   ; None         ; 9.462 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 9.462 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.798 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.798 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.798 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.055 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.055 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.035 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 7.908 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.688 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.678 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.674 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 7.664 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.594 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.331 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.321 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 7.321 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.301 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.209 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.161 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+-------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To     ;
+-------+-------------------+-----------------+-------+--------+
; N/A   ; None              ; 11.550 ns       ; FLAGC ; LED[1] ;
; N/A   ; None              ; 11.081 ns       ; FLAGA ; LED[7] ;
+-------+-------------------+-----------------+-------+--------+


+---------------------------------------------------------------------------------------------+
; th                                                                                          ;
+---------------+-------------+-----------+---------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                           ; To Clock ;
+---------------+-------------+-----------+---------+------------------------------+----------+
; N/A           ; None        ; -3.594 ns ; ADC[13] ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -3.603 ns ; ADC[14] ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -3.919 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A           ; None        ; -3.927 ns ; ADC[7]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A           ; None        ; -3.931 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[3]  ; clock    ;
; N/A           ; None        ; -3.938 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[1]  ; clock    ;
; N/A           ; None        ; -3.941 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[4]  ; clock    ;
; N/A           ; None        ; -3.960 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A           ; None        ; -3.971 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[2]  ; clock    ;
; N/A           ; None        ; -3.978 ns ; ADC[15] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -3.979 ns ; ADC[15] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -4.012 ns ; ADC[11] ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -4.025 ns ; ADC[8]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A           ; None        ; -4.028 ns ; ADC[10] ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -4.043 ns ; ADC[12] ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -4.053 ns ; ADC[9]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A           ; None        ; -4.071 ns ; ADC[13] ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -4.083 ns ; ADC[14] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -4.157 ns ; ADC[13] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -4.273 ns ; ADC[14] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -4.347 ns ; ADC[13] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -4.397 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A           ; None        ; -4.409 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[4]  ; clock    ;
; N/A           ; None        ; -4.416 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[2]  ; clock    ;
; N/A           ; None        ; -4.428 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A           ; None        ; -4.447 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A           ; None        ; -4.458 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[3]  ; clock    ;
; N/A           ; None        ; -4.473 ns ; FLAGC   ; SLEN                         ; IFCLK    ;
; N/A           ; None        ; -4.483 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A           ; None        ; -4.489 ns ; ADC[11] ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -4.495 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A           ; None        ; -4.502 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[3]  ; clock    ;
; N/A           ; None        ; -4.505 ns ; ADC[8]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A           ; None        ; -4.508 ns ; ADC[10] ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -4.514 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A           ; None        ; -4.523 ns ; ADC[12] ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -4.530 ns ; ADC[9]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -4.544 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[4]  ; clock    ;
; N/A           ; None        ; -4.571 ns ; ADC[7]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A           ; None        ; -4.575 ns ; ADC[11] ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -4.581 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A           ; None        ; -4.588 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[4]  ; clock    ;
; N/A           ; None        ; -4.591 ns ; ADC[8]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -4.594 ns ; ADC[10] ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -4.600 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A           ; None        ; -4.609 ns ; ADC[12] ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -4.616 ns ; ADC[9]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -4.630 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A           ; None        ; -4.657 ns ; ADC[7]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A           ; None        ; -4.661 ns ; ADC[11] ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -4.667 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A           ; None        ; -4.674 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A           ; None        ; -4.677 ns ; ADC[8]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -4.679 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A           ; None        ; -4.680 ns ; ADC[10] ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -4.695 ns ; ADC[12] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -4.702 ns ; ADC[9]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -4.715 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A           ; None        ; -4.716 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A           ; None        ; -4.743 ns ; ADC[7]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -4.747 ns ; ADC[11] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -4.760 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A           ; None        ; -4.763 ns ; ADC[8]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -4.765 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A           ; None        ; -4.766 ns ; ADC[10] ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -4.788 ns ; ADC[9]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -4.801 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A           ; None        ; -4.802 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A           ; None        ; -4.829 ns ; ADC[7]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -4.832 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A           ; None        ; -4.846 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A           ; None        ; -4.849 ns ; ADC[8]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -4.851 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -4.852 ns ; ADC[10] ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -4.874 ns ; ADC[9]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -4.885 ns ; ADC[12] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -4.887 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -4.899 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A           ; None        ; -4.915 ns ; ADC[7]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -4.918 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A           ; None        ; -4.935 ns ; ADC[8]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -4.937 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -4.937 ns ; ADC[11] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -4.960 ns ; ADC[9]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -4.973 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[0]  ; clock    ;
; N/A           ; None        ; -4.973 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -4.985 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A           ; None        ; -5.001 ns ; ADC[7]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -5.004 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -5.021 ns ; ADC[8]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -5.023 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -5.034 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A           ; None        ; -5.042 ns ; ADC[10] ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -5.059 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -5.065 ns ; FLAGC   ; Tx_read_clock                ; IFCLK    ;
; N/A           ; None        ; -5.071 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -5.078 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A           ; None        ; -5.087 ns ; ADC[7]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -5.090 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -5.109 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -5.120 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A           ; None        ; -5.142 ns ; FLAGC   ; state_FX[1]                  ; IFCLK    ;
; N/A           ; None        ; -5.145 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -5.148 ns ; FLAGC   ; state_FX[0]                  ; IFCLK    ;
; N/A           ; None        ; -5.149 ns ; FLAGC   ; SLWR~reg0                    ; IFCLK    ;
; N/A           ; None        ; -5.150 ns ; ADC[9]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -5.157 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -5.164 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A           ; None        ; -5.173 ns ; ADC[7]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -5.176 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -5.195 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -5.206 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -5.211 ns ; ADC[8]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -5.231 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -5.243 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -5.250 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -5.262 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -5.281 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -5.292 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -5.317 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -5.319 ns ; FLAGA   ; state_FX[2]                  ; IFCLK    ;
; N/A           ; None        ; -5.329 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -5.333 ns ; FLAGA   ; SLOE~reg0                    ; IFCLK    ;
; N/A           ; None        ; -5.334 ns ; FLAGA   ; state_FX[0]                  ; IFCLK    ;
; N/A           ; None        ; -5.336 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -5.348 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -5.363 ns ; ADC[7]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -5.378 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -5.415 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -5.422 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -5.434 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -5.451 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[1]  ; clock    ;
; N/A           ; None        ; -5.464 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -5.471 ns ; ADC[6]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -5.501 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -5.507 ns ; ADC[5]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -5.508 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -5.537 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[2]  ; clock    ;
; N/A           ; None        ; -5.550 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -5.594 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -5.623 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[3]  ; clock    ;
; N/A           ; None        ; -5.624 ns ; ADC[4]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -5.636 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -5.680 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -5.691 ns ; ADC[3]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -5.709 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[4]  ; clock    ;
; N/A           ; None        ; -5.795 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[5]  ; clock    ;
; N/A           ; None        ; -5.826 ns ; ADC[2]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -5.870 ns ; ADC[1]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
; N/A           ; None        ; -5.881 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[6]  ; clock    ;
; N/A           ; None        ; -5.967 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[7]  ; clock    ;
; N/A           ; None        ; -6.199 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[8]  ; clock    ;
; N/A           ; None        ; -6.285 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[9]  ; clock    ;
; N/A           ; None        ; -6.371 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[10] ; clock    ;
; N/A           ; None        ; -6.457 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[11] ; clock    ;
; N/A           ; None        ; -6.543 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[12] ; clock    ;
; N/A           ; None        ; -6.629 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[13] ; clock    ;
; N/A           ; None        ; -6.715 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[14] ; clock    ;
; N/A           ; None        ; -6.801 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[15] ; clock    ;
; N/A           ; None        ; -6.991 ns ; ADC[0]  ; cordic:rx_cordic|Istage0[16] ; clock    ;
+---------------+-------------+-----------+---------+------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                      ;
+-----------------+---------+------------------+-----------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                          ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-----------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; delayed_wrptr_g  ; rs_dgwp|dffpipe6|dffe7a     ; dcfifo_f2c1 ; Node named delayed_wrptr_g removed during synthesis  ;
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe8|dffe9a ; dcfifo_f2c1 ; Node named previous_rdempty removed during synthesis ;
+-----------------+---------+------------------+-----------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 29 20:27:15 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "clock_8" as buffer
    Info: Detected ripple clock "clock_count[2]" as buffer
    Info: Detected ripple clock "data_flag" as buffer
Info: Slack time is -1.575 ns for clock "clock" between source register "filter_14:cic_I|section_out4[7]" and destination register "filter_14:cic_I|output_register[23]"
    Info: Fmax is 86.39 MHz (period= 11.575 ns)
    Info: + Largest register to register requirement is 9.797 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.061 ns
            Info: + Shortest clock path from clock "clock" to destination register is 3.712 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 1440; CLK Node = 'clock'
                Info: 2: + IC(2.051 ns) + CELL(0.666 ns) = 3.712 ns; Loc. = LCFF_X17_Y2_N25; Fanout = 1; REG Node = 'filter_14:cic_I|output_register[23]'
                Info: Total cell delay = 1.661 ns ( 44.75 % )
                Info: Total interconnect delay = 2.051 ns ( 55.25 % )
            Info: - Longest clock path from clock "clock" to source register is 3.651 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 1440; CLK Node = 'clock'
                Info: 2: + IC(1.990 ns) + CELL(0.666 ns) = 3.651 ns; Loc. = LCFF_X21_Y4_N31; Fanout = 5; REG Node = 'filter_14:cic_I|section_out4[7]'
                Info: Total cell delay = 1.661 ns ( 45.49 % )
                Info: Total interconnect delay = 1.990 ns ( 54.51 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 11.372 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y4_N31; Fanout = 5; REG Node = 'filter_14:cic_I|section_out4[7]'
        Info: 2: + IC(1.505 ns) + CELL(0.596 ns) = 2.101 ns; Loc. = LCCOMB_X20_Y3_N10; Fanout = 2; COMB Node = 'filter_14:cic_I|Add5~427'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.187 ns; Loc. = LCCOMB_X20_Y3_N12; Fanout = 2; COMB Node = 'filter_14:cic_I|Add5~429'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 2.377 ns; Loc. = LCCOMB_X20_Y3_N14; Fanout = 2; COMB Node = 'filter_14:cic_I|Add5~431'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.463 ns; Loc. = LCCOMB_X20_Y3_N16; Fanout = 2; COMB Node = 'filter_14:cic_I|Add5~433'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.549 ns; Loc. = LCCOMB_X20_Y3_N18; Fanout = 2; COMB Node = 'filter_14:cic_I|Add5~435'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.635 ns; Loc. = LCCOMB_X20_Y3_N20; Fanout = 2; COMB Node = 'filter_14:cic_I|Add5~437'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 3.141 ns; Loc. = LCCOMB_X20_Y3_N22; Fanout = 3; COMB Node = 'filter_14:cic_I|Add5~438'
        Info: 9: + IC(1.026 ns) + CELL(0.596 ns) = 4.763 ns; Loc. = LCCOMB_X19_Y3_N20; Fanout = 2; COMB Node = 'filter_14:cic_I|Add6~423'
        Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 5.269 ns; Loc. = LCCOMB_X19_Y3_N22; Fanout = 3; COMB Node = 'filter_14:cic_I|Add6~424'
        Info: 11: + IC(1.041 ns) + CELL(0.596 ns) = 6.906 ns; Loc. = LCCOMB_X18_Y3_N22; Fanout = 2; COMB Node = 'filter_14:cic_I|Add7~409'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 6.992 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 2; COMB Node = 'filter_14:cic_I|Add7~411'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.078 ns; Loc. = LCCOMB_X18_Y3_N26; Fanout = 2; COMB Node = 'filter_14:cic_I|Add7~413'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 7.164 ns; Loc. = LCCOMB_X18_Y3_N28; Fanout = 2; COMB Node = 'filter_14:cic_I|Add7~415'
        Info: 15: + IC(0.000 ns) + CELL(0.175 ns) = 7.339 ns; Loc. = LCCOMB_X18_Y3_N30; Fanout = 2; COMB Node = 'filter_14:cic_I|Add7~417'
        Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 7.845 ns; Loc. = LCCOMB_X18_Y2_N0; Fanout = 3; COMB Node = 'filter_14:cic_I|Add7~418'
        Info: 17: + IC(1.053 ns) + CELL(0.724 ns) = 9.622 ns; Loc. = LCCOMB_X17_Y3_N30; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[10]~215'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 9.708 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[11]~216'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 9.794 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[12]~217'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 9.880 ns; Loc. = LCCOMB_X17_Y2_N4; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[13]~218'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 9.966 ns; Loc. = LCCOMB_X17_Y2_N6; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[14]~219'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 10.052 ns; Loc. = LCCOMB_X17_Y2_N8; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[15]~220'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 10.138 ns; Loc. = LCCOMB_X17_Y2_N10; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[16]~221'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 10.224 ns; Loc. = LCCOMB_X17_Y2_N12; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[17]~222'
        Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 10.414 ns; Loc. = LCCOMB_X17_Y2_N14; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[18]~223'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 10.500 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[19]~224'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 10.586 ns; Loc. = LCCOMB_X17_Y2_N18; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[20]~225'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 10.672 ns; Loc. = LCCOMB_X17_Y2_N20; Fanout = 2; COMB Node = 'filter_14:cic_I|output_register[21]~226'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 10.758 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 1; COMB Node = 'filter_14:cic_I|output_register[22]~227'
        Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 11.264 ns; Loc. = LCCOMB_X17_Y2_N24; Fanout = 1; COMB Node = 'filter_14:cic_I|output_register[23]~143'
        Info: 31: + IC(0.000 ns) + CELL(0.108 ns) = 11.372 ns; Loc. = LCFF_X17_Y2_N25; Fanout = 1; REG Node = 'filter_14:cic_I|output_register[23]'
        Info: Total cell delay = 6.747 ns ( 59.33 % )
        Info: Total interconnect delay = 4.625 ns ( 40.67 % )
Warning: Can't achieve timing requirement Clock Setup: 'clock' along 332 path(s). See Report window for details.
Info: Clock "IFCLK" Internal fmax is restricted to 163.03 MHz between source memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg0" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 3.641 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y9; Fanout = 2; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y9; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]'
            Info: Total cell delay = 3.641 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.020 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 6.175 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.841 ns) + CELL(0.970 ns) = 3.081 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 3; REG Node = 'Tx_read_clock'
                Info: 4: + IC(1.515 ns) + CELL(0.000 ns) = 4.596 ns; Loc. = CLKCTRL_G0; Fanout = 130; COMB Node = 'Tx_read_clock~clkctrl'
                Info: 5: + IC(0.764 ns) + CELL(0.815 ns) = 6.175 ns; Loc. = M4K_X11_Y9; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]'
                Info: Total cell delay = 2.915 ns ( 47.21 % )
                Info: Total interconnect delay = 3.260 ns ( 52.79 % )
            Info: - Longest clock path from clock "IFCLK" to source memory is 6.195 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.841 ns) + CELL(0.970 ns) = 3.081 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 3; REG Node = 'Tx_read_clock'
                Info: 4: + IC(1.515 ns) + CELL(0.000 ns) = 4.596 ns; Loc. = CLKCTRL_G0; Fanout = 130; COMB Node = 'Tx_read_clock~clkctrl'
                Info: 5: + IC(0.764 ns) + CELL(0.835 ns) = 6.195 ns; Loc. = M4K_X11_Y9; Fanout = 2; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg0'
                Info: Total cell delay = 2.935 ns ( 47.38 % )
                Info: Total interconnect delay = 3.260 ns ( 52.62 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: Minimum slack time is 499 ps for clock "clock" between source register "phase_accumulator:rx_phase_accumulator|phase_out[31]" and destination register "phase_accumulator:rx_phase_accumulator|phase_out[31]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 2; REG Node = 'phase_accumulator:rx_phase_accumulator|phase_out[31]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 34; COMB Node = 'cordic:rx_cordic|Istage0~242'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 2; REG Node = 'phase_accumulator:rx_phase_accumulator|phase_out[31]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clock" to destination register is 3.535 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 1440; CLK Node = 'clock'
                Info: 2: + IC(1.874 ns) + CELL(0.666 ns) = 3.535 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 2; REG Node = 'phase_accumulator:rx_phase_accumulator|phase_out[31]'
                Info: Total cell delay = 1.661 ns ( 46.99 % )
                Info: Total interconnect delay = 1.874 ns ( 53.01 % )
            Info: - Shortest clock path from clock "clock" to source register is 3.535 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 1440; CLK Node = 'clock'
                Info: 2: + IC(1.874 ns) + CELL(0.666 ns) = 3.535 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 2; REG Node = 'phase_accumulator:rx_phase_accumulator|phase_out[31]'
                Info: Total cell delay = 1.661 ns ( 46.99 % )
                Info: Total interconnect delay = 1.874 ns ( 53.01 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "cordic:rx_cordic|Istage0[16]" (data pin = "ADC[0]", clock pin = "clock") is 7.257 ns
    Info: + Longest pin to register delay is 10.775 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 1; PIN Node = 'ADC[0]'
        Info: 2: + IC(6.065 ns) + CELL(0.651 ns) = 7.721 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 2; COMB Node = 'cordic:rx_cordic|Add0~489'
        Info: 3: + IC(0.361 ns) + CELL(0.596 ns) = 8.678 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[0]~243'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 8.764 ns; Loc. = LCCOMB_X24_Y7_N18; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[1]~244'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 8.850 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[2]~245'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.936 ns; Loc. = LCCOMB_X24_Y7_N22; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[3]~246'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 9.022 ns; Loc. = LCCOMB_X24_Y7_N24; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[4]~247'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.108 ns; Loc. = LCCOMB_X24_Y7_N26; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[5]~248'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.194 ns; Loc. = LCCOMB_X24_Y7_N28; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[6]~249'
        Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 9.369 ns; Loc. = LCCOMB_X24_Y7_N30; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[7]~250'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.455 ns; Loc. = LCCOMB_X24_Y6_N0; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[8]~251'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.541 ns; Loc. = LCCOMB_X24_Y6_N2; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[9]~252'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.627 ns; Loc. = LCCOMB_X24_Y6_N4; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[10]~253'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 9.713 ns; Loc. = LCCOMB_X24_Y6_N6; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[11]~254'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 9.799 ns; Loc. = LCCOMB_X24_Y6_N8; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[12]~255'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 9.885 ns; Loc. = LCCOMB_X24_Y6_N10; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[13]~256'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 9.971 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 2; COMB Node = 'cordic:rx_cordic|Istage0[14]~257'
        Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 10.161 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 1; COMB Node = 'cordic:rx_cordic|Istage0[15]~258'
        Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 10.667 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 1; COMB Node = 'cordic:rx_cordic|Istage0[16]~241'
        Info: 20: + IC(0.000 ns) + CELL(0.108 ns) = 10.775 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 4; REG Node = 'cordic:rx_cordic|Istage0[16]'
        Info: Total cell delay = 4.349 ns ( 40.36 % )
        Info: Total interconnect delay = 6.426 ns ( 59.64 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.478 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 1440; CLK Node = 'clock'
        Info: 2: + IC(1.817 ns) + CELL(0.666 ns) = 3.478 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 4; REG Node = 'cordic:rx_cordic|Istage0[16]'
        Info: Total cell delay = 1.661 ns ( 47.76 % )
        Info: Total interconnect delay = 1.817 ns ( 52.24 % )
Info: tco from clock "IFCLK" to destination pin "FX2_FD[4]" through memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]" is 13.380 ns
    Info: + Longest clock path from clock "IFCLK" to source memory is 6.187 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.970 ns) = 3.081 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 3; REG Node = 'Tx_read_clock'
        Info: 4: + IC(1.515 ns) + CELL(0.000 ns) = 4.596 ns; Loc. = CLKCTRL_G0; Fanout = 130; COMB Node = 'Tx_read_clock~clkctrl'
        Info: 5: + IC(0.776 ns) + CELL(0.815 ns) = 6.187 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]'
        Info: Total cell delay = 2.915 ns ( 47.11 % )
        Info: Total interconnect delay = 3.272 ns ( 52.89 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 6.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_f2c1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]'
        Info: 2: + IC(3.518 ns) + CELL(3.306 ns) = 6.933 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'FX2_FD[4]'
        Info: Total cell delay = 3.415 ns ( 49.26 % )
        Info: Total interconnect delay = 3.518 ns ( 50.74 % )
Info: Longest tpd from source pin "FLAGC" to destination pin "LED[1]" is 11.550 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'
    Info: 2: + IC(7.249 ns) + CELL(3.286 ns) = 11.550 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED[1]'
    Info: Total cell delay = 4.301 ns ( 37.24 % )
    Info: Total interconnect delay = 7.249 ns ( 62.76 % )
Info: th for register "cordic:rx_cordic|Istage0[13]" (data pin = "ADC[13]", clock pin = "clock") is -3.594 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.478 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_118; Fanout = 1440; CLK Node = 'clock'
        Info: 2: + IC(1.817 ns) + CELL(0.666 ns) = 3.478 ns; Loc. = LCFF_X24_Y6_N11; Fanout = 3; REG Node = 'cordic:rx_cordic|Istage0[13]'
        Info: Total cell delay = 1.661 ns ( 47.76 % )
        Info: Total interconnect delay = 1.817 ns ( 52.24 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.378 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_128; Fanout = 2; PIN Node = 'ADC[13]'
        Info: 2: + IC(5.635 ns) + CELL(0.650 ns) = 7.270 ns; Loc. = LCCOMB_X24_Y6_N10; Fanout = 1; COMB Node = 'cordic:rx_cordic|Istage0[13]~238'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.378 ns; Loc. = LCFF_X24_Y6_N11; Fanout = 3; REG Node = 'cordic:rx_cordic|Istage0[13]'
        Info: Total cell delay = 1.743 ns ( 23.62 % )
        Info: Total interconnect delay = 5.635 ns ( 76.38 % )
Critical Warning: Timing requirements were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Processing ended: Tue Aug 29 20:27:20 2006
    Info: Elapsed time: 00:00:05


