/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* E_L */
#define E_L__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define E_L__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define E_L__INTC_MASK 0x01u
#define E_L__INTC_NUMBER 0u
#define E_L__INTC_PRIOR_NUM 3u
#define E_L__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define E_L__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define E_L__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* E_R */
#define E_R__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define E_R__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define E_R__INTC_MASK 0x02u
#define E_R__INTC_NUMBER 1u
#define E_R__INTC_PRIOR_NUM 3u
#define E_R__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define E_R__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define E_R__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM */
#define PWM_PWMUDB_genblk1_ctrlreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk1_ctrlreg__0__POS 0
#define PWM_PWMUDB_genblk1_ctrlreg__1__MASK 0x02u
#define PWM_PWMUDB_genblk1_ctrlreg__1__POS 1
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk1_ctrlreg__2__POS 2
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x87u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1
#define PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB01_A0
#define PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB01_A1
#define PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB01_D0
#define PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB01_D1
#define PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB01_F0
#define PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB01_F1

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Rx_1__0__MASK 0x08u
#define Rx_1__0__PC CYREG_PRT2_PC3
#define Rx_1__0__PORT 2u
#define Rx_1__0__SHIFT 3u
#define Rx_1__AG CYREG_PRT2_AG
#define Rx_1__AMUX CYREG_PRT2_AMUX
#define Rx_1__BIE CYREG_PRT2_BIE
#define Rx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rx_1__BYP CYREG_PRT2_BYP
#define Rx_1__CTL CYREG_PRT2_CTL
#define Rx_1__DM0 CYREG_PRT2_DM0
#define Rx_1__DM1 CYREG_PRT2_DM1
#define Rx_1__DM2 CYREG_PRT2_DM2
#define Rx_1__DR CYREG_PRT2_DR
#define Rx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Rx_1__MASK 0x08u
#define Rx_1__PORT 2u
#define Rx_1__PRT CYREG_PRT2_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rx_1__PS CYREG_PRT2_PS
#define Rx_1__SHIFT 3u
#define Rx_1__SLW CYREG_PRT2_SLW

/* SG90 */
#define SG90__0__INTTYPE CYREG_PICU0_INTTYPE2
#define SG90__0__MASK 0x04u
#define SG90__0__PC CYREG_PRT0_PC2
#define SG90__0__PORT 0u
#define SG90__0__SHIFT 2u
#define SG90__AG CYREG_PRT0_AG
#define SG90__AMUX CYREG_PRT0_AMUX
#define SG90__BIE CYREG_PRT0_BIE
#define SG90__BIT_MASK CYREG_PRT0_BIT_MASK
#define SG90__BYP CYREG_PRT0_BYP
#define SG90__CTL CYREG_PRT0_CTL
#define SG90__DM0 CYREG_PRT0_DM0
#define SG90__DM1 CYREG_PRT0_DM1
#define SG90__DM2 CYREG_PRT0_DM2
#define SG90__DR CYREG_PRT0_DR
#define SG90__INP_DIS CYREG_PRT0_INP_DIS
#define SG90__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SG90__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SG90__LCD_EN CYREG_PRT0_LCD_EN
#define SG90__MASK 0x04u
#define SG90__PORT 0u
#define SG90__PRT CYREG_PRT0_PRT
#define SG90__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SG90__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SG90__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SG90__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SG90__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SG90__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SG90__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SG90__PS CYREG_PRT0_PS
#define SG90__SHIFT 2u
#define SG90__SLW CYREG_PRT0_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Tx_1__0__MASK 0x08u
#define Tx_1__0__PC CYREG_PRT0_PC3
#define Tx_1__0__PORT 0u
#define Tx_1__0__SHIFT 3u
#define Tx_1__AG CYREG_PRT0_AG
#define Tx_1__AMUX CYREG_PRT0_AMUX
#define Tx_1__BIE CYREG_PRT0_BIE
#define Tx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_1__BYP CYREG_PRT0_BYP
#define Tx_1__CTL CYREG_PRT0_CTL
#define Tx_1__DM0 CYREG_PRT0_DM0
#define Tx_1__DM1 CYREG_PRT0_DM1
#define Tx_1__DM2 CYREG_PRT0_DM2
#define Tx_1__DR CYREG_PRT0_DR
#define Tx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_1__MASK 0x08u
#define Tx_1__PORT 0u
#define Tx_1__PRT CYREG_PRT0_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_1__PS CYREG_PRT0_PS
#define Tx_1__SHIFT 3u
#define Tx_1__SLW CYREG_PRT0_SLW

/* UART */
#define UART_RPi_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_RPi_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_RPi_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_RPi_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_RPi_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_RPi_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_RPi_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_RPi_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_RPi_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_RPi_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_RPi_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB14_CTL
#define UART_RPi_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_RPi_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB14_CTL
#define UART_RPi_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_RPi_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_RPi_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_RPi_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB14_MSK
#define UART_RPi_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_RPi_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_RPi_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB14_MSK
#define UART_RPi_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_RPi_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB14_ST
#define UART_RPi_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_RPi_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_RPi_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_RPi_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_RPi_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_RPi_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_RPi_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_RPi_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_RPi_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define UART_RPi_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define UART_RPi_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_RPi_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define UART_RPi_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define UART_RPi_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_RPi_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_RPi_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define UART_RPi_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define UART_RPi_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_RPi_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_RPi_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_RPi_BUART_sRX_RxSts__3__POS 3
#define UART_RPi_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_RPi_BUART_sRX_RxSts__4__POS 4
#define UART_RPi_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_RPi_BUART_sRX_RxSts__5__POS 5
#define UART_RPi_BUART_sRX_RxSts__MASK 0x38u
#define UART_RPi_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_RPi_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_RPi_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB15_ST
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB02_A0
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB02_A1
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB02_D0
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB02_D1
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB02_F0
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB02_F1
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_RPi_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_RPi_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_RPi_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_RPi_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_RPi_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_RPi_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_RPi_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_RPi_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_RPi_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define UART_RPi_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define UART_RPi_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_RPi_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define UART_RPi_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define UART_RPi_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_RPi_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_RPi_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define UART_RPi_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define UART_RPi_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_RPi_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_RPi_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_RPi_BUART_sTX_TxSts__0__POS 0
#define UART_RPi_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_RPi_BUART_sTX_TxSts__1__POS 1
#define UART_RPi_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_RPi_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_RPi_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_RPi_BUART_sTX_TxSts__2__POS 2
#define UART_RPi_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_RPi_BUART_sTX_TxSts__3__POS 3
#define UART_RPi_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_RPi_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB04_MSK
#define UART_RPi_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_RPi_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB04_ST
#define UART_RPi_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_RPi_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_RPi_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_RPi_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_RPi_IntClock__INDEX 0x00u
#define UART_RPi_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_RPi_IntClock__PM_ACT_MSK 0x01u
#define UART_RPi_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_RPi_IntClock__PM_STBY_MSK 0x01u
#define UART_RPi_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RPi_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RPi_RXInternalInterrupt__INTC_MASK 0x08u
#define UART_RPi_RXInternalInterrupt__INTC_NUMBER 3u
#define UART_RPi_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RPi_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define UART_RPi_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RPi_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_tx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define UART_tx__0__MASK 0x80u
#define UART_tx__0__PC CYREG_PRT12_PC7
#define UART_tx__0__PORT 12u
#define UART_tx__0__SHIFT 7u
#define UART_tx__AG CYREG_PRT12_AG
#define UART_tx__BIE CYREG_PRT12_BIE
#define UART_tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define UART_tx__BYP CYREG_PRT12_BYP
#define UART_tx__DM0 CYREG_PRT12_DM0
#define UART_tx__DM1 CYREG_PRT12_DM1
#define UART_tx__DM2 CYREG_PRT12_DM2
#define UART_tx__DR CYREG_PRT12_DR
#define UART_tx__INP_DIS CYREG_PRT12_INP_DIS
#define UART_tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define UART_tx__MASK 0x80u
#define UART_tx__PORT 12u
#define UART_tx__PRT CYREG_PRT12_PRT
#define UART_tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define UART_tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define UART_tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define UART_tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define UART_tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define UART_tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define UART_tx__PS CYREG_PRT12_PS
#define UART_tx__SHIFT 7u
#define UART_tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define UART_tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define UART_tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define UART_tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define UART_tx__SLW CYREG_PRT12_SLW

/* US_L */
#define US_L_Sync_ctrl_reg__0__MASK 0x01u
#define US_L_Sync_ctrl_reg__0__POS 0
#define US_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define US_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define US_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define US_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define US_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define US_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define US_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define US_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define US_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define US_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define US_L_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define US_L_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define US_L_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define US_L_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define US_L_Sync_ctrl_reg__MASK 0x01u
#define US_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define US_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define US_L_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* US_R */
#define US_R_Sync_ctrl_reg__0__MASK 0x01u
#define US_R_Sync_ctrl_reg__0__POS 0
#define US_R_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define US_R_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define US_R_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define US_R_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define US_R_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define US_R_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define US_R_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define US_R_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define US_R_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define US_R_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define US_R_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define US_R_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define US_R_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define US_R_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define US_R_Sync_ctrl_reg__MASK 0x01u
#define US_R_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define US_R_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define US_R_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* I2C_1 */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL_1__0__MASK 0x10u
#define SCL_1__0__PC CYREG_PRT12_PC4
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 4u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x10u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 4u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA_1__0__MASK 0x20u
#define SDA_1__0__PC CYREG_PRT12_PC5
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 5u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x20u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 5u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* STP_0 */
#define STP_0__0__INTTYPE CYREG_PICU3_INTTYPE0
#define STP_0__0__MASK 0x01u
#define STP_0__0__PC CYREG_PRT3_PC0
#define STP_0__0__PORT 3u
#define STP_0__0__SHIFT 0u
#define STP_0__AG CYREG_PRT3_AG
#define STP_0__AMUX CYREG_PRT3_AMUX
#define STP_0__BIE CYREG_PRT3_BIE
#define STP_0__BIT_MASK CYREG_PRT3_BIT_MASK
#define STP_0__BYP CYREG_PRT3_BYP
#define STP_0__CTL CYREG_PRT3_CTL
#define STP_0__DM0 CYREG_PRT3_DM0
#define STP_0__DM1 CYREG_PRT3_DM1
#define STP_0__DM2 CYREG_PRT3_DM2
#define STP_0__DR CYREG_PRT3_DR
#define STP_0__INP_DIS CYREG_PRT3_INP_DIS
#define STP_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define STP_0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define STP_0__LCD_EN CYREG_PRT3_LCD_EN
#define STP_0__MASK 0x01u
#define STP_0__PORT 3u
#define STP_0__PRT CYREG_PRT3_PRT
#define STP_0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define STP_0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define STP_0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define STP_0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define STP_0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define STP_0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define STP_0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define STP_0__PS CYREG_PRT3_PS
#define STP_0__SHIFT 0u
#define STP_0__SLW CYREG_PRT3_SLW

/* STP_1 */
#define STP_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define STP_1__0__MASK 0x02u
#define STP_1__0__PC CYREG_PRT3_PC1
#define STP_1__0__PORT 3u
#define STP_1__0__SHIFT 1u
#define STP_1__AG CYREG_PRT3_AG
#define STP_1__AMUX CYREG_PRT3_AMUX
#define STP_1__BIE CYREG_PRT3_BIE
#define STP_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define STP_1__BYP CYREG_PRT3_BYP
#define STP_1__CTL CYREG_PRT3_CTL
#define STP_1__DM0 CYREG_PRT3_DM0
#define STP_1__DM1 CYREG_PRT3_DM1
#define STP_1__DM2 CYREG_PRT3_DM2
#define STP_1__DR CYREG_PRT3_DR
#define STP_1__INP_DIS CYREG_PRT3_INP_DIS
#define STP_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define STP_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define STP_1__LCD_EN CYREG_PRT3_LCD_EN
#define STP_1__MASK 0x02u
#define STP_1__PORT 3u
#define STP_1__PRT CYREG_PRT3_PRT
#define STP_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define STP_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define STP_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define STP_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define STP_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define STP_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define STP_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define STP_1__PS CYREG_PRT3_PS
#define STP_1__SHIFT 1u
#define STP_1__SLW CYREG_PRT3_SLW

/* STP_2 */
#define STP_2__0__INTTYPE CYREG_PICU3_INTTYPE2
#define STP_2__0__MASK 0x04u
#define STP_2__0__PC CYREG_PRT3_PC2
#define STP_2__0__PORT 3u
#define STP_2__0__SHIFT 2u
#define STP_2__AG CYREG_PRT3_AG
#define STP_2__AMUX CYREG_PRT3_AMUX
#define STP_2__BIE CYREG_PRT3_BIE
#define STP_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define STP_2__BYP CYREG_PRT3_BYP
#define STP_2__CTL CYREG_PRT3_CTL
#define STP_2__DM0 CYREG_PRT3_DM0
#define STP_2__DM1 CYREG_PRT3_DM1
#define STP_2__DM2 CYREG_PRT3_DM2
#define STP_2__DR CYREG_PRT3_DR
#define STP_2__INP_DIS CYREG_PRT3_INP_DIS
#define STP_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define STP_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define STP_2__LCD_EN CYREG_PRT3_LCD_EN
#define STP_2__MASK 0x04u
#define STP_2__PORT 3u
#define STP_2__PRT CYREG_PRT3_PRT
#define STP_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define STP_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define STP_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define STP_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define STP_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define STP_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define STP_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define STP_2__PS CYREG_PRT3_PS
#define STP_2__SHIFT 2u
#define STP_2__SLW CYREG_PRT3_SLW

/* STP_3 */
#define STP_3__0__INTTYPE CYREG_PICU3_INTTYPE3
#define STP_3__0__MASK 0x08u
#define STP_3__0__PC CYREG_PRT3_PC3
#define STP_3__0__PORT 3u
#define STP_3__0__SHIFT 3u
#define STP_3__AG CYREG_PRT3_AG
#define STP_3__AMUX CYREG_PRT3_AMUX
#define STP_3__BIE CYREG_PRT3_BIE
#define STP_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define STP_3__BYP CYREG_PRT3_BYP
#define STP_3__CTL CYREG_PRT3_CTL
#define STP_3__DM0 CYREG_PRT3_DM0
#define STP_3__DM1 CYREG_PRT3_DM1
#define STP_3__DM2 CYREG_PRT3_DM2
#define STP_3__DR CYREG_PRT3_DR
#define STP_3__INP_DIS CYREG_PRT3_INP_DIS
#define STP_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define STP_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define STP_3__LCD_EN CYREG_PRT3_LCD_EN
#define STP_3__MASK 0x08u
#define STP_3__PORT 3u
#define STP_3__PRT CYREG_PRT3_PRT
#define STP_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define STP_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define STP_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define STP_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define STP_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define STP_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define STP_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define STP_3__PS CYREG_PRT3_PS
#define STP_3__SHIFT 3u
#define STP_3__SLW CYREG_PRT3_SLW

/* TB_EN */
#define TB_EN__0__INTTYPE CYREG_PICU12_INTTYPE2
#define TB_EN__0__MASK 0x04u
#define TB_EN__0__PC CYREG_PRT12_PC2
#define TB_EN__0__PORT 12u
#define TB_EN__0__SHIFT 2u
#define TB_EN__AG CYREG_PRT12_AG
#define TB_EN__BIE CYREG_PRT12_BIE
#define TB_EN__BIT_MASK CYREG_PRT12_BIT_MASK
#define TB_EN__BYP CYREG_PRT12_BYP
#define TB_EN__DM0 CYREG_PRT12_DM0
#define TB_EN__DM1 CYREG_PRT12_DM1
#define TB_EN__DM2 CYREG_PRT12_DM2
#define TB_EN__DR CYREG_PRT12_DR
#define TB_EN__INP_DIS CYREG_PRT12_INP_DIS
#define TB_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TB_EN__MASK 0x04u
#define TB_EN__PORT 12u
#define TB_EN__PRT CYREG_PRT12_PRT
#define TB_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TB_EN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TB_EN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TB_EN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TB_EN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TB_EN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TB_EN__PS CYREG_PRT12_PS
#define TB_EN__SHIFT 2u
#define TB_EN__SIO_CFG CYREG_PRT12_SIO_CFG
#define TB_EN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TB_EN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TB_EN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TB_EN__SLW CYREG_PRT12_SLW

/* rxDMA */
#define rxDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define rxDMA__DRQ_NUMBER 0u
#define rxDMA__NUMBEROF_TDS 0u
#define rxDMA__PRIORITY 2u
#define rxDMA__TERMIN_EN 0u
#define rxDMA__TERMIN_SEL 0u
#define rxDMA__TERMOUT0_EN 1u
#define rxDMA__TERMOUT0_SEL 0u
#define rxDMA__TERMOUT1_EN 0u
#define rxDMA__TERMOUT1_SEL 0u

/* Echo_L */
#define Echo_L__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Echo_L__0__MASK 0x01u
#define Echo_L__0__PC CYREG_PRT0_PC0
#define Echo_L__0__PORT 0u
#define Echo_L__0__SHIFT 0u
#define Echo_L__AG CYREG_PRT0_AG
#define Echo_L__AMUX CYREG_PRT0_AMUX
#define Echo_L__BIE CYREG_PRT0_BIE
#define Echo_L__BIT_MASK CYREG_PRT0_BIT_MASK
#define Echo_L__BYP CYREG_PRT0_BYP
#define Echo_L__CTL CYREG_PRT0_CTL
#define Echo_L__DM0 CYREG_PRT0_DM0
#define Echo_L__DM1 CYREG_PRT0_DM1
#define Echo_L__DM2 CYREG_PRT0_DM2
#define Echo_L__DR CYREG_PRT0_DR
#define Echo_L__INP_DIS CYREG_PRT0_INP_DIS
#define Echo_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Echo_L__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Echo_L__LCD_EN CYREG_PRT0_LCD_EN
#define Echo_L__MASK 0x01u
#define Echo_L__PORT 0u
#define Echo_L__PRT CYREG_PRT0_PRT
#define Echo_L__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Echo_L__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Echo_L__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Echo_L__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Echo_L__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Echo_L__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Echo_L__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Echo_L__PS CYREG_PRT0_PS
#define Echo_L__SHIFT 0u
#define Echo_L__SLW CYREG_PRT0_SLW

/* Echo_R */
#define Echo_R__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Echo_R__0__MASK 0x02u
#define Echo_R__0__PC CYREG_PRT0_PC1
#define Echo_R__0__PORT 0u
#define Echo_R__0__SHIFT 1u
#define Echo_R__AG CYREG_PRT0_AG
#define Echo_R__AMUX CYREG_PRT0_AMUX
#define Echo_R__BIE CYREG_PRT0_BIE
#define Echo_R__BIT_MASK CYREG_PRT0_BIT_MASK
#define Echo_R__BYP CYREG_PRT0_BYP
#define Echo_R__CTL CYREG_PRT0_CTL
#define Echo_R__DM0 CYREG_PRT0_DM0
#define Echo_R__DM1 CYREG_PRT0_DM1
#define Echo_R__DM2 CYREG_PRT0_DM2
#define Echo_R__DR CYREG_PRT0_DR
#define Echo_R__INP_DIS CYREG_PRT0_INP_DIS
#define Echo_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Echo_R__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Echo_R__LCD_EN CYREG_PRT0_LCD_EN
#define Echo_R__MASK 0x02u
#define Echo_R__PORT 0u
#define Echo_R__PRT CYREG_PRT0_PRT
#define Echo_R__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Echo_R__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Echo_R__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Echo_R__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Echo_R__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Echo_R__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Echo_R__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Echo_R__PS CYREG_PRT0_PS
#define Echo_R__SHIFT 1u
#define Echo_R__SLW CYREG_PRT0_SLW

/* TB_ENB */
#define TB_ENB__0__INTTYPE CYREG_PICU12_INTTYPE3
#define TB_ENB__0__MASK 0x08u
#define TB_ENB__0__PC CYREG_PRT12_PC3
#define TB_ENB__0__PORT 12u
#define TB_ENB__0__SHIFT 3u
#define TB_ENB__AG CYREG_PRT12_AG
#define TB_ENB__BIE CYREG_PRT12_BIE
#define TB_ENB__BIT_MASK CYREG_PRT12_BIT_MASK
#define TB_ENB__BYP CYREG_PRT12_BYP
#define TB_ENB__DM0 CYREG_PRT12_DM0
#define TB_ENB__DM1 CYREG_PRT12_DM1
#define TB_ENB__DM2 CYREG_PRT12_DM2
#define TB_ENB__DR CYREG_PRT12_DR
#define TB_ENB__INP_DIS CYREG_PRT12_INP_DIS
#define TB_ENB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TB_ENB__MASK 0x08u
#define TB_ENB__PORT 12u
#define TB_ENB__PRT CYREG_PRT12_PRT
#define TB_ENB__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TB_ENB__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TB_ENB__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TB_ENB__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TB_ENB__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TB_ENB__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TB_ENB__PS CYREG_PRT12_PS
#define TB_ENB__SHIFT 3u
#define TB_ENB__SIO_CFG CYREG_PRT12_SIO_CFG
#define TB_ENB__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TB_ENB__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TB_ENB__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TB_ENB__SLW CYREG_PRT12_SLW

/* Trig_L */
#define Trig_L__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Trig_L__0__MASK 0x40u
#define Trig_L__0__PC CYREG_PRT0_PC6
#define Trig_L__0__PORT 0u
#define Trig_L__0__SHIFT 6u
#define Trig_L__AG CYREG_PRT0_AG
#define Trig_L__AMUX CYREG_PRT0_AMUX
#define Trig_L__BIE CYREG_PRT0_BIE
#define Trig_L__BIT_MASK CYREG_PRT0_BIT_MASK
#define Trig_L__BYP CYREG_PRT0_BYP
#define Trig_L__CTL CYREG_PRT0_CTL
#define Trig_L__DM0 CYREG_PRT0_DM0
#define Trig_L__DM1 CYREG_PRT0_DM1
#define Trig_L__DM2 CYREG_PRT0_DM2
#define Trig_L__DR CYREG_PRT0_DR
#define Trig_L__INP_DIS CYREG_PRT0_INP_DIS
#define Trig_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Trig_L__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Trig_L__LCD_EN CYREG_PRT0_LCD_EN
#define Trig_L__MASK 0x40u
#define Trig_L__PORT 0u
#define Trig_L__PRT CYREG_PRT0_PRT
#define Trig_L__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Trig_L__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Trig_L__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Trig_L__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Trig_L__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Trig_L__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Trig_L__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Trig_L__PS CYREG_PRT0_PS
#define Trig_L__SHIFT 6u
#define Trig_L__SLW CYREG_PRT0_SLW

/* Trig_R */
#define Trig_R__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Trig_R__0__MASK 0x20u
#define Trig_R__0__PC CYREG_PRT0_PC5
#define Trig_R__0__PORT 0u
#define Trig_R__0__SHIFT 5u
#define Trig_R__AG CYREG_PRT0_AG
#define Trig_R__AMUX CYREG_PRT0_AMUX
#define Trig_R__BIE CYREG_PRT0_BIE
#define Trig_R__BIT_MASK CYREG_PRT0_BIT_MASK
#define Trig_R__BYP CYREG_PRT0_BYP
#define Trig_R__CTL CYREG_PRT0_CTL
#define Trig_R__DM0 CYREG_PRT0_DM0
#define Trig_R__DM1 CYREG_PRT0_DM1
#define Trig_R__DM2 CYREG_PRT0_DM2
#define Trig_R__DR CYREG_PRT0_DR
#define Trig_R__INP_DIS CYREG_PRT0_INP_DIS
#define Trig_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Trig_R__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Trig_R__LCD_EN CYREG_PRT0_LCD_EN
#define Trig_R__MASK 0x20u
#define Trig_R__PORT 0u
#define Trig_R__PRT CYREG_PRT0_PRT
#define Trig_R__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Trig_R__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Trig_R__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Trig_R__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Trig_R__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Trig_R__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Trig_R__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Trig_R__PS CYREG_PRT0_PS
#define Trig_R__SHIFT 5u
#define Trig_R__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* QuadPWM */
#define QuadPWM_PwmDatapath_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define QuadPWM_PwmDatapath_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define QuadPWM_PwmDatapath_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define QuadPWM_PwmDatapath_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define QuadPWM_PwmDatapath_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadPWM_PwmDatapath_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define QuadPWM_PwmDatapath_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define QuadPWM_PwmDatapath_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define QuadPWM_PwmDatapath_u0__A0_REG CYREG_B1_UDB07_A0
#define QuadPWM_PwmDatapath_u0__A1_REG CYREG_B1_UDB07_A1
#define QuadPWM_PwmDatapath_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define QuadPWM_PwmDatapath_u0__D0_REG CYREG_B1_UDB07_D0
#define QuadPWM_PwmDatapath_u0__D1_REG CYREG_B1_UDB07_D1
#define QuadPWM_PwmDatapath_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadPWM_PwmDatapath_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define QuadPWM_PwmDatapath_u0__F0_REG CYREG_B1_UDB07_F0
#define QuadPWM_PwmDatapath_u0__F1_REG CYREG_B1_UDB07_F1

/* RXcmplt */
#define RXcmplt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RXcmplt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RXcmplt__INTC_MASK 0x04u
#define RXcmplt__INTC_NUMBER 2u
#define RXcmplt__INTC_PRIOR_NUM 7u
#define RXcmplt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define RXcmplt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RXcmplt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TB_PWM1 */
#define TB_PWM1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define TB_PWM1__0__MASK 0x01u
#define TB_PWM1__0__PC CYREG_PRT2_PC0
#define TB_PWM1__0__PORT 2u
#define TB_PWM1__0__SHIFT 0u
#define TB_PWM1__AG CYREG_PRT2_AG
#define TB_PWM1__AMUX CYREG_PRT2_AMUX
#define TB_PWM1__BIE CYREG_PRT2_BIE
#define TB_PWM1__BIT_MASK CYREG_PRT2_BIT_MASK
#define TB_PWM1__BYP CYREG_PRT2_BYP
#define TB_PWM1__CTL CYREG_PRT2_CTL
#define TB_PWM1__DM0 CYREG_PRT2_DM0
#define TB_PWM1__DM1 CYREG_PRT2_DM1
#define TB_PWM1__DM2 CYREG_PRT2_DM2
#define TB_PWM1__DR CYREG_PRT2_DR
#define TB_PWM1__INP_DIS CYREG_PRT2_INP_DIS
#define TB_PWM1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TB_PWM1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TB_PWM1__LCD_EN CYREG_PRT2_LCD_EN
#define TB_PWM1__MASK 0x01u
#define TB_PWM1__PORT 2u
#define TB_PWM1__PRT CYREG_PRT2_PRT
#define TB_PWM1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TB_PWM1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TB_PWM1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TB_PWM1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TB_PWM1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TB_PWM1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TB_PWM1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TB_PWM1__PS CYREG_PRT2_PS
#define TB_PWM1__SHIFT 0u
#define TB_PWM1__SLW CYREG_PRT2_SLW

/* TB_PWM2 */
#define TB_PWM2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define TB_PWM2__0__MASK 0x02u
#define TB_PWM2__0__PC CYREG_PRT2_PC1
#define TB_PWM2__0__PORT 2u
#define TB_PWM2__0__SHIFT 1u
#define TB_PWM2__AG CYREG_PRT2_AG
#define TB_PWM2__AMUX CYREG_PRT2_AMUX
#define TB_PWM2__BIE CYREG_PRT2_BIE
#define TB_PWM2__BIT_MASK CYREG_PRT2_BIT_MASK
#define TB_PWM2__BYP CYREG_PRT2_BYP
#define TB_PWM2__CTL CYREG_PRT2_CTL
#define TB_PWM2__DM0 CYREG_PRT2_DM0
#define TB_PWM2__DM1 CYREG_PRT2_DM1
#define TB_PWM2__DM2 CYREG_PRT2_DM2
#define TB_PWM2__DR CYREG_PRT2_DR
#define TB_PWM2__INP_DIS CYREG_PRT2_INP_DIS
#define TB_PWM2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TB_PWM2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TB_PWM2__LCD_EN CYREG_PRT2_LCD_EN
#define TB_PWM2__MASK 0x02u
#define TB_PWM2__PORT 2u
#define TB_PWM2__PRT CYREG_PRT2_PRT
#define TB_PWM2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TB_PWM2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TB_PWM2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TB_PWM2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TB_PWM2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TB_PWM2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TB_PWM2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TB_PWM2__PS CYREG_PRT2_PS
#define TB_PWM2__SHIFT 1u
#define TB_PWM2__SLW CYREG_PRT2_SLW

/* TB_PWM3 */
#define TB_PWM3__0__INTTYPE CYREG_PICU1_INTTYPE4
#define TB_PWM3__0__MASK 0x10u
#define TB_PWM3__0__PC CYREG_PRT1_PC4
#define TB_PWM3__0__PORT 1u
#define TB_PWM3__0__SHIFT 4u
#define TB_PWM3__AG CYREG_PRT1_AG
#define TB_PWM3__AMUX CYREG_PRT1_AMUX
#define TB_PWM3__BIE CYREG_PRT1_BIE
#define TB_PWM3__BIT_MASK CYREG_PRT1_BIT_MASK
#define TB_PWM3__BYP CYREG_PRT1_BYP
#define TB_PWM3__CTL CYREG_PRT1_CTL
#define TB_PWM3__DM0 CYREG_PRT1_DM0
#define TB_PWM3__DM1 CYREG_PRT1_DM1
#define TB_PWM3__DM2 CYREG_PRT1_DM2
#define TB_PWM3__DR CYREG_PRT1_DR
#define TB_PWM3__INP_DIS CYREG_PRT1_INP_DIS
#define TB_PWM3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define TB_PWM3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TB_PWM3__LCD_EN CYREG_PRT1_LCD_EN
#define TB_PWM3__MASK 0x10u
#define TB_PWM3__PORT 1u
#define TB_PWM3__PRT CYREG_PRT1_PRT
#define TB_PWM3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TB_PWM3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TB_PWM3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TB_PWM3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TB_PWM3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TB_PWM3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TB_PWM3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TB_PWM3__PS CYREG_PRT1_PS
#define TB_PWM3__SHIFT 4u
#define TB_PWM3__SLW CYREG_PRT1_SLW

/* TB_PWM4 */
#define TB_PWM4__0__INTTYPE CYREG_PICU1_INTTYPE5
#define TB_PWM4__0__MASK 0x20u
#define TB_PWM4__0__PC CYREG_PRT1_PC5
#define TB_PWM4__0__PORT 1u
#define TB_PWM4__0__SHIFT 5u
#define TB_PWM4__AG CYREG_PRT1_AG
#define TB_PWM4__AMUX CYREG_PRT1_AMUX
#define TB_PWM4__BIE CYREG_PRT1_BIE
#define TB_PWM4__BIT_MASK CYREG_PRT1_BIT_MASK
#define TB_PWM4__BYP CYREG_PRT1_BYP
#define TB_PWM4__CTL CYREG_PRT1_CTL
#define TB_PWM4__DM0 CYREG_PRT1_DM0
#define TB_PWM4__DM1 CYREG_PRT1_DM1
#define TB_PWM4__DM2 CYREG_PRT1_DM2
#define TB_PWM4__DR CYREG_PRT1_DR
#define TB_PWM4__INP_DIS CYREG_PRT1_INP_DIS
#define TB_PWM4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define TB_PWM4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TB_PWM4__LCD_EN CYREG_PRT1_LCD_EN
#define TB_PWM4__MASK 0x20u
#define TB_PWM4__PORT 1u
#define TB_PWM4__PRT CYREG_PRT1_PRT
#define TB_PWM4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TB_PWM4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TB_PWM4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TB_PWM4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TB_PWM4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TB_PWM4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TB_PWM4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TB_PWM4__PS CYREG_PRT1_PS
#define TB_PWM4__SHIFT 5u
#define TB_PWM4__SLW CYREG_PRT1_SLW

/* Timer_L */
#define Timer_L_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_L_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_L_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_L_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Timer_L_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_L_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_L_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_L_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_L_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_L_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define Timer_L_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_L_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Timer_L_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Timer_L_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Timer_L_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Timer_L_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Timer_L_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Timer_L_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Timer_L_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_L_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Timer_L_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Timer_L_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Timer_L_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_L_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Timer_L_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Timer_L_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Timer_L_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Timer_L_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Timer_L_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Timer_L_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Timer_L_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_L_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Timer_L_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Timer_L_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Timer_L_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_L_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_L_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_L_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Timer_L_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Timer_L_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_L_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Timer_L_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Timer_L_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_L_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_L_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Timer_L_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB06_F1

/* Timer_R */
#define Timer_R_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_R_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_R_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_R_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_R_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_R_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Timer_R_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_R_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_R_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_R_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_R_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_R_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Timer_R_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_R_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_R_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_R_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Timer_R_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Timer_R_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Timer_R_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Timer_R_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Timer_R_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Timer_R_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Timer_R_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Timer_R_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Timer_R_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Timer_R_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Timer_R_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Timer_R_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Timer_R_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Timer_R_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Timer_R_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Timer_R_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Timer_R_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Timer_R_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Timer_R_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Timer_R_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Timer_R_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Timer_R_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Timer_R_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_R_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Timer_R_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Timer_R_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Timer_R_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Timer_R_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Timer_R_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Timer_R_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Timer_R_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_R_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Timer_R_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Timer_R_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB06_F1
#define Timer_R_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_R_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* TB9051_EN */
#define TB9051_EN_Sync_ctrl_reg__0__MASK 0x01u
#define TB9051_EN_Sync_ctrl_reg__0__POS 0
#define TB9051_EN_Sync_ctrl_reg__1__MASK 0x02u
#define TB9051_EN_Sync_ctrl_reg__1__POS 1
#define TB9051_EN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define TB9051_EN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define TB9051_EN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define TB9051_EN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define TB9051_EN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define TB9051_EN_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define TB9051_EN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define TB9051_EN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define TB9051_EN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define TB9051_EN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define TB9051_EN_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define TB9051_EN_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define TB9051_EN_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define TB9051_EN_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define TB9051_EN_Sync_ctrl_reg__MASK 0x03u
#define TB9051_EN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define TB9051_EN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define TB9051_EN_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* StepperDriver */
#define StepperDriver_Sync_ctrl_reg__0__MASK 0x01u
#define StepperDriver_Sync_ctrl_reg__0__POS 0
#define StepperDriver_Sync_ctrl_reg__1__MASK 0x02u
#define StepperDriver_Sync_ctrl_reg__1__POS 1
#define StepperDriver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define StepperDriver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define StepperDriver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define StepperDriver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define StepperDriver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define StepperDriver_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define StepperDriver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define StepperDriver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define StepperDriver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define StepperDriver_Sync_ctrl_reg__2__MASK 0x04u
#define StepperDriver_Sync_ctrl_reg__2__POS 2
#define StepperDriver_Sync_ctrl_reg__3__MASK 0x08u
#define StepperDriver_Sync_ctrl_reg__3__POS 3
#define StepperDriver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define StepperDriver_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define StepperDriver_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define StepperDriver_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define StepperDriver_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define StepperDriver_Sync_ctrl_reg__MASK 0x0Fu
#define StepperDriver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define StepperDriver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define StepperDriver_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "PSoC5_Team13Project"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000800Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
