// Seed: 3643265207
module module_0 (
    input  id_0,
    output id_1
    , id_4,
    input  id_2,
    input  id_3
);
  logic id_5;
  assign id_1 = 1'h0 ^ 1;
  type_15(
      {1, 1}, 1, 1'b0 != id_1, 1'd0
  );
  logic id_6;
  assign id_6 = 1;
  logic id_7;
  logic id_8;
  logic id_9, id_10, id_11, id_12, id_13 = id_11 ? 1 : id_7 == id_10 + id_9;
endmodule
