Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 22 17:06:52 2025
| Host         : Shri running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_timing_summary_routed.rpt -pb seven_segment_timing_summary_routed.pb -rpx seven_segment_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               43          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2484)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6331)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2484)
---------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 2083 register/latch pins with no clock driven by root clock pin: h/clk_20Hz_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: k/clk_1k_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/alu_select_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/alu_select_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/alu_select_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/alu_select_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/ins_store_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: l/ctrl_unit/state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6331)
---------------------------------------------------
 There are 6331 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.819        0.000                      0                   90        0.098        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.819        0.000                      0                   90        0.098        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/clk_1k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.014ns (24.236%)  route 3.170ns (75.763%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    k/clk_1k_reg_0
    SLICE_X54Y22         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.134     6.727    k/counter[16]
    SLICE_X55Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.851 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.403     7.254    k/counter[19]_i_4_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.378 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.530    k/counter[19]_i_3_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.654 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          1.481     9.135    k/clk_1k
    SLICE_X52Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.259 r  k/clk_1k_i_1/O
                         net (fo=1, routed)           0.000     9.259    k/clk_1k_i_1_n_0
    SLICE_X52Y25         FDRE                                         r  k/clk_1k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.435    14.776    k/clk_1k_reg_0
    SLICE_X52Y25         FDRE                                         r  k/clk_1k_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X52Y25         FDRE (Setup_fdre_C_D)        0.077    15.078    k/clk_1k_reg
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.890ns (25.671%)  route 2.577ns (74.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    k/clk_1k_reg_0
    SLICE_X54Y22         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.134     6.727    k/counter[16]
    SLICE_X55Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.851 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.403     7.254    k/counter[19]_i_4_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.378 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.530    k/counter[19]_i_3_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.654 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.889     8.542    k/clk_1k
    SLICE_X54Y23         FDRE                                         r  k/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437    14.778    k/clk_1k_reg_0
    SLICE_X54Y23         FDRE                                         r  k/counter_reg[17]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_R)       -0.524    14.493    k/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.890ns (25.671%)  route 2.577ns (74.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    k/clk_1k_reg_0
    SLICE_X54Y22         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.134     6.727    k/counter[16]
    SLICE_X55Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.851 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.403     7.254    k/counter[19]_i_4_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.378 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.530    k/counter[19]_i_3_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.654 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.889     8.542    k/clk_1k
    SLICE_X54Y23         FDRE                                         r  k/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437    14.778    k/clk_1k_reg_0
    SLICE_X54Y23         FDRE                                         r  k/counter_reg[18]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_R)       -0.524    14.493    k/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.890ns (25.671%)  route 2.577ns (74.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    k/clk_1k_reg_0
    SLICE_X54Y22         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.134     6.727    k/counter[16]
    SLICE_X55Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.851 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.403     7.254    k/counter[19]_i_4_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.378 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.530    k/counter[19]_i_3_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.654 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.889     8.542    k/clk_1k
    SLICE_X54Y23         FDRE                                         r  k/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437    14.778    k/clk_1k_reg_0
    SLICE_X54Y23         FDRE                                         r  k/counter_reg[19]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_R)       -0.524    14.493    k/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 h/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.766ns (23.604%)  route 2.479ns (76.396%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    h/CLK
    SLICE_X30Y52         FDRE                                         r  h/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  h/counter_reg[19]/Q
                         net (fo=2, routed)           0.857     6.450    h/counter_reg_n_0_[19]
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.574 r  h/counter[23]_i_5/O
                         net (fo=2, routed)           0.961     7.535    h/counter[23]_i_5_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.659 r  h/counter[23]_i_1/O
                         net (fo=24, routed)          0.661     8.320    h/clk_20Hz
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.446    14.787    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[5]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.408    h/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 h/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.766ns (23.604%)  route 2.479ns (76.396%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    h/CLK
    SLICE_X30Y52         FDRE                                         r  h/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  h/counter_reg[19]/Q
                         net (fo=2, routed)           0.857     6.450    h/counter_reg_n_0_[19]
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.574 r  h/counter[23]_i_5/O
                         net (fo=2, routed)           0.961     7.535    h/counter[23]_i_5_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.659 r  h/counter[23]_i_1/O
                         net (fo=24, routed)          0.661     8.320    h/clk_20Hz
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.446    14.787    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[6]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.408    h/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 h/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.766ns (23.604%)  route 2.479ns (76.396%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    h/CLK
    SLICE_X30Y52         FDRE                                         r  h/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  h/counter_reg[19]/Q
                         net (fo=2, routed)           0.857     6.450    h/counter_reg_n_0_[19]
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.574 r  h/counter[23]_i_5/O
                         net (fo=2, routed)           0.961     7.535    h/counter[23]_i_5_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.659 r  h/counter[23]_i_1/O
                         net (fo=24, routed)          0.661     8.320    h/clk_20Hz
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.446    14.787    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.408    h/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 h/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.766ns (23.604%)  route 2.479ns (76.396%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    h/CLK
    SLICE_X30Y52         FDRE                                         r  h/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  h/counter_reg[19]/Q
                         net (fo=2, routed)           0.857     6.450    h/counter_reg_n_0_[19]
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.574 r  h/counter[23]_i_5/O
                         net (fo=2, routed)           0.961     7.535    h/counter[23]_i_5_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.659 r  h/counter[23]_i_1/O
                         net (fo=24, routed)          0.661     8.320    h/clk_20Hz
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.446    14.787    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[8]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.408    h/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.890ns (26.819%)  route 2.429ns (73.181%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    k/clk_1k_reg_0
    SLICE_X54Y22         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.134     6.727    k/counter[16]
    SLICE_X55Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.851 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.403     7.254    k/counter[19]_i_4_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.378 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.530    k/counter[19]_i_3_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.654 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.740     8.394    k/clk_1k
    SLICE_X54Y22         FDRE                                         r  k/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.438    14.779    k/clk_1k_reg_0
    SLICE_X54Y22         FDRE                                         r  k/counter_reg[13]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    14.516    k/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.890ns (26.819%)  route 2.429ns (73.181%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    k/clk_1k_reg_0
    SLICE_X54Y22         FDRE                                         r  k/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  k/counter_reg[16]/Q
                         net (fo=2, routed)           1.134     6.727    k/counter[16]
    SLICE_X55Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.851 f  k/counter[19]_i_4/O
                         net (fo=1, routed)           0.403     7.254    k/counter[19]_i_4_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.378 f  k/counter[19]_i_3/O
                         net (fo=1, routed)           0.151     7.530    k/counter[19]_i_3_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.654 r  k/counter[19]_i_1/O
                         net (fo=21, routed)          0.740     8.394    k/clk_1k
    SLICE_X54Y22         FDRE                                         r  k/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.438    14.779    k/clk_1k_reg_0
    SLICE_X54Y22         FDRE                                         r  k/counter_reg[14]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    14.516    k/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  6.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 h/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    h/counter0_carry__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  h/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.946    h/counter0_carry__1_n_7
    SLICE_X30Y50         FDRE                                         r  h/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X30Y50         FDRE                                         r  h/counter_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 h/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    h/counter0_carry__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  h/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.959    h/counter0_carry__1_n_5
    SLICE_X30Y50         FDRE                                         r  h/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X30Y50         FDRE                                         r  h/counter_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 h/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    h/counter0_carry__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  h/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.982    h/counter0_carry__1_n_6
    SLICE_X30Y50         FDRE                                         r  h/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X30Y50         FDRE                                         r  h/counter_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 h/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    h/counter0_carry__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  h/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.984    h/counter0_carry__1_n_4
    SLICE_X30Y50         FDRE                                         r  h/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X30Y50         FDRE                                         r  h/counter_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 h/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    h/counter0_carry__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.933    h/counter0_carry__1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  h/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.986    h/counter0_carry__2_n_7
    SLICE_X30Y51         FDRE                                         r  h/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X30Y51         FDRE                                         r  h/counter_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 h/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    h/counter0_carry__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.933    h/counter0_carry__1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  h/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.999    h/counter0_carry__2_n_5
    SLICE_X30Y51         FDRE                                         r  h/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X30Y51         FDRE                                         r  h/counter_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 h/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    h/counter0_carry__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.933    h/counter0_carry__1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  h/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.022    h/counter0_carry__2_n_6
    SLICE_X30Y51         FDRE                                         r  h/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X30Y51         FDRE                                         r  h/counter_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 h/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    h/counter0_carry__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.933    h/counter0_carry__1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.024 r  h/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.024    h/counter0_carry__2_n_4
    SLICE_X30Y51         FDRE                                         r  h/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X30Y51         FDRE                                         r  h/counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 h/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    h/CLK
    SLICE_X30Y49         FDRE                                         r  h/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  h/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.737    h/counter_reg_n_0_[7]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  h/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    h/counter0_carry__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  h/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.933    h/counter0_carry__1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.973 r  h/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.973    h/counter0_carry__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.026 r  h/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.026    h/counter0_carry__3_n_7
    SLICE_X30Y52         FDRE                                         r  h/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.958    h/CLK
    SLICE_X30Y52         FDRE                                         r  h/counter_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.134     1.848    h/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 h/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h/clk_20Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.254ns (46.712%)  route 0.290ns (53.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    h/CLK
    SLICE_X30Y51         FDRE                                         r  h/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  h/counter_reg[13]/Q
                         net (fo=2, routed)           0.094     1.703    h/counter_reg_n_0_[13]
    SLICE_X31Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.748 r  h/counter[23]_i_2/O
                         net (fo=2, routed)           0.196     1.944    h/counter[23]_i_2_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.989 r  h/clk_20Hz_i_1/O
                         net (fo=1, routed)           0.000     1.989    h/clk_20Hz_i_1_n_0
    SLICE_X31Y49         FDRE                                         r  h/clk_20Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.960    h/CLK
    SLICE_X31Y49         FDRE                                         r  h/clk_20Hz_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091     1.807    h/clk_20Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y49   h/clk_20Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   h/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y50   h/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y50   h/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y50   h/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y51   h/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y51   h/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y51   h/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y51   h/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   h/clk_20Hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   h/clk_20Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   h/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   h/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   h/clk_20Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   h/clk_20Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   h/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   h/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   h/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6358 Endpoints
Min Delay          6358 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l/accu/accu_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l/memo/rd_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.098ns  (logic 1.526ns (11.651%)  route 11.572ns (88.349%))
  Logic Levels:           7  (FDCE=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDCE                         0.000     0.000 r  l/accu/accu_out_reg[0]/C
    SLICE_X50Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  l/accu/accu_out_reg[0]/Q
                         net (fo=22, routed)          1.784     2.302    l/ctrl_unit/PC_out_reg[7]_3[0]
    SLICE_X42Y30         LUT5 (Prop_lut5_I2_O)        0.157     2.459 r  l/ctrl_unit/rd_data[4]_i_15/O
                         net (fo=66, routed)          5.722     8.181    l/memo/rd_data[4]_i_29_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.355     8.536 r  l/memo/rd_data[4]_i_46/O
                         net (fo=1, routed)           0.815     9.351    l/memo/rd_data[4]_i_46_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.475 r  l/memo/rd_data[4]_i_25/O
                         net (fo=1, routed)           0.993    10.468    l/memo/rd_data[4]_i_25_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.592 r  l/memo/rd_data[4]_i_14/O
                         net (fo=1, routed)           1.036    11.629    l/memo/rd_data[4]_i_14_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.753 r  l/memo/rd_data[4]_i_4/O
                         net (fo=1, routed)           0.667    12.420    l/ctrl_unit/rd_data_reg[4]_1
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.544 r  l/ctrl_unit/rd_data[4]_i_1/O
                         net (fo=1, routed)           0.554    13.098    l/memo/rd_data_reg[7]_11[4]
    SLICE_X44Y28         FDCE                                         r  l/memo/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/memo/data_mem_reg[201][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.565ns  (logic 1.451ns (11.550%)  route 11.114ns (88.450%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2123, routed)       11.114    12.565    l/memo/reset_IBUF
    SLICE_X39Y52         FDCE                                         f  l/memo/data_mem_reg[201][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/memo/data_mem_reg[201][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.565ns  (logic 1.451ns (11.550%)  route 11.114ns (88.450%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2123, routed)       11.114    12.565    l/memo/reset_IBUF
    SLICE_X38Y52         FDCE                                         f  l/memo/data_mem_reg[201][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/memo/data_mem_reg[201][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.565ns  (logic 1.451ns (11.550%)  route 11.114ns (88.450%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2123, routed)       11.114    12.565    l/memo/reset_IBUF
    SLICE_X38Y52         FDCE                                         f  l/memo/data_mem_reg[201][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/memo/data_mem_reg[201][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.565ns  (logic 1.451ns (11.550%)  route 11.114ns (88.450%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2123, routed)       11.114    12.565    l/memo/reset_IBUF
    SLICE_X38Y52         FDCE                                         f  l/memo/data_mem_reg[201][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/memo/data_mem_reg[201][5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.565ns  (logic 1.451ns (11.550%)  route 11.114ns (88.450%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2123, routed)       11.114    12.565    l/memo/reset_IBUF
    SLICE_X38Y52         FDCE                                         f  l/memo/data_mem_reg[201][5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/memo/data_mem_reg[211][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.419ns  (logic 1.451ns (11.685%)  route 10.968ns (88.315%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2123, routed)       10.968    12.419    l/memo/reset_IBUF
    SLICE_X38Y51         FDCE                                         f  l/memo/data_mem_reg[211][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/memo/data_mem_reg[242][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.419ns  (logic 1.451ns (11.685%)  route 10.968ns (88.315%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2123, routed)       10.968    12.419    l/memo/reset_IBUF
    SLICE_X39Y51         FDCE                                         f  l/memo/data_mem_reg[242][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/memo/data_mem_reg[242][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.419ns  (logic 1.451ns (11.685%)  route 10.968ns (88.315%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2123, routed)       10.968    12.419    l/memo/reset_IBUF
    SLICE_X39Y51         FDCE                                         f  l/memo/data_mem_reg[242][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l/memo/data_mem_reg[242][5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.419ns  (logic 1.451ns (11.685%)  route 10.968ns (88.315%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=2123, routed)       10.968    12.419    l/memo/reset_IBUF
    SLICE_X39Y51         FDCE                                         f  l/memo/data_mem_reg[242][5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l/alu/c_reg/G
                            (positive level-sensitive latch)
  Destination:            l/alu/c3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.158ns (57.613%)  route 0.116ns (42.387%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         LDCE                         0.000     0.000 r  l/alu/c_reg/G
    SLICE_X53Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  l/alu/c_reg/Q
                         net (fo=1, routed)           0.116     0.274    l/alu/c
    SLICE_X53Y30         FDRE                                         r  l/alu/c3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.158ns (55.225%)  route 0.128ns (44.775%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X44Y32         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=8, routed)           0.128     0.286    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X46Y32         FDRE                                         r  l/ctrl_unit/ins_store_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.158ns (55.225%)  route 0.128ns (44.775%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X44Y32         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=8, routed)           0.128     0.286    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X46Y32         FDRE                                         r  l/ctrl_unit/ins_store_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.158ns (55.225%)  route 0.128ns (44.775%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X44Y32         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=8, routed)           0.128     0.286    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X46Y32         FDRE                                         r  l/ctrl_unit/ins_store_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/PC_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/program_counter/PC_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.158ns (54.095%)  route 0.134ns (45.905%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         LDPE                         0.000     0.000 r  l/ctrl_unit/PC_en_reg/G
    SLICE_X43Y33         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/PC_en_reg/Q
                         net (fo=8, routed)           0.134     0.292    l/program_counter/E[0]
    SLICE_X42Y32         FDPE                                         r  l/program_counter/PC_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/PC_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/program_counter/PC_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.158ns (54.095%)  route 0.134ns (45.905%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         LDPE                         0.000     0.000 r  l/ctrl_unit/PC_en_reg/G
    SLICE_X43Y33         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/PC_en_reg/Q
                         net (fo=8, routed)           0.134     0.292    l/program_counter/E[0]
    SLICE_X42Y32         FDPE                                         r  l/program_counter/PC_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/PC_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/program_counter/PC_out_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.158ns (54.095%)  route 0.134ns (45.905%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         LDPE                         0.000     0.000 r  l/ctrl_unit/PC_en_reg/G
    SLICE_X43Y33         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/PC_en_reg/Q
                         net (fo=8, routed)           0.134     0.292    l/program_counter/E[0]
    SLICE_X42Y32         FDPE                                         r  l/program_counter/PC_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.158ns (53.541%)  route 0.137ns (46.459%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X44Y32         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=8, routed)           0.137     0.295    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X44Y33         FDRE                                         r  l/ctrl_unit/ins_store_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.158ns (53.541%)  route 0.137ns (46.459%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X44Y32         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=8, routed)           0.137     0.295    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X44Y33         FDRE                                         r  l/ctrl_unit/ins_store_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/ctrl_unit/ins_store_en_reg/G
                            (positive level-sensitive latch)
  Destination:            l/ctrl_unit/ins_store_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.158ns (53.541%)  route 0.137ns (46.459%))
  Logic Levels:           1  (LDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         LDPE                         0.000     0.000 r  l/ctrl_unit/ins_store_en_reg/G
    SLICE_X44Y32         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  l/ctrl_unit/ins_store_en_reg/Q
                         net (fo=8, routed)           0.137     0.295    l/ctrl_unit/ins_store_en_reg_n_0
    SLICE_X44Y33         FDRE                                         r  l/ctrl_unit/ins_store_reg[5]/CE
  -------------------------------------------------------------------    -------------------





