$date
	Wed Sep 10 10:15:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fourbitadder_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module fourbitadder_ins $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( s [3:0] $end
$var wire 1 " cout $end
$var wire 3 ) c [3:1] $end
$scope module stage0 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 % c $end
$var wire 1 , carry $end
$var wire 1 - sum $end
$upscope $end
$scope module stage1 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 c $end
$var wire 1 1 carry $end
$var wire 1 2 sum $end
$upscope $end
$scope module stage2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 c $end
$var wire 1 6 carry $end
$var wire 1 7 sum $end
$upscope $end
$scope module stage3 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : c $end
$var wire 1 " carry $end
$var wire 1 ; sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1;
0:
19
08
17
06
05
04
13
12
01
00
0/
1.
0-
0,
0+
0*
b0 )
b1110 (
b1000 '
b110 &
0%
b1000 $
b110 #
0"
b1110 !
$end
#10
15
b10 )
11
02
0;
1-
b101 !
b101 (
17
1/
09
1*
03
b10 $
b10 '
b11 #
b11 &
#20
0"
0:
05
06
b0 )
01
17
12
b1111 !
b1111 (
1;
1+
14
0*
0.
18
b111 $
b111 '
b1000 #
b1000 &
#30
