#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat May 11 13:34:55 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 6)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 8)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 9)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 13)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 18)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 19)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 20)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led_int} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_int} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 24)] | Port pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 25)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 30)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 31)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/device_map/hdmi_top.pcf(line number: 32)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'fft_data[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[10]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[11]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[12]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[13]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[14]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[15]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[16]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[17]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[18]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[19]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[20]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[21]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[22]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[23]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[24]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[25]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[26]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[27]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[28]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[29]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[30]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_data[31]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_eop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'fft_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 2700.
1st GP placement takes 2.78 sec.

Phase 1.2 Clock placement started.
Mapping instance pll_inst/u_pll_e3/goppll to PLL_158_303.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_109.
Mapping instance sys_clk_ibuf/opit_1 to IOL_7_205.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_110.
Clock placement takes 0.64 sec.

Pre global placement takes 5.14 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOL_327_241.
Placed fixed group with base inst hdmi_test_revised_inst.ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst led_int_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOL_327_273.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_205.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_110.
Placed fixed instance pll_inst/u_pll_e3/goppll on PLL_158_303.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 990871.
	4 iterations finished.
	Final slack 992730.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 2.12 sec.

Wirelength after global placement is 2299.
Global placement takes 2.16 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 2513.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 990871.
	4 iterations finished.
	Final slack 992730.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 2.12 sec.

Wirelength after post global placement is 2382.
Post global placement takes 2.14 sec.

Phase 4 Legalization started.
The average distance in LP is 1.176282.
Wirelength after legalization is 2879.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994370.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 2879.
Phase 5.2 DP placement started.
Legalized cost 994370.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 2879.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 994370, TNS after placement is 0.
Placement done.
Total placement takes 9.69 sec.
Finished placement. (CPU time elapsed 0h:00m:09s)

Routing started.
Building routing graph takes 1.61 sec.
Worst slack is 994370, TNS before global route is 0.
Processing design graph takes 0.33 sec.
Total memory for routing:
	115.525667 M.
Total nets for routing : 650.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 12 nets, it takes 0.02 sec.
Global routing takes 0.05 sec.
Total 664 subnets.
    forward max bucket size 2666 , backward 325.
        Unrouted nets 358 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 422 , backward 80.
        Unrouted nets 280 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 421 , backward 24.
        Unrouted nets 220 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 22.
        Unrouted nets 167 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 42.
        Unrouted nets 74 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 22.
        Unrouted nets 47 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 20.
        Unrouted nets 26 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 19.
        Unrouted nets 10 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 12.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 16.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 8.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 2.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 11 iterations
Detailed routing takes 0.17 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.03 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 3.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.17 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.06 sec.
Used SRB routing arc is 4099.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 2.84 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 66       | 6450          | 2                  
|   FF                     | 146      | 38700         | 1                  
|   LUT                    | 214      | 25800         | 1                  
|   LUT-FF pairs           | 56       | 25800         | 1                  
| Use of CLMS              | 41       | 4250          | 1                  
|   FF                     | 72       | 25500         | 1                  
|   LUT                    | 131      | 17000         | 1                  
|   LUT-FF pairs           | 41       | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1.5      | 134           | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 53       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 47       | 296           | 16                 
|   IOBD                   | 0        | 64            | 0                  
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 45       | 161           | 28                 
|   IOBS_TB                | 1        | 56            | 2                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 47       | 400           | 12                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 5        | 30            | 17                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'hdmi_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:18s)
Action pnr: Real time elapsed is 0h:0m:21s
Action pnr: CPU time elapsed is 0h:0m:18s
Action pnr: Process CPU time elapsed is 0h:0m:18s
Current time: Sat May 11 13:35:14 2024
Action pnr: Peak memory pool usage is 770 MB
