{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728325827933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728325827933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:30:27 2024 " "Processing started: Mon Oct 07 14:30:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728325827933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325827933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325827933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728325828480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728325828480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325841012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325841012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325841012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325841012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325841012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325841012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_decoder " "Found entity 1: regfile_decoder" {  } { { "regfile_decoder.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325841012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325841012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tristate " "Found entity 1: regfile_tristate" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325841028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325841028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325841028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325841028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728325841074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_decoder regfile_decoder:write_decoder " "Elaborating entity \"regfile_decoder\" for hierarchy \"regfile_decoder:write_decoder\"" {  } { { "regfile.v" "write_decoder" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728325841090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 register_32:reg_block\[1\].reg_inst " "Elaborating entity \"register_32\" for hierarchy \"register_32:reg_block\[1\].reg_inst\"" {  } { { "regfile.v" "reg_block\[1\].reg_inst" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728325841137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref register_32:reg_block\[1\].reg_inst\|dffe_ref:gen_dffe\[0\].dffe_inst " "Elaborating entity \"dffe_ref\" for hierarchy \"register_32:reg_block\[1\].reg_inst\|dffe_ref:gen_dffe\[0\].dffe_inst\"" {  } { { "register_32.v" "gen_dffe\[0\].dffe_inst" { Text "C:/Users/jh730/Documents/ECE_550/Project3/register_32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728325841137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_tristate regfile_tristate:read_buf_A " "Elaborating entity \"regfile_tristate\" for hierarchy \"regfile_tristate:read_buf_A\"" {  } { { "regfile.v" "read_buf_A" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728325841340 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[0\] data_readRegA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[0\]\" to the node \"data_readRegA\[0\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[1\] data_readRegA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[1\]\" to the node \"data_readRegA\[1\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[2\] data_readRegA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[2\]\" to the node \"data_readRegA\[2\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[3\] data_readRegA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[3\]\" to the node \"data_readRegA\[3\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[4\] data_readRegA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[4\]\" to the node \"data_readRegA\[4\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[5\] data_readRegA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[5\]\" to the node \"data_readRegA\[5\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[6\] data_readRegA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[6\]\" to the node \"data_readRegA\[6\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[7\] data_readRegA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[7\]\" to the node \"data_readRegA\[7\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[8\] data_readRegA\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[8\]\" to the node \"data_readRegA\[8\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[9\] data_readRegA\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[9\]\" to the node \"data_readRegA\[9\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[10\] data_readRegA\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[10\]\" to the node \"data_readRegA\[10\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[11\] data_readRegA\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[11\]\" to the node \"data_readRegA\[11\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[12\] data_readRegA\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[12\]\" to the node \"data_readRegA\[12\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[13\] data_readRegA\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[13\]\" to the node \"data_readRegA\[13\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[14\] data_readRegA\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[14\]\" to the node \"data_readRegA\[14\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[15\] data_readRegA\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[15\]\" to the node \"data_readRegA\[15\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[16\] data_readRegA\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[16\]\" to the node \"data_readRegA\[16\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[17\] data_readRegA\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[17\]\" to the node \"data_readRegA\[17\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[18\] data_readRegA\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[18\]\" to the node \"data_readRegA\[18\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[19\] data_readRegA\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[19\]\" to the node \"data_readRegA\[19\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[20\] data_readRegA\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[20\]\" to the node \"data_readRegA\[20\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[21\] data_readRegA\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[21\]\" to the node \"data_readRegA\[21\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[22\] data_readRegA\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[22\]\" to the node \"data_readRegA\[22\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[23\] data_readRegA\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[23\]\" to the node \"data_readRegA\[23\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[24\] data_readRegA\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[24\]\" to the node \"data_readRegA\[24\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[25\] data_readRegA\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[25\]\" to the node \"data_readRegA\[25\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[26\] data_readRegA\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[26\]\" to the node \"data_readRegA\[26\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[27\] data_readRegA\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[27\]\" to the node \"data_readRegA\[27\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[28\] data_readRegA\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[28\]\" to the node \"data_readRegA\[28\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[29\] data_readRegA\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[29\]\" to the node \"data_readRegA\[29\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[30\] data_readRegA\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[30\]\" to the node \"data_readRegA\[30\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|data_out\[31\] data_readRegA\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|data_out\[31\]\" to the node \"data_readRegA\[31\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[0\] data_readRegB\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[0\]\" to the node \"data_readRegB\[0\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[1\] data_readRegB\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[1\]\" to the node \"data_readRegB\[1\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[2\] data_readRegB\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[2\]\" to the node \"data_readRegB\[2\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[3\] data_readRegB\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[3\]\" to the node \"data_readRegB\[3\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[4\] data_readRegB\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[4\]\" to the node \"data_readRegB\[4\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[5\] data_readRegB\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[5\]\" to the node \"data_readRegB\[5\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[6\] data_readRegB\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[6\]\" to the node \"data_readRegB\[6\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[7\] data_readRegB\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[7\]\" to the node \"data_readRegB\[7\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[8\] data_readRegB\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[8\]\" to the node \"data_readRegB\[8\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[9\] data_readRegB\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[9\]\" to the node \"data_readRegB\[9\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[10\] data_readRegB\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[10\]\" to the node \"data_readRegB\[10\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[11\] data_readRegB\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[11\]\" to the node \"data_readRegB\[11\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[12\] data_readRegB\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[12\]\" to the node \"data_readRegB\[12\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[13\] data_readRegB\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[13\]\" to the node \"data_readRegB\[13\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[14\] data_readRegB\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[14\]\" to the node \"data_readRegB\[14\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[15\] data_readRegB\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[15\]\" to the node \"data_readRegB\[15\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[16\] data_readRegB\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[16\]\" to the node \"data_readRegB\[16\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[17\] data_readRegB\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[17\]\" to the node \"data_readRegB\[17\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[18\] data_readRegB\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[18\]\" to the node \"data_readRegB\[18\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[19\] data_readRegB\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[19\]\" to the node \"data_readRegB\[19\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[20\] data_readRegB\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[20\]\" to the node \"data_readRegB\[20\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[21\] data_readRegB\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[21\]\" to the node \"data_readRegB\[21\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[22\] data_readRegB\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[22\]\" to the node \"data_readRegB\[22\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[23\] data_readRegB\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[23\]\" to the node \"data_readRegB\[23\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[24\] data_readRegB\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[24\]\" to the node \"data_readRegB\[24\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[25\] data_readRegB\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[25\]\" to the node \"data_readRegB\[25\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[26\] data_readRegB\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[26\]\" to the node \"data_readRegB\[26\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[27\] data_readRegB\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[27\]\" to the node \"data_readRegB\[27\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[28\] data_readRegB\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[28\]\" to the node \"data_readRegB\[28\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[29\] data_readRegB\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[29\]\" to the node \"data_readRegB\[29\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[30\] data_readRegB\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[30\]\" to the node \"data_readRegB\[30\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|data_out\[31\] data_readRegB\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|data_out\[31\]\" to the node \"data_readRegB\[31\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325842700 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1728325842700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728325843168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728325845481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728325845481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2435 " "Implemented 2435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728325845715 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728325845715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2321 " "Implemented 2321 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728325845715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728325845715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728325845762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:30:45 2024 " "Processing ended: Mon Oct 07 14:30:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728325845762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728325845762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728325845762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325845762 ""}
