Information: Changed wire load model for 'DW01_add_width8' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_8_8_8' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width3' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_3_1_3' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width8' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_1_8_8' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
