
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035499                       # Number of seconds simulated
sim_ticks                                 35498778822                       # Number of ticks simulated
final_tick                               563547239493                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135269                       # Simulator instruction rate (inst/s)
host_op_rate                                   170829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2183902                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888632                       # Number of bytes of host memory used
host_seconds                                 16254.75                       # Real time elapsed on the host
sim_insts                                  2198763072                       # Number of instructions simulated
sim_ops                                    2776786933                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1062144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1607168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2672768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1597056                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1597056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8298                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12556                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20881                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12477                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12477                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29920579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45273895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                75291829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46875                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              97355                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44989041                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44989041                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44989041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29920579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45273895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              120280870                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85128967                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31100083                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25352684                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076562                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13085189                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12154103                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3352101                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91960                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31117841                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170887166                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31100083                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15506204                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37958798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11041555                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5537760                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15358666                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83553830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.534729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.292185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45595032     54.57%     54.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2511133      3.01%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4699451      5.62%     63.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4662808      5.58%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2907285      3.48%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2305424      2.76%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1444141      1.73%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361676      1.63%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18066880     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83553830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365329                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007392                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32445260                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5478037                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36467326                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224062                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8939137                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263296                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205056692                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1411                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8939137                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34799389                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         999156                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1248903                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34292250                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3274987                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197755003                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1363023                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277644674                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922629578                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922629578                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105940105                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35228                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9110099                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18300351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349697                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117281                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3312337                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186405869                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148473753                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290459                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63042627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192857919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83553830                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.776983                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896436                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28736282     34.39%     34.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18098952     21.66%     56.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12021990     14.39%     70.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7842379      9.39%     79.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8256509      9.88%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994271      4.78%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3151762      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717759      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       733926      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83553830                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925891     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176955     13.85%     86.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174496     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124198796     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994806      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359252      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7903993      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148473753                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744104                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008603                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382069137                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249482647                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145074943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149751095                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       465508                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7106916                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2027                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258655                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8939137                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         512769                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88480                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186439686                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370430                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18300351                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349697                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2452617                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146498347                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13700269                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1975406                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21418549                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20772832                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7718280                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.720899                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145116263                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145074943                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92470298                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265393525                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.704178                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348427                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63310751                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2101676                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74614693                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.650203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.148041                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28409377     38.07%     38.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20855713     27.95%     66.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8662613     11.61%     77.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4323270      5.79%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4314168      5.78%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1743901      2.34%     91.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1752963      2.35%     93.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       936792      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3615896      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74614693                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3615896                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257438964                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381825216                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1575137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851290                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851290                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174688                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174688                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658099976                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201521514                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188341348                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85128967                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30602297                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24908825                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2045827                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13041981                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12062117                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3149352                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90142                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33829725                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167152729                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30602297                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15211469                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35122236                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10494242                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5748586                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16536138                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       822299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83114308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.476907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47992072     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1898627      2.28%     60.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2470734      2.97%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3720098      4.48%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3612876      4.35%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2746176      3.30%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1631271      1.96%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2443630      2.94%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16598824     19.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83114308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359482                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.963524                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34945948                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5633079                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33857279                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       264511                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8413490                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5179531                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199974798                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8413490                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36800962                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1043214                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1891992                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32223179                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2741465                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194147177                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          945                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1183997                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       861764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          145                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270546115                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    904162339                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    904162339                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168197650                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102348402                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41087                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23137                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7752372                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17994118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9532382                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       185042                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3074213                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180434231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38997                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145348638                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       272189                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58664257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178380974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6157                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83114308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748780                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896838                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29139471     35.06%     35.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18183954     21.88%     56.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11728619     14.11%     71.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8009263      9.64%     80.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7495982      9.02%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3996588      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2943864      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       882931      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       733636      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83114308                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         714774     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147021     14.22%     83.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172102     16.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120943247     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2054041      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16419      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14349076      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7985855      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145348638                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707393                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1033905                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007113                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375117677                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    239138303                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141270299                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146382543                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       494694                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6894749                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2181                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          858                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2418044                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          165                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8413490                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         620119                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96717                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180473231                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1241704                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17994118                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9532382                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22577                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          858                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1252333                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1152521                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2404854                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142567515                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13509214                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2781122                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21317550                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19966427                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7808336                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674724                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141307851                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141270299                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90762462                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254868572                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.659486                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356115                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98505299                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121067185                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59406369                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32840                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2079507                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74700818                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620694                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150450                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29039184     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21349859     28.58%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7868486     10.53%     77.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4505580      6.03%     84.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3756888      5.03%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1846453      2.47%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1842080      2.47%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       786987      1.05%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3705301      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74700818                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98505299                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121067185                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18213704                       # Number of memory references committed
system.switch_cpus1.commit.loads             11099366                       # Number of loads committed
system.switch_cpus1.commit.membars              16420                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17363750                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109125765                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2470289                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3705301                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251469071                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          369365048                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2014659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98505299                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121067185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98505299                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864207                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864207                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157130                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157130                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       641579895                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195120856                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      184702667                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32840                       # number of misc regfile writes
system.l20.replacements                          8315                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          291618                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12411                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.496737                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           84.452046                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.512225                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2504.990668                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1502.045062                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020618                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001102                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.611570                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.366710                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        30556                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  30556                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9772                       # number of Writeback hits
system.l20.Writeback_hits::total                 9772                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        30556                       # number of demand (read+write) hits
system.l20.demand_hits::total                   30556                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        30556                       # number of overall hits
system.l20.overall_hits::total                  30556                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8298                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8312                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8298                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8312                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8298                       # number of overall misses
system.l20.overall_misses::total                 8312                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1010048                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    814828561                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      815838609                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1010048                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    814828561                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       815838609                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1010048                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    814828561                       # number of overall miss cycles
system.l20.overall_miss_latency::total      815838609                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38854                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38868                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9772                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9772                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38854                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38868                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38854                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38868                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.213569                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.213852                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.213569                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.213852                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.213569                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.213852                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 72146.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98195.777416                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98151.901949                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 72146.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98195.777416                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98151.901949                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 72146.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98195.777416                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98151.901949                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4429                       # number of writebacks
system.l20.writebacks::total                     4429                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8298                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8312                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8298                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8312                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8298                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8312                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       904360                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    752872541                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    753776901                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       904360                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    752872541                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    753776901                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       904360                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    752872541                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    753776901                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213569                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.213852                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.213569                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.213852                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.213569                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.213852                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 64597.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90729.397566                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90685.382700                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 64597.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 90729.397566                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90685.382700                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 64597.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 90729.397566                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90685.382700                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12571                       # number of replacements
system.l21.tagsinuse                      4095.982310                       # Cycle average of tags in use
system.l21.total_refs                          389951                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16667                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.396592                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           87.575844                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.186223                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2748.033183                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1257.187061                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021381                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000778                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.670907                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.306930                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38875                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38875                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22982                       # number of Writeback hits
system.l21.Writeback_hits::total                22982                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38875                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38875                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38875                       # number of overall hits
system.l21.overall_hits::total                  38875                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12552                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12565                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12556                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12569                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12556                       # number of overall misses
system.l21.overall_misses::total                12569                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1053577                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1153845098                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1154898675                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       347429                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       347429                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1053577                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1154192527                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1155246104                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1053577                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1154192527                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1155246104                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51427                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51440                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22982                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22982                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51431                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51444                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51431                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51444                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244074                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244265                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244133                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244324                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244133                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244324                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 81044.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91925.199012                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91913.941504                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 86857.250000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 86857.250000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 81044.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91923.584501                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91912.332246                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 81044.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91923.584501                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91912.332246                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8048                       # number of writebacks
system.l21.writebacks::total                     8048                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12552                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12565                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12556                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12569                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12556                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12569                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       953709                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1056311077                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1057264786                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       316571                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       316571                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       953709                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1056627648                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1057581357                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       953709                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1056627648                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1057581357                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244074                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244265                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244133                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244324                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244133                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244324                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73362.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84154.802183                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 84143.635973                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 79142.750000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 79142.750000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 73362.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 84153.205479                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 84142.044475                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 73362.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 84153.205479                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 84142.044475                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996364                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015366299                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193015.764579                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996364                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15358650                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15358650                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15358650                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15358650                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15358650                       # number of overall hits
system.cpu0.icache.overall_hits::total       15358650                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1214826                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1214826                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1214826                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1214826                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1214826                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1214826                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15358666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15358666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15358666                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15358666                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15358666                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15358666                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 75926.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75926.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 75926.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75926.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 75926.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75926.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1028718                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1028718                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1028718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1028718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1028718                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1028718                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73479.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73479.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 73479.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73479.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 73479.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73479.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38854                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169192984                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39110                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.079877                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.599361                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.400639                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904685                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095315                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10451108                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10451108                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17508885                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17508885                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17508885                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17508885                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100469                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100469                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100469                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100469                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100469                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100469                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4700925530                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4700925530                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4700925530                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4700925530                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4700925530                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4700925530                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10551577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10551577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17609354                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17609354                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17609354                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17609354                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009522                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009522                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005705                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005705                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005705                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005705                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46789.811086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46789.811086                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46789.811086                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46789.811086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46789.811086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46789.811086                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9772                       # number of writebacks
system.cpu0.dcache.writebacks::total             9772                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61615                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61615                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61615                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61615                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38854                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38854                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38854                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38854                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1016758541                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1016758541                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1016758541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1016758541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1016758541                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1016758541                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26168.696685                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26168.696685                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26168.696685                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26168.696685                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26168.696685                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26168.696685                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997180                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016801507                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050003.038306                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997180                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16536120                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16536120                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16536120                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16536120                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16536120                       # number of overall hits
system.cpu1.icache.overall_hits::total       16536120                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1498147                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1498147                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1498147                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1498147                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1498147                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1498147                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16536138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16536138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16536138                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16536138                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16536138                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16536138                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 83230.388889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83230.388889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 83230.388889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83230.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 83230.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83230.388889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1066577                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1066577                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1066577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1066577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1066577                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1066577                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 82044.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82044.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 82044.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82044.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 82044.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82044.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51431                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173401469                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51687                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3354.837174                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.300566                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.699434                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911330                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088670                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10277614                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10277614                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7077212                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7077212                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17334                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17334                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16420                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16420                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17354826                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17354826                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17354826                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17354826                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       129892                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       129892                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3293                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3293                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133185                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133185                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133185                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133185                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6520531946                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6520531946                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    295226131                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    295226131                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6815758077                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6815758077                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6815758077                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6815758077                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10407506                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10407506                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7080505                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7080505                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16420                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16420                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17488011                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17488011                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17488011                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17488011                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012481                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012481                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000465                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000465                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007616                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007616                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007616                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007616                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50199.642364                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50199.642364                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89652.636198                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89652.636198                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 51175.117896                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51175.117896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 51175.117896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 51175.117896                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       703146                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 54088.153846                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22982                       # number of writebacks
system.cpu1.dcache.writebacks::total            22982                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78465                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3289                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3289                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81754                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81754                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81754                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81754                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51427                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51427                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51431                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51431                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51431                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51431                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1482677254                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1482677254                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       351429                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       351429                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1483028683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1483028683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1483028683                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1483028683                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28830.716433                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28830.716433                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 87857.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87857.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28835.307169                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28835.307169                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28835.307169                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28835.307169                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
