// Seed: 1038839463
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 id_17 = 1;
  wire id_18;
  assign id_13 = id_12;
  assign id_8 = 1 ? 1 : id_13;
  assign id_17 = id_17;
  assign #1 id_5 = id_17;
  id_19(
      .id_0(1), .id_1(id_13)
  );
  wire id_20;
  wire id_21;
  assign id_6 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1
    , id_36,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    output logic id_5,
    output tri id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wor id_9,
    input wire id_10,
    output supply1 id_11,
    input supply1 id_12,
    output supply1 id_13,
    input wire id_14,
    input wire id_15,
    input tri id_16,
    input tri0 id_17,
    input supply1 id_18,
    input wor id_19
    , id_37,
    output tri id_20,
    input supply1 id_21,
    input uwire id_22,
    input tri0 id_23,
    input wand id_24,
    output tri0 id_25,
    input wire id_26,
    output uwire id_27,
    input tri0 id_28,
    input wand id_29,
    output uwire id_30,
    output supply1 id_31,
    input tri1 id_32,
    output wor id_33
    , id_38,
    input wand id_34
);
  initial begin
    id_25 = 1;
    id_5 <= 1'b0;
  end
  module_0(
      id_38,
      id_38,
      id_36,
      id_37,
      id_37,
      id_37,
      id_38,
      id_38,
      id_36,
      id_36,
      id_38,
      id_37,
      id_36,
      id_38,
      id_38,
      id_36
  );
  wire id_39;
endmodule
