Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 16 15:39:27 2024
| Host         : eecs-digital-35 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.611    -5866.433                    298                 3267        0.061        0.000                      0                 3267        0.538        0.000                       0                  2880  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast            1.222        0.000                      0                 2650        0.255        0.000                      0                 2650        3.000        0.000                       0                  2610  
    clk_pixel_cw_hdmi      -10.190    -2462.557                    295                  617        0.061        0.000                      0                  617        5.754        0.000                       0                   255  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_cw_fast    clk_pixel_cw_hdmi      -21.611    -5866.433                    298                  298        1.203        0.000                      0                  298  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        1.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 display/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/text_reg[24][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 0.842ns (9.984%)  route 7.591ns (90.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        1.626    -2.410    display/clk_100
    SLICE_X58Y31         FDRE                                         r  display/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.419    -1.991 f  display/counter_reg[5]/Q
                         net (fo=113, routed)         3.560     1.569    display/counter[5]
    SLICE_X58Y3          LUT2 (Prop_lut2_I0_O)        0.299     1.868 r  display/text[409][4]_i_2/O
                         net (fo=16, routed)          2.274     4.143    display/text[409][4]_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.267 r  display/text[24][4]_i_1/O
                         net (fo=5, routed)           1.757     6.024    display/text[24][4]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  display/text_reg[24][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.798 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.380    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.471 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        1.444     7.915    display/clk_100
    SLICE_X46Y37         FDRE                                         r  display/text_reg[24][2]/C
                         clock pessimism             -0.427     7.488    
                         clock uncertainty           -0.074     7.415    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169     7.246    display/text_reg[24][2]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  1.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.471%)  route 0.172ns (47.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        0.586    -0.561    display/clk_100
    SLICE_X62Y29         FDRE                                         r  display/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display/counter_reg[7]/Q
                         net (fo=10, routed)          0.172    -0.248    display/counter[7]
    SLICE_X62Y29         LUT4 (Prop_lut4_I0_O)        0.049    -0.199 r  display/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    display/counter__0[8]
    SLICE_X62Y29         FDRE                                         r  display/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        0.855    -0.331    display/clk_100
    SLICE_X62Y29         FDRE                                         r  display/counter_reg[8]/C
                         clock pessimism             -0.230    -0.561    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.107    -0.454    display/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :          295  Failing Endpoints,  Worst Slack      -10.190ns,  Total Violation    -2462.557ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.190ns  (required time - arrival time)
  Source:                 display/hcount_left_pipe_reg[4][1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display/letter_sprite/brom1/BRAM_reg_0_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        22.754ns  (logic 11.145ns (48.980%)  route 11.609ns (51.020%))
  Logic Levels:           22  (CARRY4=11 DSP48E1=1 LUT2=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 11.428 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        1.575    -2.461    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=254, routed)         1.566    -2.470    display/clk_pixel
    SLICE_X50Y14         FDRE                                         r  display/hcount_left_pipe_reg[4][1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -1.952 r  display/hcount_left_pipe_reg[4][1]_rep/Q
                         net (fo=128, routed)         3.820     1.869    display/hcount_left_pipe_reg[4][1]_rep_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.993 r  display/image_addr1_i_812/O
                         net (fo=1, routed)           0.000     1.993    display/image_addr1_i_812_n_0
    SLICE_X34Y5          MUXF7 (Prop_muxf7_I0_O)      0.241     2.234 r  display/image_addr1_i_360/O
                         net (fo=1, routed)           0.000     2.234    display/image_addr1_i_360_n_0
    SLICE_X34Y5          MUXF8 (Prop_muxf8_I0_O)      0.098     2.332 r  display/image_addr1_i_134/O
                         net (fo=1, routed)           0.922     3.253    display/image_addr1_i_134_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.319     3.572 r  display/image_addr1_i_44/O
                         net (fo=1, routed)           0.000     3.572    display/image_addr1_i_44_n_0
    SLICE_X32Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.784 r  display/image_addr1_i_16/O
                         net (fo=2, routed)           0.766     4.550    display/image_addr1_i_16_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.299     4.849 r  display/image_addr1_i_5/O
                         net (fo=23, routed)          1.021     5.870    display/letter_sprite/text[3]
    SLICE_X46Y10         LUT4 (Prop_lut4_I1_O)        0.124     5.994 r  display/letter_sprite/image_addr_i_48/O
                         net (fo=1, routed)           0.000     5.994    display/letter_sprite/image_addr_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.507 r  display/letter_sprite/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.507    display/letter_sprite/image_addr_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.830 r  display/letter_sprite/image_addr_i_35/O[1]
                         net (fo=1, routed)           0.499     7.329    display/letter_sprite/image_addr_i_35_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.306     7.635 r  display/letter_sprite/image_addr_i_26/O
                         net (fo=1, routed)           0.000     7.635    display/letter_sprite/image_addr_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.036 r  display/letter_sprite/image_addr_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.036    display/letter_sprite/image_addr_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.370 r  display/letter_sprite/image_addr_i_9/O[1]
                         net (fo=2, routed)           0.764     9.135    display/letter_sprite/image_addr_i_9_n_6
    SLICE_X50Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.834 r  display/letter_sprite/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.834    display/letter_sprite/image_addr_i_2_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.157 r  display/letter_sprite/image_addr_i_1/O[1]
                         net (fo=1, routed)           0.597    10.754    display/letter_sprite/A[13]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.023    14.777 r  display/letter_sprite/image_addr/P[1]
                         net (fo=1, routed)           0.836    15.612    display/letter_sprite/brom1/P[1]
    SLICE_X49Y15         LUT2 (Prop_lut2_I1_O)        0.124    15.736 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000    15.736    display/letter_sprite/brom1/BRAM_reg_0_0_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.286    display/letter_sprite/brom1/BRAM_reg_0_0_i_20_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.400    display/letter_sprite/brom1/BRAM_reg_0_0_i_15_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.734 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_10/O[1]
                         net (fo=2, routed)           0.666    17.401    display/letter_sprite/brom1/PCOUT[9]
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.303    17.704 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_13/O
                         net (fo=1, routed)           0.000    17.704    display/letter_sprite/brom1/BRAM_reg_0_0_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.254 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.254    display/letter_sprite/brom1/BRAM_reg_0_0_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.567 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_1/O[3]
                         net (fo=16, routed)          1.718    20.285    display/letter_sprite/brom1/BRAM_reg_0_0_i_1_n_4
    RAMB36_X2Y0          RAMB36E1                                     r  display/letter_sprite/brom1/BRAM_reg_0_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        1.457    11.396    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=254, routed)         1.490    11.428    display/letter_sprite/brom1/clk_pixel
    RAMB36_X2Y0          RAMB36E1                                     r  display/letter_sprite/brom1/BRAM_reg_0_3/CLKARDCLK
                         clock pessimism             -0.427    11.002    
                         clock uncertainty           -0.210    10.792    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.697    10.095    display/letter_sprite/brom1/BRAM_reg_0_3
  -------------------------------------------------------------------
                         required time                         10.095    
                         arrival time                         -20.285    
  -------------------------------------------------------------------
                         slack                                -10.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 display/vcount_pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display/vcount_pipe_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.595%)  route 0.199ns (57.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        0.549    -0.598    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.659 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_hdmi/clkout1_buf/O
                         net (fo=254, routed)         0.554    -0.593    display/clk_pixel
    SLICE_X30Y29         FDRE                                         r  display/vcount_pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  display/vcount_pipe_reg[2][0]/Q
                         net (fo=2, routed)           0.199    -0.246    display/vcount_pipe_reg[2]_2[0]
    SLICE_X37Y30         FDRE                                         r  display/vcount_pipe_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        0.817    -0.369    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=254, routed)         0.822    -0.364    display/clk_pixel
    SLICE_X37Y30         FDRE                                         r  display/vcount_pipe_reg[3][0]/C
                         clock pessimism              0.034    -0.330    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.023    -0.307    display/vcount_pipe_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X0Y10     display/letter_sprite/brrom2/BRAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X6Y21      display/active_draw_hdmi_pipe_reg[7]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X6Y21      display/active_draw_hdmi_pipe_reg[7]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :          298  Failing Endpoints,  Worst Slack      -21.611ns,  Total Violation    -5866.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.611ns  (required time - arrival time)
  Source:                 display/text_reg[86][3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/letter_sprite/brom1/BRAM_reg_0_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        20.374ns  (logic 11.043ns (54.201%)  route 9.331ns (45.799%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT2=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 1667.994 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.486ns = ( 1667.514 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  1664.208 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1665.868    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.964 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        1.550  1667.514    display/clk_100
    SLICE_X49Y25         FDSE                                         r  display/text_reg[86][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDSE (Prop_fdse_C_Q)         0.456  1667.970 r  display/text_reg[86][3]/Q
                         net (fo=1, routed)           1.080  1669.051    display/text_reg_n_0_[86][3]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.124  1669.175 r  display/image_addr1_i_925/O
                         net (fo=1, routed)           0.000  1669.175    display/image_addr1_i_925_n_0
    SLICE_X50Y28         MUXF7 (Prop_muxf7_I1_O)      0.247  1669.422 r  display/image_addr1_i_416/O
                         net (fo=1, routed)           0.000  1669.422    display/image_addr1_i_416_n_0
    SLICE_X50Y28         MUXF8 (Prop_muxf8_I0_O)      0.098  1669.520 r  display/image_addr1_i_162/O
                         net (fo=1, routed)           1.242  1670.761    display/image_addr1_i_162_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.319  1671.080 r  display/image_addr1_i_51/O
                         net (fo=1, routed)           0.000  1671.080    display/image_addr1_i_51_n_0
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.245  1671.325 r  display/image_addr1_i_19/O
                         net (fo=2, routed)           0.830  1672.155    display/image_addr1_i_19_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.298  1672.453 r  display/image_addr1_i_5/O
                         net (fo=23, routed)          1.021  1673.474    display/letter_sprite/text[3]
    SLICE_X46Y10         LUT4 (Prop_lut4_I1_O)        0.124  1673.598 r  display/letter_sprite/image_addr_i_48/O
                         net (fo=1, routed)           0.000  1673.598    display/letter_sprite/image_addr_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608  1674.206 r  display/letter_sprite/image_addr_i_36/O[3]
                         net (fo=1, routed)           0.577  1674.783    display/letter_sprite/image_addr_i_36_n_4
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.307  1675.090 r  display/letter_sprite/image_addr_i_28/O
                         net (fo=1, routed)           0.000  1675.090    display/letter_sprite/image_addr_i_28_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1675.640 r  display/letter_sprite/image_addr_i_14/CO[3]
                         net (fo=1, routed)           0.000  1675.640    display/letter_sprite/image_addr_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1675.974 r  display/letter_sprite/image_addr_i_9/O[1]
                         net (fo=2, routed)           0.764  1676.738    display/letter_sprite/image_addr_i_9_n_6
    SLICE_X50Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699  1677.437 r  display/letter_sprite/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000  1677.437    display/letter_sprite/image_addr_i_2_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1677.760 r  display/letter_sprite/image_addr_i_1/O[1]
                         net (fo=1, routed)           0.597  1678.357    display/letter_sprite/A[13]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      4.023  1682.380 r  display/letter_sprite/image_addr/P[1]
                         net (fo=1, routed)           0.836  1683.216    display/letter_sprite/brom1/P[1]
    SLICE_X49Y15         LUT2 (Prop_lut2_I1_O)        0.124  1683.340 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_38/O
                         net (fo=1, routed)           0.000  1683.340    display/letter_sprite/brom1/BRAM_reg_0_0_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1683.890 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_20/CO[3]
                         net (fo=1, routed)           0.000  1683.890    display/letter_sprite/brom1/BRAM_reg_0_0_i_20_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1684.004 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_15/CO[3]
                         net (fo=1, routed)           0.000  1684.004    display/letter_sprite/brom1/BRAM_reg_0_0_i_15_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1684.338 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_10/O[1]
                         net (fo=2, routed)           0.666  1685.005    display/letter_sprite/brom1/PCOUT[9]
    SLICE_X44Y18         LUT6 (Prop_lut6_I5_O)        0.303  1685.307 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_13/O
                         net (fo=1, routed)           0.000  1685.307    display/letter_sprite/brom1/BRAM_reg_0_0_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1685.858 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  1685.858    display/letter_sprite/brom1/BRAM_reg_0_0_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  1686.171 r  display/letter_sprite/brom1/BRAM_reg_0_0_i_1/O[3]
                         net (fo=16, routed)          1.718  1687.889    display/letter_sprite/brom1/BRAM_reg_0_0_i_1_n_4
    RAMB36_X2Y0          RAMB36E1                                     r  display/letter_sprite/brom1/BRAM_reg_0_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1672.585    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  1664.831 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  1666.413    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        1.457  1667.962    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1664.832 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1666.413    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_hdmi/clkout1_buf/O
                         net (fo=254, routed)         1.490  1667.994    display/letter_sprite/brom1/clk_pixel
    RAMB36_X2Y0          RAMB36E1                                     r  display/letter_sprite/brom1/BRAM_reg_0_3/CLKARDCLK
                         clock pessimism             -0.507  1667.487    
                         clock uncertainty           -0.513  1666.974    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.697  1666.277    display/letter_sprite/brom1/BRAM_reg_0_3
  -------------------------------------------------------------------
                         required time                       1666.277    
                         arrival time                       -1687.889    
  -------------------------------------------------------------------
                         slack                                -21.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 display/text_reg[144][4]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/tmds_green/tmds_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.652ns (30.481%)  route 1.487ns (69.519%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        0.552    -0.595    display/clk_100
    SLICE_X35Y21         FDSE                                         r  display/text_reg[144][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.454 r  display/text_reg[144][4]/Q
                         net (fo=1, routed)           0.106    -0.348    display/text_reg_n_0_[144][4]
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.045    -0.303 r  display/image_addr1_i_748/O
                         net (fo=1, routed)           0.000    -0.303    display/image_addr1_i_748_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.232 r  display/image_addr1_i_328/O
                         net (fo=1, routed)           0.000    -0.232    display/image_addr1_i_328_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.209 r  display/image_addr1_i_118/O
                         net (fo=1, routed)           0.203    -0.006    display/image_addr1_i_118_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.112     0.106 r  display/image_addr1_i_40/O
                         net (fo=1, routed)           0.000     0.106    display/image_addr1_i_40_n_0
    SLICE_X35Y18         MUXF7 (Prop_muxf7_I0_O)      0.062     0.168 r  display/image_addr1_i_14/O
                         net (fo=2, routed)           0.192     0.360    display/image_addr1_i_14_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.108     0.468 r  display/image_addr1_i_4/O
                         net (fo=23, routed)          0.122     0.589    display/letter_sprite/text[4]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.634 r  display/letter_sprite/tmds_out[6]_i_3/O
                         net (fo=48, routed)          0.864     1.499    display/letter_sprite/brrom2/tmds_out_reg[0]
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.045     1.544 r  display/letter_sprite/brrom2/tmds_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.544    display/tmds_green/tmds_out_reg[9]_1[0]
    SLICE_X6Y19          FDRE                                         r  display/tmds_green/tmds_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=2608, routed)        0.817    -0.369    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=254, routed)         0.854    -0.332    display/tmds_green/clk_pixel
    SLICE_X6Y19          FDRE                                         r  display/tmds_green/tmds_out_reg[0]/C
                         clock pessimism              0.039    -0.293    
                         clock uncertainty            0.513     0.220    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.121     0.341    display/tmds_green/tmds_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  1.203    





