#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f9f23b044c0 .scope module, "Main" "Main" 2 12;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Defense";
    .port_info 1 /INPUT 1 "Attack";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /INPUT 1 "DisableA";
    .port_info 4 /INPUT 1 "DisableB";
    .port_info 5 /INPUT 1 "Inductance_Sense";
    .port_info 6 /INPUT 1 "IR_Ball_Detect";
    .port_info 7 /INPUT 1 "LeftMic";
    .port_info 8 /INPUT 1 "RightMic";
    .port_info 9 /INPUT 1 "IR_1K_Reciever";
    .port_info 10 /INPUT 1 "IR_10K_Reciever";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /OUTPUT 1 "Enable";
    .port_info 13 /OUTPUT 1 "FWDA";
    .port_info 14 /OUTPUT 1 "BWDA";
    .port_info 15 /OUTPUT 1 "FWDB";
    .port_info 16 /OUTPUT 1 "BWDB";
    .port_info 17 /OUTPUT 1 "Kick";
L_0x7f9f23f1c7e0 .functor OR 2, v0x7f9f23f11400_0, v0x7f9f23f127a0_0, C4<00>, C4<00>;
L_0x7f9f23f1c910 .functor OR 2, L_0x7f9f23f1c7e0, v0x7f9f23f13cf0_0, C4<00>, C4<00>;
L_0x7f9f23f1ca40 .functor OR 2, v0x7f9f23f114a0_0, v0x7f9f23f12880_0, C4<00>, C4<00>;
L_0x7f9f23f1cb30 .functor OR 2, L_0x7f9f23f1ca40, v0x7f9f23f13d80_0, C4<00>, C4<00>;
L_0x7f9f23f1cc60 .functor OR 1, v0x7f9f23f11720_0, v0x7f9f23f12a60_0, C4<0>, C4<0>;
L_0x7f9f23f1cd80 .functor OR 1, L_0x7f9f23f1cc60, v0x7f9f23f13fa0_0, C4<0>, C4<0>;
L_0x7f9f23f1ceb0 .functor OR 1, v0x7f9f23f117c0_0, v0x7f9f23f12b80_0, C4<0>, C4<0>;
L_0x7f9f23f1cfe0 .functor OR 1, L_0x7f9f23f1ceb0, v0x7f9f23f14040_0, C4<0>, C4<0>;
L_0x7f9f23f1d0d0 .functor OR 1, v0x7f9f23f110a0_0, v0x7f9f23f124f0_0, C4<0>, C4<0>;
L_0x7f9f23f1d210 .functor OR 1, L_0x7f9f23f1d0d0, v0x7f9f23f13ae0_0, C4<0>, C4<0>;
L_0x7f9f23f1d300 .functor OR 1, v0x7f9f23f11140_0, v0x7f9f23f12590_0, C4<0>, C4<0>;
L_0x7f9f23f1d450 .functor OR 1, L_0x7f9f23f1d300, v0x7f9f23f13b80_0, C4<0>, C4<0>;
o0x7f9f23942008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f19860_0 .net "Attack", 0 0, o0x7f9f23942008;  0 drivers
v0x7f9f23f19910_0 .net "BWDA", 0 0, L_0x7f9f23f1d5f0;  1 drivers
v0x7f9f23f199a0_0 .net "BWDB", 0 0, L_0x7f9f23f1d790;  1 drivers
v0x7f9f23f19a50_0 .net "BWD_A", 0 0, L_0x7f9f23f1d210;  1 drivers
v0x7f9f23f19b00_0 .net "BWD_A1", 0 0, v0x7f9f23f110a0_0;  1 drivers
v0x7f9f23f19bd0_0 .net "BWD_A2", 0 0, v0x7f9f23f124f0_0;  1 drivers
v0x7f9f23f19c80_0 .net "BWD_A3", 0 0, v0x7f9f23f13ae0_0;  1 drivers
v0x7f9f23f19d30_0 .net "BWD_B", 0 0, L_0x7f9f23f1d450;  1 drivers
v0x7f9f23f19de0_0 .net "BWD_B1", 0 0, v0x7f9f23f11140_0;  1 drivers
v0x7f9f23f19f10_0 .net "BWD_B2", 0 0, v0x7f9f23f12590_0;  1 drivers
v0x7f9f23f19fa0_0 .net "BWD_B3", 0 0, v0x7f9f23f13b80_0;  1 drivers
v0x7f9f23f1a030_0 .net "Ball_Detection_SM_EN", 0 0, v0x7f9f23f10070_0;  1 drivers
v0x7f9f23f1a100_0 .net "Ball_SM_Done", 0 0, v0x7f9f23f11330_0;  1 drivers
o0x7f9f239420c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1a1d0_0 .net "Defense", 0 0, o0x7f9f239420c8;  0 drivers
v0x7f9f23f1a260_0 .net "Defense_SM_Done", 0 0, v0x7f9f23f13c20_0;  1 drivers
v0x7f9f23f1a330_0 .net "Defense_SM_EN", 0 0, v0x7f9f23f103f0_0;  1 drivers
v0x7f9f23f1a400_0 .net "Direction", 0 0, v0x7f9f23f158d0_0;  1 drivers
o0x7f9f23944408 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1a590_0 .net "DisableA", 0 0, o0x7f9f23944408;  0 drivers
o0x7f9f23944438 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1a620_0 .net "DisableB", 0 0, o0x7f9f23944438;  0 drivers
v0x7f9f23f1a6b0_0 .net "Duty_SelA", 1 0, L_0x7f9f23f1c910;  1 drivers
v0x7f9f23f1a740_0 .net "Duty_SelA1", 1 0, v0x7f9f23f11400_0;  1 drivers
v0x7f9f23f1a7d0_0 .net "Duty_SelA2", 1 0, v0x7f9f23f127a0_0;  1 drivers
v0x7f9f23f1a860_0 .net "Duty_SelA3", 1 0, v0x7f9f23f13cf0_0;  1 drivers
v0x7f9f23f1a8f0_0 .net "Duty_SelB", 1 0, L_0x7f9f23f1cb30;  1 drivers
v0x7f9f23f1a980_0 .net "Duty_SelB1", 1 0, v0x7f9f23f114a0_0;  1 drivers
v0x7f9f23f1aa30_0 .net "Duty_SelB2", 1 0, v0x7f9f23f12880_0;  1 drivers
v0x7f9f23f1aae0_0 .net "Duty_SelB3", 1 0, v0x7f9f23f13d80_0;  1 drivers
v0x7f9f23f1ab90_0 .net "Enable", 0 0, v0x7f9f23f17a60_0;  1 drivers
v0x7f9f23f1ac40_0 .net "FWDA", 0 0, L_0x7f9f23f1d540;  1 drivers
v0x7f9f23f1acf0_0 .net "FWDB", 0 0, L_0x7f9f23f1d720;  1 drivers
v0x7f9f23f1ada0_0 .net "FWD_A", 0 0, L_0x7f9f23f1cd80;  1 drivers
v0x7f9f23f1ae50_0 .net "FWD_A1", 0 0, v0x7f9f23f11720_0;  1 drivers
v0x7f9f23f1af00_0 .net "FWD_A2", 0 0, v0x7f9f23f12a60_0;  1 drivers
v0x7f9f23f1a490_0 .net "FWD_A3", 0 0, v0x7f9f23f13fa0_0;  1 drivers
v0x7f9f23f1b190_0 .net "FWD_B", 0 0, L_0x7f9f23f1cfe0;  1 drivers
v0x7f9f23f1b220_0 .net "FWD_B1", 0 0, v0x7f9f23f117c0_0;  1 drivers
v0x7f9f23f1b2b0_0 .net "FWD_B2", 0 0, v0x7f9f23f12b80_0;  1 drivers
v0x7f9f23f1b340_0 .net "FWD_B3", 0 0, v0x7f9f23f14040_0;  1 drivers
v0x7f9f23f1b3f0_0 .net "Goal_Detection_SM_EN", 0 0, v0x7f9f23f10490_0;  1 drivers
v0x7f9f23f1b4c0_0 .net "Goal_SM_Done", 0 0, v0x7f9f23f126f0_0;  1 drivers
v0x7f9f23f1b590_0 .net "IR_10K", 0 0, v0x7f9f23f17290_0;  1 drivers
o0x7f9f23943b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1b660_0 .net "IR_10K_Reciever", 0 0, o0x7f9f23943b68;  0 drivers
v0x7f9f23f1b6f0_0 .net "IR_1K", 0 0, v0x7f9f23f16840_0;  1 drivers
o0x7f9f23943928 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1b7c0_0 .net "IR_1K_Reciever", 0 0, o0x7f9f23943928;  0 drivers
o0x7f9f239425a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1b850_0 .net "IR_Ball_Detect", 0 0, o0x7f9f239425a8;  0 drivers
o0x7f9f23942728 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1b8e0_0 .net "Inductance_Sense", 0 0, o0x7f9f23942728;  0 drivers
v0x7f9f23f1b970_0 .net "Kick", 0 0, v0x7f9f23f14b80_0;  1 drivers
v0x7f9f23f1ba00_0 .net "Kicker_Done", 0 0, v0x7f9f23f14960_0;  1 drivers
v0x7f9f23f1bad0_0 .net "Kicker_EN", 0 0, v0x7f9f23f10820_0;  1 drivers
o0x7f9f239436e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1bba0_0 .net "LeftMic", 0 0, o0x7f9f239436e8;  0 drivers
v0x7f9f23f1bc30_0 .net "PWM_Signal_A", 0 0, v0x7f9f23f18330_0;  1 drivers
v0x7f9f23f1bd00_0 .net "PWM_Signal_B", 0 0, v0x7f9f23f189f0_0;  1 drivers
v0x7f9f23f1bdd0_0 .net "Pause", 0 0, v0x7f9f23f17af0_0;  1 drivers
o0x7f9f239421e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1bee0_0 .net "Reset", 0 0, o0x7f9f239421e8;  0 drivers
o0x7f9f23943778 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1bf70_0 .net "RightMic", 0 0, o0x7f9f23943778;  0 drivers
v0x7f9f23f1c000_0 .net *"_ivl_10", 1 0, L_0x7f9f23f1c7e0;  1 drivers
v0x7f9f23f1c090_0 .net *"_ivl_14", 1 0, L_0x7f9f23f1ca40;  1 drivers
v0x7f9f23f1c120_0 .net *"_ivl_18", 0 0, L_0x7f9f23f1cc60;  1 drivers
v0x7f9f23f1c1b0_0 .net *"_ivl_22", 0 0, L_0x7f9f23f1ceb0;  1 drivers
v0x7f9f23f1c240_0 .net *"_ivl_26", 0 0, L_0x7f9f23f1d0d0;  1 drivers
v0x7f9f23f1c2d0_0 .net *"_ivl_30", 0 0, L_0x7f9f23f1d300;  1 drivers
o0x7f9f239422a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f23f1c360_0 .net "clk", 0 0, o0x7f9f239422a8;  0 drivers
L_0x7f9f23f1c6c0 .concat [ 1 1 0 0], o0x7f9f23944438, o0x7f9f23944408;
S_0x7f9f23b04870 .scope module, "U0" "Main_State_Machine" 2 28, 3 18 0, S_0x7f9f23b044c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Attack";
    .port_info 2 /INPUT 1 "Defense";
    .port_info 3 /INPUT 1 "Reset";
    .port_info 4 /INPUT 1 "Ball_SM_Done";
    .port_info 5 /INPUT 1 "Goal_SM_Done";
    .port_info 6 /INPUT 1 "Defense_SM_Done";
    .port_info 7 /INPUT 1 "Shooter_Done";
    .port_info 8 /OUTPUT 1 "Ball_Detection_SM_EN";
    .port_info 9 /OUTPUT 1 "Goal_Detection_SM_EN";
    .port_info 10 /OUTPUT 1 "Defense_SM_EN";
    .port_info 11 /OUTPUT 1 "Shooter_EN";
P_0x7f9f23b04a30 .param/l "BALL_DETECTION" 0 3 25, C4<001>;
P_0x7f9f23b04a70 .param/l "DEFENSE" 0 3 28, C4<100>;
P_0x7f9f23b04ab0 .param/l "GOAL_DETECTION" 0 3 26, C4<010>;
P_0x7f9f23b04af0 .param/l "IDLE" 0 3 24, C4<000>;
P_0x7f9f23b04b30 .param/l "SHOOT" 0 3 27, C4<011>;
v0x7f9f23b04e90_0 .net "Attack", 0 0, o0x7f9f23942008;  alias, 0 drivers
v0x7f9f23f0ffb0_0 .var "AttackEdge", 1 0;
v0x7f9f23f10070_0 .var "Ball_Detection_SM_EN", 0 0;
v0x7f9f23f10120_0 .net "Ball_SM_Done", 0 0, v0x7f9f23f11330_0;  alias, 1 drivers
v0x7f9f23f101c0_0 .net "Defense", 0 0, o0x7f9f239420c8;  alias, 0 drivers
v0x7f9f23f102a0_0 .var "DefenseEdge", 1 0;
v0x7f9f23f10350_0 .net "Defense_SM_Done", 0 0, v0x7f9f23f13c20_0;  alias, 1 drivers
v0x7f9f23f103f0_0 .var "Defense_SM_EN", 0 0;
v0x7f9f23f10490_0 .var "Goal_Detection_SM_EN", 0 0;
v0x7f9f23f105a0_0 .net "Goal_SM_Done", 0 0, v0x7f9f23f126f0_0;  alias, 1 drivers
v0x7f9f23f10630_0 .net "Reset", 0 0, o0x7f9f239421e8;  alias, 0 drivers
v0x7f9f23f106d0_0 .var "STATE", 2 0;
v0x7f9f23f10780_0 .net "Shooter_Done", 0 0, v0x7f9f23f14960_0;  alias, 1 drivers
v0x7f9f23f10820_0 .var "Shooter_EN", 0 0;
v0x7f9f23f108c0_0 .net "clk", 0 0, o0x7f9f239422a8;  alias, 0 drivers
E_0x7f9f23b04e40 .event posedge, v0x7f9f23f108c0_0;
S_0x7f9f23f10a80 .scope module, "U1" "BallDirectionControl" 2 30, 4 22 0, S_0x7f9f23b044c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "BallSignal";
    .port_info 3 /INPUT 1 "Pause";
    .port_info 4 /INPUT 1 "Inductance";
    .port_info 5 /INPUT 1 "Ball_Detect";
    .port_info 6 /OUTPUT 1 "FWD_A";
    .port_info 7 /OUTPUT 1 "FWD_B";
    .port_info 8 /OUTPUT 1 "BWD_A";
    .port_info 9 /OUTPUT 1 "BWD_B";
    .port_info 10 /OUTPUT 1 "Done";
    .port_info 11 /OUTPUT 2 "Duty_SelA";
    .port_info 12 /OUTPUT 2 "Duty_SelB";
P_0x7f9f23f10c50 .param/l "IDLE" 0 4 25, C4<000>;
P_0x7f9f23f10c90 .param/l "INDUCTANCE" 0 4 27, C4<010>;
P_0x7f9f23f10cd0 .param/l "PAUSE" 0 4 26, C4<001>;
P_0x7f9f23f10d10 .param/l "TURN_LEFT" 0 4 29, C4<100>;
P_0x7f9f23f10d50 .param/l "TURN_RIGHT" 0 4 28, C4<011>;
v0x7f9f23f110a0_0 .var "BWD_A", 0 0;
v0x7f9f23f11140_0 .var "BWD_B", 0 0;
v0x7f9f23f111e0_0 .net "BallSignal", 0 0, v0x7f9f23f158d0_0;  alias, 1 drivers
v0x7f9f23f11290_0 .net "Ball_Detect", 0 0, o0x7f9f239425a8;  alias, 0 drivers
v0x7f9f23f11330_0 .var "Done", 0 0;
v0x7f9f23f11400_0 .var "Duty_SelA", 1 0;
v0x7f9f23f114a0_0 .var "Duty_SelB", 1 0;
v0x7f9f23f11550_0 .net "Enable", 0 0, v0x7f9f23f10070_0;  alias, 1 drivers
v0x7f9f23f11600_0 .var "Enable_Edge", 1 0;
v0x7f9f23f11720_0 .var "FWD_A", 0 0;
v0x7f9f23f117c0_0 .var "FWD_B", 0 0;
v0x7f9f23f11860_0 .var "IND_COUNT", 28 0;
v0x7f9f23f11910_0 .var "IND_FLG", 0 0;
v0x7f9f23f119b0_0 .net "Inductance", 0 0, o0x7f9f23942728;  alias, 0 drivers
v0x7f9f23f11a50_0 .var "PREV_STATE", 2 0;
v0x7f9f23f11b00_0 .net "Pause", 0 0, v0x7f9f23f17af0_0;  alias, 1 drivers
v0x7f9f23f11ba0_0 .var "STATE", 2 0;
v0x7f9f23f11d30_0 .net "clk", 0 0, o0x7f9f239422a8;  alias, 0 drivers
S_0x7f9f23f11e70 .scope module, "U2" "GoalDirectionControl" 2 33, 5 20 0, S_0x7f9f23b044c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "Pause";
    .port_info 3 /INPUT 1 "Inductance";
    .port_info 4 /INPUT 1 "IR_1k";
    .port_info 5 /INPUT 1 "IR_10k";
    .port_info 6 /OUTPUT 1 "FWD_A";
    .port_info 7 /OUTPUT 1 "FWD_B";
    .port_info 8 /OUTPUT 1 "BWD_A";
    .port_info 9 /OUTPUT 1 "BWD_B";
    .port_info 10 /OUTPUT 1 "Done";
    .port_info 11 /OUTPUT 2 "Duty_SelA";
    .port_info 12 /OUTPUT 2 "Duty_SelB";
P_0x7f9f23f12050 .param/l "IDLE" 0 5 25, C4<000>;
P_0x7f9f23f12090 .param/l "INDUCTANCE" 0 5 30, C4<101>;
P_0x7f9f23f120d0 .param/l "PAUSE" 0 5 29, C4<100>;
P_0x7f9f23f12110 .param/l "SMALL_LEFT" 0 5 28, C4<011>;
P_0x7f9f23f12150 .param/l "SMALL_RIGHT" 0 5 27, C4<010>;
P_0x7f9f23f12190 .param/l "TURN_RIGHT" 0 5 26, C4<001>;
v0x7f9f23f124f0_0 .var "BWD_A", 0 0;
v0x7f9f23f12590_0 .var "BWD_B", 0 0;
v0x7f9f23f12630_0 .var "COUNT", 28 0;
v0x7f9f23f126f0_0 .var "Done", 0 0;
v0x7f9f23f127a0_0 .var "Duty_SelA", 1 0;
v0x7f9f23f12880_0 .var "Duty_SelB", 1 0;
v0x7f9f23f12930_0 .net "Enable", 0 0, v0x7f9f23f10490_0;  alias, 1 drivers
v0x7f9f23f129c0_0 .var "Enable_Edge", 1 0;
v0x7f9f23f12a60_0 .var "FWD_A", 0 0;
v0x7f9f23f12b80_0 .var "FWD_B", 0 0;
v0x7f9f23f12c20_0 .var "IND_FLG", 0 0;
v0x7f9f23f12cc0_0 .net "IR_10k", 0 0, v0x7f9f23f17290_0;  alias, 1 drivers
v0x7f9f23f12d60_0 .net "IR_1k", 0 0, v0x7f9f23f16840_0;  alias, 1 drivers
v0x7f9f23f12e00_0 .net "Inductance", 0 0, o0x7f9f23942728;  alias, 0 drivers
v0x7f9f23f12eb0_0 .var "PREV_STATE", 2 0;
v0x7f9f23f12f40_0 .net "Pause", 0 0, v0x7f9f23f17af0_0;  alias, 1 drivers
v0x7f9f23f12fd0_0 .var "SL_FLG", 0 0;
v0x7f9f23f13160_0 .var "SR_FLG", 0 0;
v0x7f9f23f131f0_0 .var "STATE", 2 0;
v0x7f9f23f132a0_0 .net "clk", 0 0, o0x7f9f239422a8;  alias, 0 drivers
S_0x7f9f23f13430 .scope module, "U3" "DC_Defence" 2 35, 6 1 0, S_0x7f9f23b044c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "Pause";
    .port_info 3 /INPUT 1 "Inductance";
    .port_info 4 /INPUT 1 "MicrophoneDirection";
    .port_info 5 /OUTPUT 2 "DutyCycleA";
    .port_info 6 /OUTPUT 2 "DutyCycleB";
    .port_info 7 /OUTPUT 1 "FWDA";
    .port_info 8 /OUTPUT 1 "FWDB";
    .port_info 9 /OUTPUT 1 "BWDA";
    .port_info 10 /OUTPUT 1 "BWDB";
    .port_info 11 /OUTPUT 1 "Done";
P_0x7f9f23f135f0 .param/l "IDLE" 0 6 6, C4<000>;
P_0x7f9f23f13630 .param/l "INDUCTANCE" 0 6 11, C4<101>;
P_0x7f9f23f13670 .param/l "INDUCTANCE_PAUSE" 0 6 12, C4<110>;
P_0x7f9f23f136b0 .param/l "LEFT_PAUSE" 0 6 10, C4<100>;
P_0x7f9f23f136f0 .param/l "RIGHT_PAUSE" 0 6 9, C4<011>;
P_0x7f9f23f13730 .param/l "TURN_LEFT" 0 6 8, C4<010>;
P_0x7f9f23f13770 .param/l "TURN_RIGHT" 0 6 7, C4<001>;
v0x7f9f23f13ae0_0 .var "BWDA", 0 0;
v0x7f9f23f13b80_0 .var "BWDB", 0 0;
v0x7f9f23f13c20_0 .var "Done", 0 0;
v0x7f9f23f13cf0_0 .var "DutyCycleA", 1 0;
v0x7f9f23f13d80_0 .var "DutyCycleB", 1 0;
v0x7f9f23f13e70_0 .net "Enable", 0 0, v0x7f9f23f103f0_0;  alias, 1 drivers
v0x7f9f23f13f00_0 .var "Enable_Edge", 1 0;
v0x7f9f23f13fa0_0 .var "FWDA", 0 0;
v0x7f9f23f14040_0 .var "FWDB", 0 0;
v0x7f9f23f14160_0 .net "Inductance", 0 0, o0x7f9f23942728;  alias, 0 drivers
v0x7f9f23f141f0_0 .net "MicrophoneDirection", 0 0, v0x7f9f23f158d0_0;  alias, 1 drivers
v0x7f9f23f14280_0 .net "Pause", 0 0, v0x7f9f23f17af0_0;  alias, 1 drivers
v0x7f9f23f14350_0 .var "STATE", 2 0;
v0x7f9f23f143f0_0 .net "clk", 0 0, o0x7f9f239422a8;  alias, 0 drivers
S_0x7f9f23f145a0 .scope module, "U4" "Kicker" 2 37, 7 1 0, S_0x7f9f23b044c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /OUTPUT 1 "Kick";
    .port_info 3 /OUTPUT 1 "Done";
P_0x7f9f23f147a0 .param/l "IDLE" 0 7 5, C4<0>;
P_0x7f9f23f147e0 .param/l "KICK" 0 7 6, C4<1>;
v0x7f9f23f148c0_0 .var "Count", 3 0;
v0x7f9f23f14960_0 .var "Done", 0 0;
v0x7f9f23f14a20_0 .net "Enable", 0 0, v0x7f9f23f10820_0;  alias, 1 drivers
v0x7f9f23f14af0_0 .var "EnableEdge", 1 0;
v0x7f9f23f14b80_0 .var "Kick", 0 0;
v0x7f9f23f14c50_0 .var "STATE", 0 0;
v0x7f9f23f14ce0_0 .net "clk", 0 0, o0x7f9f239422a8;  alias, 0 drivers
S_0x7f9f23f14e30 .scope module, "U5" "MicFFs" 2 39, 8 28 0, S_0x7f9f23b044c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RightMic";
    .port_info 2 /INPUT 1 "LeftMic";
    .port_info 3 /OUTPUT 1 "Direction";
L_0x7f9f23f1c480 .functor OR 1, v0x7f9f23f15bb0_0, v0x7f9f23f15c40_0, C4<0>, C4<0>;
L_0x7f9f23f1c550 .functor OR 1, v0x7f9f23f15ec0_0, v0x7f9f23f15e30_0, C4<0>, C4<0>;
v0x7f9f23f159c0_0 .net "CLK", 0 0, o0x7f9f239422a8;  alias, 0 drivers
v0x7f9f23f15a60_0 .net "Direction", 0 0, v0x7f9f23f158d0_0;  alias, 1 drivers
v0x7f9f23f15b00_0 .net "L", 0 0, L_0x7f9f23f1c480;  1 drivers
v0x7f9f23f15bb0_0 .var "LLMic", 0 0;
v0x7f9f23f15c40_0 .var "LMic", 0 0;
v0x7f9f23f15d10_0 .net "LeftMic", 0 0, o0x7f9f239436e8;  alias, 0 drivers
v0x7f9f23f15da0_0 .net "R", 0 0, L_0x7f9f23f1c550;  1 drivers
v0x7f9f23f15e30_0 .var "RMic", 0 0;
v0x7f9f23f15ec0_0 .var "RRMic", 0 0;
v0x7f9f23f15fe0_0 .net "RightMic", 0 0, o0x7f9f23943778;  alias, 0 drivers
v0x7f9f23f16080_0 .net "W1", 0 0, v0x7f9f23f15460_0;  1 drivers
E_0x7f9f23f13330 .event negedge, v0x7f9f23f108c0_0;
S_0x7f9f23f15070 .scope module, "U0" "FF" 8 41, 8 20 0, S_0x7f9f23f14e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x7f9f23f15310_0 .net "CLK", 0 0, L_0x7f9f23f1c480;  alias, 1 drivers
v0x7f9f23f153c0_0 .net "D", 0 0, L_0x7f9f23f1c550;  alias, 1 drivers
v0x7f9f23f15460_0 .var "Q", 0 0;
E_0x7f9f23f152b0 .event posedge, v0x7f9f23f15310_0;
S_0x7f9f23f15560 .scope module, "U1" "FF" 8 42, 8 20 0, S_0x7f9f23f14e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x7f9f23f15780_0 .net "CLK", 0 0, o0x7f9f239422a8;  alias, 0 drivers
v0x7f9f23f15810_0 .net "D", 0 0, v0x7f9f23f15460_0;  alias, 1 drivers
v0x7f9f23f158d0_0 .var "Q", 0 0;
S_0x7f9f23f16150 .scope module, "U6A" "FrequencyCounter_1K" 2 40, 9 20 0, S_0x7f9f23b044c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ir";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "ir1k";
v0x7f9f23f16420_0 .var "EdgeTest", 1 0;
v0x7f9f23f164e0_0 .var "Hz", 15 0;
v0x7f9f23f16580_0 .net "clk", 0 0, o0x7f9f239422a8;  alias, 0 drivers
v0x7f9f23f16630_0 .var "count", 23 0;
L_0x7f9f23973008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9f23f166c0_0 .net "enable", 0 0, L_0x7f9f23973008;  1 drivers
v0x7f9f23f167a0_0 .net "ir", 0 0, o0x7f9f23943928;  alias, 0 drivers
v0x7f9f23f16840_0 .var "ir1k", 0 0;
L_0x7f9f23973050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9f23f168d0_0 .net "reset", 0 0, L_0x7f9f23973050;  1 drivers
v0x7f9f23f16960_0 .var "temp", 15 0;
E_0x7f9f23f163c0 .event posedge, v0x7f9f23f168d0_0, v0x7f9f23f108c0_0;
S_0x7f9f23f16b10 .scope module, "U6B" "FrequencyCounter_10K" 2 41, 10 20 0, S_0x7f9f23b044c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ir";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "ir10k";
v0x7f9f23f16d70_0 .var "EdgeTest", 1 0;
v0x7f9f23f16e30_0 .var "Hz", 15 0;
v0x7f9f23f16ee0_0 .net "clk", 0 0, o0x7f9f239422a8;  alias, 0 drivers
v0x7f9f23f17090_0 .var "count", 23 0;
L_0x7f9f23973098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9f23f17130_0 .net "enable", 0 0, L_0x7f9f23973098;  1 drivers
v0x7f9f23f17200_0 .net "ir", 0 0, o0x7f9f23943b68;  alias, 0 drivers
v0x7f9f23f17290_0 .var "ir10k", 0 0;
L_0x7f9f239730e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9f23f17320_0 .net "reset", 0 0, L_0x7f9f239730e0;  1 drivers
v0x7f9f23f173b0_0 .var "temp", 15 0;
E_0x7f9f23f16750 .event posedge, v0x7f9f23f17320_0, v0x7f9f23f108c0_0;
S_0x7f9f23f17500 .scope module, "U7" "DisableHandler" 2 43, 11 2 0, S_0x7f9f23b044c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SnsDisable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Enable";
    .port_info 3 /OUTPUT 1 "Pause";
P_0x7f9f23f17740 .param/l "Debounce" 0 11 7, C4<10>;
P_0x7f9f23f17780 .param/l "Disable" 0 11 6, C4<01>;
P_0x7f9f23f177c0 .param/l "FullCount" 0 11 8, C4<1000111100001101000110000000>;
P_0x7f9f23f17800 .param/l "HalfCount" 0 11 8, C4<0100011110000110100011000000>;
P_0x7f9f23f17840 .param/l "Idle" 0 11 5, C4<00>;
v0x7f9f23f17a60_0 .var "Enable", 0 0;
v0x7f9f23f17af0_0 .var "Pause", 0 0;
v0x7f9f23f17b80_0 .var "STATE", 1 0;
v0x7f9f23f17c10_0 .net "SnsDisable", 1 0, L_0x7f9f23f1c6c0;  1 drivers
v0x7f9f23f17cb0_0 .var "Timer", 27 0;
v0x7f9f23f17da0_0 .net "clk", 0 0, o0x7f9f239422a8;  alias, 0 drivers
S_0x7f9f23f17e70 .scope module, "U8A" "MotorPWM" 2 46, 12 18 0, S_0x7f9f23b044c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "DutyCycle";
    .port_info 2 /OUTPUT 1 "PulseSignal";
P_0x7f9f23f18030 .param/l "HalfDuty" 0 12 21, C4<01100001101010>;
P_0x7f9f23f18070 .param/l "QuarterDuty" 0 12 20, C4<01001110001000>;
P_0x7f9f23f180b0 .param/l "ThreeQuarterDuty" 0 12 22, C4<10011100010000>;
v0x7f9f23f18270_0 .net "DutyCycle", 1 0, L_0x7f9f23f1c910;  alias, 1 drivers
v0x7f9f23f18330_0 .var "PulseSignal", 0 0;
v0x7f9f23f183d0_0 .net "clk", 0 0, o0x7f9f239422a8;  alias, 0 drivers
v0x7f9f23f18460_0 .var "count", 13 0;
S_0x7f9f23f18530 .scope module, "U8B" "MotorPWM" 2 47, 12 18 0, S_0x7f9f23b044c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "DutyCycle";
    .port_info 2 /OUTPUT 1 "PulseSignal";
P_0x7f9f23f186f0 .param/l "HalfDuty" 0 12 21, C4<01100001101010>;
P_0x7f9f23f18730 .param/l "QuarterDuty" 0 12 20, C4<01001110001000>;
P_0x7f9f23f18770 .param/l "ThreeQuarterDuty" 0 12 22, C4<10011100010000>;
v0x7f9f23f18930_0 .net "DutyCycle", 1 0, L_0x7f9f23f1cb30;  alias, 1 drivers
v0x7f9f23f189f0_0 .var "PulseSignal", 0 0;
v0x7f9f23f18a90_0 .net "clk", 0 0, o0x7f9f239422a8;  alias, 0 drivers
v0x7f9f23f18b20_0 .var "count", 13 0;
S_0x7f9f23f18bf0 .scope module, "U9A" "PWMEncoder" 2 52, 13 19 0, S_0x7f9f23b044c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "FWD";
    .port_info 1 /INPUT 1 "BWD";
    .port_info 2 /INPUT 1 "Pulse";
    .port_info 3 /OUTPUT 1 "SerialOut1";
    .port_info 4 /OUTPUT 1 "SerialOut2";
L_0x7f9f23f1d540 .functor AND 1, L_0x7f9f23f1cd80, v0x7f9f23f18330_0, C4<1>, C4<1>;
L_0x7f9f23f1d5f0 .functor AND 1, L_0x7f9f23f1d210, v0x7f9f23f18330_0, C4<1>, C4<1>;
v0x7f9f23f18e60_0 .net "BWD", 0 0, L_0x7f9f23f1d210;  alias, 1 drivers
v0x7f9f23f18f10_0 .net "FWD", 0 0, L_0x7f9f23f1cd80;  alias, 1 drivers
v0x7f9f23f18fb0_0 .net "Pulse", 0 0, v0x7f9f23f18330_0;  alias, 1 drivers
v0x7f9f23f19060_0 .net "SerialOut1", 0 0, L_0x7f9f23f1d540;  alias, 1 drivers
v0x7f9f23f190f0_0 .net "SerialOut2", 0 0, L_0x7f9f23f1d5f0;  alias, 1 drivers
S_0x7f9f23f19240 .scope module, "U9B" "PWMEncoder" 2 53, 13 19 0, S_0x7f9f23b044c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "FWD";
    .port_info 1 /INPUT 1 "BWD";
    .port_info 2 /INPUT 1 "Pulse";
    .port_info 3 /OUTPUT 1 "SerialOut1";
    .port_info 4 /OUTPUT 1 "SerialOut2";
L_0x7f9f23f1d720 .functor AND 1, L_0x7f9f23f1cfe0, v0x7f9f23f189f0_0, C4<1>, C4<1>;
L_0x7f9f23f1d790 .functor AND 1, L_0x7f9f23f1d450, v0x7f9f23f189f0_0, C4<1>, C4<1>;
v0x7f9f23f19480_0 .net "BWD", 0 0, L_0x7f9f23f1d450;  alias, 1 drivers
v0x7f9f23f19510_0 .net "FWD", 0 0, L_0x7f9f23f1cfe0;  alias, 1 drivers
v0x7f9f23f195b0_0 .net "Pulse", 0 0, v0x7f9f23f189f0_0;  alias, 1 drivers
v0x7f9f23f19680_0 .net "SerialOut1", 0 0, L_0x7f9f23f1d720;  alias, 1 drivers
v0x7f9f23f19710_0 .net "SerialOut2", 0 0, L_0x7f9f23f1d790;  alias, 1 drivers
    .scope S_0x7f9f23b04870;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f10070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f10490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f103f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f10820_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f106d0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f0ffb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f102a0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7f9f23b04870;
T_1 ;
    %wait E_0x7f9f23b04e40;
    %load/vec4 v0x7f9f23f0ffb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f0ffb0_0, 4, 1;
    %load/vec4 v0x7f9f23f102a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f102a0_0, 4, 1;
    %load/vec4 v0x7f9f23b04e90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f0ffb0_0, 4, 1;
    %load/vec4 v0x7f9f23f101c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f102a0_0, 4, 1;
    %load/vec4 v0x7f9f23f10630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f106d0_0, 0, 3;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9f23f106d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x7f9f23f0ffb0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7f9f23f0ffb0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7f9f23f102a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7f9f23f102a0_0;
    %parti/s 1, 0, 2;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %load/vec4 v0x7f9f23f102a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7f9f23f102a0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_1.10, 9;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.11, 9;
T_1.10 ; End of true expr.
    %load/vec4 v0x7f9f23f0ffb0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7f9f23f0ffb0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_1.12, 10;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.13, 10;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.13, 10;
 ; End of false expr.
    %blend;
T_1.13;
    %jmp/0 T_1.11, 9;
 ; End of false expr.
    %blend;
T_1.11;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x7f9f23f106d0_0, 0, 3;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x7f9f23f10120_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0x7f9f23f106d0_0, 0, 3;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x7f9f23f105a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v0x7f9f23f106d0_0, 0, 3;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x7f9f23f10780_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.18, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %store/vec4 v0x7f9f23f106d0_0, 0, 3;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7f9f23f10350_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.20, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %store/vec4 v0x7f9f23f106d0_0, 0, 3;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %load/vec4 v0x7f9f23f106d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.22 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f10820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f103f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f10490_0, 0, 1;
    %store/vec4 v0x7f9f23f10070_0, 0, 1;
    %jmp T_1.27;
T_1.23 ;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f10820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f103f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f10490_0, 0, 1;
    %store/vec4 v0x7f9f23f10070_0, 0, 1;
    %jmp T_1.27;
T_1.24 ;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f10820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f103f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f10490_0, 0, 1;
    %store/vec4 v0x7f9f23f10070_0, 0, 1;
    %jmp T_1.27;
T_1.25 ;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f10820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f103f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f10490_0, 0, 1;
    %store/vec4 v0x7f9f23f10070_0, 0, 1;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f10820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f103f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f10490_0, 0, 1;
    %store/vec4 v0x7f9f23f10070_0, 0, 1;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9f23f10a80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f11720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f117c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f110a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f11140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f11330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f11400_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f114a0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f11ba0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f11a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f11910_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f9f23f11860_0, 0, 29;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f11600_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0x7f9f23f10a80;
T_3 ;
    %wait E_0x7f9f23b04e40;
    %load/vec4 v0x7f9f23f11600_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f11600_0, 4, 1;
    %load/vec4 v0x7f9f23f11550_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f11600_0, 4, 1;
    %load/vec4 v0x7f9f23f11290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f11ba0_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9f23f11ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f11ba0_0, 0, 3;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x7f9f23f11600_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7f9f23f11600_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x7f9f23f11ba0_0, 0, 3;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x7f9f23f11b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %load/vec4 v0x7f9f23f11a50_0;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v0x7f9f23f11ba0_0, 0, 3;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x7f9f23f11910_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %load/vec4 v0x7f9f23f119b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.15, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.16, 9;
T_3.15 ; End of true expr.
    %load/vec4 v0x7f9f23f11a50_0;
    %jmp/0 T_3.16, 9;
 ; End of false expr.
    %blend;
T_3.16;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v0x7f9f23f11ba0_0, 0, 3;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9f23f11a50_0, 0, 3;
    %load/vec4 v0x7f9f23f11b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %load/vec4 v0x7f9f23f119b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.19, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.20, 9;
T_3.19 ; End of true expr.
    %load/vec4 v0x7f9f23f111e0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.21, 10;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.22, 10;
T_3.21 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_3.22, 10;
 ; End of false expr.
    %blend;
T_3.22;
    %jmp/0 T_3.20, 9;
 ; End of false expr.
    %blend;
T_3.20;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v0x7f9f23f11ba0_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9f23f11a50_0, 0, 3;
    %load/vec4 v0x7f9f23f11b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.23, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.24, 8;
T_3.23 ; End of true expr.
    %load/vec4 v0x7f9f23f119b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.25, 9;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_3.26, 9;
T_3.25 ; End of true expr.
    %load/vec4 v0x7f9f23f111e0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.27, 10;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_3.28, 10;
T_3.27 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_3.28, 10;
 ; End of false expr.
    %blend;
T_3.28;
    %jmp/0 T_3.26, 9;
 ; End of false expr.
    %blend;
T_3.26;
    %jmp/0 T_3.24, 8;
 ; End of false expr.
    %blend;
T_3.24;
    %store/vec4 v0x7f9f23f11ba0_0, 0, 3;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %load/vec4 v0x7f9f23f11ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f11140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f110a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f117c0_0, 0, 1;
    %store/vec4 v0x7f9f23f11720_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f114a0_0, 0, 2;
    %store/vec4 v0x7f9f23f11400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f11910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f11330_0, 0, 1;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f11140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f110a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f117c0_0, 0, 1;
    %store/vec4 v0x7f9f23f11720_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f114a0_0, 0, 2;
    %store/vec4 v0x7f9f23f11400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f11910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f11330_0, 0, 1;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f11140_0, 0, 1;
    %store/vec4 v0x7f9f23f110a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f117c0_0, 0, 1;
    %store/vec4 v0x7f9f23f11720_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f114a0_0, 0, 2;
    %store/vec4 v0x7f9f23f11400_0, 0, 2;
    %load/vec4 v0x7f9f23f11860_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f9f23f11860_0, 0, 29;
    %load/vec4 v0x7f9f23f11860_0;
    %cmpi/e 300000000, 0, 29;
    %jmp/0xz  T_3.35, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f11910_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f9f23f11860_0, 0, 29;
T_3.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f11330_0, 0, 1;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f11140_0, 0, 1;
    %store/vec4 v0x7f9f23f110a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f117c0_0, 0, 1;
    %store/vec4 v0x7f9f23f11720_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9f23f11400_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f114a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f11910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f11330_0, 0, 1;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f11140_0, 0, 1;
    %store/vec4 v0x7f9f23f110a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f117c0_0, 0, 1;
    %store/vec4 v0x7f9f23f11720_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f11400_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9f23f114a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f11910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f11330_0, 0, 1;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9f23f11e70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f12a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f12b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f124f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f12590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f126f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f127a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f12880_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f131f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f12eb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f12fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f12c20_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f9f23f12630_0, 0, 29;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f129c0_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0x7f9f23f11e70;
T_5 ;
    %wait E_0x7f9f23b04e40;
    %load/vec4 v0x7f9f23f129c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f129c0_0, 4, 1;
    %load/vec4 v0x7f9f23f12930_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f129c0_0, 4, 1;
    %load/vec4 v0x7f9f23f131f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x7f9f23f129c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7f9f23f129c0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v0x7f9f23f131f0_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9f23f12eb0_0, 0, 3;
    %load/vec4 v0x7f9f23f12f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0x7f9f23f12e00_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.11, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_5.12, 9;
T_5.11 ; End of true expr.
    %load/vec4 v0x7f9f23f12d60_0;
    %flag_set/vec4 10;
    %jmp/0 T_5.13, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.14, 10;
T_5.13 ; End of true expr.
    %load/vec4 v0x7f9f23f12cc0_0;
    %flag_set/vec4 11;
    %jmp/0 T_5.15, 11;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.16, 11;
T_5.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_5.16, 11;
 ; End of false expr.
    %blend;
T_5.16;
    %jmp/0 T_5.14, 10;
 ; End of false expr.
    %blend;
T_5.14;
    %jmp/0 T_5.12, 9;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v0x7f9f23f131f0_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x7f9f23f13160_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0x7f9f23f131f0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9f23f12eb0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x7f9f23f12fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0x7f9f23f131f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9f23f12eb0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x7f9f23f12f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %load/vec4 v0x7f9f23f12eb0_0;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v0x7f9f23f131f0_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x7f9f23f12c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %load/vec4 v0x7f9f23f12e00_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.25, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_5.26, 9;
T_5.25 ; End of true expr.
    %load/vec4 v0x7f9f23f12eb0_0;
    %jmp/0 T_5.26, 9;
 ; End of false expr.
    %blend;
T_5.26;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %store/vec4 v0x7f9f23f131f0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9f23f131f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %jmp T_5.33;
T_5.27 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f124f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12b80_0, 0, 1;
    %store/vec4 v0x7f9f23f12a60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f12880_0, 0, 2;
    %store/vec4 v0x7f9f23f127a0_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f126f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12c20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12fd0_0, 0, 1;
    %store/vec4 v0x7f9f23f13160_0, 0, 1;
    %jmp T_5.33;
T_5.28 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f124f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12b80_0, 0, 1;
    %store/vec4 v0x7f9f23f12a60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f12880_0, 0, 2;
    %store/vec4 v0x7f9f23f127a0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f126f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12c20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12fd0_0, 0, 1;
    %store/vec4 v0x7f9f23f13160_0, 0, 1;
    %jmp T_5.33;
T_5.29 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f124f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12b80_0, 0, 1;
    %store/vec4 v0x7f9f23f12a60_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f12880_0, 0, 2;
    %store/vec4 v0x7f9f23f127a0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f126f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12c20_0, 0, 1;
    %store/vec4 v0x7f9f23f12fd0_0, 0, 1;
    %load/vec4 v0x7f9f23f12630_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f9f23f12630_0, 0, 29;
    %load/vec4 v0x7f9f23f12630_0;
    %cmpi/e 100000000, 0, 29;
    %jmp/0xz  T_5.34, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13160_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f9f23f12630_0, 0, 29;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f131f0_0, 0, 3;
T_5.34 ;
    %jmp T_5.33;
T_5.30 ;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f124f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12b80_0, 0, 1;
    %store/vec4 v0x7f9f23f12a60_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f12880_0, 0, 2;
    %store/vec4 v0x7f9f23f127a0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f126f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12c20_0, 0, 1;
    %store/vec4 v0x7f9f23f13160_0, 0, 1;
    %load/vec4 v0x7f9f23f12630_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f9f23f12630_0, 0, 29;
    %load/vec4 v0x7f9f23f12630_0;
    %cmpi/e 100000000, 0, 29;
    %jmp/0xz  T_5.36, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f12fd0_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f9f23f12630_0, 0, 29;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f131f0_0, 0, 3;
T_5.36 ;
    %jmp T_5.33;
T_5.31 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f124f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12b80_0, 0, 1;
    %store/vec4 v0x7f9f23f12a60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f12880_0, 0, 2;
    %store/vec4 v0x7f9f23f127a0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f126f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12c20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12fd0_0, 0, 1;
    %store/vec4 v0x7f9f23f13160_0, 0, 1;
    %jmp T_5.33;
T_5.32 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12590_0, 0, 1;
    %store/vec4 v0x7f9f23f124f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12b80_0, 0, 1;
    %store/vec4 v0x7f9f23f12a60_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f12880_0, 0, 2;
    %store/vec4 v0x7f9f23f127a0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f126f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f12fd0_0, 0, 1;
    %store/vec4 v0x7f9f23f13160_0, 0, 1;
    %load/vec4 v0x7f9f23f12630_0;
    %addi 1, 0, 29;
    %store/vec4 v0x7f9f23f12630_0, 0, 29;
    %load/vec4 v0x7f9f23f12630_0;
    %cmpi/e 200000000, 0, 29;
    %jmp/0xz  T_5.38, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f12c20_0, 0, 1;
    %pushi/vec4 0, 0, 29;
    %store/vec4 v0x7f9f23f12630_0, 0, 29;
T_5.38 ;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9f23f13430;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f13cf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f13d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f14040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f13c20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f14350_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f13f00_0, 0, 2;
    %end;
    .thread T_6;
    .scope S_0x7f9f23f13430;
T_7 ;
    %wait E_0x7f9f23b04e40;
    %load/vec4 v0x7f9f23f13f00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f13f00_0, 4, 1;
    %load/vec4 v0x7f9f23f13e70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f13f00_0, 4, 1;
    %load/vec4 v0x7f9f23f14350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f23f14350_0, 0, 3;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x7f9f23f13f00_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7f9f23f13f00_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v0x7f9f23f14350_0, 0, 3;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x7f9f23f14280_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0x7f9f23f14160_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.13, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.14, 9;
T_7.13 ; End of true expr.
    %load/vec4 v0x7f9f23f141f0_0;
    %flag_set/vec4 10;
    %jmp/0 T_7.15, 10;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_7.16, 10;
T_7.15 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_7.16, 10;
 ; End of false expr.
    %blend;
T_7.16;
    %jmp/0 T_7.14, 9;
 ; End of false expr.
    %blend;
T_7.14;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %store/vec4 v0x7f9f23f14350_0, 0, 3;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0x7f9f23f14280_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %load/vec4 v0x7f9f23f14160_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.19, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.20, 9;
T_7.19 ; End of true expr.
    %load/vec4 v0x7f9f23f141f0_0;
    %flag_set/vec4 10;
    %jmp/0 T_7.21, 10;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_7.22, 10;
T_7.21 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_7.22, 10;
 ; End of false expr.
    %blend;
T_7.22;
    %jmp/0 T_7.20, 9;
 ; End of false expr.
    %blend;
T_7.20;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %store/vec4 v0x7f9f23f14350_0, 0, 3;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0x7f9f23f14280_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %load/vec4 v0x7f9f23f14160_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.25, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.26, 9;
T_7.25 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_7.26, 9;
 ; End of false expr.
    %blend;
T_7.26;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %store/vec4 v0x7f9f23f14350_0, 0, 3;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x7f9f23f14280_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.27, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_7.28, 8;
T_7.27 ; End of true expr.
    %load/vec4 v0x7f9f23f14160_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.29, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.30, 9;
T_7.29 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_7.30, 9;
 ; End of false expr.
    %blend;
T_7.30;
    %jmp/0 T_7.28, 8;
 ; End of false expr.
    %blend;
T_7.28;
    %store/vec4 v0x7f9f23f14350_0, 0, 3;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x7f9f23f14280_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.31, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_7.32, 8;
T_7.31 ; End of true expr.
    %load/vec4 v0x7f9f23f14160_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.33, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.34, 9;
T_7.33 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_7.34, 9;
 ; End of false expr.
    %blend;
T_7.34;
    %jmp/0 T_7.32, 8;
 ; End of false expr.
    %blend;
T_7.32;
    %store/vec4 v0x7f9f23f14350_0, 0, 3;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x7f9f23f14280_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.35, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_7.36, 8;
T_7.35 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_7.36, 8;
 ; End of false expr.
    %blend;
T_7.36;
    %store/vec4 v0x7f9f23f14350_0, 0, 3;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9f23f14350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %jmp T_7.44;
T_7.37 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13b80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13ae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f14040_0, 0, 1;
    %store/vec4 v0x7f9f23f13fa0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f13d80_0, 0, 2;
    %store/vec4 v0x7f9f23f13cf0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f13c20_0, 0, 1;
    %jmp T_7.44;
T_7.38 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13b80_0, 0, 1;
    %store/vec4 v0x7f9f23f13ae0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f14040_0, 0, 1;
    %store/vec4 v0x7f9f23f13fa0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9f23f13cf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f13d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13c20_0, 0, 1;
    %jmp T_7.44;
T_7.39 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13b80_0, 0, 1;
    %store/vec4 v0x7f9f23f13ae0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f14040_0, 0, 1;
    %store/vec4 v0x7f9f23f13fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f13cf0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9f23f13d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13c20_0, 0, 1;
    %jmp T_7.44;
T_7.40 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13b80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13ae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f14040_0, 0, 1;
    %store/vec4 v0x7f9f23f13fa0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f13d80_0, 0, 2;
    %store/vec4 v0x7f9f23f13cf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13c20_0, 0, 1;
    %jmp T_7.44;
T_7.41 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13b80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13ae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f14040_0, 0, 1;
    %store/vec4 v0x7f9f23f13fa0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f13d80_0, 0, 2;
    %store/vec4 v0x7f9f23f13cf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13c20_0, 0, 1;
    %jmp T_7.44;
T_7.42 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13b80_0, 0, 1;
    %store/vec4 v0x7f9f23f13ae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f14040_0, 0, 1;
    %store/vec4 v0x7f9f23f13fa0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f13d80_0, 0, 2;
    %store/vec4 v0x7f9f23f13cf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13c20_0, 0, 1;
    %jmp T_7.44;
T_7.43 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13b80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f13ae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7f9f23f14040_0, 0, 1;
    %store/vec4 v0x7f9f23f13fa0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7f9f23f13d80_0, 0, 2;
    %store/vec4 v0x7f9f23f13cf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f13c20_0, 0, 1;
    %jmp T_7.44;
T_7.44 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9f23f145a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f14b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f14960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f14c50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9f23f148c0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f14af0_0, 0, 2;
    %end;
    .thread T_8;
    .scope S_0x7f9f23f145a0;
T_9 ;
    %wait E_0x7f9f23b04e40;
    %load/vec4 v0x7f9f23f14af0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f14af0_0, 4, 1;
    %load/vec4 v0x7f9f23f14a20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f23f14af0_0, 4, 1;
    %load/vec4 v0x7f9f23f14c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x7f9f23f14af0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7f9f23f14af0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.4, 8;
T_9.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.4, 8;
 ; End of false expr.
    %blend;
T_9.4;
    %store/vec4 v0x7f9f23f14c50_0, 0, 1;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x7f9f23f148c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_9.5, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.6, 8;
T_9.5 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_9.6, 8;
 ; End of false expr.
    %blend;
T_9.6;
    %store/vec4 v0x7f9f23f14c50_0, 0, 1;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9f23f14c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f14b80_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7f9f23f148c0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7f9f23f148c0_0, 0, 4;
    %load/vec4 v0x7f9f23f148c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %store/vec4 v0x7f9f23f14b80_0, 0, 1;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f9f23f15070;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f15460_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7f9f23f15070;
T_11 ;
    %wait E_0x7f9f23f152b0;
    %load/vec4 v0x7f9f23f153c0_0;
    %store/vec4 v0x7f9f23f15460_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f9f23f15560;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f158d0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7f9f23f15560;
T_13 ;
    %wait E_0x7f9f23b04e40;
    %load/vec4 v0x7f9f23f15810_0;
    %store/vec4 v0x7f9f23f158d0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f9f23f14e30;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f15e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f15c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f15ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f15bb0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7f9f23f14e30;
T_15 ;
    %wait E_0x7f9f23b04e40;
    %load/vec4 v0x7f9f23f15fe0_0;
    %store/vec4 v0x7f9f23f15ec0_0, 0, 1;
    %load/vec4 v0x7f9f23f15d10_0;
    %store/vec4 v0x7f9f23f15bb0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f9f23f14e30;
T_16 ;
    %wait E_0x7f9f23f13330;
    %load/vec4 v0x7f9f23f15fe0_0;
    %store/vec4 v0x7f9f23f15e30_0, 0, 1;
    %load/vec4 v0x7f9f23f15d10_0;
    %store/vec4 v0x7f9f23f15c40_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f9f23f16150;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f16840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f16420_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f23f164e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f23f16960_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7f9f23f16630_0, 0, 24;
    %end;
    .thread T_17;
    .scope S_0x7f9f23f16150;
T_18 ;
    %wait E_0x7f9f23f163c0;
    %load/vec4 v0x7f9f23f168d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f23f164e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f23f16840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f23f16960_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f9f23f16630_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f9f23f166c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7f9f23f167a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f23f16420_0, 4, 5;
    %load/vec4 v0x7f9f23f16420_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.6, 9;
    %load/vec4 v0x7f9f23f16420_0;
    %parti/s 1, 1, 2;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7f9f23f16960_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7f9f23f16960_0, 0;
T_18.4 ;
    %load/vec4 v0x7f9f23f16420_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f23f16420_0, 4, 5;
    %load/vec4 v0x7f9f23f16630_0;
    %cmpi/e 10000000, 0, 24;
    %jmp/0xz  T_18.7, 4;
    %load/vec4 v0x7f9f23f16960_0;
    %muli 10, 0, 16;
    %assign/vec4 v0x7f9f23f164e0_0, 0;
    %load/vec4 v0x7f9f23f164e0_0;
    %pad/u 32;
    %cmpi/u 900, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.11, 5;
    %load/vec4 v0x7f9f23f164e0_0;
    %pad/u 32;
    %cmpi/u 1200, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_18.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9f23f16840_0, 0;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f23f16840_0, 0;
T_18.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f23f16960_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f9f23f16630_0, 0;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x7f9f23f16630_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7f9f23f16630_0, 0;
T_18.8 ;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f23f16960_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f9f23f16630_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f9f23f16b10;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f17290_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f16d70_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f23f16e30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f23f173b0_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7f9f23f17090_0, 0, 24;
    %end;
    .thread T_19;
    .scope S_0x7f9f23f16b10;
T_20 ;
    %wait E_0x7f9f23f16750;
    %load/vec4 v0x7f9f23f17320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f23f16e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f23f17290_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f23f173b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f9f23f17090_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f9f23f17130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7f9f23f17200_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f23f16d70_0, 4, 5;
    %load/vec4 v0x7f9f23f16d70_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.6, 9;
    %load/vec4 v0x7f9f23f16d70_0;
    %parti/s 1, 1, 2;
    %and;
T_20.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x7f9f23f173b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7f9f23f173b0_0, 0;
T_20.4 ;
    %load/vec4 v0x7f9f23f16d70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f23f16d70_0, 4, 5;
    %load/vec4 v0x7f9f23f17090_0;
    %pad/u 32;
    %cmpi/e 10000000, 0, 32;
    %jmp/0xz  T_20.7, 4;
    %load/vec4 v0x7f9f23f173b0_0;
    %muli 10, 0, 16;
    %assign/vec4 v0x7f9f23f16e30_0, 0;
    %load/vec4 v0x7f9f23f16e30_0;
    %pad/u 32;
    %cmpi/u 9000, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_20.11, 5;
    %load/vec4 v0x7f9f23f16e30_0;
    %pad/u 32;
    %cmpi/u 11000, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9f23f17290_0, 0;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f23f17290_0, 0;
T_20.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f23f173b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f9f23f17090_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0x7f9f23f17090_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7f9f23f17090_0, 0;
T_20.8 ;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f23f173b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f9f23f17090_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f9f23f17500;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f17a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f17af0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x7f9f23f17cb0_0, 0, 28;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f23f17b80_0, 0, 2;
    %end;
    .thread T_21;
    .scope S_0x7f9f23f17500;
T_22 ;
    %wait E_0x7f9f23b04e40;
    %load/vec4 v0x7f9f23f17b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %jmp T_22.3;
T_22.0 ;
    %load/vec4 v0x7f9f23f17c10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9f23f17c10_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_22.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %store/vec4 v0x7f9f23f17b80_0, 0, 2;
    %jmp T_22.3;
T_22.1 ;
    %load/vec4 v0x7f9f23f17cb0_0;
    %cmpi/u 75000000, 0, 28;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_22.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_22.7, 8;
T_22.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_22.7, 8;
 ; End of false expr.
    %blend;
T_22.7;
    %store/vec4 v0x7f9f23f17b80_0, 0, 2;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x7f9f23f17cb0_0;
    %cmpi/u 150000000, 0, 28;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_22.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.9, 8;
T_22.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_22.9, 8;
 ; End of false expr.
    %blend;
T_22.9;
    %store/vec4 v0x7f9f23f17b80_0, 0, 2;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9f23f17b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %jmp T_22.13;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f17a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f17af0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x7f9f23f17cb0_0, 0, 28;
    %jmp T_22.13;
T_22.11 ;
    %load/vec4 v0x7f9f23f17cb0_0;
    %addi 1, 0, 28;
    %store/vec4 v0x7f9f23f17cb0_0, 0, 28;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f17a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f17af0_0, 0, 1;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x7f9f23f17cb0_0;
    %addi 1, 0, 28;
    %store/vec4 v0x7f9f23f17cb0_0, 0, 28;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f17a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f17af0_0, 0, 1;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f9f23f17e70;
T_23 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f9f23f18460_0, 0, 14;
    %end;
    .thread T_23;
    .scope S_0x7f9f23f17e70;
T_24 ;
    %wait E_0x7f9f23b04e40;
    %load/vec4 v0x7f9f23f18460_0;
    %cmpi/u 12500, 0, 14;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.0, 5;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f9f23f18460_0, 0, 14;
    %load/vec4 v0x7f9f23f18460_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f9f23f18460_0, 0, 14;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7f9f23f18460_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f9f23f18460_0, 0, 14;
T_24.1 ;
    %load/vec4 v0x7f9f23f18270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f18330_0, 0, 1;
    %jmp T_24.7;
T_24.2 ;
    %load/vec4 v0x7f9f23f18460_0;
    %cmpi/u 5000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_24.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f18330_0, 0, 1;
    %jmp T_24.9;
T_24.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f18330_0, 0, 1;
T_24.9 ;
    %jmp T_24.7;
T_24.3 ;
    %load/vec4 v0x7f9f23f18460_0;
    %cmpi/u 6250, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_24.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f18330_0, 0, 1;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f18330_0, 0, 1;
T_24.11 ;
    %jmp T_24.7;
T_24.4 ;
    %load/vec4 v0x7f9f23f18460_0;
    %cmpi/u 10000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_24.12, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f18330_0, 0, 1;
    %jmp T_24.13;
T_24.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f18330_0, 0, 1;
T_24.13 ;
    %jmp T_24.7;
T_24.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f18330_0, 0, 1;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f9f23f18530;
T_25 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f9f23f18b20_0, 0, 14;
    %end;
    .thread T_25;
    .scope S_0x7f9f23f18530;
T_26 ;
    %wait E_0x7f9f23b04e40;
    %load/vec4 v0x7f9f23f18b20_0;
    %cmpi/u 12500, 0, 14;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.0, 5;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7f9f23f18b20_0, 0, 14;
    %load/vec4 v0x7f9f23f18b20_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f9f23f18b20_0, 0, 14;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7f9f23f18b20_0;
    %addi 1, 0, 14;
    %store/vec4 v0x7f9f23f18b20_0, 0, 14;
T_26.1 ;
    %load/vec4 v0x7f9f23f18930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f189f0_0, 0, 1;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x7f9f23f18b20_0;
    %cmpi/u 5000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_26.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f189f0_0, 0, 1;
    %jmp T_26.9;
T_26.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f189f0_0, 0, 1;
T_26.9 ;
    %jmp T_26.7;
T_26.3 ;
    %load/vec4 v0x7f9f23f18b20_0;
    %cmpi/u 6250, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_26.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f189f0_0, 0, 1;
    %jmp T_26.11;
T_26.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f189f0_0, 0, 1;
T_26.11 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x7f9f23f18b20_0;
    %cmpi/u 10000, 0, 14;
    %flag_or 5, 4;
    %jmp/0xz  T_26.12, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f189f0_0, 0, 1;
    %jmp T_26.13;
T_26.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f23f189f0_0, 0, 1;
T_26.13 ;
    %jmp T_26.7;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f23f189f0_0, 0, 1;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "MainProject/Main.v";
    "./MainProject/MainStateMachine/MainStateMachine.v";
    "./MainProject/DriveTrain/DirectionControl/DC_Rev2.v";
    "./MainProject/DriveTrain/DirectionControl/DC_IR_Rev1.v";
    "./MainProject/DriveTrain/DirectionControl/DC_Defence.v";
    "./MainProject/KickerSolinoid/Kicker.v";
    "./MainProject/Sensors/Microphone/MicrophoneFFs.v";
    "./MainProject/Sensors/IR/1_kHz_Frequency_Counter.v";
    "./MainProject/Sensors/IR/10_kHz_Frequency_Counter.v";
    "./MainProject/DriveTrain/DisableHandler/DisableHandler.v";
    "./MainProject/DriveTrain/MotorPWM/MotorPWM.v";
    "./MainProject/DriveTrain/PWMEncoder/PWMEncoder.v";
