// Seed: 299929435
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6,
    input supply1 id_7,
    output wire id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output uwire id_12,
    input tri id_13,
    input wand id_14,
    input wire id_15,
    input uwire id_16,
    output tri1 id_17
);
  wire id_19;
endmodule
module module_1 #(
    parameter id_1 = 32'd84
) (
    input tri0 id_0,
    input tri0 _id_1,
    input tri id_2,
    output supply1 id_3,
    input supply0 id_4
);
  wire [id_1 : 1] id_6;
  logic id_7;
  ;
  xor primCall (id_3, id_7, id_0, id_2);
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_2,
      id_0,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_2,
      id_3,
      id_4,
      id_4,
      id_0,
      id_0,
      id_3
  );
endmodule
