URL: http://www.ecs.umass.edu/ece/koren/yield/spie97.ps.Z
Refering-URL: http://www.ecs.umass.edu/ece/koren/yield/
Root-URL: 
Title: Technology Mapping for Hot-Carrier Reliability Enhancement  
Author: Zhan Chen and Israel Koren 
Keyword: Hot-Carrier Effect, Design for Reliability, Technology Mapping.  
Address: Amherst, MA 01003  
Affiliation: Department of Electrical and Computer Engineering University of Massachusetts,  
Abstract: As semiconductor devices enter the deep sub-micron era, reliability has become a major issue and challenge in VLSI design. Among all the failure mechanisms, hot-carrier effect is one of those which have the most significant impact on the long-term reliability of high-density VLSI circuits. In this paper, we address the problem of minimizing hot-carrier effect during the technology mapping stage of VLSI logic synthesis. We first present a logic-level hot-carrier model, and then, based on this model, we propose a technology mapping algorithm for hot-carrier effect minimization. The proposed algorithm has been implemented in the framework of the Berkeley logic optimization package SIS. Our results show that an average of 29.1% decrease in hot-carrier effect can be achieved by carefully choosing logic gates from cell libraries to implement given logic functions for a set of benchmarks. It has also been observed that the best design for hot-carrier effect minimization does not necessarily coincide with the best design for low power, which has long been considered as a rough measure for VLSI reliability. 
Abstract-found: 1
Intro-found: 1
Reference: 1. <author> A. Dasgupta and R. Karri, </author> <title> "Hot-Carrier Reliability Enhancement via Input Reordering and Transistor Sizing," </title> <booktitle> Proc. of DAC, </booktitle> <pages> pp. 819-824, </pages> <year> 1996. </year>
Reference: 2. <author> E. Detjcus, G. Gannot, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, </author> <title> "Technology Mapping in MIS," </title> <booktitle> Proc. ICCAD, </booktitle> <pages> pp. 116-119, </pages> <year> 1987. </year>
Reference: 3. <author> R. B. </author> <title> Fair, "Challenges to Manufacturing Submicron, Ultra Large Scale Integrated Circuits," </title> <booktitle> Proceedings of IEEE, </booktitle> <volume> Vol. 78, No. 11, </volume> <pages> pp. 1687-1705, </pages> <month> November </month> <year> 1990. </year>
Reference: 4. <author> N. Hedenstierna and K.O. Jeppson, </author> <title> "CMOS Circuit Speed and Buffer Optimization," </title> <journal> IEEE Tran. on Computer-Aided Design,, </journal> <volume> Vol. CAD-6, </volume> <pages> No.2, </pages> <month> March </month> <year> 1987. </year>
Reference: 5. <author> C. Hu, and M. Horowitz, </author> <title> "Hot-Electron-Induced MOSFET Degradation Model, Monitor and Improvement," </title> <journal> IEEE Transactions on Electronic Devices, </journal> <volume> Vol. ED32, No. 2, </volume> <pages> pp. 375-384, </pages> <month> February </month> <year> 1985. </year>
Reference: 6. <author> C. </author> <title> Hu "Future CMOS Scaling and Reliability," </title> <booktitle> Proceedings of IEEE, </booktitle> <volume> Vol. 81, No. 5, </volume> <pages> pp. 682-689, </pages> <month> May </month> <year> 1993. </year>
Reference: 7. <author> T. Karnik, C. C. Teng and S. M. Kang, </author> <title> "High-Level Hot Carrier Reliability-Driven Synthesis Using Macro-Models," </title> <booktitle> Proc. IEEE Custom Integrated Circuits Conference, </booktitle> <pages> pp. 65-68, </pages> <year> 1995. </year>
Reference: 8. <author> K. Keutzer, "DAGON: </author> <title> Technology Binding and Local Optimization by DAG Matching," </title> <booktitle> Proc. ACM/IEEE DAC, </booktitle> <pages> pp. 341-347, </pages> <year> 1987. </year>
Reference: 9. <author> S. B. Kuusinen and C. Hu, </author> <title> "Hot-Carrier Induced Degradation of Critical Paths Modeled by Rule-based Analysis," </title> <booktitle> Proc. IEEE Custom Integrated Circuits Coonference, </booktitle> <pages> pp. 69-72, </pages> <year> 1995. </year>
Reference: 10. <author> Y. Leblebici, W. Sun and S.M. Kang, </author> <title> "Parametric Macro-Modeling of Hot-Carrier-Induced Dynamic Degradation in MOS VLSI Circuits," </title> <journal> IEEE Trans. on Electronic Devices, </journal> <volume> Vol. 40, No. 3, </volume> <pages> pp. 673-675, </pages> <month> March </month> <year> 1993. </year>
Reference: 11. <author> Y. Leblebici, </author> <title> "Design Considerations for CMOS Digital Circuits with Improved Hot-Carrier Reliability," </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> Vol. 31, No. 7, </volume> <pages> pp. 1014-1023, </pages> <month> July </month> <year> 1996. </year>
Reference: 12. <author> P. C. Li, G. I. Stamoulis, and I. N. Hajj, </author> <title> "A Probabilistic Timing Approach to Hot-Carrier Effect Estimation," </title> <booktitle> Proc. ICCAD, </booktitle> <pages> pp. 210-213, </pages> <year> 1992. </year>
Reference: 13. <editor> P.C. Li and I.N. Hajj, </editor> <title> "Computer-Aided Redesign of VLSI Circuits for Hot-Carrier Reliability," </title> <journal> IEEE Trans. on CAD, </journal> <volume> Vol. 15, No.5, </volume> <pages> pp. 453-464, </pages> <month> May </month> <year> 1996. </year>
Reference: 14. <author> B. Lin and H. D. Man, </author> <title> "Low-Power Driven Technology Mapping under Timing Constraints," </title> <booktitle> Proc. ICCD, </booktitle> <address> pp.421-427, </address> <year> 1993. </year>
Reference: 15. <author> F. Najm, </author> <title> "Transition Density, a Stochastic Measure of Activity in Digital Circuits," </title> <booktitle> Proc. DAC, </booktitle> <pages> pp. 644-649, </pages> <year> 1991. </year>
Reference: 16. <author> F. N. Najm, </author> <title> "A Survey of Power Estimation Techniques in VLSI Circuits," </title> <journal> IEEE Transactions on VLSI, </journal> <volume> Vol. 2, No. 4, </volume> <pages> pp. 446-455, </pages> <month> December </month> <year> 1994. </year>
Reference: 17. <author> K. Roy and S. Prasad, </author> <title> "Logic Synthesis for Reliability An Early Start to Controlling Electromigration and Hot Carrier Effects," </title> <booktitle> Proc. European DAC, </booktitle> <pages> pp. 136-141, </pages> <year> 1994. </year>
Reference: 18. <author> A. G. Sabnis, </author> <title> VLSI Electronics: </title> <journal> Microstructure Science, </journal> <volume> Vol. </volume> <month> 22, </month> <title> VLSI Reliability, </title> <publisher> Academic Press, </publisher> <year> 1990. </year>
Reference: 19. <author> E. M. Sentovich, K. J. Singh, C. Moon, H. Savoj, R. K. Brayton and A. Sangiovanni-Vincentelli, </author> " <title> Sequential Circuit Design Using Synthesis and Optimization," </title> <booktitle> Proc. ICCD, </booktitle> <pages> pp. 328-333, </pages> <year> 1992. </year>
Reference: 20. <author> E. Takeda, et al., </author> <title> "New hot-carrier injection and device degradation in submicron MOSFET's," </title> <journal> IEEE Proceedings, </journal> <volume> Vol. EDL-4, </volume> <pages> pp. 111-113, </pages> <year> 1983. </year>
Reference: 21. <author> E. Takeda, et al., </author> <title> "VLSI Reliability Challenges: From Device Physics to Wafer Scale Systems," </title> <booktitle> Proceedings of IEEE, </booktitle> <volume> Vol. 81, No. 5, </volume> <pages> pp. 653-674, </pages> <month> May </month> <year> 1993. </year>
Reference: 22. <author> C. C. Teng, W. Sun, S. M. Kang, P. Fang, and J. Yue, "iRULE: </author> <title> Fast Host-Carrier Reliability Diagnosis Using Macro-Models," </title> <booktitle> Proc. IEEE Custom Integrated Circuits Conference, </booktitle> <pages> pp. 421-424, </pages> <year> 1994. </year>
Reference: 23. <author> V. Tiwari, P. Ashar, and S. Malik, </author> <title> "Technology Mapping for Low Power," </title> <booktitle> Proc. DAC, </booktitle> <pages> pp. 74-79, </pages> <year> 1993. </year>
Reference: 24. <author> H. Touati, </author> <title> Performance Oriented Technology Mapping, </title> <type> Ph.D thesis, </type> <institution> University of California, Berkeley, </institution> <year> 1990. </year>
Reference: 25. <author> C. Y. Tsui, M. Pedram, and A. M. Despain, </author> <title> "Technology Decomposition and Mapping Targeting Low Power Dissipation," </title> <booktitle> Proc. DAC, </booktitle> <pages> pp. 68-73, </pages> <year> 1993. </year>
Reference: 26. <author> R. Tu, E. Rosenbaum, W. Chan, C. Li, E. Minami, K. Wuader, P. Ko, and C. Hu, </author> <title> "Berkeley Reliability Tools - BERT," </title> <journal> IEEE Trans. on CAD, </journal> <volume> Vol. 8, No. 9, </volume> <year> 1993. </year>
Reference: 27. <author> W. Weber, M. Brox, T. Kuenemund, H.M. Muehlhoff, and D. Schmitt-Landsiedel, </author> <title> "Dynamic Degradation in MOSFET's Part II: Application in the Circuit Environment," </title> <journal> IEEE Trans. Electron Devices, </journal> <volume> Vol. 38, </volume> <pages> pp. 1859-1867, </pages> <month> Aug. </month> <year> 1991. </year>
Reference: 28. <author> M. H. </author> <title> Woods, </title> <journal> "MOS VLSI Reliability and Yield Trends,"Proceedings of IEEE, </journal> <volume> Vol. 74, No. 12, </volume> <pages> pp. 1715-1729, </pages> <month> December </month> <year> 1986. </year>
Reference: 29. <author> P. Yang and J. H. </author> <title> Chern "Design for Reliability: The Major Challenge for VLSI," </title> <booktitle> Proceedings of IEEE, </booktitle> <volume> Vol. 81, No. 5, </volume> <pages> pp. 730-744, </pages> <month> May </month> <year> 1993. </year>
References-found: 29

