{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574141768340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574141768347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 00:36:08 2019 " "Processing started: Tue Nov 19 00:36:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574141768347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141768347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141768347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574141768848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574141768848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-Behavior " "Found design unit 1: part5-Behavior" {  } { { "part5.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/part5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574141779071 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/part5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574141779071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onesecclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onesecclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneSecClock-Behavior " "Found design unit 1: oneSecClock-Behavior" {  } { { "oneSecClock.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/oneSecClock.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574141779075 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneSecClock " "Found entity 1: oneSecClock" {  } { { "oneSecClock.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/oneSecClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574141779075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshd/desktop/docs/school/ece 201/labs/lab 10/lab10.1/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joshd/desktop/docs/school/ece 201/labs/lab 10/lab10.1/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../Lab10.1/debounce.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574141779078 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../Lab10.1/debounce.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574141779078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10hexdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10hexdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10HexDisplay-Behavior " "Found design unit 1: de10HexDisplay-Behavior" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574141779081 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10HexDisplay " "Found entity 1: de10HexDisplay" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574141779081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779081 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part4.vhd " "Can't analyze file -- file part4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574141779086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574141779116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneSecClock oneSecClock:OSC " "Elaborating entity \"oneSecClock\" for hierarchy \"oneSecClock:OSC\"" {  } { { "part5.vhd" "OSC" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/part5.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574141779117 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "smallQ oneSecClock.vhd(24) " "VHDL Process Statement warning at oneSecClock.vhd(24): signal \"smallQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "oneSecClock.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/oneSecClock.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574141779119 "|part5|oneSecClock:OSC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En oneSecClock.vhd(25) " "VHDL Process Statement warning at oneSecClock.vhd(25): signal \"En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "oneSecClock.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/oneSecClock.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574141779119 "|part5|oneSecClock:OSC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce oneSecClock:OSC\|debounce:CLKDB " "Elaborating entity \"debounce\" for hierarchy \"oneSecClock:OSC\|debounce:CLKDB\"" {  } { { "oneSecClock.vhd" "CLKDB" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/oneSecClock.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574141779121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10HexDisplay de10HexDisplay:de10 " "Elaborating entity \"de10HexDisplay\" for hierarchy \"de10HexDisplay:de10\"" {  } { { "part5.vhd" "de10" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/part5.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574141779123 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 de10HexDisplay.vhd(14) " "VHDL Process Statement warning at de10HexDisplay.vhd(14): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574141779124 "|part5|de10HexDisplay:de10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 de10HexDisplay.vhd(14) " "VHDL Process Statement warning at de10HexDisplay.vhd(14): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574141779124 "|part5|de10HexDisplay:de10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 de10HexDisplay.vhd(14) " "VHDL Process Statement warning at de10HexDisplay.vhd(14): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574141779124 "|part5|de10HexDisplay:de10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 de10HexDisplay.vhd(14) " "VHDL Process Statement warning at de10HexDisplay.vhd(14): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 de10HexDisplay.vhd(14) " "VHDL Process Statement warning at de10HexDisplay.vhd(14): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 de10HexDisplay.vhd(14) " "VHDL Process Statement warning at de10HexDisplay.vhd(14): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX5\[6\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX5\[5\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX5\[4\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX5\[3\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX5\[2\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX5\[1\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX5\[0\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX4\[6\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX4\[5\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX4\[4\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX4\[3\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX4\[2\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX4\[1\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX4\[0\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX3\[6\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779125 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX3\[5\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX3\[4\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX3\[3\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX3\[2\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX3\[1\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX3\[0\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX2\[6\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX2\[5\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX2\[4\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX2\[3\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX2\[2\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX2\[1\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX2\[0\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX1\[6\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX1\[5\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX1\[4\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX1\[3\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX1\[2\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX1\[1\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX1\[0\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX0\[6\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX0\[5\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX0\[4\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX0\[3\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX0\[2\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX0\[1\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] de10HexDisplay.vhd(14) " "Inferred latch for \"HEX0\[0\]\" at de10HexDisplay.vhd(14)" {  } { { "de10HexDisplay.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.5/de10HexDisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141779126 "|part5|de10HexDisplay:de10"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574141779701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "part4 24 " "Ignored 24 assignments for entity \"part4\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity part4 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity part4 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity part4 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574141780026 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1574141780026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574141780188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574141780188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574141780262 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574141780262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574141780262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574141780262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574141780298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 00:36:20 2019 " "Processing ended: Tue Nov 19 00:36:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574141780298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574141780298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574141780298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574141780298 ""}
