SIMLOG:: Cycle           4 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           5 PC: 00000002 I: 00000002 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           6 PC: 00000004 I: 00000004 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000006 I: 00000006 R: 1   0 00000000 M: 0 0 00000051 00000051 00000000
SIMLOG:: Cycle           8 PC: 00000008 I: 00000008 R: 1   1 00000051 M: 0 0 00005151 00000051 00000000
SIMLOG:: Cycle           9 PC: 0000000a I: 0000000a R: 1   1 00005151 M: 0 0 000000b0 000000b0 00000000
SIMLOG:: Cycle          10 PC: 0000000c I: 0000000c R: 1   2 000000b0 M: 0 0 000000b0 000000b0 00000000
SIMLOG:: Cycle          11 PC: 0000000e I: 0000000e R: 1   2 000000b0 M: 0 0 00000004 00000004 00000000
SIMLOG:: Cycle          12 PC: 00000010 I: 00000010 R: 1   3 00000004 M: 0 0 00000004 00000004 00000000
SIMLOG:: Cycle          13 PC: 00000010 I: 00000010 R: 1   3 00000004 M: 1 1 000000b4 00000004 00000000
SIMLOG:: Cycle          14 PC: 00000012 I: 00000012 R: 0   1 000000b4 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          15 PC: 00000014 I: 00000014 R: 0   0 00000000 M: 0 0 000000b4 00000004 00000000
SIMLOG:: Cycle          16 PC: 00000016 I: 00000016 R: 1   5 000000b4 M: 1 0 000000b4 00000000 00000004
SIMLOG:: Cycle          17 PC: 00000016 I: 00000016 R: 1   4 00000004 M: 1 1 000000b8 00000004 00000000
SIMLOG:: Cycle          18 PC: 00000018 I: 00000018 R: 0   4 000000b8 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          19 PC: 0000001a I: 0000001a R: 0   0 00000000 M: 0 0 000000b4 000000b0 00000000
SIMLOG:: Cycle          20 PC: 0000001a I: 0000001a R: 1   5 000000b4 M: 0 0 00000168 000000b4 00000000
SIMLOG:: Cycle          21 PC: 0000001a I: 0000001a R: 1   5 00000168 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          22 PC: 0000001a I: 0000001a R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          22

SIMLOG:: inst_count          12

