// Seed: 4224616854
`default_nettype wire
`define pp_6 0
`define pp_7 0
module module_0 (
    output id_0,
    output wire id_1,
    output id_2,
    input logic id_3,
    output id_4,
    input id_5
);
  always @({1'h0,
    1 - id_3
  })
  begin
    id_1[1-1] <= 1;
  end
  logic id_6;
endmodule
