{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@179:203@HdlStmProcess", "  end\n\n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr < dma_waddr_rel_s) ? dma_wready_s : 1'b0;\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rd <= 'd0;\n      dma_rd_d <= 'd0;\n      dma_rdata_d <= 'd0;\n      dma_raddr <= 'd0;\n    end else begin\n      dma_rd <= dma_rd_s;\n      dma_rd_d <= dma_rd;\n      dma_rdata_d <= dma_rdata_s;\n      if (dma_rd_s == 1'b1) begin\n        dma_raddr <= dma_raddr + 1'b1;\n      end\n    end\n  end\n\n  // instantiations\n\n  generate\n  if (FPGA_TECHNOLOGY == 1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[185, "    if (dma_xfer_req == 1'b0) begin\n"], [191, "      dma_rd <= dma_rd_s;\n"], [194, "      if (dma_rd_s == 1'b1) begin\n"], [195, "        dma_raddr <= dma_raddr + 1'b1;\n"], [196, "      end\n"]], "Add": [[185, "    if (dma_read_rst_s == 1'b1) begin\n"], [189, "      dma_endof_read <= 'd0;\n"], [191, "      if (dma_waddr_int != 'd0) begin\n"], [191, "        dma_rd <= dma_rd_s;\n"], [191, "        if (dma_rd_s == 1'b1) begin\n"], [191, "          dma_raddr <= dma_raddr + 1'b1;\n"], [191, "        end\n"], [191, "      end\n"]]}}