git clone --depth 1 --no-tags https://github.com/Aiswarya-MS/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/522447043
git clone --depth 1 --no-tags https://github.com/trisau38/Carry.git f:/verilog_sva_gh_scraper/data/full_repos/522833261
git clone --depth 1 --no-tags https://github.com/Martech123/verilog_learn.git f:/verilog_sva_gh_scraper/data/full_repos/522790972
git clone --depth 1 --no-tags https://github.com/HernandoR/lz_ic.git f:/verilog_sva_gh_scraper/data/full_repos/521892899
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2022_grad.git f:/verilog_sva_gh_scraper/data/full_repos/519124163
git clone --depth 1 --no-tags https://github.com/Nadee740/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/519165255
git clone --depth 1 --no-tags https://github.com/omarzalah/Digital-design-ICs.git f:/verilog_sva_gh_scraper/data/full_repos/519371825
git clone --depth 1 --no-tags https://github.com/karikkuma2329/Pipeline_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/519235606
git clone --depth 1 --no-tags https://github.com/ysmaicon/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/520738722
git clone --depth 1 --no-tags https://github.com/ofirm57/Step_Motor-Controller-.git f:/verilog_sva_gh_scraper/data/full_repos/521196913
git clone --depth 1 --no-tags https://github.com/wishvamadushanka/RISCV_with_cache.git f:/verilog_sva_gh_scraper/data/full_repos/521220735
git clone --depth 1 --no-tags https://github.com/pradumnk/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/524391117
git clone --depth 1 --no-tags https://github.com/YuseiIto/rpn-uart-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/524431280
git clone --depth 1 --no-tags https://github.com/matin-yousefzade/MiniComputer.git f:/verilog_sva_gh_scraper/data/full_repos/524352347
git clone --depth 1 --no-tags https://github.com/ujjawal0503/iiitb_bc.git f:/verilog_sva_gh_scraper/data/full_repos/522240207
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_bandwidth.git f:/verilog_sva_gh_scraper/data/full_repos/522162975
git clone --depth 1 --no-tags https://github.com/Akshat1412/16-Bit-carry-look-ahead-Adder-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/522126610
git clone --depth 1 --no-tags https://github.com/bishoy8599/RISC_V-Core.git f:/verilog_sva_gh_scraper/data/full_repos/522013761
git clone --depth 1 --no-tags https://github.com/Bhavuk-HDL/Caravel_Project.git f:/verilog_sva_gh_scraper/data/full_repos/522302720
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-bhu1735.git f:/verilog_sva_gh_scraper/data/full_repos/520187073
git clone --depth 1 --no-tags https://github.com/zumahun/vga_move_square.git f:/verilog_sva_gh_scraper/data/full_repos/520715982
git clone --depth 1 --no-tags https://github.com/cirillom/trabalho-final-SEL0628.git f:/verilog_sva_gh_scraper/data/full_repos/519399367
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/IITB-RISC-PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/519411080
git clone --depth 1 --no-tags https://github.com/Saksham605/Project---8-bit-vedic-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/521340060
git clone --depth 1 --no-tags https://github.com/FVeiza/Tomasulo_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/521428493
git clone --depth 1 --no-tags https://github.com/Srikalatvs/vaman.git f:/verilog_sva_gh_scraper/data/full_repos/518888219
git clone --depth 1 --no-tags https://github.com/GuilhermeAMoreira/Projeto_Final_SD.git f:/verilog_sva_gh_scraper/data/full_repos/519310466
git clone --depth 1 --no-tags https://github.com/MatthewWildenradt/karateka.git f:/verilog_sva_gh_scraper/data/full_repos/521474756
git clone --depth 1 --no-tags https://github.com/KerellosNashaat/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/521480326
git clone --depth 1 --no-tags https://github.com/judah-daniels/formal-exercises.git f:/verilog_sva_gh_scraper/data/full_repos/521634181
git clone --depth 1 --no-tags https://github.com/sumeyyebuyukguclu/Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/521054520
git clone --depth 1 --no-tags https://github.com/FVeiza/Inclusive_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/521090066
git clone --depth 1 --no-tags https://github.com/YousifEsmail/UART_RX.git f:/verilog_sva_gh_scraper/data/full_repos/519901128
git clone --depth 1 --no-tags https://github.com/mahmutsalman/MIPS-Single-Cycle-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/519503466
git clone --depth 1 --no-tags https://github.com/UAH-IC-Design-Team/sscs-22-project-wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/519617635
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/Garage_Door_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/523704082
git clone --depth 1 --no-tags https://github.com/lifpnc/ColorLiteNC.git f:/verilog_sva_gh_scraper/data/full_repos/522725813
git clone --depth 1 --no-tags https://github.com/Ahmedsaied9/32-point-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/522696939
git clone --depth 1 --no-tags https://github.com/govind04/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/523114246
git clone --depth 1 --no-tags https://github.com/Mahmoud-el-sayed/controller_unit_for_a_washing_mashine.git f:/verilog_sva_gh_scraper/data/full_repos/523013602
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/SBqM.git f:/verilog_sva_gh_scraper/data/full_repos/523979131
git clone --depth 1 --no-tags https://github.com/Aymontsh/Controller-Unit-for-a-washing-machine-using-Verilog-Coding.git f:/verilog_sva_gh_scraper/data/full_repos/524085517
git clone --depth 1 --no-tags https://github.com/mattvenn/animation_tinytapeout_demo.git f:/verilog_sva_gh_scraper/data/full_repos/521564811
git clone --depth 1 --no-tags https://github.com/Hargen1/IC_Contest_2018.git f:/verilog_sva_gh_scraper/data/full_repos/519709241
git clone --depth 1 --no-tags https://github.com/quintenBruce/Capstone.git f:/verilog_sva_gh_scraper/data/full_repos/519792534
git clone --depth 1 --no-tags https://github.com/chrnk-exe/VerilogCourseWork.git f:/verilog_sva_gh_scraper/data/full_repos/521279225
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/16-bit_Reg_file.git f:/verilog_sva_gh_scraper/data/full_repos/523702447
git clone --depth 1 --no-tags https://github.com/m4ury4p/iiitb_tlc.git f:/verilog_sva_gh_scraper/data/full_repos/523403891
git clone --depth 1 --no-tags https://github.com/C-YongHeng/apb_can.git f:/verilog_sva_gh_scraper/data/full_repos/522859068
git clone --depth 1 --no-tags https://github.com/LBL-InternGroup/Horner-Algorithm_attempt.git f:/verilog_sva_gh_scraper/data/full_repos/524251430
git clone --depth 1 --no-tags https://github.com/karikkuma2329/Single_Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/519233034
git clone --depth 1 --no-tags https://github.com/jayshah1x/iiitb_uarttx.git f:/verilog_sva_gh_scraper/data/full_repos/521854666
git clone --depth 1 --no-tags https://github.com/mahati-basavaraju/iiitb_piso.git f:/verilog_sva_gh_scraper/data/full_repos/521877404
git clone --depth 1 --no-tags https://github.com/Anujjha1031/iiitb_sqd_1010.git f:/verilog_sva_gh_scraper/data/full_repos/521269333
git clone --depth 1 --no-tags https://github.com/RazaSaleem/Ring-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/522282100
git clone --depth 1 --no-tags https://github.com/sudhanshu6163/Design-verification.git f:/verilog_sva_gh_scraper/data/full_repos/522675689
git clone --depth 1 --no-tags https://github.com/abdurrahmanuzum/standalone_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/522689256
git clone --depth 1 --no-tags https://github.com/michealsafwat/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/518993338
git clone --depth 1 --no-tags https://github.com/michealsafwat/Controller-unit-for-a-washing-machine.git f:/verilog_sva_gh_scraper/data/full_repos/518990823
git clone --depth 1 --no-tags https://github.com/AhmedSherif-12/UART-RX.git f:/verilog_sva_gh_scraper/data/full_repos/519846260
git clone --depth 1 --no-tags https://github.com/JWang5818/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/520106424
git clone --depth 1 --no-tags https://github.com/sirius-blog/fpga_mylibraries.git f:/verilog_sva_gh_scraper/data/full_repos/521099044
git clone --depth 1 --no-tags https://github.com/Ahmed-El-said/-RTL-to-GDS-Implementation-of-low-power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/521799538
git clone --depth 1 --no-tags https://github.com/KerellosNashaat/Washing-Machine-Control-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/521490079
git clone --depth 1 --no-tags https://github.com/ararajs/efabless_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/521731442
git clone --depth 1 --no-tags https://github.com/srikanishk/UART_Verilog-1.git f:/verilog_sva_gh_scraper/data/full_repos/523182773
git clone --depth 1 --no-tags https://github.com/IMT2020511/4Bit_ring_counter_iiitb.git f:/verilog_sva_gh_scraper/data/full_repos/523270731
git clone --depth 1 --no-tags https://github.com/Aarif2054/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/523004694
git clone --depth 1 --no-tags https://github.com/Hemantaggarwa/Traffic-Control-System-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/522955978
git clone --depth 1 --no-tags https://github.com/CyanGuo/Basic-Modules-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/523882368
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/16-bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/523701141
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/testbed.git f:/verilog_sva_gh_scraper/data/full_repos/519080617
git clone --depth 1 --no-tags https://github.com/neelamnasir1/HarwareObfuscation.git f:/verilog_sva_gh_scraper/data/full_repos/519173329
git clone --depth 1 --no-tags https://github.com/daveisyofav/UART-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/519284679
git clone --depth 1 --no-tags https://github.com/adi-anirudh/Single-Cycle-MIPS-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/520380986
git clone --depth 1 --no-tags https://github.com/JeffreyWong20/ARM_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/519420822
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/caravel_testing.git f:/verilog_sva_gh_scraper/data/full_repos/519281701
git clone --depth 1 --no-tags https://github.com/talhaiqbal-10xe/CFA_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/520851164
git clone --depth 1 --no-tags https://github.com/stevengigi/digital_design__prac.git f:/verilog_sva_gh_scraper/data/full_repos/520424127
git clone --depth 1 --no-tags https://github.com/vinisha2410/password_based_lock_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/519811862
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-TanuSree2.git f:/verilog_sva_gh_scraper/data/full_repos/519821252
git clone --depth 1 --no-tags https://github.com/NihalMullaparambil/HDL-lab.git f:/verilog_sva_gh_scraper/data/full_repos/519572549
git clone --depth 1 --no-tags https://github.com/FVeiza/nRISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/521079331
git clone --depth 1 --no-tags https://github.com/JTN22/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/522698673
git clone --depth 1 --no-tags https://github.com/Jo3Zhou/axis_i2s_receiver.git f:/verilog_sva_gh_scraper/data/full_repos/522914044
git clone --depth 1 --no-tags https://github.com/omarzalah/Alu-by-verliog-and-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/523657870
git clone --depth 1 --no-tags https://github.com/wainejr/VerilogGPU.git f:/verilog_sva_gh_scraper/data/full_repos/521781879
git clone --depth 1 --no-tags https://github.com/skariuki98/Computer-System-Design-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/524509242
git clone --depth 1 --no-tags https://github.com/AaronVigal/CP8.git f:/verilog_sva_gh_scraper/data/full_repos/520554694
git clone --depth 1 --no-tags https://github.com/kevinbijuthomas/16-Bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/520071598
git clone --depth 1 --no-tags https://github.com/imtiaz-usc/Crossy-Road-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/520729752
git clone --depth 1 --no-tags https://github.com/lumusen0305/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/519428870
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Nikhil190398.git f:/verilog_sva_gh_scraper/data/full_repos/519443196
git clone --depth 1 --no-tags https://github.com/syaoo/fpga_utils.git f:/verilog_sva_gh_scraper/data/full_repos/519545981
git clone --depth 1 --no-tags https://github.com/tzzht/SCC.git f:/verilog_sva_gh_scraper/data/full_repos/519993174
git clone --depth 1 --no-tags https://github.com/NCKU-CAID/VLSI_2022_training.git f:/verilog_sva_gh_scraper/data/full_repos/520044025
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/MIPS-Single-Cycle-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/520048938
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-sajjapratyusha.git f:/verilog_sva_gh_scraper/data/full_repos/519688188
git clone --depth 1 --no-tags https://github.com/mahadevaswamy05/github_experiments.git f:/verilog_sva_gh_scraper/data/full_repos/520756165
git clone --depth 1 --no-tags https://github.com/jlykhnnw/AGC.git f:/verilog_sva_gh_scraper/data/full_repos/520796656
