$date
	Sat Nov 11 13:02:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_module_tb $end
$var wire 16 ! pc [15:0] $end
$var reg 1 " clk $end
$var reg 16 # pcNext [15:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 16 $ pcNext [15:0] $end
$var reg 16 % pc [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
b0 #
0"
bx !
$end
#5
b0 !
b0 %
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
b1 #
b1 $
#35
b1 !
b1 %
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
b1001000110100 #
b1001000110100 $
#65
b1001000110100 !
b1001000110100 %
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
b1010101111001101 #
b1010101111001101 $
#105
b1010101111001101 !
b1010101111001101 %
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
