// Seed: 1168457738
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  id_7(
      .id_0(1 + id_8), .id_1(), .id_2(id_5), .id_3(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri  id_1
);
  wor id_3;
  assign id_3 = id_3;
  assign id_3 = id_0 == 1;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
