

================================================================
== Vitis HLS Report for 'OP_AL_32I'
================================================================
* Date:           Tue Apr 16 19:23:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.595 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%op2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2"   --->   Operation 2 'read' 'op2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%op1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1"   --->   Operation 3 'read' 'op1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%func3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %func3"   --->   Operation 4 'read' 'func3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%func7_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %func7"   --->   Operation 5 'read' 'func7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opcode_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %opcode"   --->   Operation 6 'read' 'opcode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shamt = trunc i32 %op2_read"   --->   Operation 7 'trunc' 'shamt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_read, i32 31"   --->   Operation 8 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.73ns)   --->   "%switch_ln16 = switch i7 %opcode_read, void %sw.epilog136, i7 51, void %sw.bb, i7 19, void %sw.bb65" [OP_AL_32I.cpp:16]   --->   Operation 9 'switch' 'switch_ln16' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 10 [1/1] (0.40ns)   --->   "%switch_ln50 = switch i3 %func3_read, void %sw.bb114, i3 0, void %sw.bb67, i3 2, void %sw.bb70, i3 3, void %sw.bb86, i3 4, void %sw.bb104, i3 6, void %sw.bb106, i3 7, void %sw.bb108, i3 1, void %sw.bb110" [OP_AL_32I.cpp:50]   --->   Operation 10 'switch' 'switch_ln50' <Predicate = (opcode_read == 19)> <Delay = 0.40>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%icmp_ln1019 = icmp_eq  i7 %func7_read, i7 0"   --->   Operation 11 'icmp' 'icmp_ln1019' <Predicate = (opcode_read == 19 & func3_read == 1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%br_ln58 = br i1 %icmp_ln1019, void %sw.epilog136, void %if.then" [OP_AL_32I.cpp:58]   --->   Operation 12 'br' 'br_ln58' <Predicate = (opcode_read == 19 & func3_read == 1)> <Delay = 0.73>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i6 %shamt"   --->   Operation 13 'zext' 'zext_ln553' <Predicate = (opcode_read == 19 & func3_read == 1 & icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.18ns)   --->   "%r_V_19 = shl i32 %op1_read, i32 %zext_ln553"   --->   Operation 14 'shl' 'r_V_19' <Predicate = (opcode_read == 19 & func3_read == 1 & icmp_ln1019)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%br_ln58 = br void %sw.epilog136" [OP_AL_32I.cpp:58]   --->   Operation 15 'br' 'br_ln58' <Predicate = (opcode_read == 19 & func3_read == 1 & icmp_ln1019)> <Delay = 0.73>
ST_1 : Operation 16 [1/1] (0.31ns)   --->   "%ret_V_9 = and i32 %op2_read, i32 %op1_read"   --->   Operation 16 'and' 'ret_V_9' <Predicate = (opcode_read == 19 & func3_read == 7)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.73ns)   --->   "%br_ln56 = br void %sw.epilog136" [OP_AL_32I.cpp:56]   --->   Operation 17 'br' 'br_ln56' <Predicate = (opcode_read == 19 & func3_read == 7)> <Delay = 0.73>
ST_1 : Operation 18 [1/1] (0.31ns)   --->   "%ret_V_8 = or i32 %op2_read, i32 %op1_read"   --->   Operation 18 'or' 'ret_V_8' <Predicate = (opcode_read == 19 & func3_read == 6)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.73ns)   --->   "%br_ln55 = br void %sw.epilog136" [OP_AL_32I.cpp:55]   --->   Operation 19 'br' 'br_ln55' <Predicate = (opcode_read == 19 & func3_read == 6)> <Delay = 0.73>
ST_1 : Operation 20 [1/1] (0.31ns)   --->   "%ret_V_7 = xor i32 %op2_read, i32 %op1_read"   --->   Operation 20 'xor' 'ret_V_7' <Predicate = (opcode_read == 19 & func3_read == 4)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.73ns)   --->   "%br_ln54 = br void %sw.epilog136" [OP_AL_32I.cpp:54]   --->   Operation 21 'br' 'br_ln54' <Predicate = (opcode_read == 19 & func3_read == 4)> <Delay = 0.73>
ST_1 : Operation 22 [1/1] (1.05ns)   --->   "%rd_val_V_2 = icmp_ugt  i32 %op2_read, i32 %op1_read"   --->   Operation 22 'icmp' 'rd_val_V_2' <Predicate = (opcode_read == 19 & func3_read == 3)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i1 %rd_val_V_2" [OP_AL_32I.cpp:53]   --->   Operation 23 'zext' 'zext_ln53' <Predicate = (opcode_read == 19 & func3_read == 3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.73ns)   --->   "%br_ln53 = br void %sw.epilog136" [OP_AL_32I.cpp:53]   --->   Operation 24 'br' 'br_ln53' <Predicate = (opcode_read == 19 & func3_read == 3)> <Delay = 0.73>
ST_1 : Operation 25 [1/1] (1.05ns)   --->   "%rd_val_V_1 = icmp_sgt  i32 %op2_read, i32 %op1_read"   --->   Operation 25 'icmp' 'rd_val_V_1' <Predicate = (opcode_read == 19 & func3_read == 2)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i1 %rd_val_V_1" [OP_AL_32I.cpp:52]   --->   Operation 26 'zext' 'zext_ln52' <Predicate = (opcode_read == 19 & func3_read == 2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.73ns)   --->   "%br_ln52 = br void %sw.epilog136" [OP_AL_32I.cpp:52]   --->   Operation 27 'br' 'br_ln52' <Predicate = (opcode_read == 19 & func3_read == 2)> <Delay = 0.73>
ST_1 : Operation 28 [1/1] (0.95ns)   --->   "%rd_val_V = add i32 %op2_read, i32 %op1_read" [OP_AL_32I.cpp:51]   --->   Operation 28 'add' 'rd_val_V' <Predicate = (opcode_read == 19 & func3_read == 0)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.73ns)   --->   "%br_ln51 = br void %sw.epilog136" [OP_AL_32I.cpp:51]   --->   Operation 29 'br' 'br_ln51' <Predicate = (opcode_read == 19 & func3_read == 0)> <Delay = 0.73>
ST_1 : Operation 30 [1/1] (0.73ns)   --->   "%switch_ln64 = switch i7 %func7_read, void %sw.epilog136, i7 0, void %sw.bb116, i7 32, void %sw.bb120" [OP_AL_32I.cpp:64]   --->   Operation 30 'switch' 'switch_ln64' <Predicate = (opcode_read == 19 & func3_read == 5)> <Delay = 0.73>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op1_read, i32 31"   --->   Operation 31 'bitselect' 'tmp_5' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 32)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln553_1 = zext i6 %shamt"   --->   Operation 32 'zext' 'zext_ln553_1' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 32)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %tmp_5, void %cond.false126, void %cond.true123" [OP_AL_32I.cpp:69]   --->   Operation 33 'br' 'br_ln69' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 32)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.18ns)   --->   "%r_V_14 = lshr i32 %op1_read, i32 %zext_ln553_1"   --->   Operation 34 'lshr' 'r_V_14' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 32 & !tmp_5)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%br_ln69 = br void %sw.epilog136" [OP_AL_32I.cpp:69]   --->   Operation 35 'br' 'br_ln69' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 32 & !tmp_5)> <Delay = 0.73>
ST_1 : Operation 36 [1/1] (1.18ns)   --->   "%r_V_13 = ashr i32 %op1_read, i32 %zext_ln553_1"   --->   Operation 36 'ashr' 'r_V_13' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 32 & tmp_5)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.73ns)   --->   "%br_ln69 = br void %sw.epilog136" [OP_AL_32I.cpp:69]   --->   Operation 37 'br' 'br_ln69' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 32 & tmp_5)> <Delay = 0.73>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln938 = br i1 %p_Result_s, void %if.end.i, void %if.then.i"   --->   Operation 38 'br' 'br_ln938' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 0)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.18ns)   --->   "%r_V_12 = lshr i32 %op1_read, i32 %op2_read"   --->   Operation 39 'lshr' 'r_V_12' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 0 & !p_Result_s)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.73ns)   --->   "%br_ln942 = br void %sw.epilog136"   --->   Operation 40 'br' 'br_ln942' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 0 & !p_Result_s)> <Delay = 0.73>
ST_1 : Operation 41 [1/1] (0.95ns)   --->   "%sh_2 = sub i32 0, i32 %op2_read"   --->   Operation 41 'sub' 'sh_2' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 0 & p_Result_s)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.18ns)   --->   "%r_V_10 = shl i32 %op1_read, i32 %sh_2"   --->   Operation 42 'shl' 'r_V_10' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 0 & p_Result_s)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.73ns)   --->   "%br_ln940 = br void %sw.epilog136"   --->   Operation 43 'br' 'br_ln940' <Predicate = (opcode_read == 19 & func3_read == 5 & func7_read == 0 & p_Result_s)> <Delay = 0.73>
ST_1 : Operation 44 [1/1] (0.73ns)   --->   "%switch_ln18 = switch i7 %func7_read, void %sw.epilog136, i7 0, void %sw.bb3, i7 32, void %sw.bb46" [OP_AL_32I.cpp:18]   --->   Operation 44 'switch' 'switch_ln18' <Predicate = (opcode_read == 51)> <Delay = 0.73>
ST_1 : Operation 45 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i3 %func3_read, void %sw.epilog136, i3 0, void %sw.bb48, i3 5, void %sw.bb51" [OP_AL_32I.cpp:35]   --->   Operation 45 'switch' 'switch_ln35' <Predicate = (opcode_read == 51 & func7_read == 32)> <Delay = 0.73>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op1_read, i32 31"   --->   Operation 46 'bitselect' 'tmp' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %tmp, void %cond.false57, void %cond.true54" [OP_AL_32I.cpp:37]   --->   Operation 47 'br' 'br_ln37' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln938 = br i1 %p_Result_s, void %if.end.i191, void %if.then.i184"   --->   Operation 48 'br' 'br_ln938' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & !tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.18ns)   --->   "%r_V_11 = lshr i32 %op1_read, i32 %op2_read"   --->   Operation 49 'lshr' 'r_V_11' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & !p_Result_s & !tmp)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.73ns)   --->   "%br_ln942 = br void %sw.epilog136"   --->   Operation 50 'br' 'br_ln942' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & !p_Result_s & !tmp)> <Delay = 0.73>
ST_1 : Operation 51 [1/1] (0.95ns)   --->   "%sh_4 = sub i32 0, i32 %op2_read"   --->   Operation 51 'sub' 'sh_4' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & p_Result_s & !tmp)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.18ns)   --->   "%r_V_17 = shl i32 %op1_read, i32 %sh_4"   --->   Operation 52 'shl' 'r_V_17' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & p_Result_s & !tmp)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.73ns)   --->   "%br_ln940 = br void %sw.epilog136"   --->   Operation 53 'br' 'br_ln940' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & p_Result_s & !tmp)> <Delay = 0.73>
ST_1 : Operation 54 [1/1] (0.31ns)   --->   "%r_V_9 = xor i32 %op1_read, i32 4294967295"   --->   Operation 54 'xor' 'r_V_9' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & tmp)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln938 = br i1 %p_Result_s, void %if.end.i248, void %if.then.i241"   --->   Operation 55 'br' 'br_ln938' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.18ns)   --->   "%r_V_16 = ashr i32 %r_V_9, i32 %op2_read"   --->   Operation 56 'ashr' 'r_V_16' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & !p_Result_s & tmp)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.40ns)   --->   "%br_ln942 = br void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249"   --->   Operation 57 'br' 'br_ln942' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & !p_Result_s & tmp)> <Delay = 0.40>
ST_1 : Operation 58 [1/1] (0.95ns)   --->   "%sh_3 = sub i32 0, i32 %op2_read"   --->   Operation 58 'sub' 'sh_3' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & p_Result_s & tmp)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.18ns)   --->   "%r_V_15 = shl i32 %r_V_9, i32 %sh_3"   --->   Operation 59 'shl' 'r_V_15' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & p_Result_s & tmp)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.40ns)   --->   "%br_ln940 = br void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249"   --->   Operation 60 'br' 'br_ln940' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & p_Result_s & tmp)> <Delay = 0.40>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node r_V_18)   --->   "%tmp56_0 = phi i32 %r_V_15, void %if.then.i241, i32 %r_V_16, void %if.end.i248"   --->   Operation 61 'phi' 'tmp56_0' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.31ns) (out node of the LUT)   --->   "%r_V_18 = xor i32 %tmp56_0, i32 4294967295"   --->   Operation 62 'xor' 'r_V_18' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & tmp)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.73ns)   --->   "%br_ln37 = br void %sw.epilog136" [OP_AL_32I.cpp:37]   --->   Operation 63 'br' 'br_ln37' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 32 & tmp)> <Delay = 0.73>
ST_1 : Operation 64 [1/1] (0.95ns)   --->   "%rd_val_V_12 = sub i32 %op1_read, i32 %op2_read" [OP_AL_32I.cpp:36]   --->   Operation 64 'sub' 'rd_val_V_12' <Predicate = (opcode_read == 51 & func3_read == 0 & func7_read == 32)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.73ns)   --->   "%br_ln36 = br void %sw.epilog136" [OP_AL_32I.cpp:36]   --->   Operation 65 'br' 'br_ln36' <Predicate = (opcode_read == 51 & func3_read == 0 & func7_read == 32)> <Delay = 0.73>
ST_1 : Operation 66 [1/1] (0.40ns)   --->   "%switch_ln20 = switch i3 %func3_read, void %sw.bb43, i3 0, void %sw.bb5, i3 1, void %sw.bb8, i3 2, void %sw.bb10, i3 3, void %sw.bb18, i3 4, void %sw.bb35, i3 5, void %sw.bb37, i3 6, void %sw.bb41" [OP_AL_32I.cpp:20]   --->   Operation 66 'switch' 'switch_ln20' <Predicate = (opcode_read == 51 & func7_read == 0)> <Delay = 0.40>
ST_1 : Operation 67 [1/1] (0.31ns)   --->   "%ret_V_5 = or i32 %op1_read, i32 %op2_read"   --->   Operation 67 'or' 'ret_V_5' <Predicate = (opcode_read == 51 & func3_read == 6 & func7_read == 0)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.73ns)   --->   "%br_ln27 = br void %sw.epilog136" [OP_AL_32I.cpp:27]   --->   Operation 68 'br' 'br_ln27' <Predicate = (opcode_read == 51 & func3_read == 6 & func7_read == 0)> <Delay = 0.73>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln938 = br i1 %p_Result_s, void %if.end.i371, void %if.then.i364"   --->   Operation 69 'br' 'br_ln938' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 0)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.18ns)   --->   "%r_V_8 = lshr i32 %op1_read, i32 %op2_read"   --->   Operation 70 'lshr' 'r_V_8' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 0 & !p_Result_s)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.73ns)   --->   "%br_ln942 = br void %sw.epilog136"   --->   Operation 71 'br' 'br_ln942' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 0 & !p_Result_s)> <Delay = 0.73>
ST_1 : Operation 72 [1/1] (0.95ns)   --->   "%sh_1 = sub i32 0, i32 %op2_read"   --->   Operation 72 'sub' 'sh_1' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 0 & p_Result_s)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.18ns)   --->   "%r_V_7 = shl i32 %op1_read, i32 %sh_1"   --->   Operation 73 'shl' 'r_V_7' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 0 & p_Result_s)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.73ns)   --->   "%br_ln940 = br void %sw.epilog136"   --->   Operation 74 'br' 'br_ln940' <Predicate = (opcode_read == 51 & func3_read == 5 & func7_read == 0 & p_Result_s)> <Delay = 0.73>
ST_1 : Operation 75 [1/1] (0.31ns)   --->   "%ret_V = xor i32 %op1_read, i32 %op2_read"   --->   Operation 75 'xor' 'ret_V' <Predicate = (opcode_read == 51 & func3_read == 4 & func7_read == 0)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.73ns)   --->   "%br_ln25 = br void %sw.epilog136" [OP_AL_32I.cpp:25]   --->   Operation 76 'br' 'br_ln25' <Predicate = (opcode_read == 51 & func3_read == 4 & func7_read == 0)> <Delay = 0.73>
ST_1 : Operation 77 [1/1] (1.05ns)   --->   "%rd_val_V_9 = icmp_ult  i32 %op1_read, i32 %op2_read"   --->   Operation 77 'icmp' 'rd_val_V_9' <Predicate = (opcode_read == 51 & func3_read == 3 & func7_read == 0)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i1 %rd_val_V_9" [OP_AL_32I.cpp:24]   --->   Operation 78 'zext' 'zext_ln24' <Predicate = (opcode_read == 51 & func3_read == 3 & func7_read == 0)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.73ns)   --->   "%br_ln24 = br void %sw.epilog136" [OP_AL_32I.cpp:24]   --->   Operation 79 'br' 'br_ln24' <Predicate = (opcode_read == 51 & func3_read == 3 & func7_read == 0)> <Delay = 0.73>
ST_1 : Operation 80 [1/1] (1.05ns)   --->   "%rd_val_V_8 = icmp_slt  i32 %op1_read, i32 %op2_read"   --->   Operation 80 'icmp' 'rd_val_V_8' <Predicate = (opcode_read == 51 & func3_read == 2 & func7_read == 0)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i1 %rd_val_V_8" [OP_AL_32I.cpp:23]   --->   Operation 81 'zext' 'zext_ln23' <Predicate = (opcode_read == 51 & func3_read == 2 & func7_read == 0)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.73ns)   --->   "%br_ln23 = br void %sw.epilog136" [OP_AL_32I.cpp:23]   --->   Operation 82 'br' 'br_ln23' <Predicate = (opcode_read == 51 & func3_read == 2 & func7_read == 0)> <Delay = 0.73>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln920 = br i1 %p_Result_s, void %if.else.i, void %if.then.i454"   --->   Operation 83 'br' 'br_ln920' <Predicate = (opcode_read == 51 & func3_read == 1 & func7_read == 0)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.18ns)   --->   "%r_V_6 = shl i32 %op1_read, i32 %op2_read"   --->   Operation 84 'shl' 'r_V_6' <Predicate = (opcode_read == 51 & func3_read == 1 & func7_read == 0 & !p_Result_s)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.73ns)   --->   "%br_ln924 = br void %sw.epilog136"   --->   Operation 85 'br' 'br_ln924' <Predicate = (opcode_read == 51 & func3_read == 1 & func7_read == 0 & !p_Result_s)> <Delay = 0.73>
ST_1 : Operation 86 [1/1] (0.95ns)   --->   "%sh = sub i32 0, i32 %op2_read"   --->   Operation 86 'sub' 'sh' <Predicate = (opcode_read == 51 & func3_read == 1 & func7_read == 0 & p_Result_s)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.18ns)   --->   "%r_V = ashr i32 %op1_read, i32 %sh"   --->   Operation 87 'ashr' 'r_V' <Predicate = (opcode_read == 51 & func3_read == 1 & func7_read == 0 & p_Result_s)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.73ns)   --->   "%br_ln922 = br void %sw.epilog136"   --->   Operation 88 'br' 'br_ln922' <Predicate = (opcode_read == 51 & func3_read == 1 & func7_read == 0 & p_Result_s)> <Delay = 0.73>
ST_1 : Operation 89 [1/1] (0.95ns)   --->   "%rd_val_V_7 = add i32 %op1_read, i32 %op2_read" [OP_AL_32I.cpp:21]   --->   Operation 89 'add' 'rd_val_V_7' <Predicate = (opcode_read == 51 & func3_read == 0 & func7_read == 0)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.73ns)   --->   "%br_ln21 = br void %sw.epilog136" [OP_AL_32I.cpp:21]   --->   Operation 90 'br' 'br_ln21' <Predicate = (opcode_read == 51 & func3_read == 0 & func7_read == 0)> <Delay = 0.73>
ST_1 : Operation 91 [1/1] (0.31ns)   --->   "%ret_V_6 = and i32 %op1_read, i32 %op2_read"   --->   Operation 91 'and' 'ret_V_6' <Predicate = (opcode_read == 51 & func3_read == 7 & func7_read == 0)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.73ns)   --->   "%br_ln28 = br void %sw.epilog136" [OP_AL_32I.cpp:28]   --->   Operation 92 'br' 'br_ln28' <Predicate = (opcode_read == 51 & func3_read == 7 & func7_read == 0)> <Delay = 0.73>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%rd_val_V_14 = phi i32 %ret_V_9, void %sw.bb108, i32 %ret_V_8, void %sw.bb106, i32 %ret_V_7, void %sw.bb104, i32 %zext_ln53, void %sw.bb86, i32 %zext_ln52, void %sw.bb70, i32 %rd_val_V, void %sw.bb67, i32 %r_V_13, void %cond.true123, i32 %r_V_14, void %cond.false126, i32 %r_V_10, void %if.then.i, i32 %r_V_12, void %if.end.i, i32 %r_V_19, void %if.then, i32 %rd_val_V_12, void %sw.bb48, i32 %r_V_18, void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249, i32 %r_V_17, void %if.then.i184, i32 %r_V_11, void %if.end.i191, i32 %ret_V_6, void %sw.bb43, i32 %ret_V_5, void %sw.bb41, i32 %ret_V, void %sw.bb35, i32 %zext_ln24, void %sw.bb18, i32 %zext_ln23, void %sw.bb10, i32 %rd_val_V_7, void %sw.bb5, i32 %r_V_7, void %if.then.i364, i32 %r_V_8, void %if.end.i371, i32 %r_V, void %if.then.i454, i32 %r_V_6, void %if.else.i, i32 0, void %entry, i32 0, void %sw.bb, i32 0, void %sw.bb46, i32 0, void %sw.bb110, i32 0, void %sw.bb114"   --->   Operation 93 'phi' 'rd_val_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%status_V = phi i1 0, void %sw.bb108, i1 0, void %sw.bb106, i1 0, void %sw.bb104, i1 0, void %sw.bb86, i1 0, void %sw.bb70, i1 0, void %sw.bb67, i1 0, void %cond.true123, i1 0, void %cond.false126, i1 0, void %if.then.i, i1 0, void %if.end.i, i1 0, void %if.then, i1 0, void %sw.bb48, i1 0, void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249, i1 0, void %if.then.i184, i1 0, void %if.end.i191, i1 0, void %sw.bb43, i1 0, void %sw.bb41, i1 0, void %sw.bb35, i1 0, void %sw.bb18, i1 0, void %sw.bb10, i1 0, void %sw.bb5, i1 0, void %if.then.i364, i1 0, void %if.end.i371, i1 0, void %if.then.i454, i1 0, void %if.else.i, i1 1, void %entry, i1 1, void %sw.bb, i1 1, void %sw.bb46, i1 1, void %sw.bb110, i1 1, void %sw.bb114"   --->   Operation 94 'phi' 'status_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%newret = insertvalue i33 <undef>, i32 %rd_val_V_14"   --->   Operation 95 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i33 %newret, i1 %status_V"   --->   Operation 96 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln1497 = ret i33 %newret2"   --->   Operation 97 'ret' 'ret_ln1497' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ opcode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op2_read     (read       ) [ 00]
op1_read     (read       ) [ 00]
func3_read   (read       ) [ 01]
func7_read   (read       ) [ 01]
opcode_read  (read       ) [ 01]
shamt        (trunc      ) [ 00]
p_Result_s   (bitselect  ) [ 01]
switch_ln16  (switch     ) [ 00]
switch_ln50  (switch     ) [ 00]
icmp_ln1019  (icmp       ) [ 01]
br_ln58      (br         ) [ 00]
zext_ln553   (zext       ) [ 00]
r_V_19       (shl        ) [ 00]
br_ln58      (br         ) [ 00]
ret_V_9      (and        ) [ 00]
br_ln56      (br         ) [ 00]
ret_V_8      (or         ) [ 00]
br_ln55      (br         ) [ 00]
ret_V_7      (xor        ) [ 00]
br_ln54      (br         ) [ 00]
rd_val_V_2   (icmp       ) [ 00]
zext_ln53    (zext       ) [ 00]
br_ln53      (br         ) [ 00]
rd_val_V_1   (icmp       ) [ 00]
zext_ln52    (zext       ) [ 00]
br_ln52      (br         ) [ 00]
rd_val_V     (add        ) [ 00]
br_ln51      (br         ) [ 00]
switch_ln64  (switch     ) [ 00]
tmp_5        (bitselect  ) [ 01]
zext_ln553_1 (zext       ) [ 00]
br_ln69      (br         ) [ 00]
r_V_14       (lshr       ) [ 00]
br_ln69      (br         ) [ 00]
r_V_13       (ashr       ) [ 00]
br_ln69      (br         ) [ 00]
br_ln938     (br         ) [ 00]
r_V_12       (lshr       ) [ 00]
br_ln942     (br         ) [ 00]
sh_2         (sub        ) [ 00]
r_V_10       (shl        ) [ 00]
br_ln940     (br         ) [ 00]
switch_ln18  (switch     ) [ 00]
switch_ln35  (switch     ) [ 00]
tmp          (bitselect  ) [ 01]
br_ln37      (br         ) [ 00]
br_ln938     (br         ) [ 00]
r_V_11       (lshr       ) [ 00]
br_ln942     (br         ) [ 00]
sh_4         (sub        ) [ 00]
r_V_17       (shl        ) [ 00]
br_ln940     (br         ) [ 00]
r_V_9        (xor        ) [ 00]
br_ln938     (br         ) [ 00]
r_V_16       (ashr       ) [ 00]
br_ln942     (br         ) [ 00]
sh_3         (sub        ) [ 00]
r_V_15       (shl        ) [ 00]
br_ln940     (br         ) [ 00]
tmp56_0      (phi        ) [ 00]
r_V_18       (xor        ) [ 00]
br_ln37      (br         ) [ 00]
rd_val_V_12  (sub        ) [ 00]
br_ln36      (br         ) [ 00]
switch_ln20  (switch     ) [ 00]
ret_V_5      (or         ) [ 00]
br_ln27      (br         ) [ 00]
br_ln938     (br         ) [ 00]
r_V_8        (lshr       ) [ 00]
br_ln942     (br         ) [ 00]
sh_1         (sub        ) [ 00]
r_V_7        (shl        ) [ 00]
br_ln940     (br         ) [ 00]
ret_V        (xor        ) [ 00]
br_ln25      (br         ) [ 00]
rd_val_V_9   (icmp       ) [ 00]
zext_ln24    (zext       ) [ 00]
br_ln24      (br         ) [ 00]
rd_val_V_8   (icmp       ) [ 00]
zext_ln23    (zext       ) [ 00]
br_ln23      (br         ) [ 00]
br_ln920     (br         ) [ 00]
r_V_6        (shl        ) [ 00]
br_ln924     (br         ) [ 00]
sh           (sub        ) [ 00]
r_V          (ashr       ) [ 00]
br_ln922     (br         ) [ 00]
rd_val_V_7   (add        ) [ 00]
br_ln21      (br         ) [ 00]
ret_V_6      (and        ) [ 00]
br_ln28      (br         ) [ 00]
rd_val_V_14  (phi        ) [ 00]
status_V     (phi        ) [ 00]
newret       (insertvalue) [ 00]
newret2      (insertvalue) [ 00]
ret_ln1497   (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="opcode">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="opcode"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="func7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="func3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="op2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="op2_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op2_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="op1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="func3_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func3_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="func7_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func7_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="opcode_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="0"/>
<pin id="81" dir="1" index="2" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="opcode_read/1 "/>
</bind>
</comp>

<comp id="84" class="1005" name="tmp56_0_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp56_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp56_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp56_0/1 "/>
</bind>
</comp>

<comp id="93" class="1005" name="rd_val_V_14_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="95" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="rd_val_V_14 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="rd_val_V_14_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="4" bw="32" slack="0"/>
<pin id="102" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="8" bw="1" slack="0"/>
<pin id="106" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="10" bw="32" slack="0"/>
<pin id="108" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="12" bw="32" slack="0"/>
<pin id="110" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="14" bw="32" slack="0"/>
<pin id="112" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="16" bw="32" slack="0"/>
<pin id="114" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="18" bw="32" slack="0"/>
<pin id="116" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="20" bw="32" slack="0"/>
<pin id="118" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="22" bw="32" slack="0"/>
<pin id="120" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="24" bw="32" slack="0"/>
<pin id="122" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="26" bw="32" slack="0"/>
<pin id="124" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="28" bw="32" slack="0"/>
<pin id="126" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="30" bw="32" slack="0"/>
<pin id="128" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="32" bw="32" slack="0"/>
<pin id="130" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="34" bw="32" slack="0"/>
<pin id="132" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="36" bw="1" slack="0"/>
<pin id="134" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="38" bw="1" slack="0"/>
<pin id="136" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="40" bw="32" slack="0"/>
<pin id="138" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="42" bw="32" slack="0"/>
<pin id="140" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="44" bw="32" slack="0"/>
<pin id="142" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="46" bw="32" slack="0"/>
<pin id="144" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="48" bw="32" slack="0"/>
<pin id="146" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="50" bw="1" slack="0"/>
<pin id="148" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="52" bw="1" slack="0"/>
<pin id="150" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="54" bw="1" slack="0"/>
<pin id="152" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="56" bw="1" slack="0"/>
<pin id="154" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="58" bw="1" slack="0"/>
<pin id="156" dir="0" index="59" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="60" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rd_val_V_14/1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="status_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="status_V (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="status_V_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="4" bw="1" slack="0"/>
<pin id="172" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="1" slack="0"/>
<pin id="174" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="8" bw="1" slack="0"/>
<pin id="176" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="10" bw="1" slack="0"/>
<pin id="178" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="12" bw="1" slack="0"/>
<pin id="180" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="14" bw="1" slack="0"/>
<pin id="182" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="16" bw="1" slack="0"/>
<pin id="184" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="18" bw="1" slack="0"/>
<pin id="186" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="20" bw="1" slack="0"/>
<pin id="188" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="22" bw="1" slack="0"/>
<pin id="190" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="24" bw="1" slack="0"/>
<pin id="192" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="26" bw="1" slack="0"/>
<pin id="194" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="28" bw="1" slack="0"/>
<pin id="196" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="30" bw="1" slack="0"/>
<pin id="198" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="32" bw="1" slack="0"/>
<pin id="200" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="34" bw="1" slack="0"/>
<pin id="202" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="36" bw="1" slack="0"/>
<pin id="204" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="38" bw="1" slack="0"/>
<pin id="206" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="40" bw="1" slack="0"/>
<pin id="208" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="42" bw="1" slack="0"/>
<pin id="210" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="44" bw="1" slack="0"/>
<pin id="212" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="46" bw="1" slack="0"/>
<pin id="214" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="48" bw="1" slack="0"/>
<pin id="216" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="50" bw="1" slack="0"/>
<pin id="218" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="52" bw="1" slack="0"/>
<pin id="220" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="54" bw="1" slack="0"/>
<pin id="222" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="56" bw="1" slack="0"/>
<pin id="224" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="58" bw="1" slack="0"/>
<pin id="226" dir="0" index="59" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="60" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="status_V/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 tmp/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_12/1 r_V_11/1 r_V_8/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_2/1 sh_4/1 sh_3/1 sh_1/1 sh/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_10/1 r_V_17/1 r_V_7/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shamt_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="shamt/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Result_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln1019_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln553_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="r_V_19_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_19/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="ret_V_9_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_9/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="ret_V_8_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_8/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="ret_V_7_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_7/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="rd_val_V_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_V_2/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln53_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="rd_val_V_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_V_1/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln52_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="rd_val_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rd_val_V/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln553_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553_1/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="r_V_14_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_14/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_V_13_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="r_V_9_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="r_V_16_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="r_V_15_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_15/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="r_V_18_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_18/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="rd_val_V_12_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rd_val_V_12/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="ret_V_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="ret_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="rd_val_V_9_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_V_9/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln24_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="rd_val_V_8_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_V_8/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln23_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="r_V_6_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="r_V_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="rd_val_V_7_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rd_val_V_7/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="ret_V_6_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="newret_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="33" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="newret2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="33" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="33" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="96" pin=50"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="96" pin=52"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="96" pin=54"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="96" pin=56"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="96" pin=58"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="166" pin=6"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="166" pin=8"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="166" pin=10"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="166" pin=12"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="166" pin=14"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="166" pin=16"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="166" pin=18"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="166" pin=20"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="166" pin=22"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="166" pin=24"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="166" pin=26"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="166" pin=28"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="166" pin=30"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="166" pin=32"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="166" pin=34"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="166" pin=36"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="166" pin=38"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="166" pin=40"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="166" pin=42"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="166" pin=44"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="166" pin=46"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="166" pin=48"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="166" pin=50"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="166" pin=52"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="166" pin=54"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="166" pin=56"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="166" pin=58"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="60" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="60" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="54" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="2"/><net_sink comp="96" pin=18"/></net>

<net id="273"><net_src comp="266" pin="2"/><net_sink comp="96" pin=28"/></net>

<net id="274"><net_src comp="266" pin="2"/><net_sink comp="96" pin=44"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="54" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="60" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="2"/><net_sink comp="96" pin=16"/></net>

<net id="288"><net_src comp="281" pin="2"/><net_sink comp="96" pin=26"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="96" pin=42"/></net>

<net id="293"><net_src comp="54" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="54" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="72" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="290" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="60" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="2"/><net_sink comp="96" pin=20"/></net>

<net id="323"><net_src comp="54" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="60" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="319" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="330"><net_src comp="54" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="60" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="337"><net_src comp="54" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="60" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="96" pin=4"/></net>

<net id="344"><net_src comp="54" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="60" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="355"><net_src comp="54" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="60" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="96" pin=8"/></net>

<net id="366"><net_src comp="54" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="60" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="362" pin="2"/><net_sink comp="96" pin=10"/></net>

<net id="372"><net_src comp="290" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="60" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="373" pin="2"/><net_sink comp="96" pin=14"/></net>

<net id="384"><net_src comp="60" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="369" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="380" pin="2"/><net_sink comp="96" pin=12"/></net>

<net id="391"><net_src comp="60" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="54" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="393" pin="2"/><net_sink comp="87" pin=2"/></net>

<net id="404"><net_src comp="387" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="275" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="400" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="411"><net_src comp="87" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="407" pin="2"/><net_sink comp="96" pin=24"/></net>

<net id="418"><net_src comp="60" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="54" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="414" pin="2"/><net_sink comp="96" pin=22"/></net>

<net id="425"><net_src comp="60" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="54" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="421" pin="2"/><net_sink comp="96" pin=32"/></net>

<net id="432"><net_src comp="60" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="54" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="428" pin="2"/><net_sink comp="96" pin=34"/></net>

<net id="439"><net_src comp="60" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="54" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="96" pin=36"/></net>

<net id="450"><net_src comp="60" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="54" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="96" pin=38"/></net>

<net id="461"><net_src comp="60" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="54" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="457" pin="2"/><net_sink comp="96" pin=48"/></net>

<net id="468"><net_src comp="60" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="275" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="464" pin="2"/><net_sink comp="96" pin=46"/></net>

<net id="475"><net_src comp="60" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="54" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="471" pin="2"/><net_sink comp="96" pin=40"/></net>

<net id="482"><net_src comp="60" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="54" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="484"><net_src comp="478" pin="2"/><net_sink comp="96" pin=30"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="96" pin="60"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="166" pin="60"/><net_sink comp="491" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: OP_AL_32I : opcode | {1 }
	Port: OP_AL_32I : func7 | {1 }
	Port: OP_AL_32I : func3 | {1 }
	Port: OP_AL_32I : op1 | {1 }
	Port: OP_AL_32I : op2 | {1 }
  - Chain level:
	State 1
		br_ln58 : 1
		zext_ln553 : 1
		r_V_19 : 2
		zext_ln53 : 1
		zext_ln52 : 1
		zext_ln553_1 : 1
		br_ln69 : 1
		r_V_14 : 2
		r_V_13 : 2
		br_ln938 : 1
		r_V_10 : 1
		br_ln37 : 1
		br_ln938 : 1
		r_V_17 : 1
		br_ln938 : 1
		tmp56_0 : 1
		r_V_18 : 2
		br_ln938 : 1
		r_V_7 : 1
		zext_ln24 : 1
		zext_ln23 : 1
		br_ln920 : 1
		r_V : 1
		rd_val_V_14 : 2
		status_V : 2
		newret : 3
		newret2 : 4
		ret_ln1497 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |       grp_fu_281       |    0    |   100   |
|    shl   |      r_V_19_fu_312     |    0    |   100   |
|          |      r_V_15_fu_400     |    0    |   100   |
|          |      r_V_6_fu_457      |    0    |   100   |
|----------|------------------------|---------|---------|
|          |      r_V_13_fu_380     |    0    |   100   |
|   ashr   |      r_V_16_fu_393     |    0    |   100   |
|          |       r_V_fu_464       |    0    |   100   |
|----------|------------------------|---------|---------|
|   lshr   |       grp_fu_266       |    0    |   100   |
|          |      r_V_14_fu_373     |    0    |   100   |
|----------|------------------------|---------|---------|
|          |     ret_V_7_fu_333     |    0    |    32   |
|    xor   |      r_V_9_fu_387      |    0    |    32   |
|          |      r_V_18_fu_407     |    0    |    32   |
|          |      ret_V_fu_428      |    0    |    32   |
|----------|------------------------|---------|---------|
|          |   icmp_ln1019_fu_302   |    0    |    10   |
|          |    rd_val_V_2_fu_340   |    0    |    20   |
|   icmp   |    rd_val_V_1_fu_351   |    0    |    20   |
|          |    rd_val_V_9_fu_435   |    0    |    20   |
|          |    rd_val_V_8_fu_446   |    0    |    20   |
|----------|------------------------|---------|---------|
|    sub   |       grp_fu_275       |    0    |    39   |
|          |   rd_val_V_12_fu_414   |    0    |    39   |
|----------|------------------------|---------|---------|
|    add   |     rd_val_V_fu_362    |    0    |    39   |
|          |    rd_val_V_7_fu_471   |    0    |    39   |
|----------|------------------------|---------|---------|
|    and   |     ret_V_9_fu_319     |    0    |    32   |
|          |     ret_V_6_fu_478     |    0    |    32   |
|----------|------------------------|---------|---------|
|    or    |     ret_V_8_fu_326     |    0    |    32   |
|          |     ret_V_5_fu_421     |    0    |    32   |
|----------|------------------------|---------|---------|
|          |   op2_read_read_fu_54  |    0    |    0    |
|          |   op1_read_read_fu_60  |    0    |    0    |
|   read   |  func3_read_read_fu_66 |    0    |    0    |
|          |  func7_read_read_fu_72 |    0    |    0    |
|          | opcode_read_read_fu_78 |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       grp_fu_258       |    0    |    0    |
|          |    p_Result_s_fu_294   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      shamt_fu_290      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln553_fu_308   |    0    |    0    |
|          |    zext_ln53_fu_346    |    0    |    0    |
|   zext   |    zext_ln52_fu_357    |    0    |    0    |
|          |   zext_ln553_1_fu_369  |    0    |    0    |
|          |    zext_ln24_fu_441    |    0    |    0    |
|          |    zext_ln23_fu_452    |    0    |    0    |
|----------|------------------------|---------|---------|
|insertvalue|      newret_fu_485     |    0    |    0    |
|          |     newret2_fu_491     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   1402  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|rd_val_V_14_reg_93|   32   |
| status_V_reg_163 |    1   |
|  tmp56_0_reg_84  |   32   |
+------------------+--------+
|       Total      |   65   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1402  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   65   |    -   |
+-----------+--------+--------+
|   Total   |   65   |  1402  |
+-----------+--------+--------+
