<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Contiki-NG: cc2538 RF Core</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Contiki-NG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#files">Files</a>  </div>
  <div class="headertitle">
<div class="title">cc2538 RF Core<div class="ingroups"><a class="el" href="group__arch.html">Hardware support</a> &raquo; <a class="el" href="group__cpu.html">CPUs</a> &raquo; <a class="el" href="group__cc2538.html">The TI CC2538 System-on-Chip</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Declarations of RF Core registers.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:ana-regs_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ana-regs_8h.html">ana-regs.h</a></td></tr>
<tr class="memdesc:ana-regs_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Header with declarations of ANA_REGS module registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:cctest_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cctest_8h.html">cctest.h</a></td></tr>
<tr class="memdesc:cctest_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Header with declarations of CCTEST module registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:rfcore-ffsm_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rfcore-ffsm_8h.html">rfcore-ffsm.h</a></td></tr>
<tr class="memdesc:rfcore-ffsm_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Header with declarations of the RF Core FFSM registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:rfcore-sfr_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rfcore-sfr_8h.html">rfcore-sfr.h</a></td></tr>
<tr class="memdesc:rfcore-sfr_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Header with declarations of the RF Core SFR registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:rfcore-xreg_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rfcore-xreg_8h.html">rfcore-xreg.h</a></td></tr>
<tr class="memdesc:rfcore-xreg_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Header with declarations of the RF Core XREGs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:rfcore_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rfcore_8h.html">rfcore.h</a></td></tr>
<tr class="memdesc:rfcore_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top-level header file for cc2538 RF Core registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ANA_REGS register offsets</h2></td></tr>
<tr class="memitem:ga30f8c2c22afbedd81017779bca358f77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30f8c2c22afbedd81017779bca358f77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ANA_REGS_IVCTRL</b>&#160;&#160;&#160;0x400D6004</td></tr>
<tr class="separator:ga30f8c2c22afbedd81017779bca358f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ANA_REGS_IVCTRL register bit masks</h2></td></tr>
<tr class="memitem:ga9697edcf2957e28885669e4bd2cf17a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9697edcf2957e28885669e4bd2cf17a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9697edcf2957e28885669e4bd2cf17a4">ANA_REGS_IVCTRL_DAC_CURR_CTRL</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:ga9697edcf2957e28885669e4bd2cf17a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls bias current to DAC. <br /></td></tr>
<tr class="separator:ga9697edcf2957e28885669e4bd2cf17a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639af00d62ed751f64e8f29291bc7240"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga639af00d62ed751f64e8f29291bc7240"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga639af00d62ed751f64e8f29291bc7240">ANA_REGS_IVCTRL_LODIV_BIAS_CTRL</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga639af00d62ed751f64e8f29291bc7240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls bias current to LODIV. <br /></td></tr>
<tr class="separator:ga639af00d62ed751f64e8f29291bc7240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e33f7d562de423a68ae07951cb5309"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17e33f7d562de423a68ae07951cb5309"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga17e33f7d562de423a68ae07951cb5309">ANA_REGS_IVCTRL_TXMIX_DC_CTRL</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga17e33f7d562de423a68ae07951cb5309"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls DC bias in TXMIX. <br /></td></tr>
<tr class="separator:ga17e33f7d562de423a68ae07951cb5309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae376906a91eafc4c55d6ea103d1aa5f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae376906a91eafc4c55d6ea103d1aa5f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae376906a91eafc4c55d6ea103d1aa5f0">ANA_REGS_IVCTRL_PA_BIAS_CTRL</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:gae376906a91eafc4c55d6ea103d1aa5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls bias current to PA. <br /></td></tr>
<tr class="separator:gae376906a91eafc4c55d6ea103d1aa5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CCTEST register offsets</h2></td></tr>
<tr class="memitem:ga2da6951faf2acebbf082365921d3958b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2da6951faf2acebbf082365921d3958b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2da6951faf2acebbf082365921d3958b">CCTEST_IO</a>&#160;&#160;&#160;0x44010000</td></tr>
<tr class="memdesc:ga2da6951faf2acebbf082365921d3958b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output strength control. <br /></td></tr>
<tr class="separator:ga2da6951faf2acebbf082365921d3958b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844d5bfc49191aed001a152a43cc1bc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga844d5bfc49191aed001a152a43cc1bc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga844d5bfc49191aed001a152a43cc1bc5">CCTEST_OBSSEL0</a>&#160;&#160;&#160;0x44010014</td></tr>
<tr class="memdesc:ga844d5bfc49191aed001a152a43cc1bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Observation output 0. <br /></td></tr>
<tr class="separator:ga844d5bfc49191aed001a152a43cc1bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679ad73d3315ea1ba7f3f7d79312f896"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga679ad73d3315ea1ba7f3f7d79312f896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga679ad73d3315ea1ba7f3f7d79312f896">CCTEST_OBSSEL1</a>&#160;&#160;&#160;0x44010018</td></tr>
<tr class="memdesc:ga679ad73d3315ea1ba7f3f7d79312f896"><td class="mdescLeft">&#160;</td><td class="mdescRight">Observation output 1. <br /></td></tr>
<tr class="separator:ga679ad73d3315ea1ba7f3f7d79312f896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c90421481f16bc4cb471e30cc5fc81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2c90421481f16bc4cb471e30cc5fc81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaf2c90421481f16bc4cb471e30cc5fc81">CCTEST_OBSSEL2</a>&#160;&#160;&#160;0x4401001C</td></tr>
<tr class="memdesc:gaf2c90421481f16bc4cb471e30cc5fc81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Observation output 2. <br /></td></tr>
<tr class="separator:gaf2c90421481f16bc4cb471e30cc5fc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d7d621b96f9d6af794fa20d36b24d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75d7d621b96f9d6af794fa20d36b24d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga75d7d621b96f9d6af794fa20d36b24d3">CCTEST_OBSSEL3</a>&#160;&#160;&#160;0x44010020</td></tr>
<tr class="memdesc:ga75d7d621b96f9d6af794fa20d36b24d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Observation output 3. <br /></td></tr>
<tr class="separator:ga75d7d621b96f9d6af794fa20d36b24d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af6b6ffcf717299bfdb76f4bed6f4c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3af6b6ffcf717299bfdb76f4bed6f4c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3af6b6ffcf717299bfdb76f4bed6f4c1">CCTEST_OBSSEL4</a>&#160;&#160;&#160;0x44010024</td></tr>
<tr class="memdesc:ga3af6b6ffcf717299bfdb76f4bed6f4c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Observation output 4. <br /></td></tr>
<tr class="separator:ga3af6b6ffcf717299bfdb76f4bed6f4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fff628e4c5b8bf1e0be574acbc2bf34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fff628e4c5b8bf1e0be574acbc2bf34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9fff628e4c5b8bf1e0be574acbc2bf34">CCTEST_OBSSEL5</a>&#160;&#160;&#160;0x44010028</td></tr>
<tr class="memdesc:ga9fff628e4c5b8bf1e0be574acbc2bf34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Observation output 5. <br /></td></tr>
<tr class="separator:ga9fff628e4c5b8bf1e0be574acbc2bf34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff9947bf84ce8ea5a7cbffd891baba6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ff9947bf84ce8ea5a7cbffd891baba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4ff9947bf84ce8ea5a7cbffd891baba6">CCTEST_OBSSEL6</a>&#160;&#160;&#160;0x4401002C</td></tr>
<tr class="memdesc:ga4ff9947bf84ce8ea5a7cbffd891baba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Observation output 6. <br /></td></tr>
<tr class="separator:ga4ff9947bf84ce8ea5a7cbffd891baba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1ef271f617683a941c8002fe59d9e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e1ef271f617683a941c8002fe59d9e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7e1ef271f617683a941c8002fe59d9e9">CCTEST_OBSSEL7</a>&#160;&#160;&#160;0x44010030</td></tr>
<tr class="memdesc:ga7e1ef271f617683a941c8002fe59d9e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Observation output 7. <br /></td></tr>
<tr class="separator:ga7e1ef271f617683a941c8002fe59d9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740aa509b1716717b3b1e3f94abd7e07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga740aa509b1716717b3b1e3f94abd7e07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga740aa509b1716717b3b1e3f94abd7e07">CCTEST_TR0</a>&#160;&#160;&#160;0x44010034</td></tr>
<tr class="memdesc:ga740aa509b1716717b3b1e3f94abd7e07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register 0. <br /></td></tr>
<tr class="separator:ga740aa509b1716717b3b1e3f94abd7e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e25bc0b82d6daceaf36a8835627eb5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e25bc0b82d6daceaf36a8835627eb5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3e25bc0b82d6daceaf36a8835627eb5e">CCTEST_USBCTRL</a>&#160;&#160;&#160;0x44010050</td></tr>
<tr class="memdesc:ga3e25bc0b82d6daceaf36a8835627eb5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB PHY stand-by control. <br /></td></tr>
<tr class="separator:ga3e25bc0b82d6daceaf36a8835627eb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CCTEST_IO register bit fields</h2></td></tr>
<tr class="memitem:ga7f8aa8eddf0369b9e91e0150ed940aa8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f8aa8eddf0369b9e91e0150ed940aa8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7f8aa8eddf0369b9e91e0150ed940aa8">CCTEST_IO_SC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga7f8aa8eddf0369b9e91e0150ed940aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O strength control. <br /></td></tr>
<tr class="separator:ga7f8aa8eddf0369b9e91e0150ed940aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CCTEST_OBSSELx registers bit fields</h2></td></tr>
<tr class="memitem:ga5ed07a0c8ad6951ff9b9cac0b9d6ded3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ed07a0c8ad6951ff9b9cac0b9d6ded3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5ed07a0c8ad6951ff9b9cac0b9d6ded3">CCTEST_OBSSEL_EN</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga5ed07a0c8ad6951ff9b9cac0b9d6ded3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Observation output enable. <br /></td></tr>
<tr class="separator:ga5ed07a0c8ad6951ff9b9cac0b9d6ded3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27f95586057e700c0d9a107e3cf757a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae27f95586057e700c0d9a107e3cf757a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae27f95586057e700c0d9a107e3cf757a">CCTEST_OBSSEL_SEL_M</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr class="memdesc:gae27f95586057e700c0d9a107e3cf757a"><td class="mdescLeft">&#160;</td><td class="mdescRight">n - obs_sigs[n] output selection mask <br /></td></tr>
<tr class="separator:gae27f95586057e700c0d9a107e3cf757a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86db4707355330d95f523833cf52dc6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86db4707355330d95f523833cf52dc6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga86db4707355330d95f523833cf52dc6e">CCTEST_OBSSEL_SEL_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga86db4707355330d95f523833cf52dc6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">n - obs_sigs[n] output selection shift <br /></td></tr>
<tr class="separator:ga86db4707355330d95f523833cf52dc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CCTEST_TR0 register bit fields</h2></td></tr>
<tr class="memitem:ga769102543b729e504eb1e73bdc9a91c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga769102543b729e504eb1e73bdc9a91c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga769102543b729e504eb1e73bdc9a91c5">CCTEST_TR0_ADCTM</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga769102543b729e504eb1e73bdc9a91c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect temperature sensor to ADC. <br /></td></tr>
<tr class="separator:ga769102543b729e504eb1e73bdc9a91c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CCTEST_USBCTRL register bit fields</h2></td></tr>
<tr class="memitem:gae2413c1d0de42b69d918f090099bf63e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2413c1d0de42b69d918f090099bf63e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae2413c1d0de42b69d918f090099bf63e">CCTEST_USBCTRL_USB_STB</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gae2413c1d0de42b69d918f090099bf63e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB PHY stand-by override. <br /></td></tr>
<tr class="separator:gae2413c1d0de42b69d918f090099bf63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_FFSM register offsets</h2></td></tr>
<tr class="memitem:gae6d9f21b530afc737850344ac90359f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6d9f21b530afc737850344ac90359f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae6d9f21b530afc737850344ac90359f6">RFCORE_FFSM_SRCRESMASK0</a>&#160;&#160;&#160;0x40088580</td></tr>
<tr class="memdesc:gae6d9f21b530afc737850344ac90359f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Src addr matching result. <br /></td></tr>
<tr class="separator:gae6d9f21b530afc737850344ac90359f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ada8d56f23316ad544eee4e98f718a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9ada8d56f23316ad544eee4e98f718a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae9ada8d56f23316ad544eee4e98f718a">RFCORE_FFSM_SRCRESMASK1</a>&#160;&#160;&#160;0x40088584</td></tr>
<tr class="memdesc:gae9ada8d56f23316ad544eee4e98f718a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Src addr matching result. <br /></td></tr>
<tr class="separator:gae9ada8d56f23316ad544eee4e98f718a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc8f6742f4e90a155a1d310ed6323e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0dc8f6742f4e90a155a1d310ed6323e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga0dc8f6742f4e90a155a1d310ed6323e3">RFCORE_FFSM_SRCRESMASK2</a>&#160;&#160;&#160;0x40088588</td></tr>
<tr class="memdesc:ga0dc8f6742f4e90a155a1d310ed6323e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Src addr matching result. <br /></td></tr>
<tr class="separator:ga0dc8f6742f4e90a155a1d310ed6323e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6187372f763e739b82af436fe74c4cbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6187372f763e739b82af436fe74c4cbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6187372f763e739b82af436fe74c4cbd">RFCORE_FFSM_SRCRESINDEX</a>&#160;&#160;&#160;0x4008858C</td></tr>
<tr class="memdesc:ga6187372f763e739b82af436fe74c4cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Src addr matching result. <br /></td></tr>
<tr class="separator:ga6187372f763e739b82af436fe74c4cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b3a2120c54cab0e525162d6db49342"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88b3a2120c54cab0e525162d6db49342"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga88b3a2120c54cab0e525162d6db49342">RFCORE_FFSM_SRCEXTPENDEN0</a>&#160;&#160;&#160;0x40088590</td></tr>
<tr class="memdesc:ga88b3a2120c54cab0e525162d6db49342"><td class="mdescLeft">&#160;</td><td class="mdescRight">Src addr matching control. <br /></td></tr>
<tr class="separator:ga88b3a2120c54cab0e525162d6db49342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45b7874212ae416d7f4b8213008c4c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa45b7874212ae416d7f4b8213008c4c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa45b7874212ae416d7f4b8213008c4c2">RFCORE_FFSM_SRCEXTPENDEN1</a>&#160;&#160;&#160;0x40088594</td></tr>
<tr class="memdesc:gaa45b7874212ae416d7f4b8213008c4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Src addr matching control. <br /></td></tr>
<tr class="separator:gaa45b7874212ae416d7f4b8213008c4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10eea7053ccde8b1dd1cb5e646a30e1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10eea7053ccde8b1dd1cb5e646a30e1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga10eea7053ccde8b1dd1cb5e646a30e1e">RFCORE_FFSM_SRCEXTPENDEN2</a>&#160;&#160;&#160;0x40088598</td></tr>
<tr class="memdesc:ga10eea7053ccde8b1dd1cb5e646a30e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Src addr matching control. <br /></td></tr>
<tr class="separator:ga10eea7053ccde8b1dd1cb5e646a30e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1d431346c21961e8b7472cd4347149"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f1d431346c21961e8b7472cd4347149"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2f1d431346c21961e8b7472cd4347149">RFCORE_FFSM_SRCSHORTPENDEN0</a>&#160;&#160;&#160;0x4008859C</td></tr>
<tr class="memdesc:ga2f1d431346c21961e8b7472cd4347149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Src addr matching control. <br /></td></tr>
<tr class="separator:ga2f1d431346c21961e8b7472cd4347149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadecd8a612b69cf166b3fcf7b131b14e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadecd8a612b69cf166b3fcf7b131b14e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gadecd8a612b69cf166b3fcf7b131b14e5">RFCORE_FFSM_SRCSHORTPENDEN1</a>&#160;&#160;&#160;0x400885A0</td></tr>
<tr class="memdesc:gadecd8a612b69cf166b3fcf7b131b14e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Src addr matching control. <br /></td></tr>
<tr class="separator:gadecd8a612b69cf166b3fcf7b131b14e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f115276124678123618454fee32fca4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f115276124678123618454fee32fca4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7f115276124678123618454fee32fca4">RFCORE_FFSM_SRCSHORTPENDEN2</a>&#160;&#160;&#160;0x400885A4</td></tr>
<tr class="memdesc:ga7f115276124678123618454fee32fca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Src addr matching control. <br /></td></tr>
<tr class="separator:ga7f115276124678123618454fee32fca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga737923cafe8c3d374e3ee01bfdf57f26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga737923cafe8c3d374e3ee01bfdf57f26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga737923cafe8c3d374e3ee01bfdf57f26">RFCORE_FFSM_EXT_ADDR0</a>&#160;&#160;&#160;0x400885A8</td></tr>
<tr class="memdesc:ga737923cafe8c3d374e3ee01bfdf57f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:ga737923cafe8c3d374e3ee01bfdf57f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f8c7315ab2035371e30a0214af115c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11f8c7315ab2035371e30a0214af115c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga11f8c7315ab2035371e30a0214af115c">RFCORE_FFSM_EXT_ADDR1</a>&#160;&#160;&#160;0x400885AC</td></tr>
<tr class="memdesc:ga11f8c7315ab2035371e30a0214af115c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:ga11f8c7315ab2035371e30a0214af115c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4388fb0aef8ff6742d371b5fa879ff71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4388fb0aef8ff6742d371b5fa879ff71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4388fb0aef8ff6742d371b5fa879ff71">RFCORE_FFSM_EXT_ADDR2</a>&#160;&#160;&#160;0x400885B0</td></tr>
<tr class="memdesc:ga4388fb0aef8ff6742d371b5fa879ff71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:ga4388fb0aef8ff6742d371b5fa879ff71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad5a7db6b555955dcdd8f075770d3f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ad5a7db6b555955dcdd8f075770d3f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8ad5a7db6b555955dcdd8f075770d3f1">RFCORE_FFSM_EXT_ADDR3</a>&#160;&#160;&#160;0x400885B4</td></tr>
<tr class="memdesc:ga8ad5a7db6b555955dcdd8f075770d3f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:ga8ad5a7db6b555955dcdd8f075770d3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c60f9eca7ff19bd5457a566b5eef7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17c60f9eca7ff19bd5457a566b5eef7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga17c60f9eca7ff19bd5457a566b5eef7d">RFCORE_FFSM_EXT_ADDR4</a>&#160;&#160;&#160;0x400885B8</td></tr>
<tr class="memdesc:ga17c60f9eca7ff19bd5457a566b5eef7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:ga17c60f9eca7ff19bd5457a566b5eef7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e721bc00d2f0e02774598fe4b9db74c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e721bc00d2f0e02774598fe4b9db74c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6e721bc00d2f0e02774598fe4b9db74c">RFCORE_FFSM_EXT_ADDR5</a>&#160;&#160;&#160;0x400885BC</td></tr>
<tr class="memdesc:ga6e721bc00d2f0e02774598fe4b9db74c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:ga6e721bc00d2f0e02774598fe4b9db74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921ce2bd9e0ae3e16c1f7dc6fc2ccc9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga921ce2bd9e0ae3e16c1f7dc6fc2ccc9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga921ce2bd9e0ae3e16c1f7dc6fc2ccc9d">RFCORE_FFSM_EXT_ADDR6</a>&#160;&#160;&#160;0x400885C0</td></tr>
<tr class="memdesc:ga921ce2bd9e0ae3e16c1f7dc6fc2ccc9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:ga921ce2bd9e0ae3e16c1f7dc6fc2ccc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614b6b7cf0ac8b066501150454703017"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga614b6b7cf0ac8b066501150454703017"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga614b6b7cf0ac8b066501150454703017">RFCORE_FFSM_EXT_ADDR7</a>&#160;&#160;&#160;0x400885C4</td></tr>
<tr class="memdesc:ga614b6b7cf0ac8b066501150454703017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:ga614b6b7cf0ac8b066501150454703017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02476d7a783c06b23c87e4f0370d24cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02476d7a783c06b23c87e4f0370d24cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga02476d7a783c06b23c87e4f0370d24cd">RFCORE_FFSM_PAN_ID0</a>&#160;&#160;&#160;0x400885C8</td></tr>
<tr class="memdesc:ga02476d7a783c06b23c87e4f0370d24cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:ga02476d7a783c06b23c87e4f0370d24cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55da6cdb07ef47041669c199f23d3f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa55da6cdb07ef47041669c199f23d3f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa55da6cdb07ef47041669c199f23d3f2">RFCORE_FFSM_PAN_ID1</a>&#160;&#160;&#160;0x400885CC</td></tr>
<tr class="memdesc:gaa55da6cdb07ef47041669c199f23d3f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:gaa55da6cdb07ef47041669c199f23d3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2a0f8720d6f52f92fedb3c65b9247d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf2a0f8720d6f52f92fedb3c65b9247d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gacf2a0f8720d6f52f92fedb3c65b9247d">RFCORE_FFSM_SHORT_ADDR0</a>&#160;&#160;&#160;0x400885D0</td></tr>
<tr class="memdesc:gacf2a0f8720d6f52f92fedb3c65b9247d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:gacf2a0f8720d6f52f92fedb3c65b9247d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3668cb0963850e1e598ecb50974e0ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3668cb0963850e1e598ecb50974e0ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab3668cb0963850e1e598ecb50974e0ad">RFCORE_FFSM_SHORT_ADDR1</a>&#160;&#160;&#160;0x400885D4</td></tr>
<tr class="memdesc:gab3668cb0963850e1e598ecb50974e0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local address information. <br /></td></tr>
<tr class="separator:gab3668cb0963850e1e598ecb50974e0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_FFSM_SRCRESMASK[0:2] register bit masks</h2></td></tr>
<tr class="memitem:ga4c7d716afc52e53a6b7a977145dbb013"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c7d716afc52e53a6b7a977145dbb013"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4c7d716afc52e53a6b7a977145dbb013">RFCORE_FFSM_SRCRESMASK0_SRCRESMASK0</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga4c7d716afc52e53a6b7a977145dbb013"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ext addr match. <br /></td></tr>
<tr class="separator:ga4c7d716afc52e53a6b7a977145dbb013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607df7e00ba52cb10596d33b3cbcbcc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga607df7e00ba52cb10596d33b3cbcbcc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga607df7e00ba52cb10596d33b3cbcbcc3">RFCORE_FFSM_SRCRESMASK1_SRCRESMASK1</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga607df7e00ba52cb10596d33b3cbcbcc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short addr match. <br /></td></tr>
<tr class="separator:ga607df7e00ba52cb10596d33b3cbcbcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556e893728abb8082dcb192d74adf0df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga556e893728abb8082dcb192d74adf0df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga556e893728abb8082dcb192d74adf0df">RFCORE_FFSM_SRCRESMASK2_SRCRESMASK2</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga556e893728abb8082dcb192d74adf0df"><td class="mdescLeft">&#160;</td><td class="mdescRight">24-bit mask <br /></td></tr>
<tr class="separator:ga556e893728abb8082dcb192d74adf0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_FFSM_SRCRESINDEX register bit masks</h2></td></tr>
<tr class="memitem:ga612b727283c64851b80e6c9695c5dfff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga612b727283c64851b80e6c9695c5dfff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga612b727283c64851b80e6c9695c5dfff">RFCORE_FFSM_SRCRESINDEX_SRCRESINDEX</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga612b727283c64851b80e6c9695c5dfff"><td class="mdescLeft">&#160;</td><td class="mdescRight">LS Entry bit index. <br /></td></tr>
<tr class="separator:ga612b727283c64851b80e6c9695c5dfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_FFSM_SRCEXTPENDEN[0:2] register bit masks</h2></td></tr>
<tr class="memitem:ga6dcecb64cf5af737d293691f6a1702ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6dcecb64cf5af737d293691f6a1702ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6dcecb64cf5af737d293691f6a1702ee">RFCORE_FFSM_SRCEXTPENDEN0_SRCEXTPENDEN0</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga6dcecb64cf5af737d293691f6a1702ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 LSBs <br /></td></tr>
<tr class="separator:ga6dcecb64cf5af737d293691f6a1702ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78608b64a04c3c1dcf9d2020b032a17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae78608b64a04c3c1dcf9d2020b032a17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae78608b64a04c3c1dcf9d2020b032a17">RFCORE_FFSM_SRCEXTPENDEN1_SRCEXTPENDEN1</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gae78608b64a04c3c1dcf9d2020b032a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 middle bits <br /></td></tr>
<tr class="separator:gae78608b64a04c3c1dcf9d2020b032a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f64399b0a22f26f361ccd9dd0667ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5f64399b0a22f26f361ccd9dd0667ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab5f64399b0a22f26f361ccd9dd0667ac">RFCORE_FFSM_SRCEXTPENDEN2_SRCEXTPENDEN2</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gab5f64399b0a22f26f361ccd9dd0667ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 MSBs <br /></td></tr>
<tr class="separator:gab5f64399b0a22f26f361ccd9dd0667ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_FFSM_SRCSHORTPENDEN[0:2] register bit masks</h2></td></tr>
<tr class="memitem:ga36681301c3fb040a4ba59cbb9a3ff9ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36681301c3fb040a4ba59cbb9a3ff9ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga36681301c3fb040a4ba59cbb9a3ff9ee">RFCORE_FFSM_SRCSHORTPENDEN0_SRCSHORTPENDEN0</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga36681301c3fb040a4ba59cbb9a3ff9ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 LSBs <br /></td></tr>
<tr class="separator:ga36681301c3fb040a4ba59cbb9a3ff9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3761ae657c94c6c8852584d7fe2d4d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3761ae657c94c6c8852584d7fe2d4d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa3761ae657c94c6c8852584d7fe2d4d3">RFCORE_FFSM_SRCSHORTPENDEN1_SRCSHORTPENDEN1</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gaa3761ae657c94c6c8852584d7fe2d4d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 middle <br /></td></tr>
<tr class="separator:gaa3761ae657c94c6c8852584d7fe2d4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c8407866c5c9a4a024c3ec8322a375"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82c8407866c5c9a4a024c3ec8322a375"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga82c8407866c5c9a4a024c3ec8322a375">RFCORE_FFSM_SRCSHORTPENDEN2_SRCSHORTPENDEN2</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga82c8407866c5c9a4a024c3ec8322a375"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 MSBs <br /></td></tr>
<tr class="separator:ga82c8407866c5c9a4a024c3ec8322a375"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_FFSM_EXT_ADDR[0:7] register bit masks</h2></td></tr>
<tr class="memitem:gacfd1cf7bb04fcf38d0541c0aead324b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfd1cf7bb04fcf38d0541c0aead324b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gacfd1cf7bb04fcf38d0541c0aead324b4">RFCORE_FFSM_EXT_ADDR0_EXT_ADDR0</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gacfd1cf7bb04fcf38d0541c0aead324b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR[7:0]. <br /></td></tr>
<tr class="separator:gacfd1cf7bb04fcf38d0541c0aead324b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62af73004e54e82467905d94218ef978"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62af73004e54e82467905d94218ef978"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga62af73004e54e82467905d94218ef978">RFCORE_FFSM_EXT_ADDR1_EXT_ADDR1</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga62af73004e54e82467905d94218ef978"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR[15:8]. <br /></td></tr>
<tr class="separator:ga62af73004e54e82467905d94218ef978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f80520b6e75db135f4610f792ed944"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38f80520b6e75db135f4610f792ed944"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga38f80520b6e75db135f4610f792ed944">RFCORE_FFSM_EXT_ADDR2_EXT_ADDR2</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga38f80520b6e75db135f4610f792ed944"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR[23:16]. <br /></td></tr>
<tr class="separator:ga38f80520b6e75db135f4610f792ed944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f593ba96c3274adbe61eb1f447a457f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f593ba96c3274adbe61eb1f447a457f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3f593ba96c3274adbe61eb1f447a457f">RFCORE_FFSM_EXT_ADDR3_EXT_ADDR3</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga3f593ba96c3274adbe61eb1f447a457f"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR[31:24]. <br /></td></tr>
<tr class="separator:ga3f593ba96c3274adbe61eb1f447a457f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6311b0c47d9fa4bc660207b9ccc20b2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6311b0c47d9fa4bc660207b9ccc20b2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6311b0c47d9fa4bc660207b9ccc20b2d">RFCORE_FFSM_EXT_ADDR4_EXT_ADDR4</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga6311b0c47d9fa4bc660207b9ccc20b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR[39:32]. <br /></td></tr>
<tr class="separator:ga6311b0c47d9fa4bc660207b9ccc20b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5317728beb42847011fbf658218b4ab0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5317728beb42847011fbf658218b4ab0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5317728beb42847011fbf658218b4ab0">RFCORE_FFSM_EXT_ADDR5_EXT_ADDR5</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga5317728beb42847011fbf658218b4ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR[47:40]. <br /></td></tr>
<tr class="separator:ga5317728beb42847011fbf658218b4ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5690384913bb459a102f1b41c584b64c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5690384913bb459a102f1b41c584b64c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5690384913bb459a102f1b41c584b64c">RFCORE_FFSM_EXT_ADDR6_EXT_ADDR6</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga5690384913bb459a102f1b41c584b64c"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR[55:48]. <br /></td></tr>
<tr class="separator:ga5690384913bb459a102f1b41c584b64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c7c79c03e9810037c2ce73d8b8e9f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0c7c79c03e9810037c2ce73d8b8e9f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad0c7c79c03e9810037c2ce73d8b8e9f1">RFCORE_FFSM_EXT_ADDR7_EXT_ADDR7</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gad0c7c79c03e9810037c2ce73d8b8e9f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR[63:56]. <br /></td></tr>
<tr class="separator:gad0c7c79c03e9810037c2ce73d8b8e9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_FFSM_PAN_ID[0:1] register bit masks</h2></td></tr>
<tr class="memitem:ga52fbc5fe74ce638b5bec370c7d411d1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52fbc5fe74ce638b5bec370c7d411d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga52fbc5fe74ce638b5bec370c7d411d1d">RFCORE_FFSM_PAN_ID0_PAN_ID0</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga52fbc5fe74ce638b5bec370c7d411d1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PAN_ID[7:0]. <br /></td></tr>
<tr class="separator:ga52fbc5fe74ce638b5bec370c7d411d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89aebe4c3baffce26b8f95034f2129e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad89aebe4c3baffce26b8f95034f2129e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad89aebe4c3baffce26b8f95034f2129e">RFCORE_FFSM_PAN_ID1_PAN_ID1</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gad89aebe4c3baffce26b8f95034f2129e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PAN_ID[15:8]. <br /></td></tr>
<tr class="separator:gad89aebe4c3baffce26b8f95034f2129e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_FFSM_SHORT_ADDR[0:1] register bit masks</h2></td></tr>
<tr class="memitem:ga920f2a9d0c46d71fc8d17c060d064b4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga920f2a9d0c46d71fc8d17c060d064b4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga920f2a9d0c46d71fc8d17c060d064b4d">RFCORE_FFSM_SHORT_ADDR0_SHORT_ADDR0</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga920f2a9d0c46d71fc8d17c060d064b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHORT_ADDR[7:0]. <br /></td></tr>
<tr class="separator:ga920f2a9d0c46d71fc8d17c060d064b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3010509f336993cc8e97925f75a82a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb3010509f336993cc8e97925f75a82a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gabb3010509f336993cc8e97925f75a82a">RFCORE_FFSM_SHORT_ADDR1_SHORT_ADDR1</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gabb3010509f336993cc8e97925f75a82a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHORT_ADDR[15:8]. <br /></td></tr>
<tr class="separator:gabb3010509f336993cc8e97925f75a82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR register offsets (MAC Timer)</h2></td></tr>
<tr class="memitem:gaf7d2e3b364feb66810e05604013d3c74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7d2e3b364feb66810e05604013d3c74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaf7d2e3b364feb66810e05604013d3c74">RFCORE_SFR_MTCSPCFG</a>&#160;&#160;&#160;0x40088800</td></tr>
<tr class="memdesc:gaf7d2e3b364feb66810e05604013d3c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer event configuration. <br /></td></tr>
<tr class="separator:gaf7d2e3b364feb66810e05604013d3c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefd47d68b68c367b3eb32b74a0d267c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadefd47d68b68c367b3eb32b74a0d267c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gadefd47d68b68c367b3eb32b74a0d267c">RFCORE_SFR_MTCTRL</a>&#160;&#160;&#160;0x40088804</td></tr>
<tr class="memdesc:gadefd47d68b68c367b3eb32b74a0d267c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer control register. <br /></td></tr>
<tr class="separator:gadefd47d68b68c367b3eb32b74a0d267c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c0354a5d2304bb4662eeccbe4a8abc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6c0354a5d2304bb4662eeccbe4a8abc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac6c0354a5d2304bb4662eeccbe4a8abc">RFCORE_SFR_MTIRQM</a>&#160;&#160;&#160;0x40088808</td></tr>
<tr class="memdesc:gac6c0354a5d2304bb4662eeccbe4a8abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer interrupt mask. <br /></td></tr>
<tr class="separator:gac6c0354a5d2304bb4662eeccbe4a8abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8697e7ab14383eb6bf2235e2d3d0cb26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8697e7ab14383eb6bf2235e2d3d0cb26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8697e7ab14383eb6bf2235e2d3d0cb26">RFCORE_SFR_MTIRQF</a>&#160;&#160;&#160;0x4008880C</td></tr>
<tr class="memdesc:ga8697e7ab14383eb6bf2235e2d3d0cb26"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer interrupt flags. <br /></td></tr>
<tr class="separator:ga8697e7ab14383eb6bf2235e2d3d0cb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0fb28396a5e85a7df1dc88355536ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a0fb28396a5e85a7df1dc88355536ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5a0fb28396a5e85a7df1dc88355536ac">RFCORE_SFR_MTMSEL</a>&#160;&#160;&#160;0x40088810</td></tr>
<tr class="memdesc:ga5a0fb28396a5e85a7df1dc88355536ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer multiplex select. <br /></td></tr>
<tr class="separator:ga5a0fb28396a5e85a7df1dc88355536ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667789e2b309a91d8ae5e66aff8602be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga667789e2b309a91d8ae5e66aff8602be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga667789e2b309a91d8ae5e66aff8602be">RFCORE_SFR_MTM0</a>&#160;&#160;&#160;0x40088814</td></tr>
<tr class="memdesc:ga667789e2b309a91d8ae5e66aff8602be"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer MUX register 0. <br /></td></tr>
<tr class="separator:ga667789e2b309a91d8ae5e66aff8602be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067f77bd69709cfba10d0114558a7190"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga067f77bd69709cfba10d0114558a7190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga067f77bd69709cfba10d0114558a7190">RFCORE_SFR_MTM1</a>&#160;&#160;&#160;0x40088818</td></tr>
<tr class="memdesc:ga067f77bd69709cfba10d0114558a7190"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer MUX register 1. <br /></td></tr>
<tr class="separator:ga067f77bd69709cfba10d0114558a7190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3f5949ecc6c25cc45b40711217cdff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f3f5949ecc6c25cc45b40711217cdff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5f3f5949ecc6c25cc45b40711217cdff">RFCORE_SFR_MTMOVF2</a>&#160;&#160;&#160;0x4008881C</td></tr>
<tr class="memdesc:ga5f3f5949ecc6c25cc45b40711217cdff"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer MUX overflow 2. <br /></td></tr>
<tr class="separator:ga5f3f5949ecc6c25cc45b40711217cdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bfbef302b9bb16c5adb7451e231955"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82bfbef302b9bb16c5adb7451e231955"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga82bfbef302b9bb16c5adb7451e231955">RFCORE_SFR_MTMOVF1</a>&#160;&#160;&#160;0x40088820</td></tr>
<tr class="memdesc:ga82bfbef302b9bb16c5adb7451e231955"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer MUX overflow 1. <br /></td></tr>
<tr class="separator:ga82bfbef302b9bb16c5adb7451e231955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ace540b5a8cd409f018b5438c8b28a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ace540b5a8cd409f018b5438c8b28a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7ace540b5a8cd409f018b5438c8b28a0">RFCORE_SFR_MTMOVF0</a>&#160;&#160;&#160;0x40088824</td></tr>
<tr class="memdesc:ga7ace540b5a8cd409f018b5438c8b28a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer MUX overflow 0. <br /></td></tr>
<tr class="separator:ga7ace540b5a8cd409f018b5438c8b28a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR register offsets (RF)</h2></td></tr>
<tr class="memitem:gabfa3bf635632eca7337a3d2551ca67d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfa3bf635632eca7337a3d2551ca67d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gabfa3bf635632eca7337a3d2551ca67d2">RFCORE_SFR_RFDATA</a>&#160;&#160;&#160;0x40088828</td></tr>
<tr class="memdesc:gabfa3bf635632eca7337a3d2551ca67d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX/RX FIFO data. <br /></td></tr>
<tr class="separator:gabfa3bf635632eca7337a3d2551ca67d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d44e15cf123daf981d17c41b1674b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9d44e15cf123daf981d17c41b1674b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab9d44e15cf123daf981d17c41b1674b6">RFCORE_SFR_RFERRF</a>&#160;&#160;&#160;0x4008882C</td></tr>
<tr class="memdesc:gab9d44e15cf123daf981d17c41b1674b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF error interrupt flags. <br /></td></tr>
<tr class="separator:gab9d44e15cf123daf981d17c41b1674b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2a1b183bc37b5c94d888cb6183a66a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb2a1b183bc37b5c94d888cb6183a66a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gacb2a1b183bc37b5c94d888cb6183a66a">RFCORE_SFR_RFIRQF1</a>&#160;&#160;&#160;0x40088830</td></tr>
<tr class="memdesc:gacb2a1b183bc37b5c94d888cb6183a66a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF interrupt flags. <br /></td></tr>
<tr class="separator:gacb2a1b183bc37b5c94d888cb6183a66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19560392ce1d533cf1d79a14b79edb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad19560392ce1d533cf1d79a14b79edb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad19560392ce1d533cf1d79a14b79edb8">RFCORE_SFR_RFIRQF0</a>&#160;&#160;&#160;0x40088834</td></tr>
<tr class="memdesc:gad19560392ce1d533cf1d79a14b79edb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF interrupt flags. <br /></td></tr>
<tr class="separator:gad19560392ce1d533cf1d79a14b79edb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40673ad35ff0b698efa9fd9d137dacd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40673ad35ff0b698efa9fd9d137dacd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga40673ad35ff0b698efa9fd9d137dacd2">RFCORE_SFR_RFST</a>&#160;&#160;&#160;0x40088838</td></tr>
<tr class="memdesc:ga40673ad35ff0b698efa9fd9d137dacd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF CSMA-CA/strobe processor. <br /></td></tr>
<tr class="separator:ga40673ad35ff0b698efa9fd9d137dacd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_MTCSPCFG register bit masks</h2></td></tr>
<tr class="memitem:ga13dc2f74aa8fbd47daee4711b62cd78f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13dc2f74aa8fbd47daee4711b62cd78f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga13dc2f74aa8fbd47daee4711b62cd78f">RFCORE_SFR_MTCSPCFG_MACTIMER_EVENMT_CFG</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="memdesc:ga13dc2f74aa8fbd47daee4711b62cd78f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MT_EVENT2 pulse event trigger. <br /></td></tr>
<tr class="separator:ga13dc2f74aa8fbd47daee4711b62cd78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3117663812a061492160e14ec843336"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3117663812a061492160e14ec843336"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad3117663812a061492160e14ec843336">RFCORE_SFR_MTCSPCFG_MACTIMER_EVENT1_CFG</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:gad3117663812a061492160e14ec843336"><td class="mdescLeft">&#160;</td><td class="mdescRight">MT_EVENT1 pulse event trigger. <br /></td></tr>
<tr class="separator:gad3117663812a061492160e14ec843336"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_MTCTRL register bit masks</h2></td></tr>
<tr class="memitem:gaa3f9ff4fec5151b8e3414c93dc126104"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3f9ff4fec5151b8e3414c93dc126104"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa3f9ff4fec5151b8e3414c93dc126104">RFCORE_SFR_MTCTRL_LATCH_MODE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gaa3f9ff4fec5151b8e3414c93dc126104"><td class="mdescLeft">&#160;</td><td class="mdescRight">OVF counter latch mode. <br /></td></tr>
<tr class="separator:gaa3f9ff4fec5151b8e3414c93dc126104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7e0d8684f259516709caf5f02387a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e7e0d8684f259516709caf5f02387a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1e7e0d8684f259516709caf5f02387a0">RFCORE_SFR_MTCTRL_STATE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga1e7e0d8684f259516709caf5f02387a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">State of MAC Timer. <br /></td></tr>
<tr class="separator:ga1e7e0d8684f259516709caf5f02387a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4350e1dc1c1b3de4dddeb8a72914cecf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4350e1dc1c1b3de4dddeb8a72914cecf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4350e1dc1c1b3de4dddeb8a72914cecf">RFCORE_SFR_MTCTRL_SYNC</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga4350e1dc1c1b3de4dddeb8a72914cecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer start/stop timing. <br /></td></tr>
<tr class="separator:ga4350e1dc1c1b3de4dddeb8a72914cecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff4c6cc88db9ea0f4db33efaf30fd22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ff4c6cc88db9ea0f4db33efaf30fd22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5ff4c6cc88db9ea0f4db33efaf30fd22">RFCORE_SFR_MTCTRL_RUN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga5ff4c6cc88db9ea0f4db33efaf30fd22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer start/stop. <br /></td></tr>
<tr class="separator:ga5ff4c6cc88db9ea0f4db33efaf30fd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_MTIRQM register bit masks</h2></td></tr>
<tr class="memitem:ga8076127a41076c9435443c04dd7063df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8076127a41076c9435443c04dd7063df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8076127a41076c9435443c04dd7063df">RFCORE_SFR_MTIRQM_MACTIMER_OVF_COMPARE2M</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga8076127a41076c9435443c04dd7063df"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_COMPARE2 mask. <br /></td></tr>
<tr class="separator:ga8076127a41076c9435443c04dd7063df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5124723220e5f45c9fa84ad97c58d84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5124723220e5f45c9fa84ad97c58d84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa5124723220e5f45c9fa84ad97c58d84">RFCORE_SFR_MTIRQM_MACTIMER_OVF_COMPARE1M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gaa5124723220e5f45c9fa84ad97c58d84"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_COMPARE1 mask. <br /></td></tr>
<tr class="separator:gaa5124723220e5f45c9fa84ad97c58d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567bdff3100639bf034c42a0ab17994b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga567bdff3100639bf034c42a0ab17994b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga567bdff3100639bf034c42a0ab17994b">RFCORE_SFR_MTIRQM_MACTIMER_OVF_PERM</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga567bdff3100639bf034c42a0ab17994b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_PER mask. <br /></td></tr>
<tr class="separator:ga567bdff3100639bf034c42a0ab17994b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9729c3aa6ecf1f83850939dbaeb9c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb9729c3aa6ecf1f83850939dbaeb9c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaeb9729c3aa6ecf1f83850939dbaeb9c1">RFCORE_SFR_MTIRQM_MACTIMER_COMPARE2M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaeb9729c3aa6ecf1f83850939dbaeb9c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_COMPARE2 mask. <br /></td></tr>
<tr class="separator:gaeb9729c3aa6ecf1f83850939dbaeb9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc036cef2ab1d19120b305cbc15b49c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cc036cef2ab1d19120b305cbc15b49c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6cc036cef2ab1d19120b305cbc15b49c">RFCORE_SFR_MTIRQM_MACTIMER_COMPARE1M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga6cc036cef2ab1d19120b305cbc15b49c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_COMPARE1 mask. <br /></td></tr>
<tr class="separator:ga6cc036cef2ab1d19120b305cbc15b49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9193f65b623651536b3e0a9ec859ebff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9193f65b623651536b3e0a9ec859ebff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9193f65b623651536b3e0a9ec859ebff">RFCORE_SFR_MTIRQM_MACTIMER_PERM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga9193f65b623651536b3e0a9ec859ebff"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_PER mask. <br /></td></tr>
<tr class="separator:ga9193f65b623651536b3e0a9ec859ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_MTIRQF register bit masks</h2></td></tr>
<tr class="memitem:ga21e0f384f8868dcada3e466f318db2e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21e0f384f8868dcada3e466f318db2e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga21e0f384f8868dcada3e466f318db2e0">RFCORE_SFR_MTIRQF_MACTIMER_OVF_COMPARE2F</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga21e0f384f8868dcada3e466f318db2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_COMPARE2 flag. <br /></td></tr>
<tr class="separator:ga21e0f384f8868dcada3e466f318db2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2bd988de507d221c0522afc5d78e92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e2bd988de507d221c0522afc5d78e92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7e2bd988de507d221c0522afc5d78e92">RFCORE_SFR_MTIRQF_MACTIMER_OVF_COMPARE1F</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga7e2bd988de507d221c0522afc5d78e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_COMPARE1 flag. <br /></td></tr>
<tr class="separator:ga7e2bd988de507d221c0522afc5d78e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef4ec0083189e89ac65a3ef5f6aa5ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabef4ec0083189e89ac65a3ef5f6aa5ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gabef4ec0083189e89ac65a3ef5f6aa5ca">RFCORE_SFR_MTIRQF_MACTIMER_OVF_PERF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gabef4ec0083189e89ac65a3ef5f6aa5ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_PER flag. <br /></td></tr>
<tr class="separator:gabef4ec0083189e89ac65a3ef5f6aa5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03bc2ee38ee37be14231a523ead18445"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03bc2ee38ee37be14231a523ead18445"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga03bc2ee38ee37be14231a523ead18445">RFCORE_SFR_MTIRQF_MACTIMER_COMPARE2F</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga03bc2ee38ee37be14231a523ead18445"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_COMPARE2 flag. <br /></td></tr>
<tr class="separator:ga03bc2ee38ee37be14231a523ead18445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be1f6eae16cb1d6959374f2a64c7b73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2be1f6eae16cb1d6959374f2a64c7b73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2be1f6eae16cb1d6959374f2a64c7b73">RFCORE_SFR_MTIRQF_MACTIMER_COMPARE1F</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga2be1f6eae16cb1d6959374f2a64c7b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_COMPARE1 flag. <br /></td></tr>
<tr class="separator:ga2be1f6eae16cb1d6959374f2a64c7b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a7fad94a6a829bf671ad203ee16b68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6a7fad94a6a829bf671ad203ee16b68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad6a7fad94a6a829bf671ad203ee16b68">RFCORE_SFR_MTIRQF_MACTIMER_PERF</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gad6a7fad94a6a829bf671ad203ee16b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_PER flag. <br /></td></tr>
<tr class="separator:gad6a7fad94a6a829bf671ad203ee16b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_MTMSEL register bit masks</h2></td></tr>
<tr class="memitem:ga76b2a8273826259d088fd7a6d7705745"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76b2a8273826259d088fd7a6d7705745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga76b2a8273826259d088fd7a6d7705745">RFCORE_SFR_MTMSEL_MTMOVFSEL</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="memdesc:ga76b2a8273826259d088fd7a6d7705745"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTMOVF register select. <br /></td></tr>
<tr class="separator:ga76b2a8273826259d088fd7a6d7705745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa57ff7428096be0131f0fc7948af75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeaa57ff7428096be0131f0fc7948af75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaeaa57ff7428096be0131f0fc7948af75">RFCORE_SFR_MTMSEL_MTMSEL</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:gaeaa57ff7428096be0131f0fc7948af75"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTM register select. <br /></td></tr>
<tr class="separator:gaeaa57ff7428096be0131f0fc7948af75"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_MTM[0:2] register bit masks</h2></td></tr>
<tr class="memitem:ga33b22f575328ad3b63d66e0c793213d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33b22f575328ad3b63d66e0c793213d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga33b22f575328ad3b63d66e0c793213d5">RFCORE_SFR_MTM0_MTM0</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga33b22f575328ad3b63d66e0c793213d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register[7:0]. <br /></td></tr>
<tr class="separator:ga33b22f575328ad3b63d66e0c793213d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10064e3e673da16378ff163b835ff34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac10064e3e673da16378ff163b835ff34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac10064e3e673da16378ff163b835ff34">RFCORE_SFR_MTM1_MTM1</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gac10064e3e673da16378ff163b835ff34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register[15:8]. <br /></td></tr>
<tr class="separator:gac10064e3e673da16378ff163b835ff34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b58ce86dae3d405650b576c13adcb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07b58ce86dae3d405650b576c13adcb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga07b58ce86dae3d405650b576c13adcb5">RFCORE_SFR_MTMOVF2_MTMOVF2</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga07b58ce86dae3d405650b576c13adcb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register[23:16]. <br /></td></tr>
<tr class="separator:ga07b58ce86dae3d405650b576c13adcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_MTMOVF[1:0] register bit masks</h2></td></tr>
<tr class="memitem:ga1cbceebf2ebf342cf14f6eaa7fc24ff4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cbceebf2ebf342cf14f6eaa7fc24ff4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1cbceebf2ebf342cf14f6eaa7fc24ff4">RFCORE_SFR_MTMOVF1_MTMOVF1</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga1cbceebf2ebf342cf14f6eaa7fc24ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register[15:8]. <br /></td></tr>
<tr class="separator:ga1cbceebf2ebf342cf14f6eaa7fc24ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3ebb67909b74d7b659d422bb10d581"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c3ebb67909b74d7b659d422bb10d581"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5c3ebb67909b74d7b659d422bb10d581">RFCORE_SFR_MTMOVF0_MTMOVF0</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga5c3ebb67909b74d7b659d422bb10d581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register[7:0]. <br /></td></tr>
<tr class="separator:ga5c3ebb67909b74d7b659d422bb10d581"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_RFDATA register bit masks</h2></td></tr>
<tr class="memitem:ga5215f6a59a242c19e38deb95eb12234e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5215f6a59a242c19e38deb95eb12234e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5215f6a59a242c19e38deb95eb12234e">RFCORE_SFR_RFDATA_RFD</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga5215f6a59a242c19e38deb95eb12234e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read/Write Data from RF FIFO. <br /></td></tr>
<tr class="separator:ga5215f6a59a242c19e38deb95eb12234e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_RFERRF register bit masks</h2></td></tr>
<tr class="memitem:ga3eff2940ea127bd8f0533cd04ecef851"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eff2940ea127bd8f0533cd04ecef851"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3eff2940ea127bd8f0533cd04ecef851">RFCORE_SFR_RFERRF_STROBEERR</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga3eff2940ea127bd8f0533cd04ecef851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Strobe error. <br /></td></tr>
<tr class="separator:ga3eff2940ea127bd8f0533cd04ecef851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887318906cb5470d4e2d25933d797e9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga887318906cb5470d4e2d25933d797e9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga887318906cb5470d4e2d25933d797e9d">RFCORE_SFR_RFERRF_TXUNDERF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga887318906cb5470d4e2d25933d797e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO underflowed. <br /></td></tr>
<tr class="separator:ga887318906cb5470d4e2d25933d797e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984a97885c372e36a0a451a5b0d46345"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga984a97885c372e36a0a451a5b0d46345"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga984a97885c372e36a0a451a5b0d46345">RFCORE_SFR_RFERRF_TXOVERF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga984a97885c372e36a0a451a5b0d46345"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO overflowed. <br /></td></tr>
<tr class="separator:ga984a97885c372e36a0a451a5b0d46345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f58ea0813da4141fb6562087e0324e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f58ea0813da4141fb6562087e0324e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga0f58ea0813da4141fb6562087e0324e1">RFCORE_SFR_RFERRF_RXUNDERF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga0f58ea0813da4141fb6562087e0324e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO underflowed. <br /></td></tr>
<tr class="separator:ga0f58ea0813da4141fb6562087e0324e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fffc0b32e95b86fff18f26b09761a39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fffc0b32e95b86fff18f26b09761a39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6fffc0b32e95b86fff18f26b09761a39">RFCORE_SFR_RFERRF_RXOVERF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga6fffc0b32e95b86fff18f26b09761a39"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO overflowed. <br /></td></tr>
<tr class="separator:ga6fffc0b32e95b86fff18f26b09761a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e029087f25364bec9aa633d3a5712af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e029087f25364bec9aa633d3a5712af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8e029087f25364bec9aa633d3a5712af">RFCORE_SFR_RFERRF_RXABO</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga8e029087f25364bec9aa633d3a5712af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame RX was aborted. <br /></td></tr>
<tr class="separator:ga8e029087f25364bec9aa633d3a5712af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f85898843f9b4aee72ae48eba7c36dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f85898843f9b4aee72ae48eba7c36dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1f85898843f9b4aee72ae48eba7c36dd">RFCORE_SFR_RFERRF_NLOCK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga1f85898843f9b4aee72ae48eba7c36dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency synthesizer lock error. <br /></td></tr>
<tr class="separator:ga1f85898843f9b4aee72ae48eba7c36dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_RFIRQF1 register bit masks</h2></td></tr>
<tr class="memitem:ga3e939f295a2aa662f488137fd62a7bbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e939f295a2aa662f488137fd62a7bbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3e939f295a2aa662f488137fd62a7bbe">RFCORE_SFR_RFIRQF1_CSP_WAIT</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga3e939f295a2aa662f488137fd62a7bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Execution continued. <br /></td></tr>
<tr class="separator:ga3e939f295a2aa662f488137fd62a7bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf29cf2a78d267e63e80cff040d54bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cf29cf2a78d267e63e80cff040d54bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2cf29cf2a78d267e63e80cff040d54bd">RFCORE_SFR_RFIRQF1_CSP_STOP</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga2cf29cf2a78d267e63e80cff040d54bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP has stopped program. <br /></td></tr>
<tr class="separator:ga2cf29cf2a78d267e63e80cff040d54bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d48f60f380d71a6b726c3307d805168"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d48f60f380d71a6b726c3307d805168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3d48f60f380d71a6b726c3307d805168">RFCORE_SFR_RFIRQF1_CSP_MANINT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga3d48f60f380d71a6b726c3307d805168"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Manual interrupt. <br /></td></tr>
<tr class="separator:ga3d48f60f380d71a6b726c3307d805168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e271667bedd157f08c2e7a8800f12a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82e271667bedd157f08c2e7a8800f12a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga82e271667bedd157f08c2e7a8800f12a">RFCORE_SFR_RFIRQF1_RFIDLE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga82e271667bedd157f08c2e7a8800f12a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE state entered. <br /></td></tr>
<tr class="separator:ga82e271667bedd157f08c2e7a8800f12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64737ef2e4b3711526d81b62e6eddaf8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64737ef2e4b3711526d81b62e6eddaf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga64737ef2e4b3711526d81b62e6eddaf8">RFCORE_SFR_RFIRQF1_TXDONE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga64737ef2e4b3711526d81b62e6eddaf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complete frame TX finished. <br /></td></tr>
<tr class="separator:ga64737ef2e4b3711526d81b62e6eddaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184bbb58f86dd5437ea7baf1a9bc0b87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga184bbb58f86dd5437ea7baf1a9bc0b87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga184bbb58f86dd5437ea7baf1a9bc0b87">RFCORE_SFR_RFIRQF1_TXACKDONE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga184bbb58f86dd5437ea7baf1a9bc0b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">ACK frame TX finished. <br /></td></tr>
<tr class="separator:ga184bbb58f86dd5437ea7baf1a9bc0b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_RFIRQF0 register bit masks</h2></td></tr>
<tr class="memitem:ga0d7e82cd81541dff7e218ded0f2ed3df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d7e82cd81541dff7e218ded0f2ed3df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga0d7e82cd81541dff7e218ded0f2ed3df">RFCORE_SFR_RFIRQF0_RXMASKZERO</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga0d7e82cd81541dff7e218ded0f2ed3df"><td class="mdescLeft">&#160;</td><td class="mdescRight">RXENABLE gone all-zero. <br /></td></tr>
<tr class="separator:ga0d7e82cd81541dff7e218ded0f2ed3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f754c0762d0b3dd79dfbcb052cbf56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01f754c0762d0b3dd79dfbcb052cbf56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga01f754c0762d0b3dd79dfbcb052cbf56">RFCORE_SFR_RFIRQF0_RXPKTDONE</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga01f754c0762d0b3dd79dfbcb052cbf56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complete frame RX. <br /></td></tr>
<tr class="separator:ga01f754c0762d0b3dd79dfbcb052cbf56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a355d85dea5c9f94821845cbdf7bfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97a355d85dea5c9f94821845cbdf7bfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga97a355d85dea5c9f94821845cbdf7bfc">RFCORE_SFR_RFIRQF0_FRAME_ACCEPTED</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga97a355d85dea5c9f94821845cbdf7bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame has passed frame filter. <br /></td></tr>
<tr class="separator:ga97a355d85dea5c9f94821845cbdf7bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5450a2809dccfbf5ae60e959ef1213"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae5450a2809dccfbf5ae60e959ef1213"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaae5450a2809dccfbf5ae60e959ef1213">RFCORE_SFR_RFIRQF0_SRC_MATCH_FOUND</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gaae5450a2809dccfbf5ae60e959ef1213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source match is found. <br /></td></tr>
<tr class="separator:gaae5450a2809dccfbf5ae60e959ef1213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb72c7917bbb39eeb910d36207b24b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccb72c7917bbb39eeb910d36207b24b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaccb72c7917bbb39eeb910d36207b24b4">RFCORE_SFR_RFIRQF0_SRC_MATCH_DONE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gaccb72c7917bbb39eeb910d36207b24b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source matching is complete. <br /></td></tr>
<tr class="separator:gaccb72c7917bbb39eeb910d36207b24b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8011ac0ea11e545a5ac5b192891bba5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8011ac0ea11e545a5ac5b192891bba5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8011ac0ea11e545a5ac5b192891bba5c">RFCORE_SFR_RFIRQF0_FIFOP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga8011ac0ea11e545a5ac5b192891bba5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO exceeded threshold. <br /></td></tr>
<tr class="separator:ga8011ac0ea11e545a5ac5b192891bba5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb41d261452f00870645fc64dc5d350f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb41d261452f00870645fc64dc5d350f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gabb41d261452f00870645fc64dc5d350f">RFCORE_SFR_RFIRQF0_SFD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gabb41d261452f00870645fc64dc5d350f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SFD TX or RX. <br /></td></tr>
<tr class="separator:gabb41d261452f00870645fc64dc5d350f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ced76e41f2f7d7fe5a34a526a4028ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ced76e41f2f7d7fe5a34a526a4028ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7ced76e41f2f7d7fe5a34a526a4028ed">RFCORE_SFR_RFIRQF0_ACT_UNUSED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga7ced76e41f2f7d7fe5a34a526a4028ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:ga7ced76e41f2f7d7fe5a34a526a4028ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_SFR_RFST register bit masks</h2></td></tr>
<tr class="memitem:ga623f1f89cb0db6cbda89a564adbd6fa7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga623f1f89cb0db6cbda89a564adbd6fa7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga623f1f89cb0db6cbda89a564adbd6fa7">RFCORE_SFR_RFST_INSTR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga623f1f89cb0db6cbda89a564adbd6fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data written to this register. <br /></td></tr>
<tr class="separator:ga623f1f89cb0db6cbda89a564adbd6fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_FFSM register offsets</h2></td></tr>
<tr class="memitem:ga31ef0a5a7f0cfe4bf0f972c5c507ff16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31ef0a5a7f0cfe4bf0f972c5c507ff16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga31ef0a5a7f0cfe4bf0f972c5c507ff16">RFCORE_XREG_FRMFILT0</a>&#160;&#160;&#160;0x40088600</td></tr>
<tr class="memdesc:ga31ef0a5a7f0cfe4bf0f972c5c507ff16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame filtering control. <br /></td></tr>
<tr class="separator:ga31ef0a5a7f0cfe4bf0f972c5c507ff16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86abb0fdd4213ac73e6a8789738af9d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86abb0fdd4213ac73e6a8789738af9d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga86abb0fdd4213ac73e6a8789738af9d8">RFCORE_XREG_FRMFILT1</a>&#160;&#160;&#160;0x40088604</td></tr>
<tr class="memdesc:ga86abb0fdd4213ac73e6a8789738af9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame filtering control. <br /></td></tr>
<tr class="separator:ga86abb0fdd4213ac73e6a8789738af9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e90d4b8d2247cf67d995d883042ffe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26e90d4b8d2247cf67d995d883042ffe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga26e90d4b8d2247cf67d995d883042ffe">RFCORE_XREG_SRCMATCH</a>&#160;&#160;&#160;0x40088608</td></tr>
<tr class="memdesc:ga26e90d4b8d2247cf67d995d883042ffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source address matching. <br /></td></tr>
<tr class="separator:ga26e90d4b8d2247cf67d995d883042ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06337444367f4f56a133c94e3f453c6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06337444367f4f56a133c94e3f453c6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga06337444367f4f56a133c94e3f453c6c">RFCORE_XREG_SRCSHORTEN0</a>&#160;&#160;&#160;0x4008860C</td></tr>
<tr class="memdesc:ga06337444367f4f56a133c94e3f453c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short address matching. <br /></td></tr>
<tr class="separator:ga06337444367f4f56a133c94e3f453c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0de6f991dca5f40e7f11a7a16259b91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0de6f991dca5f40e7f11a7a16259b91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa0de6f991dca5f40e7f11a7a16259b91">RFCORE_XREG_SRCSHORTEN1</a>&#160;&#160;&#160;0x40088610</td></tr>
<tr class="memdesc:gaa0de6f991dca5f40e7f11a7a16259b91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short address matching. <br /></td></tr>
<tr class="separator:gaa0de6f991dca5f40e7f11a7a16259b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb8cfb753829624c921d8bf045edff3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1eb8cfb753829624c921d8bf045edff3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1eb8cfb753829624c921d8bf045edff3">RFCORE_XREG_SRCSHORTEN2</a>&#160;&#160;&#160;0x40088614</td></tr>
<tr class="memdesc:ga1eb8cfb753829624c921d8bf045edff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short address matching. <br /></td></tr>
<tr class="separator:ga1eb8cfb753829624c921d8bf045edff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3192d6e610b1dcc5794fb059806767cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3192d6e610b1dcc5794fb059806767cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3192d6e610b1dcc5794fb059806767cb">RFCORE_XREG_SRCEXTEN0</a>&#160;&#160;&#160;0x40088618</td></tr>
<tr class="memdesc:ga3192d6e610b1dcc5794fb059806767cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended address matching. <br /></td></tr>
<tr class="separator:ga3192d6e610b1dcc5794fb059806767cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a4bc951e4ebd28ed9b17a1db032962"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64a4bc951e4ebd28ed9b17a1db032962"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga64a4bc951e4ebd28ed9b17a1db032962">RFCORE_XREG_SRCEXTEN1</a>&#160;&#160;&#160;0x4008861C</td></tr>
<tr class="memdesc:ga64a4bc951e4ebd28ed9b17a1db032962"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended address matching. <br /></td></tr>
<tr class="separator:ga64a4bc951e4ebd28ed9b17a1db032962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee0663475de028edc71fd1c4120d00a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacee0663475de028edc71fd1c4120d00a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gacee0663475de028edc71fd1c4120d00a">RFCORE_XREG_SRCEXTEN2</a>&#160;&#160;&#160;0x40088620</td></tr>
<tr class="memdesc:gacee0663475de028edc71fd1c4120d00a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended address matching. <br /></td></tr>
<tr class="separator:gacee0663475de028edc71fd1c4120d00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f19febb9c08a3a6433185307040db05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f19febb9c08a3a6433185307040db05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1f19febb9c08a3a6433185307040db05">RFCORE_XREG_FRMCTRL0</a>&#160;&#160;&#160;0x40088624</td></tr>
<tr class="memdesc:ga1f19febb9c08a3a6433185307040db05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame handling. <br /></td></tr>
<tr class="separator:ga1f19febb9c08a3a6433185307040db05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga391d6837e2fd27192af075840ff32af3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga391d6837e2fd27192af075840ff32af3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga391d6837e2fd27192af075840ff32af3">RFCORE_XREG_FRMCTRL1</a>&#160;&#160;&#160;0x40088628</td></tr>
<tr class="memdesc:ga391d6837e2fd27192af075840ff32af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame handling. <br /></td></tr>
<tr class="separator:ga391d6837e2fd27192af075840ff32af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58280b38f880924a25d0154b373a955"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac58280b38f880924a25d0154b373a955"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac58280b38f880924a25d0154b373a955">RFCORE_XREG_RXENABLE</a>&#160;&#160;&#160;0x4008862C</td></tr>
<tr class="memdesc:gac58280b38f880924a25d0154b373a955"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX enabling. <br /></td></tr>
<tr class="separator:gac58280b38f880924a25d0154b373a955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4487f6ca0ae010d0ce4b8978255d543"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4487f6ca0ae010d0ce4b8978255d543"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae4487f6ca0ae010d0ce4b8978255d543">RFCORE_XREG_RXMASKSET</a>&#160;&#160;&#160;0x40088630</td></tr>
<tr class="memdesc:gae4487f6ca0ae010d0ce4b8978255d543"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX enabling. <br /></td></tr>
<tr class="separator:gae4487f6ca0ae010d0ce4b8978255d543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bee370e2d074806ab1802b5ce0335c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15bee370e2d074806ab1802b5ce0335c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga15bee370e2d074806ab1802b5ce0335c">RFCORE_XREG_RXMASKCLR</a>&#160;&#160;&#160;0x40088634</td></tr>
<tr class="memdesc:ga15bee370e2d074806ab1802b5ce0335c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX disabling. <br /></td></tr>
<tr class="separator:ga15bee370e2d074806ab1802b5ce0335c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cd38507bd8f43091803b851ae66036"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77cd38507bd8f43091803b851ae66036"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga77cd38507bd8f43091803b851ae66036">RFCORE_XREG_FREQTUNE</a>&#160;&#160;&#160;0x40088638</td></tr>
<tr class="memdesc:ga77cd38507bd8f43091803b851ae66036"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crystal oscillator freq tuning. <br /></td></tr>
<tr class="separator:ga77cd38507bd8f43091803b851ae66036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadecf5df0d5f7cfc92feef994f9a4120b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadecf5df0d5f7cfc92feef994f9a4120b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gadecf5df0d5f7cfc92feef994f9a4120b">RFCORE_XREG_FREQCTRL</a>&#160;&#160;&#160;0x4008863C</td></tr>
<tr class="memdesc:gadecf5df0d5f7cfc92feef994f9a4120b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the RF frequency. <br /></td></tr>
<tr class="separator:gadecf5df0d5f7cfc92feef994f9a4120b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a880dd39551de613879973619a46d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58a880dd39551de613879973619a46d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga58a880dd39551de613879973619a46d0">RFCORE_XREG_TXPOWER</a>&#160;&#160;&#160;0x40088640</td></tr>
<tr class="memdesc:ga58a880dd39551de613879973619a46d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the output power. <br /></td></tr>
<tr class="separator:ga58a880dd39551de613879973619a46d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff550c84ea593fed2d42a1f19417f64a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff550c84ea593fed2d42a1f19417f64a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaff550c84ea593fed2d42a1f19417f64a">RFCORE_XREG_TXCTRL</a>&#160;&#160;&#160;0x40088644</td></tr>
<tr class="memdesc:gaff550c84ea593fed2d42a1f19417f64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the TX settings. <br /></td></tr>
<tr class="separator:gaff550c84ea593fed2d42a1f19417f64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b3c3a5dbac42b428f44f58db92340e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41b3c3a5dbac42b428f44f58db92340e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga41b3c3a5dbac42b428f44f58db92340e">RFCORE_XREG_FSMSTAT0</a>&#160;&#160;&#160;0x40088648</td></tr>
<tr class="memdesc:ga41b3c3a5dbac42b428f44f58db92340e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Radio status register. <br /></td></tr>
<tr class="separator:ga41b3c3a5dbac42b428f44f58db92340e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2045a8c5399b1b8e0aa41f1d699b26e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2045a8c5399b1b8e0aa41f1d699b26e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2045a8c5399b1b8e0aa41f1d699b26e6">RFCORE_XREG_FSMSTAT1</a>&#160;&#160;&#160;0x4008864C</td></tr>
<tr class="memdesc:ga2045a8c5399b1b8e0aa41f1d699b26e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Radio status register. <br /></td></tr>
<tr class="separator:ga2045a8c5399b1b8e0aa41f1d699b26e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbfec4e049e89bf2d57eacc9904d48f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbfec4e049e89bf2d57eacc9904d48f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gabbfec4e049e89bf2d57eacc9904d48f3">RFCORE_XREG_FIFOPCTRL</a>&#160;&#160;&#160;0x40088650</td></tr>
<tr class="memdesc:gabbfec4e049e89bf2d57eacc9904d48f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFOP threshold. <br /></td></tr>
<tr class="separator:gabbfec4e049e89bf2d57eacc9904d48f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c453b53d07012a3dae3eef0e0fe6142"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c453b53d07012a3dae3eef0e0fe6142"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4c453b53d07012a3dae3eef0e0fe6142">RFCORE_XREG_FSMCTRL</a>&#160;&#160;&#160;0x40088654</td></tr>
<tr class="memdesc:ga4c453b53d07012a3dae3eef0e0fe6142"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM options. <br /></td></tr>
<tr class="separator:ga4c453b53d07012a3dae3eef0e0fe6142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095f60721d5941bb8701f467d7d3a6f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga095f60721d5941bb8701f467d7d3a6f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga095f60721d5941bb8701f467d7d3a6f1">RFCORE_XREG_CCACTRL0</a>&#160;&#160;&#160;0x40088658</td></tr>
<tr class="memdesc:ga095f60721d5941bb8701f467d7d3a6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCA threshold. <br /></td></tr>
<tr class="separator:ga095f60721d5941bb8701f467d7d3a6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92aa92dad0414bdd4f7c9957a60a2e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae92aa92dad0414bdd4f7c9957a60a2e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae92aa92dad0414bdd4f7c9957a60a2e5">RFCORE_XREG_CCACTRL1</a>&#160;&#160;&#160;0x4008865C</td></tr>
<tr class="memdesc:gae92aa92dad0414bdd4f7c9957a60a2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Other CCA Options. <br /></td></tr>
<tr class="separator:gae92aa92dad0414bdd4f7c9957a60a2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd522d091195f88bcfe1e3142b3cdc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cd522d091195f88bcfe1e3142b3cdc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9cd522d091195f88bcfe1e3142b3cdc3">RFCORE_XREG_RSSI</a>&#160;&#160;&#160;0x40088660</td></tr>
<tr class="memdesc:ga9cd522d091195f88bcfe1e3142b3cdc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSSI status register. <br /></td></tr>
<tr class="separator:ga9cd522d091195f88bcfe1e3142b3cdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed8a4b7b4522109c785cfdcb0d01714"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ed8a4b7b4522109c785cfdcb0d01714"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5ed8a4b7b4522109c785cfdcb0d01714">RFCORE_XREG_RSSISTAT</a>&#160;&#160;&#160;0x40088664</td></tr>
<tr class="memdesc:ga5ed8a4b7b4522109c785cfdcb0d01714"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSSI valid status register. <br /></td></tr>
<tr class="separator:ga5ed8a4b7b4522109c785cfdcb0d01714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e30f08bf6df04d0040d3c1e1e429d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94e30f08bf6df04d0040d3c1e1e429d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga94e30f08bf6df04d0040d3c1e1e429d9">RFCORE_XREG_RXFIRST</a>&#160;&#160;&#160;0x40088668</td></tr>
<tr class="memdesc:ga94e30f08bf6df04d0040d3c1e1e429d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">First byte in RX FIFO. <br /></td></tr>
<tr class="separator:ga94e30f08bf6df04d0040d3c1e1e429d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab477ad037017f0ea13e86e8923f24351"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab477ad037017f0ea13e86e8923f24351"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab477ad037017f0ea13e86e8923f24351">RFCORE_XREG_RXFIFOCNT</a>&#160;&#160;&#160;0x4008866C</td></tr>
<tr class="memdesc:gab477ad037017f0ea13e86e8923f24351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in RX FIFO. <br /></td></tr>
<tr class="separator:gab477ad037017f0ea13e86e8923f24351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f4eb3b16475f5f19619f0d7560ed0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98f4eb3b16475f5f19619f0d7560ed0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga98f4eb3b16475f5f19619f0d7560ed0d">RFCORE_XREG_TXFIFOCNT</a>&#160;&#160;&#160;0x40088670</td></tr>
<tr class="memdesc:ga98f4eb3b16475f5f19619f0d7560ed0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in TX FIFO. <br /></td></tr>
<tr class="separator:ga98f4eb3b16475f5f19619f0d7560ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ce71a61cc9c47a55b2f6940b06f27a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59ce71a61cc9c47a55b2f6940b06f27a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga59ce71a61cc9c47a55b2f6940b06f27a">RFCORE_XREG_RXFIRST_PTR</a>&#160;&#160;&#160;0x40088674</td></tr>
<tr class="memdesc:ga59ce71a61cc9c47a55b2f6940b06f27a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO pointer. <br /></td></tr>
<tr class="separator:ga59ce71a61cc9c47a55b2f6940b06f27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fe5237421483b9d0818dbef93926a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68fe5237421483b9d0818dbef93926a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga68fe5237421483b9d0818dbef93926a1">RFCORE_XREG_RXLAST_PTR</a>&#160;&#160;&#160;0x40088678</td></tr>
<tr class="memdesc:ga68fe5237421483b9d0818dbef93926a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO pointer. <br /></td></tr>
<tr class="separator:ga68fe5237421483b9d0818dbef93926a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80894f38fa94e90faea4d82bb32b9f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae80894f38fa94e90faea4d82bb32b9f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae80894f38fa94e90faea4d82bb32b9f9">RFCORE_XREG_RXP1_PTR</a>&#160;&#160;&#160;0x4008867C</td></tr>
<tr class="memdesc:gae80894f38fa94e90faea4d82bb32b9f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO pointer. <br /></td></tr>
<tr class="separator:gae80894f38fa94e90faea4d82bb32b9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3eb9d6fc3a530ac38defa75c28d84a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d3eb9d6fc3a530ac38defa75c28d84a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4d3eb9d6fc3a530ac38defa75c28d84a">RFCORE_XREG_RXP2_PTR</a>&#160;&#160;&#160;0x40088680</td></tr>
<tr class="memdesc:ga4d3eb9d6fc3a530ac38defa75c28d84a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO pointer. <br /></td></tr>
<tr class="separator:ga4d3eb9d6fc3a530ac38defa75c28d84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404555f18693175508a4905c4e34f798"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga404555f18693175508a4905c4e34f798"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga404555f18693175508a4905c4e34f798">RFCORE_XREG_TXFIRST_PTR</a>&#160;&#160;&#160;0x40088684</td></tr>
<tr class="memdesc:ga404555f18693175508a4905c4e34f798"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO pointer. <br /></td></tr>
<tr class="separator:ga404555f18693175508a4905c4e34f798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579ee93408bddb7ac1a70e6b5059c4f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga579ee93408bddb7ac1a70e6b5059c4f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga579ee93408bddb7ac1a70e6b5059c4f2">RFCORE_XREG_TXLAST_PTR</a>&#160;&#160;&#160;0x40088688</td></tr>
<tr class="memdesc:ga579ee93408bddb7ac1a70e6b5059c4f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO pointer. <br /></td></tr>
<tr class="separator:ga579ee93408bddb7ac1a70e6b5059c4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9022d650f1bf2e3992a20ea9a6c2fed1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9022d650f1bf2e3992a20ea9a6c2fed1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9022d650f1bf2e3992a20ea9a6c2fed1">RFCORE_XREG_RFIRQM0</a>&#160;&#160;&#160;0x4008868C</td></tr>
<tr class="memdesc:ga9022d650f1bf2e3992a20ea9a6c2fed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF interrupt masks. <br /></td></tr>
<tr class="separator:ga9022d650f1bf2e3992a20ea9a6c2fed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5f6e6c268fa975cb4bf9f653ddb457"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc5f6e6c268fa975cb4bf9f653ddb457"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gadc5f6e6c268fa975cb4bf9f653ddb457">RFCORE_XREG_RFIRQM1</a>&#160;&#160;&#160;0x40088690</td></tr>
<tr class="memdesc:gadc5f6e6c268fa975cb4bf9f653ddb457"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF interrupt masks. <br /></td></tr>
<tr class="separator:gadc5f6e6c268fa975cb4bf9f653ddb457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5279cb2a1fd2bf0dc7c3f0a7bbc7d14d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5279cb2a1fd2bf0dc7c3f0a7bbc7d14d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5279cb2a1fd2bf0dc7c3f0a7bbc7d14d">RFCORE_XREG_RFERRM</a>&#160;&#160;&#160;0x40088694</td></tr>
<tr class="memdesc:ga5279cb2a1fd2bf0dc7c3f0a7bbc7d14d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF error interrupt mask. <br /></td></tr>
<tr class="separator:ga5279cb2a1fd2bf0dc7c3f0a7bbc7d14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725b1355b1a1b4e0e361de726c29ea71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga725b1355b1a1b4e0e361de726c29ea71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga725b1355b1a1b4e0e361de726c29ea71">RFCORE_XREG_D18_SPARE_OPAMPMC</a>&#160;&#160;&#160;0x40088698</td></tr>
<tr class="memdesc:ga725b1355b1a1b4e0e361de726c29ea71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operational amp mode ctrl. <br /></td></tr>
<tr class="separator:ga725b1355b1a1b4e0e361de726c29ea71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b3e1715cb249be01705c3cf00f37f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7b3e1715cb249be01705c3cf00f37f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaf7b3e1715cb249be01705c3cf00f37f9">RFCORE_XREG_RFRND</a>&#160;&#160;&#160;0x4008869C</td></tr>
<tr class="memdesc:gaf7b3e1715cb249be01705c3cf00f37f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Random data. <br /></td></tr>
<tr class="separator:gaf7b3e1715cb249be01705c3cf00f37f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebdadf12afb5815009faaa8d2fc1b945"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebdadf12afb5815009faaa8d2fc1b945"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaebdadf12afb5815009faaa8d2fc1b945">RFCORE_XREG_MDMCTRL0</a>&#160;&#160;&#160;0x400886A0</td></tr>
<tr class="memdesc:gaebdadf12afb5815009faaa8d2fc1b945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls modem. <br /></td></tr>
<tr class="separator:gaebdadf12afb5815009faaa8d2fc1b945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874877010ed3a7577c1b4a912ee5c31e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga874877010ed3a7577c1b4a912ee5c31e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga874877010ed3a7577c1b4a912ee5c31e">RFCORE_XREG_MDMCTRL1</a>&#160;&#160;&#160;0x400886A4</td></tr>
<tr class="memdesc:ga874877010ed3a7577c1b4a912ee5c31e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls modem. <br /></td></tr>
<tr class="separator:ga874877010ed3a7577c1b4a912ee5c31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e2a2cfd0d39120e50db43bb6c5d252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90e2a2cfd0d39120e50db43bb6c5d252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga90e2a2cfd0d39120e50db43bb6c5d252">RFCORE_XREG_FREQEST</a>&#160;&#160;&#160;0x400886A8</td></tr>
<tr class="memdesc:ga90e2a2cfd0d39120e50db43bb6c5d252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Estimated RF frequency offset. <br /></td></tr>
<tr class="separator:ga90e2a2cfd0d39120e50db43bb6c5d252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01662a86a6417dafd03fab3c3d9ec0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab01662a86a6417dafd03fab3c3d9ec0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab01662a86a6417dafd03fab3c3d9ec0f">RFCORE_XREG_RXCTRL</a>&#160;&#160;&#160;0x400886AC</td></tr>
<tr class="memdesc:gab01662a86a6417dafd03fab3c3d9ec0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tune receive section. <br /></td></tr>
<tr class="separator:gab01662a86a6417dafd03fab3c3d9ec0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6706429e220e976b2251971719b7f721"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6706429e220e976b2251971719b7f721"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6706429e220e976b2251971719b7f721">RFCORE_XREG_FSCTRL</a>&#160;&#160;&#160;0x400886B0</td></tr>
<tr class="memdesc:ga6706429e220e976b2251971719b7f721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tune frequency synthesizer. <br /></td></tr>
<tr class="separator:ga6706429e220e976b2251971719b7f721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb70776ce4ed8f84c19f52f782182f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffb70776ce4ed8f84c19f52f782182f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaffb70776ce4ed8f84c19f52f782182f4">RFCORE_XREG_FSCAL1</a>&#160;&#160;&#160;0x400886B8</td></tr>
<tr class="memdesc:gaffb70776ce4ed8f84c19f52f782182f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tune frequency calibration. <br /></td></tr>
<tr class="separator:gaffb70776ce4ed8f84c19f52f782182f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68186b22fa64908d68729b76c6afb412"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68186b22fa64908d68729b76c6afb412"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga68186b22fa64908d68729b76c6afb412">RFCORE_XREG_FSCAL2</a>&#160;&#160;&#160;0x400886BC</td></tr>
<tr class="memdesc:ga68186b22fa64908d68729b76c6afb412"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tune frequency calibration. <br /></td></tr>
<tr class="separator:ga68186b22fa64908d68729b76c6afb412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7efabc4eb66334153f9d36dd7930f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac7efabc4eb66334153f9d36dd7930f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaac7efabc4eb66334153f9d36dd7930f9">RFCORE_XREG_FSCAL3</a>&#160;&#160;&#160;0x400886C0</td></tr>
<tr class="memdesc:gaac7efabc4eb66334153f9d36dd7930f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tune frequency calibration. <br /></td></tr>
<tr class="separator:gaac7efabc4eb66334153f9d36dd7930f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f7b95d227a92fb9e5cc274bf032545"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27f7b95d227a92fb9e5cc274bf032545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga27f7b95d227a92fb9e5cc274bf032545">RFCORE_XREG_AGCCTRL0</a>&#160;&#160;&#160;0x400886C4</td></tr>
<tr class="memdesc:ga27f7b95d227a92fb9e5cc274bf032545"><td class="mdescLeft">&#160;</td><td class="mdescRight">AGC dynamic range control. <br /></td></tr>
<tr class="separator:ga27f7b95d227a92fb9e5cc274bf032545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5df330a9a1289aae7cd08d4cd46e246"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5df330a9a1289aae7cd08d4cd46e246"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa5df330a9a1289aae7cd08d4cd46e246">RFCORE_XREG_AGCCTRL1</a>&#160;&#160;&#160;0x400886C8</td></tr>
<tr class="memdesc:gaa5df330a9a1289aae7cd08d4cd46e246"><td class="mdescLeft">&#160;</td><td class="mdescRight">AGC reference level. <br /></td></tr>
<tr class="separator:gaa5df330a9a1289aae7cd08d4cd46e246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda34ae222ad3a7d2450fc2937a0e77f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeda34ae222ad3a7d2450fc2937a0e77f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaeda34ae222ad3a7d2450fc2937a0e77f">RFCORE_XREG_AGCCTRL2</a>&#160;&#160;&#160;0x400886CC</td></tr>
<tr class="memdesc:gaeda34ae222ad3a7d2450fc2937a0e77f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AGC gain override. <br /></td></tr>
<tr class="separator:gaeda34ae222ad3a7d2450fc2937a0e77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917153bd86a351dd8d78d10743255c94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga917153bd86a351dd8d78d10743255c94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga917153bd86a351dd8d78d10743255c94">RFCORE_XREG_AGCCTRL3</a>&#160;&#160;&#160;0x400886D0</td></tr>
<tr class="memdesc:ga917153bd86a351dd8d78d10743255c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">AGC control. <br /></td></tr>
<tr class="separator:ga917153bd86a351dd8d78d10743255c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac054507aebfe82027eab25af6c3e0430"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac054507aebfe82027eab25af6c3e0430"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac054507aebfe82027eab25af6c3e0430">RFCORE_XREG_ADCTEST0</a>&#160;&#160;&#160;0x400886D4</td></tr>
<tr class="memdesc:gac054507aebfe82027eab25af6c3e0430"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC tuning. <br /></td></tr>
<tr class="separator:gac054507aebfe82027eab25af6c3e0430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bf5cf11578852271e2719a1dfac01e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7bf5cf11578852271e2719a1dfac01e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa7bf5cf11578852271e2719a1dfac01e">RFCORE_XREG_ADCTEST1</a>&#160;&#160;&#160;0x400886D8</td></tr>
<tr class="memdesc:gaa7bf5cf11578852271e2719a1dfac01e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC tuning. <br /></td></tr>
<tr class="separator:gaa7bf5cf11578852271e2719a1dfac01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be03acbbd2bbde59c7629c24d832446"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4be03acbbd2bbde59c7629c24d832446"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4be03acbbd2bbde59c7629c24d832446">RFCORE_XREG_ADCTEST2</a>&#160;&#160;&#160;0x400886DC</td></tr>
<tr class="memdesc:ga4be03acbbd2bbde59c7629c24d832446"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC tuning. <br /></td></tr>
<tr class="separator:ga4be03acbbd2bbde59c7629c24d832446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38714a24ab56ad4fe6d6df3c6332029c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38714a24ab56ad4fe6d6df3c6332029c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga38714a24ab56ad4fe6d6df3c6332029c">RFCORE_XREG_MDMTEST0</a>&#160;&#160;&#160;0x400886E0</td></tr>
<tr class="memdesc:ga38714a24ab56ad4fe6d6df3c6332029c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register for modem. <br /></td></tr>
<tr class="separator:ga38714a24ab56ad4fe6d6df3c6332029c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a5733604e89796880044189b44f319"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66a5733604e89796880044189b44f319"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga66a5733604e89796880044189b44f319">RFCORE_XREG_MDMTEST1</a>&#160;&#160;&#160;0x400886E4</td></tr>
<tr class="memdesc:ga66a5733604e89796880044189b44f319"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test Register for Modem. <br /></td></tr>
<tr class="separator:ga66a5733604e89796880044189b44f319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9cd91f5f18f73d91a28ab45553c1ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b9cd91f5f18f73d91a28ab45553c1ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga0b9cd91f5f18f73d91a28ab45553c1ed">RFCORE_XREG_DACTEST0</a>&#160;&#160;&#160;0x400886E8</td></tr>
<tr class="memdesc:ga0b9cd91f5f18f73d91a28ab45553c1ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC override value. <br /></td></tr>
<tr class="separator:ga0b9cd91f5f18f73d91a28ab45553c1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefe6d307778718245e143aa1fe0cf94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadefe6d307778718245e143aa1fe0cf94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gadefe6d307778718245e143aa1fe0cf94">RFCORE_XREG_DACTEST1</a>&#160;&#160;&#160;0x400886EC</td></tr>
<tr class="memdesc:gadefe6d307778718245e143aa1fe0cf94"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC override value. <br /></td></tr>
<tr class="separator:gadefe6d307778718245e143aa1fe0cf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab156ba30660af311cab51fe0d1c8d896"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab156ba30660af311cab51fe0d1c8d896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab156ba30660af311cab51fe0d1c8d896">RFCORE_XREG_DACTEST2</a>&#160;&#160;&#160;0x400886F0</td></tr>
<tr class="memdesc:gab156ba30660af311cab51fe0d1c8d896"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC test setting. <br /></td></tr>
<tr class="separator:gab156ba30660af311cab51fe0d1c8d896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49900504dc87f15104f2fb4bb9b777d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49900504dc87f15104f2fb4bb9b777d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga49900504dc87f15104f2fb4bb9b777d4">RFCORE_XREG_ATEST</a>&#160;&#160;&#160;0x400886F4</td></tr>
<tr class="memdesc:ga49900504dc87f15104f2fb4bb9b777d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog test control. <br /></td></tr>
<tr class="separator:ga49900504dc87f15104f2fb4bb9b777d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d0f6b289799ab16e9c1fee8e6788f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81d0f6b289799ab16e9c1fee8e6788f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga81d0f6b289799ab16e9c1fee8e6788f9">RFCORE_XREG_PTEST0</a>&#160;&#160;&#160;0x400886F8</td></tr>
<tr class="memdesc:ga81d0f6b289799ab16e9c1fee8e6788f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override power-down register. <br /></td></tr>
<tr class="separator:ga81d0f6b289799ab16e9c1fee8e6788f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea903164148930f0f449bd4b29da7cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ea903164148930f0f449bd4b29da7cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1ea903164148930f0f449bd4b29da7cc">RFCORE_XREG_PTEST1</a>&#160;&#160;&#160;0x400886FC</td></tr>
<tr class="memdesc:ga1ea903164148930f0f449bd4b29da7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override power-down register. <br /></td></tr>
<tr class="separator:ga1ea903164148930f0f449bd4b29da7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0333a57d14314c3fb9d4d818529f1781"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0333a57d14314c3fb9d4d818529f1781"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga0333a57d14314c3fb9d4d818529f1781">RFCORE_XREG_CSPPROG0</a>&#160;&#160;&#160;0x40088700</td></tr>
<tr class="memdesc:ga0333a57d14314c3fb9d4d818529f1781"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga0333a57d14314c3fb9d4d818529f1781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3fcf0dd213a6b4eee627fd014d9e7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace3fcf0dd213a6b4eee627fd014d9e7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gace3fcf0dd213a6b4eee627fd014d9e7a">RFCORE_XREG_CSPPROG1</a>&#160;&#160;&#160;0x40088704</td></tr>
<tr class="memdesc:gace3fcf0dd213a6b4eee627fd014d9e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gace3fcf0dd213a6b4eee627fd014d9e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c5a1b6bb3bf57c33ec2022ae260555"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59c5a1b6bb3bf57c33ec2022ae260555"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga59c5a1b6bb3bf57c33ec2022ae260555">RFCORE_XREG_CSPPROG2</a>&#160;&#160;&#160;0x40088708</td></tr>
<tr class="memdesc:ga59c5a1b6bb3bf57c33ec2022ae260555"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga59c5a1b6bb3bf57c33ec2022ae260555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd75ed200e2dd3e426b632921395da0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cd75ed200e2dd3e426b632921395da0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9cd75ed200e2dd3e426b632921395da0">RFCORE_XREG_CSPPROG3</a>&#160;&#160;&#160;0x4008870C</td></tr>
<tr class="memdesc:ga9cd75ed200e2dd3e426b632921395da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga9cd75ed200e2dd3e426b632921395da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9dc24639cdb67d7e9c75fb7117eb170"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9dc24639cdb67d7e9c75fb7117eb170"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad9dc24639cdb67d7e9c75fb7117eb170">RFCORE_XREG_CSPPROG4</a>&#160;&#160;&#160;0x40088710</td></tr>
<tr class="memdesc:gad9dc24639cdb67d7e9c75fb7117eb170"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gad9dc24639cdb67d7e9c75fb7117eb170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530f608c9940253399c9428252c293ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga530f608c9940253399c9428252c293ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga530f608c9940253399c9428252c293ac">RFCORE_XREG_CSPPROG5</a>&#160;&#160;&#160;0x40088714</td></tr>
<tr class="memdesc:ga530f608c9940253399c9428252c293ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga530f608c9940253399c9428252c293ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fff884884e96eb42be65b411b471ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03fff884884e96eb42be65b411b471ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga03fff884884e96eb42be65b411b471ca">RFCORE_XREG_CSPPROG6</a>&#160;&#160;&#160;0x40088718</td></tr>
<tr class="memdesc:ga03fff884884e96eb42be65b411b471ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga03fff884884e96eb42be65b411b471ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91c06f9eb7215a474c31e49e96cd9d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae91c06f9eb7215a474c31e49e96cd9d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae91c06f9eb7215a474c31e49e96cd9d7">RFCORE_XREG_CSPPROG7</a>&#160;&#160;&#160;0x4008871C</td></tr>
<tr class="memdesc:gae91c06f9eb7215a474c31e49e96cd9d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gae91c06f9eb7215a474c31e49e96cd9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc17b9ed480b6448b0c5fb4f4c2fe848"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc17b9ed480b6448b0c5fb4f4c2fe848"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gafc17b9ed480b6448b0c5fb4f4c2fe848">RFCORE_XREG_CSPPROG8</a>&#160;&#160;&#160;0x40088720</td></tr>
<tr class="memdesc:gafc17b9ed480b6448b0c5fb4f4c2fe848"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gafc17b9ed480b6448b0c5fb4f4c2fe848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d52c3a5ea3bcd8ddfc25731d2e460bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d52c3a5ea3bcd8ddfc25731d2e460bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2d52c3a5ea3bcd8ddfc25731d2e460bb">RFCORE_XREG_CSPPROG9</a>&#160;&#160;&#160;0x40088724</td></tr>
<tr class="memdesc:ga2d52c3a5ea3bcd8ddfc25731d2e460bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga2d52c3a5ea3bcd8ddfc25731d2e460bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e8024077b4ea22f57e2c32dd90c573"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86e8024077b4ea22f57e2c32dd90c573"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga86e8024077b4ea22f57e2c32dd90c573">RFCORE_XREG_CSPPROG10</a>&#160;&#160;&#160;0x40088728</td></tr>
<tr class="memdesc:ga86e8024077b4ea22f57e2c32dd90c573"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga86e8024077b4ea22f57e2c32dd90c573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b84f6f9e67869f03935f64cc9b0c2a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b84f6f9e67869f03935f64cc9b0c2a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8b84f6f9e67869f03935f64cc9b0c2a8">RFCORE_XREG_CSPPROG11</a>&#160;&#160;&#160;0x4008872C</td></tr>
<tr class="memdesc:ga8b84f6f9e67869f03935f64cc9b0c2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga8b84f6f9e67869f03935f64cc9b0c2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b828a45c91fec99cfa566a0f84d9e46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b828a45c91fec99cfa566a0f84d9e46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga0b828a45c91fec99cfa566a0f84d9e46">RFCORE_XREG_CSPPROG12</a>&#160;&#160;&#160;0x40088730</td></tr>
<tr class="memdesc:ga0b828a45c91fec99cfa566a0f84d9e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga0b828a45c91fec99cfa566a0f84d9e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa108063212f869e8d41ec8a7df5d252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa108063212f869e8d41ec8a7df5d252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gafa108063212f869e8d41ec8a7df5d252">RFCORE_XREG_CSPPROG13</a>&#160;&#160;&#160;0x40088734</td></tr>
<tr class="memdesc:gafa108063212f869e8d41ec8a7df5d252"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gafa108063212f869e8d41ec8a7df5d252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a05b4cfda83688748891a517426dda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0a05b4cfda83688748891a517426dda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae0a05b4cfda83688748891a517426dda">RFCORE_XREG_CSPPROG14</a>&#160;&#160;&#160;0x40088738</td></tr>
<tr class="memdesc:gae0a05b4cfda83688748891a517426dda"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gae0a05b4cfda83688748891a517426dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ccc7cb7d0d387ff75eee29906ca6a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8ccc7cb7d0d387ff75eee29906ca6a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa8ccc7cb7d0d387ff75eee29906ca6a0">RFCORE_XREG_CSPPROG15</a>&#160;&#160;&#160;0x4008873C</td></tr>
<tr class="memdesc:gaa8ccc7cb7d0d387ff75eee29906ca6a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gaa8ccc7cb7d0d387ff75eee29906ca6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3b6886b3f5b25f2ef016f86c6f3f2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff3b6886b3f5b25f2ef016f86c6f3f2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaff3b6886b3f5b25f2ef016f86c6f3f2e">RFCORE_XREG_CSPPROG16</a>&#160;&#160;&#160;0x40088740</td></tr>
<tr class="memdesc:gaff3b6886b3f5b25f2ef016f86c6f3f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gaff3b6886b3f5b25f2ef016f86c6f3f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f6d509eec8f87514a8f3f28e0efacb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48f6d509eec8f87514a8f3f28e0efacb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga48f6d509eec8f87514a8f3f28e0efacb">RFCORE_XREG_CSPPROG17</a>&#160;&#160;&#160;0x40088744</td></tr>
<tr class="memdesc:ga48f6d509eec8f87514a8f3f28e0efacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga48f6d509eec8f87514a8f3f28e0efacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a18a46db4c2c1b2ebd84c85d4c57878"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a18a46db4c2c1b2ebd84c85d4c57878"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5a18a46db4c2c1b2ebd84c85d4c57878">RFCORE_XREG_CSPPROG18</a>&#160;&#160;&#160;0x40088748</td></tr>
<tr class="memdesc:ga5a18a46db4c2c1b2ebd84c85d4c57878"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga5a18a46db4c2c1b2ebd84c85d4c57878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2728f78bfafcd3022f821b81200188"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d2728f78bfafcd3022f821b81200188"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9d2728f78bfafcd3022f821b81200188">RFCORE_XREG_CSPPROG19</a>&#160;&#160;&#160;0x4008874C</td></tr>
<tr class="memdesc:ga9d2728f78bfafcd3022f821b81200188"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga9d2728f78bfafcd3022f821b81200188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d999fe5e4fe3babe36b3457b7cfe8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42d999fe5e4fe3babe36b3457b7cfe8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga42d999fe5e4fe3babe36b3457b7cfe8b">RFCORE_XREG_CSPPROG20</a>&#160;&#160;&#160;0x40088750</td></tr>
<tr class="memdesc:ga42d999fe5e4fe3babe36b3457b7cfe8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:ga42d999fe5e4fe3babe36b3457b7cfe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6db4dd9a357c47ffc77e36b7a631a49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6db4dd9a357c47ffc77e36b7a631a49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac6db4dd9a357c47ffc77e36b7a631a49">RFCORE_XREG_CSPPROG21</a>&#160;&#160;&#160;0x40088754</td></tr>
<tr class="memdesc:gac6db4dd9a357c47ffc77e36b7a631a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gac6db4dd9a357c47ffc77e36b7a631a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36a0d5d9aa70166f9a5c214f22ce01a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab36a0d5d9aa70166f9a5c214f22ce01a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab36a0d5d9aa70166f9a5c214f22ce01a">RFCORE_XREG_CSPPROG22</a>&#160;&#160;&#160;0x40088758</td></tr>
<tr class="memdesc:gab36a0d5d9aa70166f9a5c214f22ce01a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gab36a0d5d9aa70166f9a5c214f22ce01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd58b59e7623aa2aa472e7c8a591c31e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd58b59e7623aa2aa472e7c8a591c31e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gacd58b59e7623aa2aa472e7c8a591c31e">RFCORE_XREG_CSPPROG23</a>&#160;&#160;&#160;0x4008875C</td></tr>
<tr class="memdesc:gacd58b59e7623aa2aa472e7c8a591c31e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program. <br /></td></tr>
<tr class="separator:gacd58b59e7623aa2aa472e7c8a591c31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0ab625d3c6705693b50b1990b781ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a0ab625d3c6705693b50b1990b781ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3a0ab625d3c6705693b50b1990b781ac">RFCORE_XREG_CSPCTRL</a>&#160;&#160;&#160;0x40088780</td></tr>
<tr class="memdesc:ga3a0ab625d3c6705693b50b1990b781ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP control bit. <br /></td></tr>
<tr class="separator:ga3a0ab625d3c6705693b50b1990b781ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeff2d4b63d0e4307ba0894201db28b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaeff2d4b63d0e4307ba0894201db28b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaaeff2d4b63d0e4307ba0894201db28b1">RFCORE_XREG_CSPSTAT</a>&#160;&#160;&#160;0x40088784</td></tr>
<tr class="memdesc:gaaeff2d4b63d0e4307ba0894201db28b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP status register. <br /></td></tr>
<tr class="separator:gaaeff2d4b63d0e4307ba0894201db28b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada53baa77e6a247068db8a23cb4c6c2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada53baa77e6a247068db8a23cb4c6c2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gada53baa77e6a247068db8a23cb4c6c2c">RFCORE_XREG_CSPX</a>&#160;&#160;&#160;0x40088788</td></tr>
<tr class="memdesc:gada53baa77e6a247068db8a23cb4c6c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP X data register. <br /></td></tr>
<tr class="separator:gada53baa77e6a247068db8a23cb4c6c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfb1d2fa18d7c88172aafd64e3023e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecfb1d2fa18d7c88172aafd64e3023e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaecfb1d2fa18d7c88172aafd64e3023e8">RFCORE_XREG_CSPY</a>&#160;&#160;&#160;0x4008878C</td></tr>
<tr class="memdesc:gaecfb1d2fa18d7c88172aafd64e3023e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Y data register. <br /></td></tr>
<tr class="separator:gaecfb1d2fa18d7c88172aafd64e3023e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6bb1b43920f0fc0b3967baa2f8d981"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a6bb1b43920f0fc0b3967baa2f8d981"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5a6bb1b43920f0fc0b3967baa2f8d981">RFCORE_XREG_CSPZ</a>&#160;&#160;&#160;0x40088790</td></tr>
<tr class="memdesc:ga5a6bb1b43920f0fc0b3967baa2f8d981"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Z data register. <br /></td></tr>
<tr class="separator:ga5a6bb1b43920f0fc0b3967baa2f8d981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0331fda85ad98658e5afda239dcd82f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0331fda85ad98658e5afda239dcd82f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga0331fda85ad98658e5afda239dcd82f3">RFCORE_XREG_CSPT</a>&#160;&#160;&#160;0x40088794</td></tr>
<tr class="memdesc:ga0331fda85ad98658e5afda239dcd82f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP T data register. <br /></td></tr>
<tr class="separator:ga0331fda85ad98658e5afda239dcd82f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6d95875f74748d0bb91bf24c163865"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b6d95875f74748d0bb91bf24c163865"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7b6d95875f74748d0bb91bf24c163865">RFCORE_XREG_RFC_DUTY_CYCLE</a>&#160;&#160;&#160;0x400887A0</td></tr>
<tr class="memdesc:ga7b6d95875f74748d0bb91bf24c163865"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX duty cycle control. <br /></td></tr>
<tr class="separator:ga7b6d95875f74748d0bb91bf24c163865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286a05768add4cf10de28892d7e8bf8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga286a05768add4cf10de28892d7e8bf8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga286a05768add4cf10de28892d7e8bf8e">RFCORE_XREG_RFC_OBS_CTRL0</a>&#160;&#160;&#160;0x400887AC</td></tr>
<tr class="memdesc:ga286a05768add4cf10de28892d7e8bf8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF observation mux control. <br /></td></tr>
<tr class="separator:ga286a05768add4cf10de28892d7e8bf8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9086fdde66e58ef4b24b3a77623f3637"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9086fdde66e58ef4b24b3a77623f3637"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9086fdde66e58ef4b24b3a77623f3637">RFCORE_XREG_RFC_OBS_CTRL1</a>&#160;&#160;&#160;0x400887B0</td></tr>
<tr class="memdesc:ga9086fdde66e58ef4b24b3a77623f3637"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF observation mux control. <br /></td></tr>
<tr class="separator:ga9086fdde66e58ef4b24b3a77623f3637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70f4ed9571b45e567248b2452d3ce64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab70f4ed9571b45e567248b2452d3ce64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab70f4ed9571b45e567248b2452d3ce64">RFCORE_XREG_RFC_OBS_CTRL2</a>&#160;&#160;&#160;0x400887B4</td></tr>
<tr class="memdesc:gab70f4ed9571b45e567248b2452d3ce64"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF observation mux control. <br /></td></tr>
<tr class="separator:gab70f4ed9571b45e567248b2452d3ce64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3bdbb78e0fd80a55419ce3990c60a90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3bdbb78e0fd80a55419ce3990c60a90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaf3bdbb78e0fd80a55419ce3990c60a90">RFCORE_XREG_TXFILTCFG</a>&#160;&#160;&#160;0x400887E8</td></tr>
<tr class="memdesc:gaf3bdbb78e0fd80a55419ce3990c60a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX filter configuration. <br /></td></tr>
<tr class="separator:gaf3bdbb78e0fd80a55419ce3990c60a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FRMFILT0 register offsets</h2></td></tr>
<tr class="memitem:ga9779081a0018125a5f9d4fcadaf256c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9779081a0018125a5f9d4fcadaf256c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9779081a0018125a5f9d4fcadaf256c6">RFCORE_XREG_FRMFILT0_MAX_FRAME_VERSION</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:ga9779081a0018125a5f9d4fcadaf256c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame version filtering. <br /></td></tr>
<tr class="separator:ga9779081a0018125a5f9d4fcadaf256c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00eba4398f25d9da44740ef62a22a36d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00eba4398f25d9da44740ef62a22a36d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga00eba4398f25d9da44740ef62a22a36d">RFCORE_XREG_FRMFILT0_PAN_COORDINATOR</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga00eba4398f25d9da44740ef62a22a36d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PAN coordinator. <br /></td></tr>
<tr class="separator:ga00eba4398f25d9da44740ef62a22a36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e9a51c5490bd5b9df2121b26f85073"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8e9a51c5490bd5b9df2121b26f85073"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac8e9a51c5490bd5b9df2121b26f85073">RFCORE_XREG_FRMFILT0_FRAME_FILTER_EN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gac8e9a51c5490bd5b9df2121b26f85073"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables frame filtering. <br /></td></tr>
<tr class="separator:gac8e9a51c5490bd5b9df2121b26f85073"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FRMFILT1 register offsets</h2></td></tr>
<tr class="memitem:gafe986e2ad5bd68ebd2cb88d58466482c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe986e2ad5bd68ebd2cb88d58466482c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gafe986e2ad5bd68ebd2cb88d58466482c">RFCORE_XREG_FRMFILT1_ACCEPT_FT_3_MAC_CMD</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gafe986e2ad5bd68ebd2cb88d58466482c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC command frame filt. <br /></td></tr>
<tr class="separator:gafe986e2ad5bd68ebd2cb88d58466482c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd5e5d24632887f48ca3a551d5a2008"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bd5e5d24632887f48ca3a551d5a2008"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9bd5e5d24632887f48ca3a551d5a2008">RFCORE_XREG_FRMFILT1_ACCEPT_FT_2_ACK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga9bd5e5d24632887f48ca3a551d5a2008"><td class="mdescLeft">&#160;</td><td class="mdescRight">ack frame filt <br /></td></tr>
<tr class="separator:ga9bd5e5d24632887f48ca3a551d5a2008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b24ba95f6e7bd292abae642a94879c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b24ba95f6e7bd292abae642a94879c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6b24ba95f6e7bd292abae642a94879c4">RFCORE_XREG_FRMFILT1_ACCEPT_FT_1_DATA</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga6b24ba95f6e7bd292abae642a94879c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">data frame filt <br /></td></tr>
<tr class="separator:ga6b24ba95f6e7bd292abae642a94879c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df4879731c5da08b0ace141ccef077d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7df4879731c5da08b0ace141ccef077d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7df4879731c5da08b0ace141ccef077d">RFCORE_XREG_FRMFILT1_ACCEPT_FT_0_BEACON</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga7df4879731c5da08b0ace141ccef077d"><td class="mdescLeft">&#160;</td><td class="mdescRight">beacon frame filt <br /></td></tr>
<tr class="separator:ga7df4879731c5da08b0ace141ccef077d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5e61b4c6f456e3e158c7c4a35b1ff1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd5e61b4c6f456e3e158c7c4a35b1ff1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gacd5e61b4c6f456e3e158c7c4a35b1ff1">RFCORE_XREG_FRMFILT1_MODIFY_FT_FILTER</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr class="memdesc:gacd5e61b4c6f456e3e158c7c4a35b1ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame type modify. <br /></td></tr>
<tr class="separator:gacd5e61b4c6f456e3e158c7c4a35b1ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_SRCMATCH register bit masks</h2></td></tr>
<tr class="memitem:ga5468a6e422ee7d47d4403a4869559a38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5468a6e422ee7d47d4403a4869559a38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5468a6e422ee7d47d4403a4869559a38">RFCORE_XREG_SRCMATCH_PEND_DATAREQ_ONLY</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga5468a6e422ee7d47d4403a4869559a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUTOPEND function. <br /></td></tr>
<tr class="separator:ga5468a6e422ee7d47d4403a4869559a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cf524bb297db77b220b7d33d559ebb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93cf524bb297db77b220b7d33d559ebb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga93cf524bb297db77b220b7d33d559ebb">RFCORE_XREG_SRCMATCH_AUTOPEND</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga93cf524bb297db77b220b7d33d559ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatic acknowledgment. <br /></td></tr>
<tr class="separator:ga93cf524bb297db77b220b7d33d559ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cad5828954a306a4f74e0330c2cf6ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cad5828954a306a4f74e0330c2cf6ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8cad5828954a306a4f74e0330c2cf6ca">RFCORE_XREG_SRCMATCH_SRC_MATCH_EN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga8cad5828954a306a4f74e0330c2cf6ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source address matching enable. <br /></td></tr>
<tr class="separator:ga8cad5828954a306a4f74e0330c2cf6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_SRCSHORTEN0 register bit masks</h2></td></tr>
<tr class="memitem:ga570818587bf822af98570ee59eb94a63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga570818587bf822af98570ee59eb94a63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga570818587bf822af98570ee59eb94a63">RFCORE_XREG_SRCSHORTEN0_SHORT_ADDR_EN</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga570818587bf822af98570ee59eb94a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHORT_ADDR_EN[7:0]. <br /></td></tr>
<tr class="separator:ga570818587bf822af98570ee59eb94a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_SRCSHORTEN1 register bit masks</h2></td></tr>
<tr class="memitem:ga838e8210c08bf30ebc7a67ef612acf67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga838e8210c08bf30ebc7a67ef612acf67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga838e8210c08bf30ebc7a67ef612acf67">RFCORE_XREG_SRCSHORTEN1_SHORT_ADDR_EN</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga838e8210c08bf30ebc7a67ef612acf67"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHORT_ADDR_EN[15:8]. <br /></td></tr>
<tr class="separator:ga838e8210c08bf30ebc7a67ef612acf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_SRCSHORTEN2 register bit masks</h2></td></tr>
<tr class="memitem:ga57283e8499f958a589dc49824ac8c1df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57283e8499f958a589dc49824ac8c1df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga57283e8499f958a589dc49824ac8c1df">RFCORE_XREG_SRCSHORTEN2_SHORT_ADDR_EN</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga57283e8499f958a589dc49824ac8c1df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHORT_ADDR_EN[23:16]. <br /></td></tr>
<tr class="separator:ga57283e8499f958a589dc49824ac8c1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_SRCEXTEN0 register bit masks</h2></td></tr>
<tr class="memitem:ga65a11306515e537b7359afa6984e4b9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65a11306515e537b7359afa6984e4b9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga65a11306515e537b7359afa6984e4b9c">RFCORE_XREG_SRCEXTEN0_EXT_ADDR_EN</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga65a11306515e537b7359afa6984e4b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR_EN[7:0]. <br /></td></tr>
<tr class="separator:ga65a11306515e537b7359afa6984e4b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_SRCEXTEN1 register bit masks</h2></td></tr>
<tr class="memitem:ga9a89e883ab9c1a939c7a5de6191b75c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a89e883ab9c1a939c7a5de6191b75c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9a89e883ab9c1a939c7a5de6191b75c9">RFCORE_XREG_SRCEXTEN1_EXT_ADDR_EN</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga9a89e883ab9c1a939c7a5de6191b75c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR_EN[15:8]. <br /></td></tr>
<tr class="separator:ga9a89e883ab9c1a939c7a5de6191b75c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_SRCEXTEN2 register bit masks</h2></td></tr>
<tr class="memitem:ga73ec046b2f37174ed003b922a6652ba6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73ec046b2f37174ed003b922a6652ba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga73ec046b2f37174ed003b922a6652ba6">RFCORE_XREG_SRCEXTEN2_EXT_ADDR_EN</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga73ec046b2f37174ed003b922a6652ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXT_ADDR_EN[23:16]. <br /></td></tr>
<tr class="separator:ga73ec046b2f37174ed003b922a6652ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FRMCTRL0 register bit masks</h2></td></tr>
<tr class="memitem:gaaf1e4c8d1919f9c0907869eaa204e6d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf1e4c8d1919f9c0907869eaa204e6d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaaf1e4c8d1919f9c0907869eaa204e6d4">RFCORE_XREG_FRMCTRL0_APPEND_DATA_MODE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gaaf1e4c8d1919f9c0907869eaa204e6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Append data mode. <br /></td></tr>
<tr class="separator:gaaf1e4c8d1919f9c0907869eaa204e6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae3b68bb5bfb9c3b5b2b44c3d9d046e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ae3b68bb5bfb9c3b5b2b44c3d9d046e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9ae3b68bb5bfb9c3b5b2b44c3d9d046e">RFCORE_XREG_FRMCTRL0_AUTOCRC</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga9ae3b68bb5bfb9c3b5b2b44c3d9d046e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto CRC generation / checking. <br /></td></tr>
<tr class="separator:ga9ae3b68bb5bfb9c3b5b2b44c3d9d046e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e355be71e73c3dbc693d3140a4db82f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e355be71e73c3dbc693d3140a4db82f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5e355be71e73c3dbc693d3140a4db82f">RFCORE_XREG_FRMCTRL0_AUTOACK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga5e355be71e73c3dbc693d3140a4db82f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit ACK frame enable. <br /></td></tr>
<tr class="separator:ga5e355be71e73c3dbc693d3140a4db82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6385ab7609349eaaeb8b0f771daf78c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6385ab7609349eaaeb8b0f771daf78c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6385ab7609349eaaeb8b0f771daf78c8">RFCORE_XREG_FRMCTRL0_ENERGY_SCAN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga6385ab7609349eaaeb8b0f771daf78c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSSI register content control. <br /></td></tr>
<tr class="separator:ga6385ab7609349eaaeb8b0f771daf78c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39eebda5b125c8ebeeff32001709d02c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39eebda5b125c8ebeeff32001709d02c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga39eebda5b125c8ebeeff32001709d02c">RFCORE_XREG_FRMCTRL0_RX_MODE</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:ga39eebda5b125c8ebeeff32001709d02c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX modes. <br /></td></tr>
<tr class="separator:ga39eebda5b125c8ebeeff32001709d02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49703ad0bfe4eafae0ea271f86b5ad1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac49703ad0bfe4eafae0ea271f86b5ad1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac49703ad0bfe4eafae0ea271f86b5ad1">RFCORE_XREG_FRMCTRL0_TX_MODE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:gac49703ad0bfe4eafae0ea271f86b5ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set test modes for TX. <br /></td></tr>
<tr class="separator:gac49703ad0bfe4eafae0ea271f86b5ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FRMCTRL1 register bit masks</h2></td></tr>
<tr class="memitem:gaaa4e36d2dcdd75e9ab75ed709b1704e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa4e36d2dcdd75e9ab75ed709b1704e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaaa4e36d2dcdd75e9ab75ed709b1704e5">RFCORE_XREG_FRMCTRL1_PENDING_OR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaaa4e36d2dcdd75e9ab75ed709b1704e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pending data bit control. <br /></td></tr>
<tr class="separator:gaaa4e36d2dcdd75e9ab75ed709b1704e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd5a1012b4fa5332a1d71befc656b33f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd5a1012b4fa5332a1d71befc656b33f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gafd5a1012b4fa5332a1d71befc656b33f">RFCORE_XREG_FRMCTRL1_IGNORE_TX_UNDERF</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gafd5a1012b4fa5332a1d71befc656b33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX underflow ignore. <br /></td></tr>
<tr class="separator:gafd5a1012b4fa5332a1d71befc656b33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa758c7363b747298bd6fec18fe620f99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa758c7363b747298bd6fec18fe620f99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa758c7363b747298bd6fec18fe620f99">RFCORE_XREG_FRMCTRL1_SET_RXENMASK_ON_TX</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaa758c7363b747298bd6fec18fe620f99"><td class="mdescLeft">&#160;</td><td class="mdescRight">RXENABLE control. <br /></td></tr>
<tr class="separator:gaa758c7363b747298bd6fec18fe620f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RXENABLE register bit masks</h2></td></tr>
<tr class="memitem:ga2e2ad89df33397b49762c2d5c3f8d6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2e2ad89df33397b49762c2d5c3f8d6d7">RFCORE_XREG_RXENABLE_RXENMASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga2e2ad89df33397b49762c2d5c3f8d6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the receiver.  <a href="#ga2e2ad89df33397b49762c2d5c3f8d6d7">More...</a><br /></td></tr>
<tr class="separator:ga2e2ad89df33397b49762c2d5c3f8d6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RXMASKSET register bit masks</h2></td></tr>
<tr class="memitem:ga4991b63cdfc6868d8262a4a477036f7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4991b63cdfc6868d8262a4a477036f7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4991b63cdfc6868d8262a4a477036f7f">RFCORE_XREG_RXMASKSET_RXENMASKSET</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga4991b63cdfc6868d8262a4a477036f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to RXENMASK (OR) <br /></td></tr>
<tr class="separator:ga4991b63cdfc6868d8262a4a477036f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RXMASKCLR register bit masks</h2></td></tr>
<tr class="memitem:ga30b833de2768e71c3bddb1340270cc76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30b833de2768e71c3bddb1340270cc76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga30b833de2768e71c3bddb1340270cc76">RFCORE_XREG_RXMASKCLR_RXENMASKCLR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga30b833de2768e71c3bddb1340270cc76"><td class="mdescLeft">&#160;</td><td class="mdescRight">RXENMASK clear bits. <br /></td></tr>
<tr class="separator:ga30b833de2768e71c3bddb1340270cc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FREQTUNE register bit masks</h2></td></tr>
<tr class="memitem:ga5f2e1ae7bfbf231d4387d77c80e10457"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f2e1ae7bfbf231d4387d77c80e10457"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5f2e1ae7bfbf231d4387d77c80e10457">RFCORE_XREG_FREQTUNE_XOSC32M_TUNE</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:ga5f2e1ae7bfbf231d4387d77c80e10457"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tune crystal oscillator. <br /></td></tr>
<tr class="separator:ga5f2e1ae7bfbf231d4387d77c80e10457"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FREQCTRL register bit masks</h2></td></tr>
<tr class="memitem:ga95137ad62efa6ad2fba210784eb5c7df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95137ad62efa6ad2fba210784eb5c7df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga95137ad62efa6ad2fba210784eb5c7df">RFCORE_XREG_FREQCTRL_FREQ</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr class="memdesc:ga95137ad62efa6ad2fba210784eb5c7df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency control word. <br /></td></tr>
<tr class="separator:ga95137ad62efa6ad2fba210784eb5c7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_TXPOWER register bit masks</h2></td></tr>
<tr class="memitem:ga2392156c898e7f2fe0264cee5b703baf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2392156c898e7f2fe0264cee5b703baf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2392156c898e7f2fe0264cee5b703baf">RFCORE_XREG_TXPOWER_PA_POWER</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="memdesc:ga2392156c898e7f2fe0264cee5b703baf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA power control. <br /></td></tr>
<tr class="separator:ga2392156c898e7f2fe0264cee5b703baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd41cf4d072625bf18661afa7c5fff38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd41cf4d072625bf18661afa7c5fff38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gacd41cf4d072625bf18661afa7c5fff38">RFCORE_XREG_TXPOWER_PA_BIAS</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:gacd41cf4d072625bf18661afa7c5fff38"><td class="mdescLeft">&#160;</td><td class="mdescRight">PA bias control. <br /></td></tr>
<tr class="separator:gacd41cf4d072625bf18661afa7c5fff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_TXCTRL register bit masks</h2></td></tr>
<tr class="memitem:ga625e013860540ee702a9463b5accc6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga625e013860540ee702a9463b5accc6ba">RFCORE_XREG_TXCTRL_DAC_CURR</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="memdesc:ga625e013860540ee702a9463b5accc6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the current in the DAC.  <a href="#ga625e013860540ee702a9463b5accc6ba">More...</a><br /></td></tr>
<tr class="separator:ga625e013860540ee702a9463b5accc6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b72d1a39bec4f92f869761e8da06b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57b72d1a39bec4f92f869761e8da06b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga57b72d1a39bec4f92f869761e8da06b7">RFCORE_XREG_TXCTRL_DAC_DC</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:ga57b72d1a39bec4f92f869761e8da06b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjusts the DC level to the TX mixer. <br /></td></tr>
<tr class="separator:ga57b72d1a39bec4f92f869761e8da06b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaecb1699611d12fe53f48704a79ff90c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaecb1699611d12fe53f48704a79ff90c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaaecb1699611d12fe53f48704a79ff90c">RFCORE_XREG_TXCTRL_TXMIX_CURRENT</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:gaaecb1699611d12fe53f48704a79ff90c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX mixer core current. <br /></td></tr>
<tr class="separator:gaaecb1699611d12fe53f48704a79ff90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FSMSTAT0 register bit masks</h2></td></tr>
<tr class="memitem:ga8d3f8ab89c4632a15b7c9d499975207e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d3f8ab89c4632a15b7c9d499975207e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8d3f8ab89c4632a15b7c9d499975207e">RFCORE_XREG_FSMSTAT0_CAL_DONE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga8d3f8ab89c4632a15b7c9d499975207e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calib has been performed. <br /></td></tr>
<tr class="separator:ga8d3f8ab89c4632a15b7c9d499975207e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a838619c81a51276d39bac4672aafa6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a838619c81a51276d39bac4672aafa6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4a838619c81a51276d39bac4672aafa6">RFCORE_XREG_FSMSTAT0_CAL_RUNNING</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga4a838619c81a51276d39bac4672aafa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calib status. <br /></td></tr>
<tr class="separator:ga4a838619c81a51276d39bac4672aafa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac327106a3bfe6542189aca10cac7438b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac327106a3bfe6542189aca10cac7438b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac327106a3bfe6542189aca10cac7438b">RFCORE_XREG_FSMSTAT0_FSM_FFCTRL_STATE</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:gac327106a3bfe6542189aca10cac7438b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO and FFCTRL status. <br /></td></tr>
<tr class="separator:gac327106a3bfe6542189aca10cac7438b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FSMSTAT1 register bit masks</h2></td></tr>
<tr class="memitem:gaeed735c783f17a91316cc1539c5679d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeed735c783f17a91316cc1539c5679d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaeed735c783f17a91316cc1539c5679d2">RFCORE_XREG_FSMSTAT1_FIFO</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gaeed735c783f17a91316cc1539c5679d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO status. <br /></td></tr>
<tr class="separator:gaeed735c783f17a91316cc1539c5679d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7338c716e311db8c65358ed6d92bc943"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7338c716e311db8c65358ed6d92bc943"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7338c716e311db8c65358ed6d92bc943">RFCORE_XREG_FSMSTAT1_FIFOP</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga7338c716e311db8c65358ed6d92bc943"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFOP status. <br /></td></tr>
<tr class="separator:ga7338c716e311db8c65358ed6d92bc943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d3ebcbbd6bd83658bb4b8349858adc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05d3ebcbbd6bd83658bb4b8349858adc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga05d3ebcbbd6bd83658bb4b8349858adc">RFCORE_XREG_FSMSTAT1_SFD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga05d3ebcbbd6bd83658bb4b8349858adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SFD was sent/received. <br /></td></tr>
<tr class="separator:ga05d3ebcbbd6bd83658bb4b8349858adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902d2e041989baa6cf16a6c4e657e012"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga902d2e041989baa6cf16a6c4e657e012"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga902d2e041989baa6cf16a6c4e657e012">RFCORE_XREG_FSMSTAT1_CCA</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga902d2e041989baa6cf16a6c4e657e012"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear channel assessment. <br /></td></tr>
<tr class="separator:ga902d2e041989baa6cf16a6c4e657e012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687d60918660f81310e8e8f94cdb1780"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga687d60918660f81310e8e8f94cdb1780"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga687d60918660f81310e8e8f94cdb1780">RFCORE_XREG_FSMSTAT1_SAMPLED_CCA</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga687d60918660f81310e8e8f94cdb1780"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCA sample value. <br /></td></tr>
<tr class="separator:ga687d60918660f81310e8e8f94cdb1780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0f7824679f7ea7bee0cd692881d8c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba0f7824679f7ea7bee0cd692881d8c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaba0f7824679f7ea7bee0cd692881d8c0">RFCORE_XREG_FSMSTAT1_LOCK_STATUS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaba0f7824679f7ea7bee0cd692881d8c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL lock status. <br /></td></tr>
<tr class="separator:gaba0f7824679f7ea7bee0cd692881d8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e58e415541127990c9449aa1bb9d18a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e58e415541127990c9449aa1bb9d18a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8e58e415541127990c9449aa1bb9d18a">RFCORE_XREG_FSMSTAT1_TX_ACTIVE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga8e58e415541127990c9449aa1bb9d18a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status signal - TX states. <br /></td></tr>
<tr class="separator:ga8e58e415541127990c9449aa1bb9d18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3c85d81b8d8daccb367bfd9172fd00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f3c85d81b8d8daccb367bfd9172fd00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3f3c85d81b8d8daccb367bfd9172fd00">RFCORE_XREG_FSMSTAT1_RX_ACTIVE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga3f3c85d81b8d8daccb367bfd9172fd00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status signal - RX states. <br /></td></tr>
<tr class="separator:ga3f3c85d81b8d8daccb367bfd9172fd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FIFOPCTRL register bit masks</h2></td></tr>
<tr class="memitem:ga4196c2b134347dacb9392e728227af05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4196c2b134347dacb9392e728227af05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4196c2b134347dacb9392e728227af05">RFCORE_XREG_FIFOPCTRL_FIFOP_THR</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr class="memdesc:ga4196c2b134347dacb9392e728227af05"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFOP signal threshold. <br /></td></tr>
<tr class="separator:ga4196c2b134347dacb9392e728227af05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FSMCTRL register bit masks</h2></td></tr>
<tr class="memitem:gaa30e445bff7cb12498feb8227933c887"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa30e445bff7cb12498feb8227933c887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa30e445bff7cb12498feb8227933c887">RFCORE_XREG_FSMCTRL_SLOTTED_ACK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaa30e445bff7cb12498feb8227933c887"><td class="mdescLeft">&#160;</td><td class="mdescRight">ACK frame TX timing. <br /></td></tr>
<tr class="separator:gaa30e445bff7cb12498feb8227933c887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414af412af0980cb81026b8bd98e6587"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga414af412af0980cb81026b8bd98e6587"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga414af412af0980cb81026b8bd98e6587">RFCORE_XREG_FSMCTRL_RX2RX_TIME_OFF</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga414af412af0980cb81026b8bd98e6587"><td class="mdescLeft">&#160;</td><td class="mdescRight">12-sym timeout after RX <br /></td></tr>
<tr class="separator:ga414af412af0980cb81026b8bd98e6587"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_CCACTRL0 register bit masks</h2></td></tr>
<tr class="memitem:gad248e7bfb5549298afec57cb3291c193"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad248e7bfb5549298afec57cb3291c193"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad248e7bfb5549298afec57cb3291c193">RFCORE_XREG_CCACTRL0_CCA_THR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gad248e7bfb5549298afec57cb3291c193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear-channel-assessment. <br /></td></tr>
<tr class="separator:gad248e7bfb5549298afec57cb3291c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_CCACTRL1 register bit masks</h2></td></tr>
<tr class="memitem:gab79b544f7c94579fd61b15972f1b2e9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab79b544f7c94579fd61b15972f1b2e9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab79b544f7c94579fd61b15972f1b2e9a">RFCORE_XREG_CCACTRL1_CCA_MODE</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="memdesc:gab79b544f7c94579fd61b15972f1b2e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCA mode. <br /></td></tr>
<tr class="separator:gab79b544f7c94579fd61b15972f1b2e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6364abbca794c3960f8d6b97b541bedb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6364abbca794c3960f8d6b97b541bedb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6364abbca794c3960f8d6b97b541bedb">RFCORE_XREG_CCACTRL1_CCA_HYST</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:ga6364abbca794c3960f8d6b97b541bedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCA hysteresis. <br /></td></tr>
<tr class="separator:ga6364abbca794c3960f8d6b97b541bedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RSSI register bit masks</h2></td></tr>
<tr class="memitem:gaddef5614a3397ba56695cd06f84fb24a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddef5614a3397ba56695cd06f84fb24a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaddef5614a3397ba56695cd06f84fb24a">RFCORE_XREG_RSSI_RSSI_VAL</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gaddef5614a3397ba56695cd06f84fb24a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSSI estimate. <br /></td></tr>
<tr class="separator:gaddef5614a3397ba56695cd06f84fb24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1560bd51d2d3a09af1c55a1f48e92729"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1560bd51d2d3a09af1c55a1f48e92729"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RFCORE_XREG_RSSI_RSSI_VAL_S</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1560bd51d2d3a09af1c55a1f48e92729"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RSSISTAT register bit masks</h2></td></tr>
<tr class="memitem:gaf10786ad574613b86e5b9aa1d20c0e00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf10786ad574613b86e5b9aa1d20c0e00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaf10786ad574613b86e5b9aa1d20c0e00">RFCORE_XREG_RSSISTAT_RSSI_VALID</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaf10786ad574613b86e5b9aa1d20c0e00"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSSI value is valid. <br /></td></tr>
<tr class="separator:gaf10786ad574613b86e5b9aa1d20c0e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RXFIRST register bit masks</h2></td></tr>
<tr class="memitem:gad99d7dfefd48c0d138f4ccbc9818ed5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad99d7dfefd48c0d138f4ccbc9818ed5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad99d7dfefd48c0d138f4ccbc9818ed5f">RFCORE_XREG_RXFIRST_DATA</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gad99d7dfefd48c0d138f4ccbc9818ed5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">First byte of the RX FIFO. <br /></td></tr>
<tr class="separator:gad99d7dfefd48c0d138f4ccbc9818ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RXFIFOCNT register bit masks</h2></td></tr>
<tr class="memitem:ga1f26fb2409a29b37186133c2418cdeb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f26fb2409a29b37186133c2418cdeb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1f26fb2409a29b37186133c2418cdeb7">RFCORE_XREG_RXFIFOCNT_RXFIFOCNT</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga1f26fb2409a29b37186133c2418cdeb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in the RX FIFO. <br /></td></tr>
<tr class="separator:ga1f26fb2409a29b37186133c2418cdeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_TXFIFOCNT register bit masks</h2></td></tr>
<tr class="memitem:ga9cf25d8a27ec26e8256ef05531db8b79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cf25d8a27ec26e8256ef05531db8b79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9cf25d8a27ec26e8256ef05531db8b79">RFCORE_XREG_TXFIFOCNT_TXFIFOCNT</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga9cf25d8a27ec26e8256ef05531db8b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes in the TX FIFO. <br /></td></tr>
<tr class="separator:ga9cf25d8a27ec26e8256ef05531db8b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX FIFO pointers</h2></td></tr>
<tr class="memitem:gaaa1db2f08cc6bcc2ac33737c68194b94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa1db2f08cc6bcc2ac33737c68194b94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaaa1db2f08cc6bcc2ac33737c68194b94">RFCORE_XREG_RXFIRST_PTR_RXFIRST_PTR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gaaa1db2f08cc6bcc2ac33737c68194b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Byte 1. <br /></td></tr>
<tr class="separator:gaaa1db2f08cc6bcc2ac33737c68194b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80394ac2e3058757c875fd7409b2378b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80394ac2e3058757c875fd7409b2378b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga80394ac2e3058757c875fd7409b2378b">RFCORE_XREG_RXLAST_PTR_RXLAST_PTR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga80394ac2e3058757c875fd7409b2378b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last byte + 1. <br /></td></tr>
<tr class="separator:ga80394ac2e3058757c875fd7409b2378b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga252d5f21cc8760f9ed9bb096dc9b9a45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga252d5f21cc8760f9ed9bb096dc9b9a45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga252d5f21cc8760f9ed9bb096dc9b9a45">RFCORE_XREG_RXP1_PTR_RXP1_PTR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga252d5f21cc8760f9ed9bb096dc9b9a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame 1, byte 1. <br /></td></tr>
<tr class="separator:ga252d5f21cc8760f9ed9bb096dc9b9a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b8d74444a108f4b03e7e5205367542"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17b8d74444a108f4b03e7e5205367542"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga17b8d74444a108f4b03e7e5205367542">RFCORE_XREG_RXP2_PTR_RXP2_PTR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga17b8d74444a108f4b03e7e5205367542"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last frame, byte 1. <br /></td></tr>
<tr class="separator:ga17b8d74444a108f4b03e7e5205367542"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TX FIFO pointers</h2></td></tr>
<tr class="memitem:ga79c432e7747c9abf7f2d115d1cebaf43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79c432e7747c9abf7f2d115d1cebaf43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga79c432e7747c9abf7f2d115d1cebaf43">RFCORE_XREG_TXFIRST_PTR_TXFIRST_PTR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga79c432e7747c9abf7f2d115d1cebaf43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next byte to be TXd. <br /></td></tr>
<tr class="separator:ga79c432e7747c9abf7f2d115d1cebaf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b9d4598ca979d65023279bd4451bf8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4b9d4598ca979d65023279bd4451bf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa4b9d4598ca979d65023279bd4451bf8">RFCORE_XREG_TXLAST_PTR_TXLAST_PTR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gaa4b9d4598ca979d65023279bd4451bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last byte + 1. <br /></td></tr>
<tr class="separator:gaa4b9d4598ca979d65023279bd4451bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RFIRQM0 register bit masks</h2></td></tr>
<tr class="memitem:gac3b1988207a5d65e79da74c2b7e3070b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3b1988207a5d65e79da74c2b7e3070b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac3b1988207a5d65e79da74c2b7e3070b">RFCORE_XREG_RFIRQM0_RFIRQM</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gac3b1988207a5d65e79da74c2b7e3070b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt source bit mask. <br /></td></tr>
<tr class="separator:gac3b1988207a5d65e79da74c2b7e3070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39eb5b6b884087e438fad02e96f9e746"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39eb5b6b884087e438fad02e96f9e746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga39eb5b6b884087e438fad02e96f9e746">RFCORE_XREG_RFIRQM0_RXMASKZERO</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga39eb5b6b884087e438fad02e96f9e746"><td class="mdescLeft">&#160;</td><td class="mdescRight">RXENABLE gone all-zero. <br /></td></tr>
<tr class="separator:ga39eb5b6b884087e438fad02e96f9e746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c0b924a5c56680277d94d5a66dd497"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6c0b924a5c56680277d94d5a66dd497"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab6c0b924a5c56680277d94d5a66dd497">RFCORE_XREG_RFIRQM0_RXPKTDONE</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gab6c0b924a5c56680277d94d5a66dd497"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complete frame RX. <br /></td></tr>
<tr class="separator:gab6c0b924a5c56680277d94d5a66dd497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbdd112afe7cb559609b1d93472214f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bbdd112afe7cb559609b1d93472214f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4bbdd112afe7cb559609b1d93472214f">RFCORE_XREG_RFIRQM0_FRAME_ACCEPTED</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga4bbdd112afe7cb559609b1d93472214f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame has passed frame filter. <br /></td></tr>
<tr class="separator:ga4bbdd112afe7cb559609b1d93472214f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89d24bc6e9f3c01c7d2ba254d616968"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa89d24bc6e9f3c01c7d2ba254d616968"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa89d24bc6e9f3c01c7d2ba254d616968">RFCORE_XREG_RFIRQM0_SRC_MATCH_FOUND</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gaa89d24bc6e9f3c01c7d2ba254d616968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source match is found. <br /></td></tr>
<tr class="separator:gaa89d24bc6e9f3c01c7d2ba254d616968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c1c0ebc8ddfa68da67a6f4e8f81cf7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5c1c0ebc8ddfa68da67a6f4e8f81cf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaf5c1c0ebc8ddfa68da67a6f4e8f81cf7">RFCORE_XREG_RFIRQM0_SRC_MATCH_DONE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gaf5c1c0ebc8ddfa68da67a6f4e8f81cf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source matching is complete. <br /></td></tr>
<tr class="separator:gaf5c1c0ebc8ddfa68da67a6f4e8f81cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf641f25b5668e80fad3fc2cf08daeafa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf641f25b5668e80fad3fc2cf08daeafa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaf641f25b5668e80fad3fc2cf08daeafa">RFCORE_XREG_RFIRQM0_FIFOP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaf641f25b5668e80fad3fc2cf08daeafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO exceeded threshold. <br /></td></tr>
<tr class="separator:gaf641f25b5668e80fad3fc2cf08daeafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade642541a0dcc2ba1af21d4fbfe6beb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade642541a0dcc2ba1af21d4fbfe6beb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gade642541a0dcc2ba1af21d4fbfe6beb4">RFCORE_XREG_RFIRQM0_SFD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gade642541a0dcc2ba1af21d4fbfe6beb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SFD TX or RX. <br /></td></tr>
<tr class="separator:gade642541a0dcc2ba1af21d4fbfe6beb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca0ba8eb3049e8a2690dd48e50bad86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ca0ba8eb3049e8a2690dd48e50bad86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4ca0ba8eb3049e8a2690dd48e50bad86">RFCORE_XREG_RFIRQM0_ACT_UNUSED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga4ca0ba8eb3049e8a2690dd48e50bad86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:ga4ca0ba8eb3049e8a2690dd48e50bad86"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RFIRQM1 register bit masks</h2></td></tr>
<tr class="memitem:gaf77a5e67d37eb20700e14c54e6698d79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf77a5e67d37eb20700e14c54e6698d79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaf77a5e67d37eb20700e14c54e6698d79">RFCORE_XREG_RFIRQM1_RFIRQM</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:gaf77a5e67d37eb20700e14c54e6698d79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt source bit mask. <br /></td></tr>
<tr class="separator:gaf77a5e67d37eb20700e14c54e6698d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf367abec794a7e2bbc0d0b0af1bd83dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf367abec794a7e2bbc0d0b0af1bd83dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaf367abec794a7e2bbc0d0b0af1bd83dc">RFCORE_XREG_RFIRQM1_CSP_WAIT</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaf367abec794a7e2bbc0d0b0af1bd83dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Execution continued. <br /></td></tr>
<tr class="separator:gaf367abec794a7e2bbc0d0b0af1bd83dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b784d76d6b8efa3ec1f988b1843626"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26b784d76d6b8efa3ec1f988b1843626"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga26b784d76d6b8efa3ec1f988b1843626">RFCORE_XREG_RFIRQM1_CSP_STOP</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga26b784d76d6b8efa3ec1f988b1843626"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP has stopped program. <br /></td></tr>
<tr class="separator:ga26b784d76d6b8efa3ec1f988b1843626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae826b1a8fccc0b9aec6fde41b4bf051e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae826b1a8fccc0b9aec6fde41b4bf051e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae826b1a8fccc0b9aec6fde41b4bf051e">RFCORE_XREG_RFIRQM1_CSP_MANINT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gae826b1a8fccc0b9aec6fde41b4bf051e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Manual interrupt. <br /></td></tr>
<tr class="separator:gae826b1a8fccc0b9aec6fde41b4bf051e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c670e154df7b2f21997b8f3c285b20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22c670e154df7b2f21997b8f3c285b20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga22c670e154df7b2f21997b8f3c285b20">RFCORE_XREG_RFIRQM1_RFIDLE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga22c670e154df7b2f21997b8f3c285b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE state entered. <br /></td></tr>
<tr class="separator:ga22c670e154df7b2f21997b8f3c285b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fbed39e4295ac98f90abbb5b255d50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4fbed39e4295ac98f90abbb5b255d50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa4fbed39e4295ac98f90abbb5b255d50">RFCORE_XREG_RFIRQM1_TXDONE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaa4fbed39e4295ac98f90abbb5b255d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complete frame TX finished. <br /></td></tr>
<tr class="separator:gaa4fbed39e4295ac98f90abbb5b255d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6ec09fcc4f16d5942d27af4c5be0bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e6ec09fcc4f16d5942d27af4c5be0bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3e6ec09fcc4f16d5942d27af4c5be0bf">RFCORE_XREG_RFIRQM1_TXACKDONE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga3e6ec09fcc4f16d5942d27af4c5be0bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ACK frame TX finished. <br /></td></tr>
<tr class="separator:ga3e6ec09fcc4f16d5942d27af4c5be0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RFERRM register bit masks</h2></td></tr>
<tr class="memitem:ga3c81f0a1bd2e4bdac8287de3802cc6ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c81f0a1bd2e4bdac8287de3802cc6ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3c81f0a1bd2e4bdac8287de3802cc6ee">RFCORE_XREG_RFERRM_RFERRM</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr class="memdesc:ga3c81f0a1bd2e4bdac8287de3802cc6ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF error interrupt mask. <br /></td></tr>
<tr class="separator:ga3c81f0a1bd2e4bdac8287de3802cc6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646126b591750b411acd8d7c9ebacf70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga646126b591750b411acd8d7c9ebacf70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga646126b591750b411acd8d7c9ebacf70">RFCORE_XREG_RFERRM_STROBEERR</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga646126b591750b411acd8d7c9ebacf70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Strobe error. <br /></td></tr>
<tr class="separator:ga646126b591750b411acd8d7c9ebacf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee98afc7d4dae14d4a2404885214390e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee98afc7d4dae14d4a2404885214390e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaee98afc7d4dae14d4a2404885214390e">RFCORE_XREG_RFERRM_TXUNDERF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaee98afc7d4dae14d4a2404885214390e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO underflowed. <br /></td></tr>
<tr class="separator:gaee98afc7d4dae14d4a2404885214390e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342343b29492f647cf4549f8d3b6e08b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga342343b29492f647cf4549f8d3b6e08b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga342343b29492f647cf4549f8d3b6e08b">RFCORE_XREG_RFERRM_TXOVERF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga342343b29492f647cf4549f8d3b6e08b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO overflowed. <br /></td></tr>
<tr class="separator:ga342343b29492f647cf4549f8d3b6e08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d459929d0eca809ef86b7c60a0b7b89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d459929d0eca809ef86b7c60a0b7b89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1d459929d0eca809ef86b7c60a0b7b89">RFCORE_XREG_RFERRM_RXUNDERF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga1d459929d0eca809ef86b7c60a0b7b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO underflowed. <br /></td></tr>
<tr class="separator:ga1d459929d0eca809ef86b7c60a0b7b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd2d2d766fbba8e116017523ebe8262"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bd2d2d766fbba8e116017523ebe8262"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2bd2d2d766fbba8e116017523ebe8262">RFCORE_XREG_RFERRM_RXOVERF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga2bd2d2d766fbba8e116017523ebe8262"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO overflowed. <br /></td></tr>
<tr class="separator:ga2bd2d2d766fbba8e116017523ebe8262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4d95f9e119339c304430a30d113c6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d4d95f9e119339c304430a30d113c6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6d4d95f9e119339c304430a30d113c6a">RFCORE_XREG_RFERRM_RXABO</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga6d4d95f9e119339c304430a30d113c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame RX was aborted. <br /></td></tr>
<tr class="separator:ga6d4d95f9e119339c304430a30d113c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574c695e7e291001cbd4c14556c9c8c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga574c695e7e291001cbd4c14556c9c8c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga574c695e7e291001cbd4c14556c9c8c5">RFCORE_XREG_RFERRM_NLOCK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga574c695e7e291001cbd4c14556c9c8c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency synthesizer lock error. <br /></td></tr>
<tr class="separator:ga574c695e7e291001cbd4c14556c9c8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_D18_SPARE_OPAMPMC register bit masks</h2></td></tr>
<tr class="memitem:ga3d1ba75e6d6138eb33366e8a241f11db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d1ba75e6d6138eb33366e8a241f11db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3d1ba75e6d6138eb33366e8a241f11db">RFCORE_XREG_D18_SPARE_OPAMPMC_MODE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:ga3d1ba75e6d6138eb33366e8a241f11db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operational amplifier mode. <br /></td></tr>
<tr class="separator:ga3d1ba75e6d6138eb33366e8a241f11db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RFRND register bit masks</h2></td></tr>
<tr class="memitem:ga56fd932dd0e8ba72ee322ee1c920b816"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56fd932dd0e8ba72ee322ee1c920b816"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga56fd932dd0e8ba72ee322ee1c920b816">RFCORE_XREG_RFRND_QRND</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga56fd932dd0e8ba72ee322ee1c920b816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Random bit from the Q channel. <br /></td></tr>
<tr class="separator:ga56fd932dd0e8ba72ee322ee1c920b816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64213012ba29c676615896c6697f3075"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64213012ba29c676615896c6697f3075"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga64213012ba29c676615896c6697f3075">RFCORE_XREG_RFRND_IRND</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga64213012ba29c676615896c6697f3075"><td class="mdescLeft">&#160;</td><td class="mdescRight">Random bit from the I channel. <br /></td></tr>
<tr class="separator:ga64213012ba29c676615896c6697f3075"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_MDMCTRL0 register bit masks</h2></td></tr>
<tr class="memitem:ga296305eb56de706b644924e548f733a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga296305eb56de706b644924e548f733a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga296305eb56de706b644924e548f733a6">RFCORE_XREG_MDMCTRL0_DEM_NUM_ZEROS</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr class="memdesc:ga296305eb56de706b644924e548f733a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Num of zero symbols before sync word. <br /></td></tr>
<tr class="separator:ga296305eb56de706b644924e548f733a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3b3d337e3014953d69f6c6c5bbfb22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e3b3d337e3014953d69f6c6c5bbfb22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2e3b3d337e3014953d69f6c6c5bbfb22">RFCORE_XREG_MDMCTRL0_DEMOD_AVG_MODE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga2e3b3d337e3014953d69f6c6c5bbfb22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency offset averaging filter. <br /></td></tr>
<tr class="separator:ga2e3b3d337e3014953d69f6c6c5bbfb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64504dc966d45e1f1e8fc747085687f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa64504dc966d45e1f1e8fc747085687f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa64504dc966d45e1f1e8fc747085687f">RFCORE_XREG_MDMCTRL0_PREAMBLE_LENGTH</a>&#160;&#160;&#160;0x0000001E</td></tr>
<tr class="memdesc:gaa64504dc966d45e1f1e8fc747085687f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of preamble bytes. <br /></td></tr>
<tr class="separator:gaa64504dc966d45e1f1e8fc747085687f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14a20430fbddfde08e5d5ac728aaf66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac14a20430fbddfde08e5d5ac728aaf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac14a20430fbddfde08e5d5ac728aaf66">RFCORE_XREG_MDMCTRL0_TX_FILTER</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gac14a20430fbddfde08e5d5ac728aaf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX filter type. <br /></td></tr>
<tr class="separator:gac14a20430fbddfde08e5d5ac728aaf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_MDMCTRL1 register bit masks</h2></td></tr>
<tr class="memitem:gaef5d17b547105a00d8ece4e7ae50d31d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef5d17b547105a00d8ece4e7ae50d31d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaef5d17b547105a00d8ece4e7ae50d31d">RFCORE_XREG_MDMCTRL1_CORR_THR_SFD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaef5d17b547105a00d8ece4e7ae50d31d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SFD detection requirements. <br /></td></tr>
<tr class="separator:gaef5d17b547105a00d8ece4e7ae50d31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcb7846fcf917b18c7c8320da22fbaf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabcb7846fcf917b18c7c8320da22fbaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaabcb7846fcf917b18c7c8320da22fbaf">RFCORE_XREG_MDMCTRL1_CORR_THR</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr class="memdesc:gaabcb7846fcf917b18c7c8320da22fbaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Demodulator correlator threshold. <br /></td></tr>
<tr class="separator:gaabcb7846fcf917b18c7c8320da22fbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FREQEST register bit masks</h2></td></tr>
<tr class="memitem:ga1758ac6fc94f49cfd6fb9d6255df3e60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1758ac6fc94f49cfd6fb9d6255df3e60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RFCORE_XREG_FREQEST_FREQEST</b>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="separator:ga1758ac6fc94f49cfd6fb9d6255df3e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RXCTRL register bit masks</h2></td></tr>
<tr class="memitem:ga7211da42a8ca85a4abe3501ea62d8d86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7211da42a8ca85a4abe3501ea62d8d86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7211da42a8ca85a4abe3501ea62d8d86">RFCORE_XREG_RXCTRL_GBIAS_LNA2_REF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:ga7211da42a8ca85a4abe3501ea62d8d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">LNA2/mixer PTAT current output. <br /></td></tr>
<tr class="separator:ga7211da42a8ca85a4abe3501ea62d8d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ecbb56cdd4ddb4b7a04a5eb31d1c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d2ecbb56cdd4ddb4b7a04a5eb31d1c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4d2ecbb56cdd4ddb4b7a04a5eb31d1c0">RFCORE_XREG_RXCTRL_GBIAS_LNA_REF</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:ga4d2ecbb56cdd4ddb4b7a04a5eb31d1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">LNA PTAT current output. <br /></td></tr>
<tr class="separator:ga4d2ecbb56cdd4ddb4b7a04a5eb31d1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937bda555ef319df6d34f45d7ef023be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga937bda555ef319df6d34f45d7ef023be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga937bda555ef319df6d34f45d7ef023be">RFCORE_XREG_RXCTRL_MIX_CURRENT</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:ga937bda555ef319df6d34f45d7ef023be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control of the output current. <br /></td></tr>
<tr class="separator:ga937bda555ef319df6d34f45d7ef023be"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FSCTRL register bit masks</h2></td></tr>
<tr class="memitem:ga14be2095ad9c42ec58c67aaacd856c0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14be2095ad9c42ec58c67aaacd856c0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga14be2095ad9c42ec58c67aaacd856c0c">RFCORE_XREG_FSCTRL_PRE_CURRENT</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr class="memdesc:ga14be2095ad9c42ec58c67aaacd856c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prescaler current setting. <br /></td></tr>
<tr class="separator:ga14be2095ad9c42ec58c67aaacd856c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d319264245ce39391cd91c4e2e5ba8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4d319264245ce39391cd91c4e2e5ba8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac4d319264245ce39391cd91c4e2e5ba8">RFCORE_XREG_FSCTRL_LODIV_BUF_CURRENT_TX</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:gac4d319264245ce39391cd91c4e2e5ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjusts current in mixer and PA adjust. <br /></td></tr>
<tr class="separator:gac4d319264245ce39391cd91c4e2e5ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26c01cc6647c063e209a8c8f0bef930"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae26c01cc6647c063e209a8c8f0bef930"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae26c01cc6647c063e209a8c8f0bef930">RFCORE_XREG_FSCTRL_LODIV_BUF_CURRENT_RX</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:gae26c01cc6647c063e209a8c8f0bef930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjusts current in mixer and PA adjust. <br /></td></tr>
<tr class="separator:gae26c01cc6647c063e209a8c8f0bef930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf378c13a7b3ca1dce78991de175ef3bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf378c13a7b3ca1dce78991de175ef3bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaf378c13a7b3ca1dce78991de175ef3bc">RFCORE_XREG_FSCTRL_LODIV_CURRENT</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:gaf378c13a7b3ca1dce78991de175ef3bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjusts divider currents. <br /></td></tr>
<tr class="separator:gaf378c13a7b3ca1dce78991de175ef3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FSCAL1 register bit masks</h2></td></tr>
<tr class="memitem:gadbe3551eb407f9b324c396fe494de389"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbe3551eb407f9b324c396fe494de389"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gadbe3551eb407f9b324c396fe494de389">RFCORE_XREG_FSCAL1_VCO_CURR_CAL_OE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gadbe3551eb407f9b324c396fe494de389"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override current calibration. <br /></td></tr>
<tr class="separator:gadbe3551eb407f9b324c396fe494de389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6256aa19267473f5a653b62aeaac1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d6256aa19267473f5a653b62aeaac1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5d6256aa19267473f5a653b62aeaac1a">RFCORE_XREG_FSCAL1_VCO_CURR_CAL</a>&#160;&#160;&#160;0x0000007C</td></tr>
<tr class="memdesc:ga5d6256aa19267473f5a653b62aeaac1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration result. <br /></td></tr>
<tr class="separator:ga5d6256aa19267473f5a653b62aeaac1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae924ea2d37fb2c2de802c631b4a00a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ae924ea2d37fb2c2de802c631b4a00a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9ae924ea2d37fb2c2de802c631b4a00a">RFCORE_XREG_FSCAL1_VCO_CURR</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:ga9ae924ea2d37fb2c2de802c631b4a00a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines current in VCO core. <br /></td></tr>
<tr class="separator:ga9ae924ea2d37fb2c2de802c631b4a00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FSCAL2 register bit masks</h2></td></tr>
<tr class="memitem:gae3c399c8159f16ae1d7b4d53172b0d52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3c399c8159f16ae1d7b4d53172b0d52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae3c399c8159f16ae1d7b4d53172b0d52">RFCORE_XREG_FSCAL2_VCO_CAPARR_OE</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gae3c399c8159f16ae1d7b4d53172b0d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override the calibration result. <br /></td></tr>
<tr class="separator:gae3c399c8159f16ae1d7b4d53172b0d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed033bcba0d6f3916db0c05088ad2b15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed033bcba0d6f3916db0c05088ad2b15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaed033bcba0d6f3916db0c05088ad2b15">RFCORE_XREG_FSCAL2_VCO_CAPARR</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:gaed033bcba0d6f3916db0c05088ad2b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO capacitor array setting. <br /></td></tr>
<tr class="separator:gaed033bcba0d6f3916db0c05088ad2b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_FSCAL3 register bit masks</h2></td></tr>
<tr class="memitem:ga21f898a260af6db73965c678b4e4d167"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21f898a260af6db73965c678b4e4d167"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga21f898a260af6db73965c678b4e4d167">RFCORE_XREG_FSCAL3_VCO_DAC_EN_OV</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga21f898a260af6db73965c678b4e4d167"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO DAC Enable. <br /></td></tr>
<tr class="separator:ga21f898a260af6db73965c678b4e4d167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55306d0b8b4f9a91c440788abfbe1088"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55306d0b8b4f9a91c440788abfbe1088"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga55306d0b8b4f9a91c440788abfbe1088">RFCORE_XREG_FSCAL3_VCO_VC_DAC</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr class="memdesc:ga55306d0b8b4f9a91c440788abfbe1088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Varactor control voltage Bit vector. <br /></td></tr>
<tr class="separator:ga55306d0b8b4f9a91c440788abfbe1088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307392730171c65469403ebbdec63185"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga307392730171c65469403ebbdec63185"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga307392730171c65469403ebbdec63185">RFCORE_XREG_FSCAL3_VCO_CAPARR_CAL_CTRL</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:ga307392730171c65469403ebbdec63185"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration accuracy setting. <br /></td></tr>
<tr class="separator:ga307392730171c65469403ebbdec63185"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_AGCCTRL0 register bit masks</h2></td></tr>
<tr class="memitem:ga2194443b2c066c9f18147112c22669e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2194443b2c066c9f18147112c22669e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2194443b2c066c9f18147112c22669e3">RFCORE_XREG_AGCCTRL0_AGC_DR_XTND_EN</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga2194443b2c066c9f18147112c22669e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AAF attenuation adjustment. <br /></td></tr>
<tr class="separator:ga2194443b2c066c9f18147112c22669e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf34b80eaf3f8e5702ff7ac020d79b11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf34b80eaf3f8e5702ff7ac020d79b11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gacf34b80eaf3f8e5702ff7ac020d79b11">RFCORE_XREG_AGCCTRL0_AGC_DR_XTND_THR</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:gacf34b80eaf3f8e5702ff7ac020d79b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable extra attenuation in front end. <br /></td></tr>
<tr class="separator:gacf34b80eaf3f8e5702ff7ac020d79b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_AGCCTRL1 register bit masks</h2></td></tr>
<tr class="memitem:ga8b40bae5c7ffc7070e2cb2f07845069b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b40bae5c7ffc7070e2cb2f07845069b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8b40bae5c7ffc7070e2cb2f07845069b">RFCORE_XREG_AGCCTRL1_AGC_REF</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:ga8b40bae5c7ffc7070e2cb2f07845069b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target value for the AGC control loop. <br /></td></tr>
<tr class="separator:ga8b40bae5c7ffc7070e2cb2f07845069b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_AGCCTRL2 register bit masks</h2></td></tr>
<tr class="memitem:gad4a72c24bf5d34e7ece89f1a53aa925f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4a72c24bf5d34e7ece89f1a53aa925f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad4a72c24bf5d34e7ece89f1a53aa925f">RFCORE_XREG_AGCCTRL2_LNA1_CURRENT</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr class="memdesc:gad4a72c24bf5d34e7ece89f1a53aa925f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrride value for LNA 1. <br /></td></tr>
<tr class="separator:gad4a72c24bf5d34e7ece89f1a53aa925f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1fb399452ca19084b48436b700e4999"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1fb399452ca19084b48436b700e4999"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa1fb399452ca19084b48436b700e4999">RFCORE_XREG_AGCCTRL2_LNA2_CURRENT</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr class="memdesc:gaa1fb399452ca19084b48436b700e4999"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrride value for LNA 2. <br /></td></tr>
<tr class="separator:gaa1fb399452ca19084b48436b700e4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5415018190afcba770982af8663b15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f5415018190afcba770982af8663b15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga3f5415018190afcba770982af8663b15">RFCORE_XREG_AGCCTRL2_LNA3_CURRENT</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr class="memdesc:ga3f5415018190afcba770982af8663b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrride value for LNA 3. <br /></td></tr>
<tr class="separator:ga3f5415018190afcba770982af8663b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e85fc1b776437cdd5004c45e2d366ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e85fc1b776437cdd5004c45e2d366ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2e85fc1b776437cdd5004c45e2d366ae">RFCORE_XREG_AGCCTRL2_LNA_CURRENT_OE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga2e85fc1b776437cdd5004c45e2d366ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">AGC LNA override. <br /></td></tr>
<tr class="separator:ga2e85fc1b776437cdd5004c45e2d366ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_AGCCTRL3 register bit masks</h2></td></tr>
<tr class="memitem:ga5c29d50702df195def9586d6dbca6c5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c29d50702df195def9586d6dbca6c5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5c29d50702df195def9586d6dbca6c5a">RFCORE_XREG_AGCCTRL3_AGC_SETTLE_WAIT</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="memdesc:ga5c29d50702df195def9586d6dbca6c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AGC analog gain wait. <br /></td></tr>
<tr class="separator:ga5c29d50702df195def9586d6dbca6c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b68f5146f6a7614849b56e83bde7ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63b68f5146f6a7614849b56e83bde7ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga63b68f5146f6a7614849b56e83bde7ff">RFCORE_XREG_AGCCTRL3_AGC_WIN_SIZE</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="memdesc:ga63b68f5146f6a7614849b56e83bde7ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">AGC accumulate-and-dump window size. <br /></td></tr>
<tr class="separator:ga63b68f5146f6a7614849b56e83bde7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae298d50941645e0266d3e0e88ee4b767"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae298d50941645e0266d3e0e88ee4b767"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae298d50941645e0266d3e0e88ee4b767">RFCORE_XREG_AGCCTRL3_AAF_RP</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr class="memdesc:gae298d50941645e0266d3e0e88ee4b767"><td class="mdescLeft">&#160;</td><td class="mdescRight">AGC to AAF control signal override. <br /></td></tr>
<tr class="separator:gae298d50941645e0266d3e0e88ee4b767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd88c26ff2b9242f7c7a37a6f4a2a21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fd88c26ff2b9242f7c7a37a6f4a2a21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga0fd88c26ff2b9242f7c7a37a6f4a2a21">RFCORE_XREG_AGCCTRL3_AAF_RP_OE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga0fd88c26ff2b9242f7c7a37a6f4a2a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">AAF control signal override. <br /></td></tr>
<tr class="separator:ga0fd88c26ff2b9242f7c7a37a6f4a2a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_ADCTEST0 register bit masks</h2></td></tr>
<tr class="memitem:gab988ed87fc4afeca1ff0e67d1f9a5fe4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab988ed87fc4afeca1ff0e67d1f9a5fe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab988ed87fc4afeca1ff0e67d1f9a5fe4">RFCORE_XREG_ADCTEST0_ADC_VREF_ADJ</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr class="memdesc:gab988ed87fc4afeca1ff0e67d1f9a5fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quantizer threshold control. <br /></td></tr>
<tr class="separator:gab988ed87fc4afeca1ff0e67d1f9a5fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1668eba11bc01ef6f35a44c6c76d30b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1668eba11bc01ef6f35a44c6c76d30b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1668eba11bc01ef6f35a44c6c76d30b4">RFCORE_XREG_ADCTEST0_ADC_QUANT_ADJ</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:ga1668eba11bc01ef6f35a44c6c76d30b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quantizer threshold control. <br /></td></tr>
<tr class="separator:ga1668eba11bc01ef6f35a44c6c76d30b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd84727e3a458c852123d0ce3cd8f74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fd84727e3a458c852123d0ce3cd8f74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1fd84727e3a458c852123d0ce3cd8f74">RFCORE_XREG_ADCTEST0_ADC_GM_ADJ</a>&#160;&#160;&#160;0x0000000E</td></tr>
<tr class="memdesc:ga1fd84727e3a458c852123d0ce3cd8f74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gm-control for test and debug. <br /></td></tr>
<tr class="separator:ga1fd84727e3a458c852123d0ce3cd8f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb00a92fa6690894fd884e5a9d332c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacb00a92fa6690894fd884e5a9d332c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaacb00a92fa6690894fd884e5a9d332c8">RFCORE_XREG_ADCTEST0_ADC_DAC2_EN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaacb00a92fa6690894fd884e5a9d332c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables DAC2. <br /></td></tr>
<tr class="separator:gaacb00a92fa6690894fd884e5a9d332c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_ADCTEST1 register bit masks</h2></td></tr>
<tr class="memitem:ga869dbc4cea7b150e62a24623ea9f4a99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga869dbc4cea7b150e62a24623ea9f4a99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga869dbc4cea7b150e62a24623ea9f4a99">RFCORE_XREG_ADCTEST1_ADC_TEST_CTRL</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="memdesc:ga869dbc4cea7b150e62a24623ea9f4a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC test mode selector. <br /></td></tr>
<tr class="separator:ga869dbc4cea7b150e62a24623ea9f4a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f53b4918534d792a53ab81f866d5ca7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f53b4918534d792a53ab81f866d5ca7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9f53b4918534d792a53ab81f866d5ca7">RFCORE_XREG_ADCTEST1_ADC_C2_ADJ</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:ga9f53b4918534d792a53ab81f866d5ca7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC capacitor value adjust. <br /></td></tr>
<tr class="separator:ga9f53b4918534d792a53ab81f866d5ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4434d5e022b6c536cb3051174539594d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4434d5e022b6c536cb3051174539594d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga4434d5e022b6c536cb3051174539594d">RFCORE_XREG_ADCTEST1_ADC_C3_ADJ</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:ga4434d5e022b6c536cb3051174539594d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC capacitor value adjust. <br /></td></tr>
<tr class="separator:ga4434d5e022b6c536cb3051174539594d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_ADCTEST2 register bit masks</h2></td></tr>
<tr class="memitem:gab2df07e7fda124c80c232255e8df8522"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2df07e7fda124c80c232255e8df8522"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gab2df07e7fda124c80c232255e8df8522">RFCORE_XREG_ADCTEST2_ADC_TEST_MODE</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="memdesc:gab2df07e7fda124c80c232255e8df8522"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC data output test mode. <br /></td></tr>
<tr class="separator:gab2df07e7fda124c80c232255e8df8522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82830638c01a07f2c8f747aa796bb5c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82830638c01a07f2c8f747aa796bb5c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga82830638c01a07f2c8f747aa796bb5c2">RFCORE_XREG_ADCTEST2_AAF_RS</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="memdesc:ga82830638c01a07f2c8f747aa796bb5c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AAF series resistance control. <br /></td></tr>
<tr class="separator:ga82830638c01a07f2c8f747aa796bb5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c1ba555d114a0d66f6bd9cb24d7b4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33c1ba555d114a0d66f6bd9cb24d7b4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga33c1ba555d114a0d66f6bd9cb24d7b4e">RFCORE_XREG_ADCTEST2_ADC_FF_ADJ</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr class="memdesc:ga33c1ba555d114a0d66f6bd9cb24d7b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjust feed forward. <br /></td></tr>
<tr class="separator:ga33c1ba555d114a0d66f6bd9cb24d7b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1e9e3cb7f4a695ca29071ada44eb84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c1e9e3cb7f4a695ca29071ada44eb84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9c1e9e3cb7f4a695ca29071ada44eb84">RFCORE_XREG_ADCTEST2_ADC_DAC_ROT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga9c1e9e3cb7f4a695ca29071ada44eb84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control of DAC DWA scheme. <br /></td></tr>
<tr class="separator:ga9c1e9e3cb7f4a695ca29071ada44eb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_MDMTEST0 register bit masks</h2></td></tr>
<tr class="memitem:ga7e6d35e2f51ac9ba47ae159a4117f8c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e6d35e2f51ac9ba47ae159a4117f8c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7e6d35e2f51ac9ba47ae159a4117f8c3">RFCORE_XREG_MDMTEST0_TX_TONE</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="memdesc:ga7e6d35e2f51ac9ba47ae159a4117f8c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baseband tone TX enable. <br /></td></tr>
<tr class="separator:ga7e6d35e2f51ac9ba47ae159a4117f8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1da32a2da8d31b01fd1fad443201dca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1da32a2da8d31b01fd1fad443201dca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad1da32a2da8d31b01fd1fad443201dca">RFCORE_XREG_MDMTEST0_DC_WIN_SIZE</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:gad1da32a2da8d31b01fd1fad443201dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the numbers of samples. <br /></td></tr>
<tr class="separator:gad1da32a2da8d31b01fd1fad443201dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef38a0d87efcd9f90d1bbea11f0ba0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ef38a0d87efcd9f90d1bbea11f0ba0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8ef38a0d87efcd9f90d1bbea11f0ba0e">RFCORE_XREG_MDMTEST0_DC_BLOCK_MODE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:ga8ef38a0d87efcd9f90d1bbea11f0ba0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode of operation select. <br /></td></tr>
<tr class="separator:ga8ef38a0d87efcd9f90d1bbea11f0ba0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_MDMTEST1 register bit masks</h2></td></tr>
<tr class="memitem:ga67fd81ad0269aaf7a11f4fba98d2d370"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67fd81ad0269aaf7a11f4fba98d2d370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga67fd81ad0269aaf7a11f4fba98d2d370">RFCORE_XREG_MDMTEST1_USEMIRROR_IF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga67fd81ad0269aaf7a11f4fba98d2d370"><td class="mdescLeft">&#160;</td><td class="mdescRight">IF frequency select. <br /></td></tr>
<tr class="separator:ga67fd81ad0269aaf7a11f4fba98d2d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4351f4d7321b3315dd93c9f5507b24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e4351f4d7321b3315dd93c9f5507b24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1e4351f4d7321b3315dd93c9f5507b24">RFCORE_XREG_MDMTEST1_MOD_IF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga1e4351f4d7321b3315dd93c9f5507b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulation select. <br /></td></tr>
<tr class="separator:ga1e4351f4d7321b3315dd93c9f5507b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd7323b9b053be9ce5172ec226632ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7cd7323b9b053be9ce5172ec226632ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7cd7323b9b053be9ce5172ec226632ef">RFCORE_XREG_MDMTEST1_RAMP_AMP</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga7cd7323b9b053be9ce5172ec226632ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ramping of DAC output enable. <br /></td></tr>
<tr class="separator:ga7cd7323b9b053be9ce5172ec226632ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2539650e05c127547287aaa3dee62183"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2539650e05c127547287aaa3dee62183"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2539650e05c127547287aaa3dee62183">RFCORE_XREG_MDMTEST1_RFC_SNIFF_EN</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga2539650e05c127547287aaa3dee62183"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet sniffer module enable. <br /></td></tr>
<tr class="separator:ga2539650e05c127547287aaa3dee62183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49cbe220b749e6cdff8b0553ae58ffc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa49cbe220b749e6cdff8b0553ae58ffc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa49cbe220b749e6cdff8b0553ae58ffc">RFCORE_XREG_MDMTEST1_MODULATION_MODE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaa49cbe220b749e6cdff8b0553ae58ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF-modulation mode. <br /></td></tr>
<tr class="separator:gaa49cbe220b749e6cdff8b0553ae58ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc313818628e3ed2395f1707de539385"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc313818628e3ed2395f1707de539385"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gacc313818628e3ed2395f1707de539385">RFCORE_XREG_MDMTEST1_LOOPBACK_EN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gacc313818628e3ed2395f1707de539385"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulated data loopback enable. <br /></td></tr>
<tr class="separator:gacc313818628e3ed2395f1707de539385"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_DACTEST0 register bit masks</h2></td></tr>
<tr class="memitem:gaa2bf53112ee166c02d1b706e9adc0e82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2bf53112ee166c02d1b706e9adc0e82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaa2bf53112ee166c02d1b706e9adc0e82">RFCORE_XREG_DACTEST0_DAC_Q</a>&#160;&#160;&#160;0x400886FF</td></tr>
<tr class="memdesc:gaa2bf53112ee166c02d1b706e9adc0e82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Q-branch DAC override value. <br /></td></tr>
<tr class="separator:gaa2bf53112ee166c02d1b706e9adc0e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_DACTEST1 register bit masks</h2></td></tr>
<tr class="memitem:ga1649278712b9016d39d7e1abdc241f2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1649278712b9016d39d7e1abdc241f2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1649278712b9016d39d7e1abdc241f2b">RFCORE_XREG_DACTEST1_DAC_I</a>&#160;&#160;&#160;0x400886FF</td></tr>
<tr class="memdesc:ga1649278712b9016d39d7e1abdc241f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I-branch DAC override value. <br /></td></tr>
<tr class="separator:ga1649278712b9016d39d7e1abdc241f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_DACTEST2 register bit masks</h2></td></tr>
<tr class="memitem:ga7f022578c4e81b87b01aa6cca17f5238"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f022578c4e81b87b01aa6cca17f5238"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7f022578c4e81b87b01aa6cca17f5238">RFCORE_XREG_DACTEST2_DAC_DEM_EN</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga7f022578c4e81b87b01aa6cca17f5238"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic element matching enable. <br /></td></tr>
<tr class="separator:ga7f022578c4e81b87b01aa6cca17f5238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ba14700448fbe9a2d6c441c97b823b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32ba14700448fbe9a2d6c441c97b823b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga32ba14700448fbe9a2d6c441c97b823b">RFCORE_XREG_DACTEST2_DAC_CASC_CTRL</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="memdesc:ga32ba14700448fbe9a2d6c441c97b823b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjustment of output stage. <br /></td></tr>
<tr class="separator:ga32ba14700448fbe9a2d6c441c97b823b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2016521925da33111d53f5a8f53f7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b2016521925da33111d53f5a8f53f7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5b2016521925da33111d53f5a8f53f7d">RFCORE_XREG_DACTEST2_DAC_SRC</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:ga5b2016521925da33111d53f5a8f53f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX DAC data src select. <br /></td></tr>
<tr class="separator:ga5b2016521925da33111d53f5a8f53f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_ATEST register bit masks</h2></td></tr>
<tr class="memitem:ga96b3b41221f45b2fdeca787b85cd9773"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96b3b41221f45b2fdeca787b85cd9773"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga96b3b41221f45b2fdeca787b85cd9773">RFCORE_XREG_ATEST_ATEST_CTRL</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:ga96b3b41221f45b2fdeca787b85cd9773"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the analog test mode. <br /></td></tr>
<tr class="separator:ga96b3b41221f45b2fdeca787b85cd9773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e76ab27dc9a430a8fe2efcde0a517c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76e76ab27dc9a430a8fe2efcde0a517c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga76e76ab27dc9a430a8fe2efcde0a517c">RFCORE_XREG_ATEST_ATEST_CTRL_DIS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga76e76ab27dc9a430a8fe2efcde0a517c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog test mode: disabled. <br /></td></tr>
<tr class="separator:ga76e76ab27dc9a430a8fe2efcde0a517c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61eaf109a7313b429759fa53b5621c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae61eaf109a7313b429759fa53b5621c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae61eaf109a7313b429759fa53b5621c8">RFCORE_XREG_ATEST_ATEST_CTRL_TEMP</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gae61eaf109a7313b429759fa53b5621c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog test mode: enable temperature sensor. <br /></td></tr>
<tr class="separator:gae61eaf109a7313b429759fa53b5621c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_PTEST0 register bit masks</h2></td></tr>
<tr class="memitem:ga181ad22f22331bf3ec665bb1d5829bc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga181ad22f22331bf3ec665bb1d5829bc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga181ad22f22331bf3ec665bb1d5829bc3">RFCORE_XREG_PTEST0_PRE_PD</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga181ad22f22331bf3ec665bb1d5829bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prescaler power-down signal. <br /></td></tr>
<tr class="separator:ga181ad22f22331bf3ec665bb1d5829bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffb92d82a0c3c39305ed3266ba4f29c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ffb92d82a0c3c39305ed3266ba4f29c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7ffb92d82a0c3c39305ed3266ba4f29c">RFCORE_XREG_PTEST0_CHP_PD</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga7ffb92d82a0c3c39305ed3266ba4f29c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Charge pump power-down signal. <br /></td></tr>
<tr class="separator:ga7ffb92d82a0c3c39305ed3266ba4f29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75c6e6ec0e600bbd430c6c37e3026062"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75c6e6ec0e600bbd430c6c37e3026062"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga75c6e6ec0e600bbd430c6c37e3026062">RFCORE_XREG_PTEST0_ADC_PD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga75c6e6ec0e600bbd430c6c37e3026062"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC power-down signal When. <br /></td></tr>
<tr class="separator:ga75c6e6ec0e600bbd430c6c37e3026062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea84f3cb2ea57c1cf6aaf4c177efbc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ea84f3cb2ea57c1cf6aaf4c177efbc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga9ea84f3cb2ea57c1cf6aaf4c177efbc2">RFCORE_XREG_PTEST0_DAC_PD</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga9ea84f3cb2ea57c1cf6aaf4c177efbc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC power-down signal When. <br /></td></tr>
<tr class="separator:ga9ea84f3cb2ea57c1cf6aaf4c177efbc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b91f625bdd86b0a7e4f570feef5dd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0b91f625bdd86b0a7e4f570feef5dd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gac0b91f625bdd86b0a7e4f570feef5dd5">RFCORE_XREG_PTEST0_LNA_PD</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:gac0b91f625bdd86b0a7e4f570feef5dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-noise amplifier power-down. <br /></td></tr>
<tr class="separator:gac0b91f625bdd86b0a7e4f570feef5dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997adbebe368259fee21d4774aae8aea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga997adbebe368259fee21d4774aae8aea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga997adbebe368259fee21d4774aae8aea">RFCORE_XREG_PTEST0_TXMIX_PD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga997adbebe368259fee21d4774aae8aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit mixer power-down. <br /></td></tr>
<tr class="separator:ga997adbebe368259fee21d4774aae8aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc72bbc6347d420a1766ffdb7fd0d85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafc72bbc6347d420a1766ffdb7fd0d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaafc72bbc6347d420a1766ffdb7fd0d85">RFCORE_XREG_PTEST0_AAF_PD</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaafc72bbc6347d420a1766ffdb7fd0d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Antialiasing filter power-down. <br /></td></tr>
<tr class="separator:gaafc72bbc6347d420a1766ffdb7fd0d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_PTEST1 register bit masks</h2></td></tr>
<tr class="memitem:ga8a4e3ab37d2945308c36dc2cfd59cd2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a4e3ab37d2945308c36dc2cfd59cd2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga8a4e3ab37d2945308c36dc2cfd59cd2e">RFCORE_XREG_PTEST1_PD_OVERRIDE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga8a4e3ab37d2945308c36dc2cfd59cd2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override module enabling and disabling. <br /></td></tr>
<tr class="separator:ga8a4e3ab37d2945308c36dc2cfd59cd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1394f6d0fa8b3b035632e9a1955770ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1394f6d0fa8b3b035632e9a1955770ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1394f6d0fa8b3b035632e9a1955770ac">RFCORE_XREG_PTEST1_PA_PD</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga1394f6d0fa8b3b035632e9a1955770ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power amplifier power-down signal. <br /></td></tr>
<tr class="separator:ga1394f6d0fa8b3b035632e9a1955770ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6063e4364b8424d580f7340a5b0ecebb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6063e4364b8424d580f7340a5b0ecebb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6063e4364b8424d580f7340a5b0ecebb">RFCORE_XREG_PTEST1_VCO_PD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga6063e4364b8424d580f7340a5b0ecebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO power-down signal. <br /></td></tr>
<tr class="separator:ga6063e4364b8424d580f7340a5b0ecebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dbd1642c99828b8dd5aa2d35487e8ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6dbd1642c99828b8dd5aa2d35487e8ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6dbd1642c99828b8dd5aa2d35487e8ab">RFCORE_XREG_PTEST1_LODIV_PD</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga6dbd1642c99828b8dd5aa2d35487e8ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">LO power-down signal. <br /></td></tr>
<tr class="separator:ga6dbd1642c99828b8dd5aa2d35487e8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_CSPPROG[0:24] register bit masks</h2></td></tr>
<tr class="memitem:ga98089588d635c29e531161d4d0134101"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98089588d635c29e531161d4d0134101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga98089588d635c29e531161d4d0134101">RFCORE_XREG_CSPPROG_CSP_INSTR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga98089588d635c29e531161d4d0134101"><td class="mdescLeft">&#160;</td><td class="mdescRight">Byte N of the CSP program. <br /></td></tr>
<tr class="separator:ga98089588d635c29e531161d4d0134101"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_CSPCTRL register bit masks</h2></td></tr>
<tr class="memitem:gaec36088349ba9387e631d4e488619913"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec36088349ba9387e631d4e488619913"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gaec36088349ba9387e631d4e488619913">RFCORE_XREG_CSPCTRL_MCU_CTRL</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaec36088349ba9387e631d4e488619913"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP MCU control input. <br /></td></tr>
<tr class="separator:gaec36088349ba9387e631d4e488619913"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_CSPSTAT register bit masks</h2></td></tr>
<tr class="memitem:ga740a0ba2479bbf151511dbaa2f26e19e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga740a0ba2479bbf151511dbaa2f26e19e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga740a0ba2479bbf151511dbaa2f26e19e">RFCORE_XREG_CSPSTAT_CSP_RUNNING</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga740a0ba2479bbf151511dbaa2f26e19e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Running / Idle. <br /></td></tr>
<tr class="separator:ga740a0ba2479bbf151511dbaa2f26e19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f78aff9657d73ec813a02ff25c16c7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f78aff9657d73ec813a02ff25c16c7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga1f78aff9657d73ec813a02ff25c16c7e">RFCORE_XREG_CSPSTAT_CSP_PC</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr class="memdesc:ga1f78aff9657d73ec813a02ff25c16c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP program counter. <br /></td></tr>
<tr class="separator:ga1f78aff9657d73ec813a02ff25c16c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_CSPX register bit masks</h2></td></tr>
<tr class="memitem:ga348d19aaf6db342a28592f54cd5e0786"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga348d19aaf6db342a28592f54cd5e0786"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga348d19aaf6db342a28592f54cd5e0786">RFCORE_XREG_CSPX_CSPX</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga348d19aaf6db342a28592f54cd5e0786"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP X data. <br /></td></tr>
<tr class="separator:ga348d19aaf6db342a28592f54cd5e0786"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_CSPY register bit masks</h2></td></tr>
<tr class="memitem:ga5a472d2de1fd4156a46c068344281220"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a472d2de1fd4156a46c068344281220"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga5a472d2de1fd4156a46c068344281220">RFCORE_XREG_CSPY_CSPY</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga5a472d2de1fd4156a46c068344281220"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Y data. <br /></td></tr>
<tr class="separator:ga5a472d2de1fd4156a46c068344281220"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_CSPZ register bit masks</h2></td></tr>
<tr class="memitem:gae49a4ac3fffa35f0f3b7b33a7bcf8de5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae49a4ac3fffa35f0f3b7b33a7bcf8de5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gae49a4ac3fffa35f0f3b7b33a7bcf8de5">RFCORE_XREG_CSPZ_CSPZ</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gae49a4ac3fffa35f0f3b7b33a7bcf8de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Z data. <br /></td></tr>
<tr class="separator:gae49a4ac3fffa35f0f3b7b33a7bcf8de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_CSPT register bit masks</h2></td></tr>
<tr class="memitem:ga2de9356e29b67fee2f83200ffbcb018c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2de9356e29b67fee2f83200ffbcb018c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga2de9356e29b67fee2f83200ffbcb018c">RFCORE_XREG_CSPT_CSPT</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga2de9356e29b67fee2f83200ffbcb018c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP T data. <br /></td></tr>
<tr class="separator:ga2de9356e29b67fee2f83200ffbcb018c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RFC_DUTY_CYCLE register bit masks</h2></td></tr>
<tr class="memitem:ga6b86d3fce52c1f9ad6afc4315ae5a01b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b86d3fce52c1f9ad6afc4315ae5a01b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga6b86d3fce52c1f9ad6afc4315ae5a01b">RFCORE_XREG_RFC_DUTY_CYCLE_SWD_EN</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga6b86d3fce52c1f9ad6afc4315ae5a01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wire debug mode. <br /></td></tr>
<tr class="separator:ga6b86d3fce52c1f9ad6afc4315ae5a01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d11b9f1fdef474d792dc63351e6aca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06d11b9f1fdef474d792dc63351e6aca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga06d11b9f1fdef474d792dc63351e6aca">RFCORE_XREG_RFC_DUTY_CYCLE_DTC_DCCAL_MODE</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:ga06d11b9f1fdef474d792dc63351e6aca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Periodic DC-recalibration mode. <br /></td></tr>
<tr class="separator:ga06d11b9f1fdef474d792dc63351e6aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190bfb88a04a5f2620491ee60e73e4a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga190bfb88a04a5f2620491ee60e73e4a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga190bfb88a04a5f2620491ee60e73e4a6">RFCORE_XREG_RFC_DUTY_CYCLE_DUTYCYCLE_CNF</a>&#160;&#160;&#160;0x0000000E</td></tr>
<tr class="memdesc:ga190bfb88a04a5f2620491ee60e73e4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines duty cycling. <br /></td></tr>
<tr class="separator:ga190bfb88a04a5f2620491ee60e73e4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd54366e7d5a13de49fc909b4f8e6131"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd54366e7d5a13de49fc909b4f8e6131"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gafd54366e7d5a13de49fc909b4f8e6131">RFCORE_XREG_RFC_DUTY_CYCLE_DUTYCYCLE_EN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gafd54366e7d5a13de49fc909b4f8e6131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duty cycling mode enable. <br /></td></tr>
<tr class="separator:gafd54366e7d5a13de49fc909b4f8e6131"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_RFC_OBS_CTRL[0:2] register bit masks</h2></td></tr>
<tr class="memitem:ga379e321b453fc1ec9e31cb8b2bcf5c56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga379e321b453fc1ec9e31cb8b2bcf5c56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga379e321b453fc1ec9e31cb8b2bcf5c56">RFCORE_XREG_RFC_OBS_CTRL0_RFC_OBS_POL0</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga379e321b453fc1ec9e31cb8b2bcf5c56"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_OBS_MUX0 XOR bit. <br /></td></tr>
<tr class="separator:ga379e321b453fc1ec9e31cb8b2bcf5c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7ec03c6e95cfbf5e30b4f4f661f141"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b7ec03c6e95cfbf5e30b4f4f661f141"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga0b7ec03c6e95cfbf5e30b4f4f661f141">RFCORE_XREG_RFC_OBS_CTRL0_RFC_OBS_MUX0</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:ga0b7ec03c6e95cfbf5e30b4f4f661f141"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Core MUX out control. <br /></td></tr>
<tr class="separator:ga0b7ec03c6e95cfbf5e30b4f4f661f141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80532aba28b1ed7733c9e2d59b1c97da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80532aba28b1ed7733c9e2d59b1c97da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga80532aba28b1ed7733c9e2d59b1c97da">RFCORE_XREG_RFC_OBS_CTRL1_RFC_OBS_POL1</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga80532aba28b1ed7733c9e2d59b1c97da"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_OBS_MUX0 XOR bit. <br /></td></tr>
<tr class="separator:ga80532aba28b1ed7733c9e2d59b1c97da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ab1d160d706a83a89034becf1e01bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68ab1d160d706a83a89034becf1e01bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga68ab1d160d706a83a89034becf1e01bc">RFCORE_XREG_RFC_OBS_CTRL1_RFC_OBS_MUX1</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:ga68ab1d160d706a83a89034becf1e01bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Core MUX out control. <br /></td></tr>
<tr class="separator:ga68ab1d160d706a83a89034becf1e01bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad320c4c665b654e2c46126594ef8a0ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad320c4c665b654e2c46126594ef8a0ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#gad320c4c665b654e2c46126594ef8a0ee">RFCORE_XREG_RFC_OBS_CTRL2_RFC_OBS_POL2</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gad320c4c665b654e2c46126594ef8a0ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_OBS_MUX0 XOR bit. <br /></td></tr>
<tr class="separator:gad320c4c665b654e2c46126594ef8a0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bca362981d3f54575e2a6d0c043490"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45bca362981d3f54575e2a6d0c043490"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga45bca362981d3f54575e2a6d0c043490">RFCORE_XREG_RFC_OBS_CTRL2_RFC_OBS_MUX2</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:ga45bca362981d3f54575e2a6d0c043490"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Core MUX out control. <br /></td></tr>
<tr class="separator:ga45bca362981d3f54575e2a6d0c043490"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCORE_XREG_TXFILTCFG register bit masks</h2></td></tr>
<tr class="memitem:ga7b0462602fda8e030a039cbcf9b99cac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b0462602fda8e030a039cbcf9b99cac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cc2538-rfcore.html#ga7b0462602fda8e030a039cbcf9b99cac">RFCORE_XREG_TXFILTCFG_FC</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:ga7b0462602fda8e030a039cbcf9b99cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drives signal rfr_txfilt_fc. <br /></td></tr>
<tr class="separator:ga7b0462602fda8e030a039cbcf9b99cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Declarations of RF Core registers. </p>
<p>Includes SFR, XREG and FFSM </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga2e2ad89df33397b49762c2d5c3f8d6d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFCORE_XREG_RXENABLE_RXENMASK&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the receiver. </p>

<p>Definition at line <a class="el" href="rfcore-xreg_8h_source.html#l00228">228</a> of file <a class="el" href="rfcore-xreg_8h_source.html">rfcore-xreg.h</a>.</p>

<p>Referenced by <a class="el" href="cc2538-rf_8c_source.html#l00471">init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga625e013860540ee702a9463b5accc6ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFCORE_XREG_TXCTRL_DAC_CURR&#160;&#160;&#160;0x00000070</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Change the current in the DAC. </p>

<p>Definition at line <a class="el" href="rfcore-xreg_8h_source.html#l00265">265</a> of file <a class="el" href="rfcore-xreg_8h_source.html">rfcore-xreg.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Apr 28 2018 13:00:46 for Contiki-NG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
