<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>MOVBE—Move Data After Swapping Bytes</title>
</head>
<body>
<h1 id="movbe-move-data-after-swapping-bytes">MOVBE—Move Data After Swapping Bytes</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>Op/En</td>
	<td>64-Bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F 38 F0 /r</td>
	<td>MOVBE r16, m16</td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Reverse byte order in m16 and move to r16.</td>
</tr>
<tr>
	<td>0F 38 F0 /r</td>
	<td>MOVBE r32, m32</td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Reverse byte order in m32 and move to r32.</td>
</tr>
<tr>
	<td>REX.W + 0F 38 F0 /r</td>
	<td>MOVBE r64, m64</td>
	<td>RM</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Reverse byte order in m64 and move to r64.</td>
</tr>
<tr>
	<td>0F 38 F1 /r</td>
	<td>MOVBE m16, r16</td>
	<td>MR</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Reverse byte order in r16 and move to m16.</td>
</tr>
<tr>
	<td>0F 38 F1 /r</td>
	<td>MOVBE m32, r32</td>
	<td>MR</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Reverse byte order in r32 and move to m32.</td>
</tr>
<tr>
	<td>REX.W + 0F 38 F1 /r</td>
	<td>MOVBE m64, r64</td>
	<td>MR</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Reverse byte order in r64 and move to m64.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>MR</td>
	<td>ModRM:r/m (w)</td>
	<td>ModRM:reg (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Performs a byte swap operation on the data copied from the second operand (source operand) and store the result in the first operand (destination operand). The source operand can be a general-purpose register, or memory location; the destination register can be a general-purpose register, or a memory location; however, both operands can not be registers, and only one operand can be a memory location. Both operands must be the same size, which can be a word, a doubleword or quadword.</p>
<p>The MOVBE instruction is provided for swapping the bytes on a read from memory or on a write to memory; thus providing support for converting little-endian values to big-endian format and vice versa.</p>
<p>In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.</p>
<h2 id="operation">Operation</h2>
<pre>TEMP ← SRC
IF ( OperandSize = 16)
  THEN
     DEST[7:0] ← TEMP[15:8];
     DEST[15:8] ← TEMP[7:0];
  ELES IF
     DEST[7:0] ← TEMP[31:24];
     DEST[15:8] ← TEMP[23:16];
     DEST[23:16] ← TEMP[15:8];
     DEST[31:23] ← TEMP[7:0];
  ELSE IF ( OperandSize = 64)
     DEST[7:0] ← TEMP[63:56];
     DEST[15:8] ← TEMP[55:48];
     DEST[23:16] ← TEMP[47:40];
     DEST[31:24] ← TEMP[39:32];
     DEST[39:32] ← TEMP[31:24];
     DEST[47:40] ← TEMP[23:16];
     DEST[55:48] ← TEMP[15:8];
     DEST[63:56] ← TEMP[7:0];
FI;
</pre>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If the destination operand is in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If CPUID.01H:ECX.MOVBE[bit 22] = 0. If the LOCK prefix is used. If REP (F3H) prefix is used.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<table>
<tr>
	<td>#GP</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If CPUID.01H:ECX.MOVBE[bit 22] = 0. If the LOCK prefix is used. If REP (F3H) prefix is used.</td>
</tr>
</table>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If CPUID.01H:ECX.MOVBE[bit 22] = 0. If the LOCK prefix is used. If REP (F3H) prefix is used. If REPNE (F2H) prefix is used and CPUID.01H:ECX.SSE4_2[bit 20] = 0.</td>
</tr>
</table>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If the stack address is in a non-canonical form.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If CPUID.01H:ECX.MOVBE[bit 22] = 0. If the LOCK prefix is used. If REP (F3H) prefix is used.</td>
</tr>
</table>
</body>
</html>
