============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 30 2025  07:23:00 am
  Module:                 counter
  Operating conditions:   NCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                            
  Gate    Instances   Area     Library    
------------------------------------------
AN2XD1            1   2.160    tcbn65lptc 
CKND0             1   1.080    tcbn65lptc 
DFCND1            1   8.640    tcbn65lptc 
DFCNQD1           3  23.760    tcbn65lptc 
IAO21D1           1   2.520    tcbn65lptc 
MOAI22D1          1   2.880    tcbn65lptc 
ND2D1             1   1.440    tcbn65lptc 
OA21D1            1   2.520    tcbn65lptc 
------------------------------------------
total            10  45.000               


                                       
     Type      Instances  Area  Area % 
---------------------------------------
sequential             4 32.400   72.0 
inverter               1  1.080    2.4 
logic                  5 11.520   25.6 
physical_cells         0  0.000    0.0 
---------------------------------------
total                 10 45.000  100.0 

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 30 2025  08:31:24 am
  Module:                 counter
  Operating conditions:   NCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                            
  Gate    Instances   Area     Library    
------------------------------------------
AN2XD1            1   2.160    tcbn65lptc 
CKND0             2   2.160    tcbn65lptc 
IAO21D1           1   2.520    tcbn65lptc 
MOAI22D1          1   2.880    tcbn65lptc 
ND2D1             1   1.440    tcbn65lptc 
OA21D1            1   2.520    tcbn65lptc 
SDFCNQD1          4  41.760    tcbn65lptc 
------------------------------------------
total            11  55.440               


                                       
     Type      Instances  Area  Area % 
---------------------------------------
sequential             4 41.760   75.3 
inverter               2  2.160    3.9 
logic                  5 11.520   20.8 
physical_cells         0  0.000    0.0 
---------------------------------------
total                 11 55.440  100.0 

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  03:02:20 am
  Module:                 counter
  Operating conditions:   NCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                            
  Gate    Instances   Area     Library    
------------------------------------------
AN2XD1            1   2.160    tcbn65lptc 
CKND0             1   1.080    tcbn65lptc 
DFCND1            1   8.640    tcbn65lptc 
DFCNQD1           3  23.760    tcbn65lptc 
IAO21D1           1   2.520    tcbn65lptc 
MOAI22D1          1   2.880    tcbn65lptc 
ND2D1             1   1.440    tcbn65lptc 
OA21D1            1   2.520    tcbn65lptc 
------------------------------------------
total            10  45.000               


                                       
     Type      Instances  Area  Area % 
---------------------------------------
sequential             4 32.400   72.0 
inverter               1  1.080    2.4 
logic                  5 11.520   25.6 
physical_cells         0  0.000    0.0 
---------------------------------------
total                 10 45.000  100.0 

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  03:03:28 am
  Module:                 counter
  Operating conditions:   NCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                           
  Gate   Instances   Area     Library    
-----------------------------------------
AN2XD1           1   2.160    tcbn65lptc 
CKND0            1   1.080    tcbn65lptc 
DFCND1           1   8.640    tcbn65lptc 
DFCNQD1          3  23.760    tcbn65lptc 
IAO21D1          1   2.520    tcbn65lptc 
ND2D1            1   1.440    tcbn65lptc 
OA21D1           1   2.520    tcbn65lptc 
XNR2D1           1   3.600    tcbn65lptc 
-----------------------------------------
total           10  45.720               


                                       
     Type      Instances  Area  Area % 
---------------------------------------
sequential             4 32.400   70.9 
inverter               1  1.080    2.4 
logic                  5 12.240   26.8 
physical_cells         0  0.000    0.0 
---------------------------------------
total                 10 45.720  100.0 

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  05:08:12 am
  Module:                 counter
  Operating conditions:   NCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                            
  Gate    Instances   Area     Library    
------------------------------------------
AN2XD1            1   2.160    tcbn65lptc 
CKND0             2   2.160    tcbn65lptc 
IAO21D1           1   2.520    tcbn65lptc 
ND2D1             1   1.440    tcbn65lptc 
OA21D1            1   2.520    tcbn65lptc 
SDFCNQD1          4  41.760    tcbn65lptc 
XNR2D1            1   3.600    tcbn65lptc 
------------------------------------------
total            11  56.160               


                                       
     Type      Instances  Area  Area % 
---------------------------------------
sequential             4 41.760   74.4 
inverter               2  2.160    3.8 
logic                  5 12.240   21.8 
physical_cells         0  0.000    0.0 
---------------------------------------
total                 11 56.160  100.0 

