[System]
RecentProjects = /sim/kprabhu7/dnn-accelerator/conv_systolic_packed_v13/Catapult_28 /sim/kprabhu7/dnn-accelerator/conv_systolic_packed_v13/Catapult_27 /sim/kprabhu7/dnn-accelerator/conv_systolic_packed_v13/Catapult_26 /sim/kprabhu7/dnn-accelerator/conv_systolic_packed_v13/Catapult_25
RecentFiles = /sim/kprabhu7/dnn-accelerator/conv_systolic_packed_v13/double_buffer.cpp
CWD = /sim/kprabhu7/dnn-accelerator/conv_systolic_packed_v13
ShowHierarchyMessage = true

[GUI]
MainWindowPos = 1920x1029+0+0
WindowLayout = stabl {} {} {} stabr {} {} {} top {} {} {pane {-orient v} {} {pane {-orient h} {-index 0 -weight 1 -height 470 -width 1} {pane {-orient v} {-width 220} {TB {} {-width 220 -height 300} {} SF {} {-width 220 -height 500 -weight 1} {}} tab {} {-weight 1} {SP {} {-width 400 -height 450 -weight 1} {} PE {} {-width 400 -height 450 -weight 1} {} FM {} {-width 190 -height 160 -weight 1} {} DE {} {} {}} DA {} {-index 2 -weight 0 -width 500 -height 1} {}} TR {} {-index 1 -weight 1 -height 450 -width 958} {}}}
ShowAllSolutions = false
DefaultTechconfig = /CONFIG/PARAMETERS/DesignCompiler/PARAMETERS/TSMC/PARAMETERS/28nm/PARAMETERS/tcbn28hplbwphvttt1v25c_dc/230 /CONFIG/PARAMETERS/DesignCompiler/PARAMETERS/TSMC/PARAMETERS/28nm/PARAMETERS/custom4096X256/235 /CONFIG/PARAMETERS/DesignCompiler/PARAMETERS/TSMC/PARAMETERS/28nm/PARAMETERS/ts6n28hpla2048x32m8swbs_tt1v25c/232 /CONFIG/PARAMETERS/DesignCompiler/PARAMETERS/TSMC/PARAMETERS/28nm/PARAMETERS/ts6n28hpla256x32m4swbs_tt1v25c/233 /CONFIG/PARAMETERS/DesignCompiler/PARAMETERS/TSMC/PARAMETERS/28nm/PARAMETERS/ts6n28hpla4096x16m16swbs_tt1v25c/231

[General]
RestoreCWD = false
StartInWD = 
SaveSettings = false
ShowToolBar = true
ShowFlowWindow = true
PowerProExe = $POWERPRO_HOME/bin/powerpro
SLEC_Exe = $SLEC_HOME/bin/slec
OasysExe = $OASYS_HOME/bin/oasys
PdfViewer = acroread
HelpViewer = Web browser
BranchOnChange = Always ask me
IdleTimeout = 0

[Message]
ErrorOverride = ALOC-7 ASM-11 ASM-48 ASM-63 ASM-69 CIN-8 CIN-17 CIN-46 CIN-48 CIN-49 CIN-50 CIN-54 CIN-84 CIN-87 CIN-109 CIN-110 CIN-111 CIN-112 CIN-188 CIN-214 CIN-243 CIN-244 CLUSTER-3 CNS-9 DIR-24 DIR-32 HIER-2 HIER-20 HIER-45 INCR-13 INCR-14 INCR-15 LIB-194 LIB-204 MEM-60 MEM-65 MEM-78 MGEN-16 NL-21 NL-26 NL-30 READ-8 READ-9 SCHD-37 SCVGEN-1 SIF-6 SIF-17 SIF-20
WarningOverride = CIN-83
InformationalOverride = 
Hide = CRD-177
NewProjectMessagesClear = true
AllowTranscriptSolutionFiltering = false
OperationCountsFrequency = 1
OperationCountsVerbosity = 0

[Project]
DefaultVendorName = 
ProjectNamePrefix = Catapult
SolutionName = %design%
SolutionVersion = v%version%
SolutionRevision = r%version%

[Cache]
UserCacheHome = 
DefaultCacheHomeEnabled = true
ImportEnabled = true

[Clustering]
multadd = false
addtree = false
square = false
mult = false
type = combinational
fast_mode = false
rtl_syn = false
opt_constant_inputs = true
addtree_input_cnt_threshold = 0
input_width_threshold = 0
rom_threshold = 64
prototype_rom = true
characterize_rom = false

[ComponentLibs]
SearchPath = {$MGC_HOME/pkgs/siflibs} {$MGC_HOME/shared/include/calypto_mem} {$MGC_HOME/pkgs/siflibs/designcompiler} {$MGC_HOME/pkgs/siflibs/rtlcompiler} {$MGC_HOME/pkgs/siflibs/oasysrtl} {$MGC_HOME/pkgs/siflibs/nangate} {$MGC_HOME/pkgs/ccs_altera} {$MGC_HOME/pkgs/ccs_xilinx} {$MGC_HOME/pkgs/siflibs/synplifypro} {$MGC_HOME/pkgs/siflibs/origami} {$MGC_HOME/pkgs/siflibs/microsemi} {$MGC_HOME/pkgs/ccs_libs/interfaces/amba} /home/kprabhu7/characterization/tcbn28hplbwphvttt1v25c_dc.char /home/kprabhu7/catapult_memory/outputs
TechLibSearchPath = 
TemplateSearchPath = {$MGC_HOME/pkgs/siflibs/templates}
ConstantMults = use_library

[Prototyping]
MaxLoopIterations = 1000
ClockGatingMinWidth = 4
ChipUtil = 60
AspectRatio = 1.0
AreaEffort = 1
TimingEffort = 1

[Interface]
DefaultClockName = clk
DefaultClockEdge = rising
DefaultClockPeriod = 
DefaultClockHighTime = 0.0
DefaultClockOffset = 0.0
DefaultClockOverhead = 20.0
DefaultClockUncertainty = 0.0
DefaultSyncResetName = rst
DefaultAsyncResetName = arst_n
DefaultResetKind = sync
DefaultSyncResetActive = high
DefaultAsyncResetActive = low
DefaultEnableName = 
DefaultEnableActive = high
DefaultStartFlag = 
DefaultReadyFlag = 
DefaultDoneFlag = 
DefaultTransactionDoneSignal = true
DefaultStallFlag = false
DefaultIdleSignal = 
DefaultRegisterIdleSignal = false
DefaultArraySize = 1024
DefaultChanIO = standard

[Hardware]
DefaultRealloc = true
DefaultMuxpath = true
DefaultTimingChecks = true
DefaultAssignOverhead = 0
DefaultSafeFSM = false
DefaultNoXAssignments = true
DefaultRegMaxFanOut = 0
FSMBinaryEncodingThreshold = 64
DefaultFSMEncoding = none
DefaultLogicOpt = false

[Architectural]
DefaultMemMapThreshold = 1024
DefaultRegisterThreshold = 4096
DefaultLoopMerging = true
DefaultSpeculativeExec = true
AssertUsesOVL = false
CoverUsesOVL = false
OldSchedule = false
DesignGoal = area

[Input]
Compiler = gcc_4.9.2
CompilerHome = 
CppStandard = c++11
TargetPlatform = x86_64
CompilerFlags = 
SearchPath = /home/kprabhu7/dnn-accelerator/conv_systolic_packed_v13
LibPaths = 

[Output]
OutputVHDL = false
OutputVerilog = true
NoPragmas = false
VHDLSynthesisOff = 
VHDLSynthesisOn = 
VerilogSynthesisOff = 
VerilogSynthesisOn = 
PackageOutput = false
PackageStaticFiles = false
PrefixStaticFiles = false
ROMFormat = fromlib
DoNotModifyNames = false
MaxNameLength = 235
CoverIOHandshake = false
Basename = 
GenerateCycleNetlist = false
SubBlockNamePrefix = 
RTLSchem = true

[ConstraintsEditor]
WindowLayout = Tabbed

[TextEditor]
WindowLayout = Tabbed
CodeBrowser = false
LineNumbers = true
OutlineMode = false
FontSize = 9

[ScheduleViewer]
WindowLayout = Tabbed
DefaultScheduleView = Expanded
Succs = true
Preds = true
User = true
IO = true
Control = true
Data = true
BackgroundColor = white
ForegroundColor = black
PreClockColor = #D1D1D1
ClockColor = blue
LoopColor = white
LoopOutlineColor = darkgreen
LoopHeaderColor = #6B82DE
LoopCollapseColor = #D6DBEF
OverheadColor = black
OpTextColor = white
RealOpColor = #00007F
RealOpOutlineColor = green
PseudoOpColor = #00007F
PseudoOpOutlineColor = green
MobilityOutlineColor = red
SelectColor = red
SelectOutlineColor = green
ConstraintColor = purple
DataDependencyColor = DarkGreen
IOModeDependencyColor = blue
ControlDependencyColor = black
UserConstraintColor = brown
IDelayColor = #9DB4FF
IDelayOutlineColor = green
IDelaySelectColor = #C40000
ConstrainedColor = #43b5c9

[SchematicViewer]
WindowLayout = Tabbed
MultiPage = true
showinstname = true
showcellname = true
showpinname = true
HighlightXRefs = true
backgroundcolor = #FFFFFF
rubberbandcolor = #FF0000
netcolor = #000000
buscolor = #004080
overlapcolor = #8c8c8c
boxcolor0 = #000000
boxcolor1 = #008080
boxcolor2 = #008080
boxcolor3 = #004080
boxpincolor = #408080
boxinstcolor = #FF0080
portcolor = #0000A0
rippercolor = #0000A0
attrcolor = #FFFFFF
framecolor = #A1A1A1
objectgrey = #7F7F7F
objecthighlight0 = #FF0000
objecthighlight1 = #0000FF
objecthighlight2 = #22DD30
objecthighlight3 = #FFFF00
objecthighlight4 = #0000A0
objecthighlight5 = #008000
objecthighlight6 = #DDDD00
objecthighlight7 = #FF0080
objecthighlight8 = #0080C0
objecthighlight9 = #00BB00
objecthighlight10 = #FF0000
objecthighlight11 = #FF0000
objecthighlight12 = #CCCCCC
objecthighlight13 = #FF0000
objecthighlight14 = #FF0000
objecthighlight15 = #0000FF
objecthighlight16 = #F8EC07
objecthighlight17 = #F9BE46
objecthighlight18 = #F06917
objecthighlight19 = #FF0000

[Toolkit]
ConfigurationFiles = 

[Flows]
FlowSearchPath = 

[Flows/ModelSim/Path]
<type> = directory
<description> = Path
<default> = $MODEL_TECH
<value> = $MODEL_TECH
<0:file> = $MODEL_TECH

[Flows/ModelSim/FORCE_32BIT]
<type> = tribool
<description> = Force 32-bit simulation mode
<default> = 
<value> = 

[Flows/ModelSim/DEF_MODELSIM_INI]
<type> = string
<description> = Default modelsim.ini file path
<groups> = inputfile
<default> = 
<value> = 

[Flows/ModelSim/VCOM_OPTS]
<type> = string
<description> = VHDL compilation options
<default> = 
<value> = 

[Flows/ModelSim/VLOG_OPTS]
<type> = string
<description> = Verilog compilation options
<default> = 
<value> = 

[Flows/ModelSim/SCCOM_OPTS]
<type> = string
<description> = SystemC compilation options
<default> = -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas
<value> = -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas

[Flows/ModelSim/VOPT_ARGS]
<type> = string
<description> = Optimization options (vopt)
<default> = +acc=npr
<value> = +acc=npr

[Flows/ModelSim/VSIM_OPTS]
<type> = string
<description> = Simulation options (vsim)
<default> = -t ps
<value> = -t ps

[Flows/ModelSim/RADIX]
<type> = string
<description> = Default radix for WAVE window
<default> = hex
<value> = hex

[Flows/ModelSim/MSIM_AC_TYPES]
<type> = bool
<description> = Native AC datatype display
<default> = true
<value> = true

[Flows/ModelSim/MSIM_DOFILE]
<type> = string
<description> = Optional dofile name to run on GUI startup
<default> = 
<value> = 

[Flows/ModelSim/VCD_SIZE_LIMIT]
<type> = integer
<description> = VCD File Size Limit (Mb)
<default> = 2000
<value> = 2000
<0:value> = 2000
<0:minimum> = 
<0:maximum> = 

[Flows/ModelSim/ENABLE_CODE_COVERAGE]
<type> = bool
<description> = Enable code coverage
<default> = false
<value> = false

[Flows/ModelSim/QHOME]
<type> = directory
<description> = Installation path for Questa Formal
<default> = $QHOME
<value> = $QHOME
<0:file> = $QHOME

[Flows/ModelSim/WITNESS_WAVEFORM]
<type> = bool
<description> = Enable witness waveforms in covercheck
<default> = false
<value> = false

[Flows/ModelSim/COVERCHECK_TIMEOUT]
<type> = string
<description> = Set covercheck timeout
<default> = 2m
<value> = 2m

[Flows/ModelSim/COVERCHECK_TCL]
<type> = directory
<description> = Directory containing CoverCheck TCL scripts
<default> = 
<value> = 
<0:file> = 

[Flows/ModelSim/SYSC_VERSION]
<type> = list
<description> = SystemC Version
<default> = 2.3
<value> = 2.3
<0:value> = default
<0:description> = 
<0:selected> = 0
<1:value> = 2.2
<1:description> = 
<1:selected> = 0
<2:value> = 2.3
<2:description> = 
<2:selected> = 1

[Flows/ModelSim/SUPPRESS_WAVEFORMS]
<type> = bool
<description> = Suppress WAVE window plotting
<default> = false
<value> = false

[Flows/Precision/Path]
<type> = directory
<description> = Path
<default> = $PRECISION_HOME/bin
<value> = $PRECISION_HOME/bin
<0:file> = $PRECISION_HOME/bin

[Flows/Precision/Flags]
<type> = string
<description> = Command-Line Flags
<default> = 
<value> = 

[Flows/Precision/addio]
<type> = bool
<description> = Add IO Pads
<default> = false
<value> = false

[Flows/Precision/retiming]
<type> = bool
<description> = Run Retiming
<default> = false
<value> = false

[Flows/Precision/run_pnr]
<type> = bool
<description> = Run Integrated Place and Route in Precision
<default> = false
<value> = false

[Flows/Precision/pa_synth]
<type> = bool
<description> = Run Physical Aware Synthesis (RTL+ only)
<default> = false
<value> = false

[Flows/Precision/OutputEDIF]
<type> = bool
<description> = Generate EDIF output
<default> = true
<value> = true

[Flows/Precision/bottom_up_flow]
<type> = bool
<description> = Enable Bottom Up Flow
<default> = false
<value> = false

[Flows/Precision/PlaceAndRouteInstallPath]
<type> = directory
<description> = Place and Route Install Path
<default> = 
<value> = 
<0:file> = 

[Flows/Precision/PrecisionTool]
<type> = list
<description> = Precision Product
<default> = RTL
<value> = RTL
<0:value> = RTL
<0:description> = 
<0:selected> = 1
<1:value> = RTL+
<1:description> = 
<1:selected> = 0
<2:value> = Hi Rel
<2:description> = 
<2:selected> = 0

[Flows/Precision/TimingReportingMode]
<type> = list
<description> = Timing Reporting Mode
<default> = p2p
<value> = p2p
<0:value> = none
<0:description> = 
<0:selected> = 0
<1:value> = clock
<1:description> = 
<1:selected> = 0
<2:value> = base
<2:description> = 
<2:selected> = 0
<3:value> = p2p
<3:description> = 
<3:selected> = 1

[Flows/Precision/EnableClockGating]
<type> = bool
<description> = Enable Clock Gating
<default> = true
<value> = true

[Flows/Enable-Matlab]
<type> = tribool
<description> = Matlab
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-Vivado]
<type> = tribool
<description> = Vivado
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-OasysRTL]
<type> = tribool
<description> = OasysRTL
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-SpyGlassLint]
<type> = tribool
<description> = SpyGlassLint
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-CDesignChecker]
<type> = tribool
<description> = CDesignChecker
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-UVMf]
<type> = tribool
<description> = UVMf
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-Olympus]
<type> = tribool
<description> = Olympus
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-LowPower]
<type> = tribool
<description> = LowPower
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-Xilinx]
<type> = tribool
<description> = Xilinx
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-HDSLint]
<type> = tribool
<description> = HDSLint
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-DesignAnalyzer]
<type> = tribool
<description> = DesignAnalyzer
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-CCOV]
<type> = tribool
<description> = CCOV
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-Concat]
<type> = tribool
<description> = Concat
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-SCVerify]
<type> = tribool
<description> = SCVerify
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-SLEC]
<type> = tribool
<description> = SLEC
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Enable-AscentLint]
<type> = tribool
<description> = AscentLint
<groups> = {Enable Flow on New Project}
<default> = 
<value> = 

[Flows/Achronix/SYNPLIFY_HOME]
<type> = directory
<description> = Synplify Pro Install Dir
<default> = /wv/hlstools/achronix/syn/fpga/N-2017.09X
<value> = /wv/hlstools/achronix/syn/fpga/N-2017.09X
<0:file> = /wv/hlstools/achronix/syn/fpga/N-2017.09X

[Flows/Achronix/ACHRONIX_HOME]
<type> = directory
<description> = Achronix Install Dir
<default> = /wv/hlstools/achronix/6.0.8/Achronix-linux
<value> = /wv/hlstools/achronix/6.0.8/Achronix-linux
<0:file> = /wv/hlstools/achronix/6.0.8/Achronix-linux

[Flows/Achronix/DISABLE_IO]
<type> = bool
<description> = Disable IO Insertion
<default> = true
<value> = true

[Flows/Achronix/CustomScriptDirPath]
<type> = directory
<description> = Custom Script Directory Path
<default> = 
<value> = 
<0:file> = 

[Flows/Altera/QUARTUS_ROOTDIR]
<type> = directory
<description> = Path to Altera Quartus II installation directory
<default> = $QUARTUS_ROOTDIR
<value> = $QUARTUS_ROOTDIR
<0:file> = $QUARTUS_ROOTDIR

[Flows/Altera/QUARTUS_LIB]
<type> = directory
<description> = Path to Altera Quartus II precompiled libraries
<default> = $QUARTUS_LIB
<value> = $QUARTUS_LIB
<0:file> = $QUARTUS_LIB

[Flows/AscentLint/Path]
<type> = directory
<description> = Installation Path
<default> = $RI_ROOT
<value> = $RI_ROOT
<0:file> = $RI_ROOT

[Flows/AscentLint/InvokeOpts]
<type> = string
<description> = Ascent Lint options
<default> = -wait_license
<value> = -wait_license

[Flows/AscentLint/DebugOpts]
<type> = string
<description> = Ascent Lint debugger options
<default> = 
<value> = 

[Flows/AscentLint/VerilogPolicyScript]
<type> = string
<description> = Verilog policy script
<groups> = inputfile
<default> = 
<value> = 

[Flows/AscentLint/VHDLPolicyScript]
<type> = string
<description> = VHDL policy script
<groups> = inputfile
<default> = 
<value> = 

[Flows/AscentLint/PreAnalysisScript]
<type> = string
<description> = Pre-analysis script
<groups> = inputfile
<default> = 
<value> = 

[Flows/AscentLint/PostAnalysisScript]
<type> = string
<description> = Post-analysis script
<groups> = inputfile
<default> = 
<value> = 

[Flows/CCOV/CCOV_HOME]
<type> = directory
<description> = CCOV Installation Path
<default> = $CCOV_HOME
<value> = $CCOV_HOME
<0:file> = $CCOV_HOME

[Flows/CCOV/TB_INVOKE_ARGS]
<type> = string
<description> = Testbench invocation args
<default> = 
<value> = 

[Flows/CCOV/CCOV_USE_CLANG]
<type> = bool
<description> = Use Clang c++ compiler tool chain
<default> = false
<value> = false

[Flows/CCOV/CLANG_HOME]
<type> = directory
<description> = Clang Installation Path
<default> = $CLANG_HOME
<value> = $CLANG_HOME
<0:file> = $CLANG_HOME

[Flows/CCOV/COMP_FLAGS]
<type> = string
<description> = Additional compiler flags
<default> = 
<value> = 

[Flows/CCOV/LINK_SYSTEMC_LIBRARY]
<type> = list
<description> = Link SystemC Library
<default> = auto
<value> = auto
<0:value> = auto
<0:description> = 
<0:selected> = 1
<1:value> = yes
<1:description> = 
<1:selected> = 0
<2:value> = no
<2:description> = 
<2:selected> = 0

[Flows/CCOV/LINK_LIBNAMES]
<type> = string
<description> = Additional link libraries
<default> = 
<value> = 

[Flows/CCOV/CCOV_UCDB_NAME]
<type> = string
<description> = UCDB file name
<default> = 
<value> = 

[Flows/CCOV/CCOV_UCDB_TESTNAME]
<type> = string
<description> = UCDB test name
<default> = 
<value> = 

[Flows/CCOV/CCOV_COVER_FEC_EXPRS]
<type> = bool
<description> = Enable Focused Expression Coverage (FEC)
<default> = false
<value> = false

[Flows/CCOV/CCOV_COVER_TOGGLES]
<type> = bool
<description> = Enable Toggle Coverage
<default> = false
<value> = false

[Flows/CCOV/CCOV_BYPASS_EXCLUDE_FILES]
<type> = bool
<description> = Bypass Files From Coverage Flow
<default> = false
<value> = false

[Flows/CCOV/CCOV_EXCLUDE_PATHS]
<type> = directory
<description> = Exclude Paths
<groups> = dirlist
<default> = $MGC_HOME/shared/include
<value> = $MGC_HOME/shared/include
<0:file> = $MGC_HOME/shared/include

[Flows/CCOV/CCOV_INCLUDE_PATHS]
<type> = directory
<description> = Include Paths
<groups> = dirlist
<default> = 
<value> = 
<0:file> = 

[Flows/CCOV/EXCLUDE_TB_FILES]
<type> = bool
<description> = Exclude Testbench Files Excluded from Synthesis
<default> = true
<value> = true

[Flows/CCOV/CCOV_EXCLUDE_FILES]
<type> = string
<description> = Additional Exclude Files
<default> = 
<value> = 

[Flows/CCOV/CCOV_INCLUDE_FILES]
<type> = string
<description> = Additional Include Files
<default> = 
<value> = 

[Flows/CCOV/CCOV_INCLUDE_ROUTINES]
<type> = string
<description> = Include Functions
<default> = 
<value> = 

[Flows/CCOV/CCOV_CONSTRAINTS_FILE]
<type> = string
<description> = User Constraints File Override
<groups> = inputfile
<default> = 
<value> = 

[Flows/CCOV/MERGE_TOP_CALLS]
<type> = bool
<description> = Merge Coverage Data for Top Level Function
<default> = true
<value> = true

[Flows/CCOV/DUT_NAME_OVERRIDE]
<type> = string
<description> =     Override Top Function Name
<default> = 
<value> = 

[Flows/CCOV/DUT_FILE]
<type> = string
<description> =     Merged DUT File (optional)
<default> = 
<value> = 

[Flows/CCOV/DUT_LINE]
<type> = string
<description> =     Merged DUT Line (optional)
<default> = 
<value> = 

[Flows/CCOV/VCOV_HTML_REPORT]
<type> = bool
<description> = Auto Create Questa 'vcover' HTML report
<default> = true
<value> = true

[Flows/CCOV/VCOV_HTML_REPORT_OPTS]
<type> = string
<description> = Additional 'vcover' HTML report Options
<default> = -details -source -code sbet -cvg
<value> = -details -source -code sbet -cvg

[Flows/CDesignChecker/XTERM_CMD]
<type> = string
<description> = Command to launch XTerm for Testbenches
<default> = xterm
<value> = xterm

[Flows/CDesignChecker/SYMBOLIC_MEMSIZE_THRESHOLD]
<type> = integer
<description> = Symbolic Memory Size Threshold
<default> = 256
<value> = 256
<0:value> = 256
<0:minimum> = 
<0:maximum> = 

[Flows/CDesignChecker/VERIFICATION_EFFORT]
<type> = list
<description> = Verification Effort
<default> = medium
<value> = medium
<0:value> = low
<0:description> = 
<0:selected> = 0
<1:value> = high
<1:description> = 
<1:selected> = 0
<2:value> = medium
<2:description> = 
<2:selected> = 1

[Flows/CDesignChecker/CHECK_ABR]
<type> = list
<description> = ABR - Array Bounds Read
<default> = Enable
<value> = Enable
<0:value> = Disable
<0:description> = 
<0:selected> = 0
<1:value> = Enable
<1:description> = 
<1:selected> = 1
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0
<4:value> = Formal
<4:description> = 
<4:selected> = 0
<5:value> = Both
<5:description> = 
<5:selected> = 0

[Flows/CDesignChecker/CHECK_ABW]
<type> = list
<description> = ABW - Array Bounds Write
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0
<4:value> = Formal
<4:description> = 
<4:selected> = 0
<5:value> = Both
<5:description> = 
<5:selected> = 0

[Flows/CDesignChecker/CHECK_ACC]
<type> = list
<description> = ACC - Accumulator of native C type
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0
<4:value> = Formal
<4:description> = 
<4:selected> = 0
<5:value> = Both
<5:description> = 
<5:selected> = 0

[Flows/CDesignChecker/CHECK_ACS]
<type> = list
<description> = ACS - Accumulator of saturated type
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0
<4:value> = Formal
<4:description> = 
<4:selected> = 0
<5:value> = Both
<5:description> = 
<5:selected> = 0

[Flows/CDesignChecker/CHECK_AIC]
<type> = list
<description> = AIC - Assignment used Instead of Comparison
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_AOB]
<type> = list
<description> = AOB - Arithmetic Operator with Boolean
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_APT]
<type> = list
<description> = APT - Array Dimension Power of Two
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_CAS]
<type> = list
<description> = CAS - Incomplete Switch-Case
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0
<4:value> = Formal
<4:description> = 
<4:selected> = 0
<5:value> = Both
<5:description> = 
<5:selected> = 0

[Flows/CDesignChecker/CHECK_CCC]
<type> = list
<description> = CCC - Static constant comparison
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_CIA]
<type> = list
<description> = CIA - Comparison Instead of Assignment
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_CNS]
<type> = list
<description> = CNS - Constant condition of if/switch
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_CWB]
<type> = list
<description> = CWB - Case Without Break
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_DBZ]
<type> = list
<description> = DBZ - Divide By Zero
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0
<4:value> = Formal
<4:description> = 
<4:selected> = 0
<5:value> = Both
<5:description> = 
<5:selected> = 0

[Flows/CDesignChecker/CHECK_FXD]
<type> = list
<description> = FXD - Mixed fixed and non-fixed datatypes
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_ISE]
<type> = list
<description> = ISE - Illegal Shift Error
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0
<4:value> = Formal
<4:description> = 
<4:selected> = 0
<5:value> = Both
<5:description> = 
<5:selected> = 0

[Flows/CDesignChecker/CHECK_MXS]
<type> = list
<description> = MXS - Mixed signed and unsigned datatypes
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_OVL]
<type> = list
<description> = OVL - Overflow/Underflow
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_PDD]
<type> = list
<description> = PDD - Platform dependent datatype (long)
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_RRT]
<type> = list
<description> = RRT - Reset referenced in thread
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_STF]
<type> = list
<description> = STF - Funcs with statics called multiple times
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_SUD]
<type> = list
<description> = SUD - Suboptimal Use of Divide and Modulus Operator
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0

[Flows/CDesignChecker/CHECK_UMR]
<type> = list
<description> = UMR - Uninitialized Memory Read
<default> = Enable
<value> = Enable
<0:value> = Enable
<0:description> = 
<0:selected> = 1
<1:value> = Disable
<1:description> = 
<1:selected> = 0
<2:value> = Off
<2:description> = 
<2:selected> = 0
<3:value> = Static
<3:description> = 
<3:selected> = 0
<4:value> = Formal
<4:description> = 
<4:selected> = 0
<5:value> = Both
<5:description> = 
<5:selected> = 0

[Flows/CDesignChecker/GLOBAL_OPTIONS]
<type> = string
<description> = Global Options
<groups> = variablelist
<default> = 
<value> = 

[Flows/Concat/CONCAT_CYCLE]
<type> = bool
<description> = Generate concatenated cycle netlist
<default> = false
<value> = false

[Flows/DCPower/TechLibs]
<type> = string
<description> = Technology libraries
<default> = 
<value> = 

[Flows/DCPower/sa_propagation_effort]
<type> = list
<description> = SA Propagation Effort
<default> = medium
<value> = medium
<0:value> = low
<0:description> = 
<0:selected> = 0
<1:value> = medium
<1:description> = 
<1:selected> = 1
<2:value> = high
<2:description> = 
<2:selected> = 0

[Flows/DesignCompiler/Path]
<type> = string
<description> = Executable Path
<groups> = inputfile
<default> = 
<value> = 

[Flows/DesignCompiler/ShellExe]
<type> = string
<description> = Executable Name
<default> = dc_shell
<value> = dc_shell

[Flows/DesignCompiler/ShellType]
<type> = list
<description> = Command-Line Mode
<default> = dctcl
<value> = dctcl
<0:value> = dctcl
<0:description> = 
<0:selected> = 1

[Flows/DesignCompiler/Flags]
<type> = string
<description> = Command-Line Flags
<default> = 
<value> = 

[Flows/DesignCompiler/CompileOpts]
<type> = string
<description> = Additional Compile Options
<default> = 
<value> = 

[Flows/DesignCompiler/MapEffort]
<type> = list
<description> = Map Effort (DC only)
<default> = medium
<value> = medium
<0:value> = high
<0:description> = 
<0:selected> = 0
<1:value> = medium
<1:description> = 
<1:selected> = 1

[Flows/DesignCompiler/LicenseServer]
<type> = string
<description> = License Server
<default> = 
<value> = 

[Flows/DesignCompiler/GetSynLicense]
<type> = string
<description> = Design License to check out
<default> = 
<value> = 

[Flows/DesignCompiler/DontGetSynLicense]
<type> = string
<description> = Design Licenses not to use
<default> = 
<value> = 

[Flows/DesignCompiler/WaitForSynLicense]
<type> = string
<description> = Design Licenses to wait for
<default> = 
<value> = 

[Flows/DesignCompiler/OutNetlistName]
<type> = string
<description> = Output netlist name
<default> = gate.dc
<value> = gate.dc

[Flows/DesignCompiler/OutNetlistFormat]
<type> = list
<description> = Output netlist format
<default> = vhdl
<value> = vhdl
<0:value> = vhdl
<0:description> = 
<0:selected> = 1
<1:value> = verilog
<1:description> = 
<1:selected> = 0

[Flows/DesignCompiler/TimingReportingMode]
<type> = list
<description> = Timing Reporting Mode
<default> = p2p
<value> = p2p
<0:value> = none
<0:description> = 
<0:selected> = 0
<1:value> = clock
<1:description> = 
<1:selected> = 0
<2:value> = base
<2:description> = 
<2:selected> = 0
<3:value> = p2p
<3:description> = 
<3:selected> = 1

[Flows/DesignCompiler/GenerateGateSdf]
<type> = bool
<description> = Generate SDF file
<default> = true
<value> = true

[Flows/DesignCompiler/MaxLoopIterations]
<type> = integer
<description> = Max Loop Iterations
<default> = 1000
<value> = 1000
<0:value> = 1000
<0:minimum> = 
<0:maximum> = 

[Flows/DesignCompiler/EnableClockGating]
<type> = bool
<description> = Enable Clock Gating
<default> = false
<value> = false

[Flows/DesignCompiler/EnablePowerReporting]
<type> = bool
<description> = Enable Power Reporting
<default> = false
<value> = false

[Flows/DesignCompiler/DesignCompilerMode]
<type> = list
<description> = Design Compiler Mode
<default> = LibraryDefault
<value> = LibraryDefault
<0:value> = LibraryDefault
<0:description> = 
<0:selected> = 1
<1:value> = Design-Compiler
<1:description> = 
<1:selected> = 0
<2:value> = DC-Ultra
<2:description> = 
<2:selected> = 0

[Flows/DesignCompiler/CompileEnableOutputInversion]
<type> = bool
<description> = Enable Output Inversion (Ultra only)
<default> = true
<value> = true

[Flows/DesignCompiler/CustomScriptDirPath]
<type> = directory
<description> = Custom Script Directory Path
<default> = 
<value> = 
<0:file> = 

[Flows/DesignCompiler/EnableWireloadSettings]
<type> = bool
<description> = Enable wireload settings
<default> = true
<value> = true

[Flows/DesignCompiler/AreaHierarchical]
<type> = bool
<description> = Report area for hierarchical blocks
<default> = true
<value> = true

[Flows/DesignCompiler/ReportMapping]
<type> = bool
<description> = Write out mapping report
<default> = false
<value> = false

[Flows/HDSLint/Path]
<type> = directory
<description> = Installation Path
<default> = $HDS_HOME
<value> = $HDS_HOME
<0:file> = $HDS_HOME

[Flows/HDSLint/InvokeOpts]
<type> = string
<description> = Command line options
<default> = 
<value> = 

[Flows/HDSLint/ReportFormat]
<type> = list
<description> = Report Format
<default> = TSV
<value> = TSV
<0:value> = TSV
<0:description> = 
<0:selected> = 1
<1:value> = CSV
<1:description> = 
<1:selected> = 0
<2:value> = HTML
<2:description> = 
<2:selected> = 0

[Flows/HDSLint/PolicyName]
<type> = string
<description> = Policy Name
<default> = 
<value> = 

[Flows/HDSLint/PolicyDir]
<type> = directory
<description> = Policy Directory
<default> = 
<value> = 
<0:file> = 

[Flows/HDSLint/RulesetDir]
<type> = directory
<description> = Ruleset Directory
<default> = 
<value> = 
<0:file> = 

[Flows/HDSLint/PreImportScript]
<type> = string
<description> = Pre-analysis script
<groups> = inputfile
<default> = 
<value> = 

[Flows/HDSLint/PostImportScript]
<type> = string
<description> = Post-analysis script
<groups> = inputfile
<default> = 
<value> = 

[Flows/LowPower/GLOBAL_OPTIONS]
<type> = string
<description> = Global Options
<groups> = variablelist
<default> = 
<value> = 

[Flows/LowPower/WIRELOAD_MODE]
<type> = list
<description> = Wireload Mode
<default> = top
<value> = top
<0:value> = top
<0:description> = 
<0:selected> = 1
<1:value> = enclosed
<1:description> = 
<1:selected> = 0

[Flows/LowPower/WIRELOAD_MODEL]
<type> = string
<description> = Wireload Model
<default> = 
<value> = 

[Flows/LowPower/CLOCK_TREE_BUFFER]
<type> = string
<description> = Clock Tree Buffer
<default> = 
<value> = 

[Flows/LowPower/CLOCK_TREE_FANOUT]
<type> = integer
<description> = Clock tree Fanout
<default> = 16
<value> = 16
<0:value> = 16
<0:minimum> = 
<0:maximum> = 

[Flows/LowPower/CLOCK_TREE_ROOT_BUFFER]
<type> = string
<description> = Clock Tree Root Buffer
<default> = 
<value> = 

[Flows/LowPower/CLOCK_TREE_ROOT_BUFFER_FANOUT]
<type> = integer
<description> = Clock tree Root Buffer Fanout
<default> = 8
<value> = 8
<0:value> = 8
<0:minimum> = 
<0:maximum> = 

[Flows/LowPower/CLOCK_TREE_FINAL_BUFFER]
<type> = string
<description> = Clock Tree Final Buffer
<default> = 
<value> = 

[Flows/LowPower/CLOCK_TREE_FINAL_BUFFER_FANOUT]
<type> = integer
<description> = Clock tree Final Buffer Fanout
<default> = 32
<value> = 32
<0:value> = 32
<0:minimum> = 
<0:maximum> = 

[Flows/LowPower/SWITCHING_ACTIVITY_TYPE]
<type> = list
<description> = Switching Activity Type
<default> = fsdb
<value> = fsdb
<0:value> = fsdb
<0:description> = 
<0:selected> = 1
<1:value> = saif
<1:description> = 
<1:selected> = 0
<2:value> = qwave
<2:description> = 
<2:selected> = 0

[Flows/LowPower/STARTUP_SCRIPT_PATH]
<type> = directory
<description> = Path to startup script (LowPower_startup.tcl)
<default> = 
<value> = 
<0:file> = 

[Flows/LowPower/SPEF_FILE]
<type> = string
<description> = Optional SPEF file
<groups> = inputfile
<default> = 
<value> = 

[Flows/LowPower/CLOCK_GATING_MIN_WIDTH]
<type> = integer
<description> = Clock Gating Min Width
<default> = 0
<value> = 0
<0:value> = 0
<0:minimum> = 
<0:maximum> = 

[Flows/LowPower/INSERT_OBS]
<type> = bool
<description> = Insert Observability Logic
<default> = true
<value> = true

[Flows/LowPower/OBS_EFFORT_LEVEL]
<type> = list
<description> = Insert OBS effort level
<default> = high
<value> = high
<0:value> = high
<0:description> = 
<0:selected> = 1
<1:value> = medium
<1:description> = 
<1:selected> = 0

[Flows/LowPower/INSERT_STB_C]
<type> = bool
<description> = Insert Stability Logic - type C
<default> = true
<value> = true

[Flows/LowPower/STB_C_EFFORT_LEVEL]
<type> = list
<description> = Insert STB_C effort level
<default> = high
<value> = high
<0:value> = high
<0:description> = 
<0:selected> = 1
<1:value> = medium
<1:description> = 
<1:selected> = 0

[Flows/LowPower/INSERT_STB_S]
<type> = bool
<description> = Insert Stability Logic - type S
<default> = true
<value> = true

[Flows/LowPower/STB_S_EFFORT_LEVEL]
<type> = list
<description> = Insert STB_S effort level
<default> = high
<value> = high
<0:value> = high
<0:description> = 
<0:selected> = 1
<1:value> = medium
<1:description> = 
<1:selected> = 0

[Flows/LowPower/CG_OVERRIDE]
<type> = string
<description> = set_cg_override
<default> = 
<value> = 

[Flows/MakeTest/HLSTEST_TESTCASES]
<type> = directory
<description> = Testcases root directory
<default> = $HLSTEST_TESTCASES
<value> = $HLSTEST_TESTCASES
<0:file> = $HLSTEST_TESTCASES

[Flows/MakeTest/SUITE_NAME]
<type> = string
<description> = Testcase suite name
<default> = mktest
<value> = mktest

[Flows/MakeTest/TESTNAME]
<type> = string
<description> = Testcase name
<default> = 
<value> = 

[Flows/MakeTest/PACKAGE_LIBRARIES]
<type> = bool
<description> = Package Libraries
<default> = true
<value> = true

[Flows/MakeTest/SRCROOT]
<type> = string
<description> = Source file root directory
<default> = 
<value> = 

[Flows/Matlab/MATLAB_ROOT]
<type> = directory
<description> = MATLAB installation directory
<default> = $MATLABROOT
<value> = $MATLABROOT
<0:file> = $MATLABROOT

[Flows/Matlab/SIMULINK_DIR]
<type> = directory
<description> = Simulink model directory
<default> = 
<value> = 
<0:file> = 

[Flows/NCSim/NC_ROOT]
<type> = directory
<description> = Path to NCSim installation directory
<default> = $NC_ROOT
<value> = $NC_ROOT
<0:file> = $NC_ROOT

[Flows/NCSim/FORCE_32BIT]
<type> = tribool
<description> = Force NCSim 32-bit simulation mode
<default> = 
<value> = 

[Flows/NCSim/NCSIM_GCCVERSION]
<type> = string
<description> = GCC Version to use with NCSIM
<default> = 
<value> = 

[Flows/NCSim/NCVHDL_OPTS]
<type> = string
<description> = VHDL compilation options
<default> = -v93 -linedebug
<value> = -v93 -linedebug

[Flows/NCSim/NCVLOG_OPTS]
<type> = string
<description> = Verilog compilation options
<default> = -linedebug
<value> = -linedebug

[Flows/NCSim/NCSC_OPTS]
<type> = string
<description> = SystemC compiler options
<default> = 
<value> = 

[Flows/NCSim/NCSC_CXX_OPTS]
<type> = string
<description> = SystemC C++ compilation options
<default> = -x c++ -Wall -Wno-unknown-pragmas -Wno-deprecated
<value> = -x c++ -Wall -Wno-unknown-pragmas -Wno-deprecated

[Flows/NCSim/NCELAB_OPTS]
<type> = string
<description> = Elaboration options
<default> = 
<value> = 

[Flows/NCSim/NCSIM_OPTS]
<type> = string
<description> = Simulation options
<default> = 
<value> = 

[Flows/NCSim/NCSIM_TIMESCALE]
<type> = string
<description> = Simulation -timescale
<default> = 1 ns / 1 ps
<value> = 1 ns / 1 ps

[Flows/NCSim/NCSIM_SAIF_OPTIONS]
<type> = string
<description> = dumpsaif options
<default> = -verbose -overwrite -internal -hierarchy
<value> = -verbose -overwrite -internal -hierarchy

[Flows/NCSim/NCSIM_DOFILE]
<type> = string
<description> = Optional dofile script to run at startup
<default> = 
<value> = 

[Flows/Novas/NOVAS_INST_DIR]
<type> = directory
<description> = Path to Novas installation directory
<default> = $NOVAS_INST_DIR
<value> = $NOVAS_INST_DIR
<0:file> = $NOVAS_INST_DIR

[Flows/Novas/NOVAS_PLATFORM]
<type> = string
<description> = Novas platform name
<default> = LINUX
<value> = LINUX

[Flows/OSCI/SYSTEMC_INCLUDE]
<type> = directory
<description> = Path to SystemC include
<default> = $MGC_HOME/shared/include
<value> = $MGC_HOME/shared/include
<0:file> = $MGC_HOME/shared/include

[Flows/OSCI/SYSTEMC_LIB]
<type> = directory
<description> = Path to SystemC lib
<default> = $MGC_HOME/shared/lib/$(CXX_OS)/$(CXX_TYPE)
<value> = $MGC_HOME/shared/lib/$(CXX_OS)/$(CXX_TYPE)
<0:file> = $MGC_HOME/shared/lib/$(CXX_OS)/$(CXX_TYPE)

[Flows/OSCI/SYSTEMC_NAME]
<type> = string
<description> = SystemC archive library link name
<default> = systemc
<value> = systemc

[Flows/OSCI/COMP_FLAGS]
<type> = string
<description> = OSCI Compiler Flags
<default> = -Wall -Wno-unknown-pragmas -Wno-unused-label
<value> = -Wall -Wno-unknown-pragmas -Wno-unused-label

[Flows/OSCI/USE_32BIT_COMPILER]
<type> = bool
<description> = Enables the use of a 32 bit compiler
<default> = false
<value> = false

[Flows/OSCI/GDBGUI]
<type> = string
<description> = GUI executable for GDB debugger
<groups> = inputfile
<default> = ddd
<value> = ddd

[Flows/OSCI/GCOV]
<type> = bool
<description> = Enable GCOV
<default> = false
<value> = false

[Flows/OasysRTL/Path]
<type> = directory
<description> = Path to OasysRTL Executable
<default> = $OASYS_HOME/bin
<value> = $OASYS_HOME/bin
<0:file> = $OASYS_HOME/bin

[Flows/OasysRTL/ShellExe]
<type> = string
<description> = Executable Name
<default> = oasys
<value> = oasys

[Flows/OasysRTL/Flags]
<type> = string
<description> = Command-Line Flags
<default> = 
<value> = 

[Flows/OasysRTL/LicenseServer]
<type> = string
<description> = License Server
<default> = 
<value> = 

[Flows/OasysRTL/OutNetlistName]
<type> = string
<description> = Output netlist name
<default> = gate.or
<value> = gate.or

[Flows/OasysRTL/OutNetlistFormat]
<type> = list
<description> = Output netlist format
<default> = verilog
<value> = verilog
<0:value> = verilog
<0:description> = 
<0:selected> = 1

[Flows/OasysRTL/TimingReportingMode]
<type> = list
<description> = Timing Reporting Mode
<default> = base
<value> = base
<0:value> = none
<0:description> = 
<0:selected> = 0
<1:value> = clock
<1:description> = 
<1:selected> = 0
<2:value> = base
<2:description> = 
<2:selected> = 1
<3:value> = p2p
<3:description> = 
<3:selected> = 0

[Flows/OasysRTL/GenerateGateSdc]
<type> = bool
<description> = Generate SDC file
<default> = true
<value> = true

[Flows/OasysRTL/ReportMapping]
<type> = bool
<description> = Generate Mapping Report
<default> = true
<value> = true

[Flows/OasysRTL/MaxLoopIterations]
<type> = integer
<description> = Max Loop Iterations
<default> = 1000
<value> = 1000
<0:value> = 1000
<0:minimum> = 
<0:maximum> = 

[Flows/OasysRTL/EnableRetiming]
<type> = bool
<description> = Enable Retiming
<default> = true
<value> = true

[Flows/OasysRTL/ClockGatingMinWidth]
<type> = integer
<description> = Min Register Width for Clock Gating
<default> = 4
<value> = 4
<0:value> = 4
<0:minimum> = 
<0:maximum> = 

[Flows/OasysRTL/CustomScriptDirPath]
<type> = directory
<description> = Custom Script Directory Path
<default> = 
<value> = 
<0:file> = 

[Flows/OasysRTL/ChipUtil]
<type> = integer
<description> = Chip Utilization (0-100%)
<default> = 60
<value> = 60
<0:value> = 60
<0:minimum> = 
<0:maximum> = 

[Flows/OasysRTL/AspectRatio]
<type> = double
<description> = Chip Aspect Ratio (0.0-1.0)
<default> = 1.0
<value> = 1.0

[Flows/OasysRTL/AreaEffort]
<type> = list
<description> = Area Effort
<default> = 1
<value> = 1
<0:value> = 1
<0:description> = 
<0:selected> = 1
<1:value> = 2
<1:description> = 
<1:selected> = 0
<2:value> = 3
<2:description> = 
<2:selected> = 0
<3:value> = 4
<3:description> = 
<3:selected> = 0

[Flows/OasysRTL/TimingEffort]
<type> = list
<description> = Timing Effort
<default> = 1
<value> = 1
<0:value> = 1
<0:description> = 
<0:selected> = 1
<1:value> = 2
<1:description> = 
<1:selected> = 0
<2:value> = 3
<2:description> = 
<2:selected> = 0
<3:value> = 4
<3:description> = 
<3:selected> = 0

[Flows/Olympus/SDA_ROOT]
<type> = directory
<description> = Olympus installation directory
<default> = $SDA_ROOT
<value> = $SDA_ROOT
<0:file> = $SDA_ROOT

[Flows/Olympus/LAYERLEFFILES]
<type> = string
<description> = List of .lef files containing LAYERS to load
<default> = 
<value> = 

[Flows/Olympus/MACROLEFFILES]
<type> = string
<description> = List of .lef files containing MACROS to load
<default> = 
<value> = 

[Flows/Olympus/SYNLIBS]
<type> = string
<description> = List of .lib files to load
<default> = 
<value> = 

[Flows/Olympus/L_srcmetal1]
<type> = string
<description> = LAYER srcmetal1
<default> = 
<value> = 

[Flows/Olympus/L_srcmetal2]
<type> = string
<description> = LAYER srcmetal2
<default> = 
<value> = 

[Flows/Olympus/L_clkmetal1]
<type> = string
<description> = LAYER clkmetal1
<default> = 
<value> = 

[Flows/Olympus/L_clkmetal2]
<type> = string
<description> = LAYER clkmetal2
<default> = 
<value> = 

[Flows/Olympus/L_othrmetal]
<type> = string
<description> = LAYER othrmetal
<default> = 
<value> = 

[Flows/Olympus/aspect]
<type> = string
<description> = Aspect Ratio
<default> = 1
<value> = 1

[Flows/Olympus/util]
<type> = string
<description> = Utilization
<default> = 70
<value> = 70

[Flows/Olympus/corearea_x]
<type> = string
<description> = Core Area X
<default> = 0
<value> = 0

[Flows/Olympus/corearea_y]
<type> = string
<description> = Core Area Y
<default> = 0
<value> = 0

[Flows/Origami/MENTA_HOME]
<type> = directory
<description> = Menta Install Dir
<default> = /wv/hlstools/menta/origami
<value> = /wv/hlstools/menta/origami
<0:file> = /wv/hlstools/menta/origami

[Flows/Origami/TimingReportingMode]
<type> = list
<description> = Timing Reporting Mode
<default> = p2p
<value> = p2p
<0:value> = clock
<0:description> = 
<0:selected> = 0
<1:value> = base
<1:description> = 
<1:selected> = 0
<2:value> = p2p
<2:description> = 
<2:selected> = 1
<3:value> = b2b
<3:description> = 
<3:selected> = 0

[Flows/Origami/CustomScriptDirPath]
<type> = directory
<description> = Custom Script Directory Path
<default> = 
<value> = 
<0:file> = 

[Flows/PowerPlay/QUARTUS_ROOTDIR]
<type> = directory
<description> = QUARTUS_ROOTDIR
<default> = $QUARTUS_ROOTDIR
<value> = $QUARTUS_ROOTDIR
<0:file> = $QUARTUS_ROOTDIR

[Flows/Quartus/Flags]
<type> = string
<description> = Command-Line Flags
<default> = 
<value> = 

[Flows/Quartus/TimingReportingMode]
<type> = list
<description> = Timing Reporting Mode
<default> = base
<value> = base
<0:value> = none
<0:description> = 
<0:selected> = 0
<1:value> = clock
<1:description> = 
<1:selected> = 0
<2:value> = base
<2:description> = 
<2:selected> = 1
<3:value> = p2p
<3:description> = 
<3:selected> = 0

[Flows/Quartus/Path]
<type> = directory
<description> = Quartus Prime Standard bin directory
<default> = $QUARTUS_ROOTDIR/bin
<value> = $QUARTUS_ROOTDIR/bin
<0:file> = $QUARTUS_ROOTDIR/bin

[Flows/Quartus/PCL_CACHE]
<type> = directory
<description> = Quartus precompiled library cache dir
<default> = 
<value> = 
<0:file> = 

[Flows/Quartus/SIMLIBS_V]
<type> = string
<description> = Additional Verilog simulation libs
<default> = 
<value> = 

[Flows/Quartus/SIMLIBS_VHD]
<type> = string
<description> = Additional VHDL simulation libs
<default> = 
<value> = 

[Flows/Quartus/ProPath]
<type> = directory
<description> = Quartus Prime Pro bin directory
<default> = $QUARTUS_ROOTDIR/bin
<value> = $QUARTUS_ROOTDIR/bin
<0:file> = $QUARTUS_ROOTDIR/bin

[Flows/Quartus/ShellPrefix]
<type> = string
<description> = Prefix
<default> = 
<value> = 

[Flows/Quartus/RemapAllPortsToVirtual]
<type> = bool
<description> = Remap All Ports To Virtual
<default> = true
<value> = true

[Flows/Quartus/CustomizeTimingGathering]
<type> = list
<description> = Customize Timing Gathering
<default> = do not touch
<value> = do not touch
<0:value> = do not touch
<0:description> = 
<0:selected> = 1
<1:value> = exclude clock net delay
<1:description> = 
<1:selected> = 0
<2:value> = exclude leading IC delay
<2:description> = 
<2:selected> = 0
<3:value> = exclude clock net and leading IC delays
<3:description> = 
<3:selected> = 0

[Flows/Quartus/FITTER_RESYNTHESIS]
<type> = bool
<description> = Enable FITTER_RESYNTHESIS (Quartus Pro only)
<default> = false
<value> = false

[Flows/Quartus/ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION]
<type> = bool
<description> = Enable ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION
<default> = true
<value> = true

[Flows/Quartus/ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION]
<type> = bool
<description> = Enable ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION
<default> = true
<value> = true

[Flows/Quartus/ALLOW_RAM_RETIMING]
<type> = bool
<description> = Enable ALLOW_RAM_RETIMING (Quartus Pro only)
<default> = true
<value> = true

[Flows/Quartus/ALLOW_DSP_RETIMING]
<type> = bool
<description> = Enable ALLOW_DSP_RETIMING (Quartus Pro only)
<default> = true
<value> = true

[Flows/Quartus/Override_DEVICE]
<type> = string
<description> = Override DEVICE string
<default> = 
<value> = 

[Flows/Quartus/CustomScriptDirPath]
<type> = directory
<description> = Custom Script Directory Path
<default> = 
<value> = 
<0:file> = 

[Flows/QuestaCDC/QHOME]
<type> = directory
<description> = Installation path for Questa-CDC
<default> = $QHOME
<value> = $QHOME
<0:file> = $QHOME

[Flows/QuestaCDC/ERROR_ON_CHECKS]
<type> = string
<description> = Error on checks
<default> = ARITH_OVERFLOW_SUB,ARITH_ZERO_DIV,ARITH_ZERO_MOD,BUS_MULTIPLY_DRIVEN,BUS_UNDRIVEN,BUS_VALUE_CONFLICT,CASE_DEFAULT,CASE_FULL,CASE_PARALLEL,CLK_IN_DATA,COMBO_LOOP,INDEX_ILLEGAL,LOGIC_UNDRIVEN,REG_MULTIPLY_DRIVEN,X_ASSIGN_REACHABLE
<value> = ARITH_OVERFLOW_SUB,ARITH_ZERO_DIV,ARITH_ZERO_MOD,BUS_MULTIPLY_DRIVEN,BUS_UNDRIVEN,BUS_VALUE_CONFLICT,CASE_DEFAULT,CASE_FULL,CASE_PARALLEL,CLK_IN_DATA,COMBO_LOOP,INDEX_ILLEGAL,LOGIC_UNDRIVEN,REG_MULTIPLY_DRIVEN,X_ASSIGN_REACHABLE

[Flows/RCPower/TechLibs]
<type> = string
<description> = Technology libraries
<default> = 
<value> = 

[Flows/RCPower/sa_propagation_effort]
<type> = list
<description> = SA Propagation Effort
<default> = medium
<value> = medium
<0:value> = low
<0:description> = 
<0:selected> = 0
<1:value> = medium
<1:description> = 
<1:selected> = 1
<2:value> = high
<2:description> = 
<2:selected> = 0

[Flows/RTLCompiler/ShellExe]
<type> = string
<description> = Executable Name
<groups> = inputfile
<default> = rc
<value> = rc

[Flows/RTLCompiler/Path]
<type> = directory
<description> = Executable Path
<default> = 
<value> = 
<0:file> = 

[Flows/RTLCompiler/Flags]
<type> = string
<description> = Command-Line Flags
<default> = 
<value> = 

[Flows/RTLCompiler/LicenseServer]
<type> = string
<description> = License Server
<default> = 
<value> = 

[Flows/RTLCompiler/OutNetlistName]
<type> = string
<description> = Output netlist name
<default> = gate.rc
<value> = gate.rc

[Flows/RTLCompiler/OutNetlistFormat]
<type> = list
<description> = Output netlist format
<default> = verilog
<value> = verilog
<0:value> = verilog
<0:description> = 
<0:selected> = 1

[Flows/RTLCompiler/TimingReportingMode]
<type> = list
<description> = Timing Reporting Mode
<default> = p2p
<value> = p2p
<0:value> = none
<0:description> = 
<0:selected> = 0
<1:value> = clock
<1:description> = 
<1:selected> = 0
<2:value> = base
<2:description> = 
<2:selected> = 0
<3:value> = p2p
<3:description> = 
<3:selected> = 1

[Flows/RTLCompiler/GenerateGateSdf]
<type> = bool
<description> = Generate SDF file
<default> = true
<value> = true

[Flows/RTLCompiler/MaxLoopIterations]
<type> = integer
<description> = Max Loop Iterations
<default> = 1000
<value> = 1000
<0:value> = 1000
<0:minimum> = 
<0:maximum> = 

[Flows/RTLCompiler/EnableClockGating]
<type> = bool
<description> = Enable Clock Gating
<default> = false
<value> = false

[Flows/RTLCompiler/EnablePowerReporting]
<type> = bool
<description> = Enable Power Reporting
<default> = false
<value> = false

[Flows/RTLCompiler/CustomScriptDirPath]
<type> = directory
<description> = Custom Script Directory Path
<default> = 
<value> = 
<0:file> = 

[Flows/RTLCompiler/MultiplierArchitecture]
<type> = list
<description> = Multiplier Architecture
<default> = non_booth
<value> = non_booth
<0:value> = none
<0:description> = 
<0:selected> = 0
<1:value> = non_booth
<1:description> = 
<1:selected> = 1
<2:value> = booth
<2:description> = 
<2:selected> = 0

[Flows/SCVerify/RESET_CYCLES]
<type> = double
<description> = Reset Duration (cycles)
<default> = 2
<value> = 2

[Flows/SCVerify/SYNC_ALL_RESETS]
<type> = bool
<description> = Synchronize all resets
<default> = true
<value> = true

[Flows/SCVerify/TB_STACKSIZE]
<type> = string
<description> = Default stack size
<default> = 64000000
<value> = 64000000

[Flows/SCVerify/INVOKE_ARGS]
<type> = string
<description> = Testbench invocation args
<default> = 
<value> = 

[Flows/SCVerify/MSIM_DEBUG]
<type> = bool
<description> = Enable C debug environment in Questa SIM
<default> = false
<value> = false

[Flows/SCVerify/MAX_ERROR_CNT]
<type> = integer
<description> = Abort simulation when error count reaches
<default> = 0
<value> = 0
<0:value> = 0
<0:minimum> = 
<0:maximum> = 

[Flows/SCVerify/DEADLOCK_DETECTION]
<type> = bool
<description> = Enable automatic deadlock detection
<default> = true
<value> = true

[Flows/SCVerify/MAX_SIM_TIME]
<type> = integer
<description> = Maximum Simulation Time (nSecs)
<default> = 0
<value> = 0
<0:value> = 0
<0:minimum> = 
<0:maximum> = 

[Flows/SCVerify/INCL_DIRS]
<type> = directory
<description> = Additional include directory paths
<groups> = dirlist
<default> = 
<value> = 
<0:file> = 

[Flows/SCVerify/LINK_LIBPATHS]
<type> = directory
<description> = Additional link library paths
<groups> = dirlist
<default> = 
<value> = 
<0:file> = 

[Flows/SCVerify/LINK_LIBNAMES]
<type> = string
<description> = Additional link libraries
<default> = 
<value> = 

[Flows/SCVerify/USE_MSIM]
<type> = bool
<description> = Use QuestaSim for simulation
<default> = true
<value> = true

[Flows/SCVerify/USE_OSCI]
<type> = bool
<description> = Use OSCI for simulation
<default> = true
<value> = true

[Flows/SCVerify/USE_NCSIM]
<type> = bool
<description> = Use NCSim for simulation
<default> = false
<value> = false

[Flows/SCVerify/USE_VCS]
<type> = bool
<description> = Use VCS for simulation
<default> = false
<value> = false

[Flows/SCVerify/DISABLE_EMPTY_INPUTS]
<type> = bool
<description> = Turn off inputs when empty
<default> = false
<value> = false

[Flows/SCVerify/IDLE_SYNCHRONIZATION_MODE]
<type> = bool
<description> = Use design IDLE to synchronize transactions
<default> = false
<value> = false

[Flows/SCVerify/MISMATCHED_OUTPUTS_ONLY]
<type> = bool
<description> = On output mismatch (golden vs DUT), print only the array elements that mismatch
<default> = true
<value> = true

[Flows/SCVerify/WAVE_PROBES]
<type> = bool
<description> = Add probes to waveform
<default> = false
<value> = false

[Flows/SCVerify/OPTIMIZE_WRAPPERS]
<type> = bool
<description> = Compile SCVerify wrappers optimized
<default> = false
<value> = false

[Flows/SCVerify/GENERATE_STAGES]
<type> = string
<description> = Generate makefiles at stages
<default> = schedule extract switching power
<value> = schedule extract switching power

[Flows/SCVerify/USE_CCS_BLOCK]
<type> = bool
<description> = Enable CCS_BLOCK macro use
<default> = false
<value> = false

[Flows/SCVerify/AUTOWAIT]
<type> = integer
<description> = Automatic IO stall insertion repetitions
<default> = 0
<value> = 0
<0:value> = 0
<0:minimum> = 
<0:maximum> = 

[Flows/SCVerify/ENABLE_STALL_TOGGLE]
<type> = bool
<description> = Automatic STALL_FLAG toggle insertion
<default> = false
<value> = false

[Flows/SLEC/SLEC_HOME]
<type> = directory
<description> = Path to SLEC install directory
<default> = $SLEC_HOME
<value> = $SLEC_HOME
<0:file> = $SLEC_HOME

[Flows/SLEC/OTHER_OPTIONS]
<type> = string
<description> = Additional cat2slec switches
<default> = 
<value> = 

[Flows/SLEC/VERIFICATION_MODE]
<type> = list
<description> = Enable full or bounded proof run
<default> = full
<value> = full
<0:value> = full
<0:description> = 
<0:selected> = 1
<1:value> = bounded
<1:description> = 
<1:selected> = 0

[Flows/SLEC/BOUNDED_PROOF_ITERATIONS]
<type> = integer
<description> = Bounded depth for bounded proof
<default> = 10
<value> = 10
<0:value> = 10
<0:minimum> = 
<0:maximum> = 

[Flows/SLEC/ENABLE_PROBE_MAPS]
<type> = bool
<description> = Enable Probe Maps for SLEC verification
<default> = false
<value> = false

[Flows/SLEC/DEBUG_PROBES]
<type> = bool
<description> = Print probe debug information to transcript
<default> = false
<value> = false

[Flows/SLEC/DEBUG_PROBES_VERBOSITY]
<type> = integer
<description> = Verbosity level for probe debug flow 0 | 1 | 2
<default> = 1
<value> = 1
<0:value> = 1
<0:minimum> = 
<0:maximum> = 

[Flows/SLEC/ENABLE_COVERAGE_MAPS]
<type> = bool
<description> = Enable formal coverage
<default> = false
<value> = false

[Flows/SLEC/ENABLE_PATH_BY_PATH]
<type> = bool
<description> = Enable Path-by-Path
<default> = false
<value> = false

[Flows/SLEC/SLEC_SET_GLOBALS]
<type> = string
<description> = Specify Global variables (set_global)
<groups> = variablelist
<default> = 
<value> = 

[Flows/SpyGlassLint/Path]
<type> = directory
<description> = Installation Path
<default> = $SPYGLASS_HOME
<value> = $SPYGLASS_HOME
<0:file> = $SPYGLASS_HOME

[Flows/SpyGlassLint/SG_POLICIES]
<type> = string
<description> = Policies to use
<default> = starc,lint,starc2005
<value> = starc,lint,starc2005

[Flows/SpyGlassLint/SG_RULES]
<type> = string
<description> = Rules to use
<default> = STARC-1.1.1.3a STARC-1.2.1.3 STARC-1.3.1.3 STARC-1.3.1.7 STARC-1.3.2.1 STARC-1.3.3.4 STARC-1.4.3.4 STARC-1.6.1.4 STARC-2.1.1.2 STARC-2.1.2.3 STARC-2.1.2.4 STARC-2.1.2.6 STARC-2.1.3.4 STARC-2.1.3.5 STARC-2.1.4.6 STARC-2.1.8.6 STARC-2.2.3.2 STARC-2.3.1.2a STARC-2.3.1.2b STARC-2.3.1.5b STARC-2.3.1.6 STARC-2.3.3.1 STARC-2.3.3.2 STARC-2.3.4.2 STARC-2.3.6.1 STARC-2.5.1.2 STARC-2.8.1.3 STARC-2.8.1.4 STARC-2.8.3.5 STARC-2.9.1.2a STARC-2.9.1.2b STARC-2.9.1.2c STARC-2.9.1.2d STARC-2.9.2.4 STARC-2.10.4.5 STARC-2.10.4.6 STARC-3.2.4.3 W123 W156 W182c W182n W188 W218 W239 W242 W294 W295 W309 W310 W323 W415a W421 W442a W442b W442c W442f W481a W481b W561 STARC05-2.5.1.6 STARC-1.1.1.5 STARC-1.1.4.9 STARC-1.3.2.2 STARC-2.1.4.1 STARC-2.1.6.1 STARC-2.1.6.2 STARC-2.1.6.3 STARC-2.1.6.4 STARC-2.3.1.4 STARC-2.3.6.2a STARC-2.5.1.4 STARC-2.5.2.1 STARC-2.8.3.4 STARC-2.9.2.3 STARC-2.10.6.5 STARC-2.11.1.4 STARC-2.11.2.1 W107 W121 W154 W210 W287c W342 W343 W479 W491 W495 W541 W558 STARC-2.1.8.5a STARC-2.8.3.4a STARC-2.8.3.4b W557a W557b
<value> = STARC-1.1.1.3a STARC-1.2.1.3 STARC-1.3.1.3 STARC-1.3.1.7 STARC-1.3.2.1 STARC-1.3.3.4 STARC-1.4.3.4 STARC-1.6.1.4 STARC-2.1.1.2 STARC-2.1.2.3 STARC-2.1.2.4 STARC-2.1.2.6 STARC-2.1.3.4 STARC-2.1.3.5 STARC-2.1.4.6 STARC-2.1.8.6 STARC-2.2.3.2 STARC-2.3.1.2a STARC-2.3.1.2b STARC-2.3.1.5b STARC-2.3.1.6 STARC-2.3.3.1 STARC-2.3.3.2 STARC-2.3.4.2 STARC-2.3.6.1 STARC-2.5.1.2 STARC-2.8.1.3 STARC-2.8.1.4 STARC-2.8.3.5 STARC-2.9.1.2a STARC-2.9.1.2b STARC-2.9.1.2c STARC-2.9.1.2d STARC-2.9.2.4 STARC-2.10.4.5 STARC-2.10.4.6 STARC-3.2.4.3 W123 W156 W182c W182n W188 W218 W239 W242 W294 W295 W309 W310 W323 W415a W421 W442a W442b W442c W442f W481a W481b W561 STARC05-2.5.1.6 STARC-1.1.1.5 STARC-1.1.4.9 STARC-1.3.2.2 STARC-2.1.4.1 STARC-2.1.6.1 STARC-2.1.6.2 STARC-2.1.6.3 STARC-2.1.6.4 STARC-2.3.1.4 STARC-2.3.6.2a STARC-2.5.1.4 STARC-2.5.2.1 STARC-2.8.3.4 STARC-2.9.2.3 STARC-2.10.6.5 STARC-2.11.1.4 STARC-2.11.2.1 W107 W121 W154 W210 W287c W342 W343 W479 W491 W495 W541 W558 STARC-2.1.8.5a STARC-2.8.3.4a STARC-2.8.3.4b W557a W557b

[Flows/SpyGlassLint/SG_OPTS]
<type> = string
<description> = Spyglass lint options
<default> = -mixed -allow_module_override -hdlin_translate_off_skip_text -strict -pragma synopsys -pragma pragma -size_of_mult_max=128 -num_max_fsm_states=100 -maxLoopIter=30
<value> = -mixed -allow_module_override -hdlin_translate_off_skip_text -strict -pragma synopsys -pragma pragma -size_of_mult_max=128 -num_max_fsm_states=100 -maxLoopIter=30

[Flows/SpyGlassPower/Path]
<type> = directory
<description> = Installation Path
<default> = $SPYGLASS_HOME
<value> = $SPYGLASS_HOME
<0:file> = $SPYGLASS_HOME

[Flows/SpyGlassPower/VCD_FORMAT]
<type> = list
<description> = Format for simulation value change dump
<default> = vcd
<value> = vcd
<0:value> = vcd
<0:description> = 
<0:selected> = 1
<1:value> = fsdb
<1:description> = 
<1:selected> = 0

[Flows/SpyGlassPower/ALLOW_VCD_COMPRESSION]
<type> = bool
<description> = Allow VCD compression
<default> = false
<value> = false

[Flows/SpyGlassPower/TechLibs]
<type> = string
<description> = Technology libraries
<default> = 
<value> = 

[Flows/SpyGlassPower/SG_TECHLIB_OPTS]
<type> = string
<description> = Technology library compilation options
<default> = 
<value> = 

[Flows/SpyGlassPower/SG_COMP_OPTS]
<type> = string
<description> = Design Compilation Options
<default> = 
<value> = 

[Flows/SpyGlassPower/SG_POLICIES]
<type> = string
<description> = Power Analysis Policies
<default> = power_est
<value> = power_est

[Flows/SpyGlassPower/SG_RULES]
<type> = string
<description> = RTL Power Analysis Rules
<default> = PEPWR02,PEPWR03,PEPWR04
<value> = PEPWR02,PEPWR03,PEPWR04

[Flows/SpyGlassPower/SG_GATE_RULES]
<type> = string
<description> = Additional Gate Power Analysis Rules
<default> = PEPWR05
<value> = PEPWR05

[Flows/SpyGlassPower/SG_POWER_OPTS]
<type> = string
<description> = Power Analysis Options
<default> = 
<value> = 

[Flows/SpyGlassPower/wire_load_model]
<type> = string
<description> = Wire Load Model override
<default> = 
<value> = 

[Flows/SpyGlassPower/wire_load_selection_group]
<type> = string
<description> = Wire Selection Group override
<default> = 
<value> = 

[Flows/SynplifyPro/Path]
<type> = directory
<description> = Executable Path
<default> = 
<value> = 
<0:file> = 

[Flows/SynplifyPro/ShellPrefix]
<type> = string
<description> = Executable Prefix
<default> = 
<value> = 

[Flows/SynplifyPro/ShellExe]
<type> = string
<description> = Executable Name
<groups> = inputfile
<default> = synplify_pro
<value> = synplify_pro

[Flows/SynplifyPro/Flags]
<type> = string
<description> = Command-Line Flags
<default> = 
<value> = 

[Flows/SynplifyPro/DISABLE_IO]
<type> = bool
<description> = Disable IO Insertion
<default> = true
<value> = true

[Flows/SynplifyPro/TimingReportingMode]
<type> = list
<description> = Timing Reporting Mode
<default> = p2p
<value> = p2p
<0:value> = clock
<0:description> = 
<0:selected> = 0
<1:value> = base
<1:description> = 
<1:selected> = 0
<2:value> = p2p
<2:description> = 
<2:selected> = 1
<3:value> = b2b
<3:description> = 
<3:selected> = 0

[Flows/SynplifyPro/CustomScriptDirPath]
<type> = directory
<description> = Custom Script Directory Path
<default> = 
<value> = 
<0:file> = 

[Flows/SynplifyPro/EnableRetiming]
<type> = bool
<description> = Enable Retiming
<default> = false
<value> = false

[Flows/SynplifyPro/LicenseWait]
<type> = bool
<description> = Enable -license_wait
<default> = false
<value> = false

[Flows/UVMf/UVMF_HOME]
<type> = directory
<description> = UVMF Installation Directory
<default> = $UVMF_HOME
<value> = $UVMF_HOME
<0:file> = $UVMF_HOME

[Flows/UVMf/UVMF_DIR]
<type> = directory
<description> = Output directory for UVMF
<default> = UVMF
<value> = UVMF
<0:file> = UVMF

[Flows/UVMf/AUTO_UVMF]
<type> = bool
<description> = Automatically launch UVMF on netlist
<default> = true
<value> = true

[Flows/UVMf/UVM_VERBOSITY]
<type> = list
<description> = UVM Verbosity Control
<default> = UVM_LOW
<value> = UVM_LOW
<0:value> = UVM_NONE
<0:description> = 
<0:selected> = 0
<1:value> = UVM_LOW
<1:description> = 
<1:selected> = 1
<2:value> = UVM_MEDIUM
<2:description> = 
<2:selected> = 0
<3:value> = UVM_HIGH
<3:description> = 
<3:selected> = 0
<4:value> = UVM_FULL
<4:description> = 
<4:selected> = 0

[Flows/VCS/VCS_HOME]
<type> = directory
<description> = VCS-MX Install Directory
<default> = $VCS_HOME
<value> = $VCS_HOME
<0:file> = $VCS_HOME

[Flows/VCS/FORCE_32BIT]
<type> = tribool
<description> = Force VCS 32-bit simulation mode
<default> = 
<value> = 

[Flows/VCS/VG_GNU_PACKAGE]
<type> = directory
<description> = VCS GNU C++ Install Directory
<default> = $VG_GNU_PACKAGE
<value> = $VG_GNU_PACKAGE
<0:file> = $VG_GNU_PACKAGE

[Flows/VCS/VG_ENV32_SCRIPT]
<type> = string
<description> = VG 32bit config script
<default> = source_me_32.csh
<value> = source_me_32.csh

[Flows/VCS/VG_ENV64_SCRIPT]
<type> = string
<description> = VG 64bit config script
<default> = source_me_64.csh
<value> = source_me_64.csh

[Flows/VCS/COMP_FLAGS]
<type> = string
<description> = VCS-MX Compiler Flags
<default> = -g -Wall -Wno-unknown-pragmas
<value> = -g -Wall -Wno-unknown-pragmas

[Flows/VCS/VHDLAN_OPTS]
<type> = string
<description> = VCS VHDL Compiler Options
<default> = 
<value> = 

[Flows/VCS/VLOGAN_OPTS]
<type> = string
<description> = VCS Verilog Compiler Options
<default> = +v2k
<value> = +v2k

[Flows/VCS/VCSELAB_OPTS]
<type> = string
<description> = VCS Elaboration Options
<default> = -debug_all -timescale=1ps/1ps -sysc=blocksync
<value> = -debug_all -timescale=1ps/1ps -sysc=blocksync

[Flows/VCS/VCSSIM_OPTS]
<type> = string
<description> = VCS Simulator Options
<default> = 
<value> = 

[Flows/VCS/VCS_DOFILE]
<type> = string
<description> = Optional dofile script to run at startup
<default> = 
<value> = 

[Flows/VCS/SYSC_VERSION]
<type> = list
<description> = SystemC Version (VCS-MX version J-2014 or greater)
<default> = 2.3
<value> = 2.3
<0:value> = 2.3
<0:description> = 
<0:selected> = 1
<1:value> = 2.3.1
<1:description> = 
<1:selected> = 0
<2:value> = 2.2
<2:description> = 
<2:selected> = 0

[Flows/Valgrind/VALGRIND]
<type> = string
<description> = Path to Valgrind (linux only)
<groups> = inputfile
<default> = /usr/opt/bin/valgrind
<value> = /usr/opt/bin/valgrind

[Flows/Valgrind/VALGRIND_OPTS]
<type> = string
<description> = Valgrind options (linux only)
<default> = --demangle=yes --leak-check=no --undef-value-errors=yes
<value> = --demangle=yes --leak-check=no --undef-value-errors=yes

[Flows/Vivado/XILINX_VIVADO]
<type> = directory
<description> = Path to Xilinx Vivado installation directory
<default> = $XILINX_VIVADO
<value> = $XILINX_VIVADO
<0:file> = $XILINX_VIVADO

[Flows/Vivado/Flags]
<type> = string
<description> = Command-Line Flags
<default> = 
<value> = 

[Flows/Vivado/addio]
<type> = bool
<description> = Add IO Pads
<default> = false
<value> = false

[Flows/Vivado/max_dsp]
<type> = integer
<description> = Max DSP
<default> = -1
<value> = -1
<0:value> = -1
<0:minimum> = 
<0:maximum> = 

[Flows/Vivado/RUN_PNR]
<type> = bool
<description> = Run PnR
<default> = false
<value> = false

[Flows/Vivado/BITGEN]
<type> = bool
<description> = Generate bitstream
<default> = false
<value> = false

[Flows/Vivado/retiming]
<type> = bool
<description> = Run Retiming
<default> = false
<value> = false

[Flows/Vivado/TimingReportingMode]
<type> = list
<description> = Timing Reporting Mode
<default> = p2p
<value> = p2p
<0:value> = clock
<0:description> = 
<0:selected> = 0
<1:value> = base
<1:description> = 
<1:selected> = 0
<2:value> = p2p
<2:description> = 
<2:selected> = 1
<3:value> = b2b
<3:description> = 
<3:selected> = 0

[Flows/Vivado/VivadoMode]
<type> = list
<description> = Vivado Mode
<default> = Non-project
<value> = Non-project
<0:value> = LibraryDefault
<0:description> = 
<0:selected> = 0
<1:value> = Project
<1:description> = 
<1:selected> = 0
<2:value> = Non-project
<2:description> = 
<2:selected> = 1

[Flows/Vivado/PCL_CACHE]
<type> = directory
<description> = Vivado precompiled library cache dir
<default> = 
<value> = 
<0:file> = 

[Flows/Vivado/SIMLIBS_V]
<type> = string
<description> = Additional Verilog simulation libs
<default> = 
<value> = 

[Flows/Vivado/SIMLIBS_VHD]
<type> = string
<description> = Additional VHDL simulation libs
<default> = 
<value> = 

[Flows/XPower/XILINX]
<type> = directory
<description> = XILINX
<default> = $XILINX
<value> = $XILINX
<0:file> = $XILINX

[Flows/XPower/XPWR_OPTS]
<type> = string
<description> = Xilinx XPower options
<default> = -v -a
<value> = -v -a

[Flows/Xilinx/XILINX]
<type> = directory
<description> = Path to Xilinx ISE installation directory
<default> = $XILINX
<value> = $XILINX
<0:file> = $XILINX

[Flows/Xilinx/XILINX_LIB]
<type> = directory
<description> = Path to Xilinx precompiled libraries
<default> = $XILINX_LIB
<value> = $XILINX_LIB
<0:file> = $XILINX_LIB

[Flows/Xilinx/XILINX_VHDL_LIB]
<type> = string
<description> = Override specific path for VHDL precompiled libraries
<default> = 
<value> = 

[Flows/Xilinx/XILINX_VERILOG_LIB]
<type> = string
<description> = Override specific path for Verilog precompiled libraries
<default> = 
<value> = 

[Flows/Xilinx/XILINX_SIM_LIBS]
<type> = string
<description> = Additional logical libraries for Xilinx simulation
<default> = 
<value> = 

[Flows/Xilinx/BITGEN]
<type> = bool
<description> = Generate bitstream
<default> = false
<value> = false
