\doxysection{File List}
Here is a list of all files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{components/\mbox{\hyperlink{hexa7seg_8vhd}{hexa7seg.\+vhd}} }{\pageref{hexa7seg_8vhd}}{}
\item\contentsline{section}{components/\mbox{\hyperlink{register__d_8vhdl}{register\+\_\+d.\+vhdl}} }{\pageref{register__d_8vhdl}}{}
\item\contentsline{section}{components/adder/\mbox{\hyperlink{prefix__operator_8vhdl}{prefix\+\_\+operator.\+vhdl}} \\*Prefix Operator Entity Implementation }{\pageref{prefix__operator_8vhdl}}{}
\item\contentsline{section}{components/adder/\mbox{\hyperlink{sklansky__adder_8vhdl}{sklansky\+\_\+adder.\+vhdl}} \\*Sklansky Adder Entity Implementation }{\pageref{sklansky__adder_8vhdl}}{}
\item\contentsline{section}{components/counter/\mbox{\hyperlink{sync__par__counter_8vhdl}{sync\+\_\+par\+\_\+counter.\+vhdl}} \\*Synchronous Parallel Counter Entity Implementation }{\pageref{sync__par__counter_8vhdl}}{}
\item\contentsline{section}{components/counter/\mbox{\hyperlink{t__flip__flop_8vhdl}{t\+\_\+flip\+\_\+flop.\+vhdl}} \\*T Flip-\/\+Flop Entity Implementation }{\pageref{t__flip__flop_8vhdl}}{}
\item\contentsline{section}{components/fifo/\mbox{\hyperlink{fifo_8vhdl}{fifo.\+vhdl}} \\*FIFO (First-\/\+In-\/\+First-\/\+Out) Buffer Implementation }{\pageref{fifo_8vhdl}}{}
\item\contentsline{section}{components/fifo/\mbox{\hyperlink{fifo__ctrl_8vhdl}{fifo\+\_\+ctrl.\+vhdl}} \\*FIFO Control Entity Implementation }{\pageref{fifo__ctrl_8vhdl}}{}
\item\contentsline{section}{components/fifo/\mbox{\hyperlink{reg__file_8vhdl}{reg\+\_\+file.\+vhdl}} \\*Register File Entity Implementation }{\pageref{reg__file_8vhdl}}{}
\item\contentsline{section}{components/fpu/adder/\mbox{\hyperlink{fp__sp__adder__dp_8vhdl}{fp\+\_\+sp\+\_\+adder\+\_\+dp.\+vhdl}} \\*Floating Point Single Precision Adder Double Precision (\doxylink{classfp__sp__adder__dp}{fp\+\_\+sp\+\_\+adder\+\_\+dp}) }{\pageref{fp__sp__adder__dp_8vhdl}}{}
\item\contentsline{section}{components/uart/\mbox{\hyperlink{baud__gen_8vhdl}{baud\+\_\+gen.\+vhdl}} \\*Baud Rate Generator Entity Implementation }{\pageref{baud__gen_8vhdl}}{}
\item\contentsline{section}{components/uart/\mbox{\hyperlink{uart_8vhdl}{uart.\+vhdl}} \\*UART Interface Entity Implementation }{\pageref{uart_8vhdl}}{}
\item\contentsline{section}{components/uart/\mbox{\hyperlink{uart__rx_8vhdl}{uart\+\_\+rx.\+vhdl}} \\*UART Receiver Entity Implementation }{\pageref{uart__rx_8vhdl}}{}
\item\contentsline{section}{components/uart/\mbox{\hyperlink{uart__tx_8vhdl}{uart\+\_\+tx.\+vhdl}} \\*UART Transmitter Entity Implementation }{\pageref{uart__tx_8vhdl}}{}
\end{DoxyCompactList}
